Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov  2 16:53:04 2023
| Host         : YusuxYT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    69          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (69)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (81)
5. checking no_input_delay (12)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (69)
-------------------------
 There are 69 register/latch pins with no clock driven by root clock pin: CLK_GEN/led_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (81)
-------------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.070        0.000                      0                 6714        0.050        0.000                      0                 6714        3.000        0.000                       0                  2803  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clkfbout   {0.000 5.000}        10.000          100.000         
  clkout2    {0.000 20.000}       40.000          25.000          
  clkout3    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.070        0.000                      0                  191        0.101        0.000                      0                  191        3.000        0.000                       0                    91  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout2          36.005        0.000                      0                   20        0.106        0.000                      0                   20       19.500        0.000                       0                    22  
  clkout3          21.799        0.000                      0                 5188        0.050        0.000                      0                 5188       49.500        0.000                       0                  2687  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       sys_clk_pin         6.299        0.000                      0                   17        0.194        0.000                      0                   17  
sys_clk_pin   clkout3             5.651        0.000                      0                   11        0.155        0.000                      0                   11  
clkout2       clkout3            16.697        0.000                      0                    2        0.256        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 43.244        0.000                      0                 1299        0.419        0.000                      0                 1299  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.766ns (17.627%)  route 3.580ns (82.373%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.617     5.219    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y100        FDRE                                         r  CLK_GEN/led_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.518     5.737 f  CLK_GEN/led_counter_reg[22]/Q
                         net (fo=2, routed)           1.426     7.163    CLK_GEN/led_counter[22]
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  CLK_GEN/led_counter[31]_i_6/O
                         net (fo=1, routed)           1.105     8.393    CLK_GEN/led_counter[31]_i_6_n_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.517 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          1.048     9.565    CLK_GEN/led_clk_0
    SLICE_X62Y102        FDRE                                         r  CLK_GEN/led_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.496    14.918    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y102        FDRE                                         r  CLK_GEN/led_counter_reg[29]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X62Y102        FDRE (Setup_fdre_C_R)       -0.524    14.635    CLK_GEN/led_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.766ns (17.627%)  route 3.580ns (82.373%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.617     5.219    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y100        FDRE                                         r  CLK_GEN/led_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.518     5.737 f  CLK_GEN/led_counter_reg[22]/Q
                         net (fo=2, routed)           1.426     7.163    CLK_GEN/led_counter[22]
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  CLK_GEN/led_counter[31]_i_6/O
                         net (fo=1, routed)           1.105     8.393    CLK_GEN/led_counter[31]_i_6_n_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.517 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          1.048     9.565    CLK_GEN/led_clk_0
    SLICE_X62Y102        FDRE                                         r  CLK_GEN/led_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.496    14.918    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y102        FDRE                                         r  CLK_GEN/led_counter_reg[30]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X62Y102        FDRE (Setup_fdre_C_R)       -0.524    14.635    CLK_GEN/led_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.766ns (17.627%)  route 3.580ns (82.373%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.617     5.219    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y100        FDRE                                         r  CLK_GEN/led_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.518     5.737 f  CLK_GEN/led_counter_reg[22]/Q
                         net (fo=2, routed)           1.426     7.163    CLK_GEN/led_counter[22]
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  CLK_GEN/led_counter[31]_i_6/O
                         net (fo=1, routed)           1.105     8.393    CLK_GEN/led_counter[31]_i_6_n_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.517 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          1.048     9.565    CLK_GEN/led_clk_0
    SLICE_X62Y102        FDRE                                         r  CLK_GEN/led_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.496    14.918    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y102        FDRE                                         r  CLK_GEN/led_counter_reg[31]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X62Y102        FDRE (Setup_fdre_C_R)       -0.524    14.635    CLK_GEN/led_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 0.766ns (17.591%)  route 3.589ns (82.409%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.617     5.219    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y100        FDRE                                         r  CLK_GEN/led_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.518     5.737 f  CLK_GEN/led_counter_reg[22]/Q
                         net (fo=2, routed)           1.426     7.163    CLK_GEN/led_counter[22]
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  CLK_GEN/led_counter[31]_i_6/O
                         net (fo=1, routed)           1.105     8.393    CLK_GEN/led_counter[31]_i_6_n_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.517 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          1.057     9.574    CLK_GEN/led_clk_0
    SLICE_X62Y100        FDRE                                         r  CLK_GEN/led_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.496    14.918    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y100        FDRE                                         r  CLK_GEN/led_counter_reg[21]/C
                         clock pessimism              0.301    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X62Y100        FDRE (Setup_fdre_C_R)       -0.524    14.660    CLK_GEN/led_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 0.766ns (17.591%)  route 3.589ns (82.409%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.617     5.219    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y100        FDRE                                         r  CLK_GEN/led_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.518     5.737 f  CLK_GEN/led_counter_reg[22]/Q
                         net (fo=2, routed)           1.426     7.163    CLK_GEN/led_counter[22]
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  CLK_GEN/led_counter[31]_i_6/O
                         net (fo=1, routed)           1.105     8.393    CLK_GEN/led_counter[31]_i_6_n_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.517 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          1.057     9.574    CLK_GEN/led_clk_0
    SLICE_X62Y100        FDRE                                         r  CLK_GEN/led_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.496    14.918    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y100        FDRE                                         r  CLK_GEN/led_counter_reg[22]/C
                         clock pessimism              0.301    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X62Y100        FDRE (Setup_fdre_C_R)       -0.524    14.660    CLK_GEN/led_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 0.766ns (17.591%)  route 3.589ns (82.409%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.617     5.219    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y100        FDRE                                         r  CLK_GEN/led_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.518     5.737 f  CLK_GEN/led_counter_reg[22]/Q
                         net (fo=2, routed)           1.426     7.163    CLK_GEN/led_counter[22]
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  CLK_GEN/led_counter[31]_i_6/O
                         net (fo=1, routed)           1.105     8.393    CLK_GEN/led_counter[31]_i_6_n_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.517 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          1.057     9.574    CLK_GEN/led_clk_0
    SLICE_X62Y100        FDRE                                         r  CLK_GEN/led_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.496    14.918    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y100        FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
                         clock pessimism              0.301    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X62Y100        FDRE (Setup_fdre_C_R)       -0.524    14.660    CLK_GEN/led_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 0.766ns (17.591%)  route 3.589ns (82.409%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.617     5.219    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y100        FDRE                                         r  CLK_GEN/led_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.518     5.737 f  CLK_GEN/led_counter_reg[22]/Q
                         net (fo=2, routed)           1.426     7.163    CLK_GEN/led_counter[22]
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  CLK_GEN/led_counter[31]_i_6/O
                         net (fo=1, routed)           1.105     8.393    CLK_GEN/led_counter[31]_i_6_n_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.517 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          1.057     9.574    CLK_GEN/led_clk_0
    SLICE_X62Y100        FDRE                                         r  CLK_GEN/led_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.496    14.918    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y100        FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
                         clock pessimism              0.301    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X62Y100        FDRE (Setup_fdre_C_R)       -0.524    14.660    CLK_GEN/led_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.766ns (18.207%)  route 3.441ns (81.793%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.617     5.219    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y100        FDRE                                         r  CLK_GEN/led_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.518     5.737 f  CLK_GEN/led_counter_reg[22]/Q
                         net (fo=2, routed)           1.426     7.163    CLK_GEN/led_counter[22]
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  CLK_GEN/led_counter[31]_i_6/O
                         net (fo=1, routed)           1.105     8.393    CLK_GEN/led_counter[31]_i_6_n_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.517 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.910     9.426    CLK_GEN/led_clk_0
    SLICE_X62Y101        FDRE                                         r  CLK_GEN/led_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.496    14.918    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y101        FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X62Y101        FDRE (Setup_fdre_C_R)       -0.524    14.635    CLK_GEN/led_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.766ns (18.207%)  route 3.441ns (81.793%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.617     5.219    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y100        FDRE                                         r  CLK_GEN/led_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.518     5.737 f  CLK_GEN/led_counter_reg[22]/Q
                         net (fo=2, routed)           1.426     7.163    CLK_GEN/led_counter[22]
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  CLK_GEN/led_counter[31]_i_6/O
                         net (fo=1, routed)           1.105     8.393    CLK_GEN/led_counter[31]_i_6_n_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.517 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.910     9.426    CLK_GEN/led_clk_0
    SLICE_X62Y101        FDRE                                         r  CLK_GEN/led_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.496    14.918    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y101        FDRE                                         r  CLK_GEN/led_counter_reg[26]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X62Y101        FDRE (Setup_fdre_C_R)       -0.524    14.635    CLK_GEN/led_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.766ns (18.207%)  route 3.441ns (81.793%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.617     5.219    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y100        FDRE                                         r  CLK_GEN/led_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.518     5.737 f  CLK_GEN/led_counter_reg[22]/Q
                         net (fo=2, routed)           1.426     7.163    CLK_GEN/led_counter[22]
    SLICE_X63Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.287 r  CLK_GEN/led_counter[31]_i_6/O
                         net (fo=1, routed)           1.105     8.393    CLK_GEN/led_counter[31]_i_6_n_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.517 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=33, routed)          0.910     9.426    CLK_GEN/led_clk_0
    SLICE_X62Y101        FDRE                                         r  CLK_GEN/led_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.496    14.918    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y101        FDRE                                         r  CLK_GEN/led_counter_reg[27]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X62Y101        FDRE (Setup_fdre_C_R)       -0.524    14.635    CLK_GEN/led_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  5.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y99         FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  CLK_GEN/led_counter_reg[19]/Q
                         net (fo=2, routed)           0.127     1.779    CLK_GEN/led_counter[19]
    SLICE_X62Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.936    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.989 r  CLK_GEN/led_counter0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.989    CLK_GEN/p_1_in[21]
    SLICE_X62Y100        FDRE                                         r  CLK_GEN/led_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y100        FDRE                                         r  CLK_GEN/led_counter_reg[21]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.134     1.887    CLK_GEN/led_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y99         FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  CLK_GEN/led_counter_reg[19]/Q
                         net (fo=2, routed)           0.127     1.779    CLK_GEN/led_counter[19]
    SLICE_X62Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.936    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.002 r  CLK_GEN/led_counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.002    CLK_GEN/p_1_in[23]
    SLICE_X62Y100        FDRE                                         r  CLK_GEN/led_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y100        FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.134     1.887    CLK_GEN/led_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y99         FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  CLK_GEN/led_counter_reg[19]/Q
                         net (fo=2, routed)           0.127     1.779    CLK_GEN/led_counter[19]
    SLICE_X62Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.936    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.025 r  CLK_GEN/led_counter0_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.025    CLK_GEN/p_1_in[22]
    SLICE_X62Y100        FDRE                                         r  CLK_GEN/led_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y100        FDRE                                         r  CLK_GEN/led_counter_reg[22]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.134     1.887    CLK_GEN/led_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y99         FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  CLK_GEN/led_counter_reg[19]/Q
                         net (fo=2, routed)           0.127     1.779    CLK_GEN/led_counter[19]
    SLICE_X62Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.936    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.027 r  CLK_GEN/led_counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.027    CLK_GEN/p_1_in[24]
    SLICE_X62Y100        FDRE                                         r  CLK_GEN/led_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y100        FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.134     1.887    CLK_GEN/led_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y99         FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  CLK_GEN/led_counter_reg[19]/Q
                         net (fo=2, routed)           0.127     1.779    CLK_GEN/led_counter[19]
    SLICE_X62Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.936    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.976 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.976    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.029 r  CLK_GEN/led_counter0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.029    CLK_GEN/p_1_in[25]
    SLICE_X62Y101        FDRE                                         r  CLK_GEN/led_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y101        FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X62Y101        FDRE (Hold_fdre_C_D)         0.134     1.887    CLK_GEN/led_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y99         FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  CLK_GEN/led_counter_reg[19]/Q
                         net (fo=2, routed)           0.127     1.779    CLK_GEN/led_counter[19]
    SLICE_X62Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.936    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.976 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.976    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.042 r  CLK_GEN/led_counter0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.042    CLK_GEN/p_1_in[27]
    SLICE_X62Y101        FDRE                                         r  CLK_GEN/led_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y101        FDRE                                         r  CLK_GEN/led_counter_reg[27]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X62Y101        FDRE (Hold_fdre_C_D)         0.134     1.887    CLK_GEN/led_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y99         FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  CLK_GEN/led_counter_reg[19]/Q
                         net (fo=2, routed)           0.127     1.779    CLK_GEN/led_counter[19]
    SLICE_X62Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.936    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.976 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.976    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.065 r  CLK_GEN/led_counter0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.065    CLK_GEN/p_1_in[26]
    SLICE_X62Y101        FDRE                                         r  CLK_GEN/led_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y101        FDRE                                         r  CLK_GEN/led_counter_reg[26]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X62Y101        FDRE (Hold_fdre_C_D)         0.134     1.887    CLK_GEN/led_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.000%)  route 0.127ns (22.000%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y99         FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  CLK_GEN/led_counter_reg[19]/Q
                         net (fo=2, routed)           0.127     1.779    CLK_GEN/led_counter[19]
    SLICE_X62Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.936    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.976 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.976    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.067 r  CLK_GEN/led_counter0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.067    CLK_GEN/p_1_in[28]
    SLICE_X62Y101        FDRE                                         r  CLK_GEN/led_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y101        FDRE                                         r  CLK_GEN/led_counter_reg[28]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X62Y101        FDRE (Hold_fdre_C_D)         0.134     1.887    CLK_GEN/led_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.076%)  route 0.127ns (21.924%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y99         FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  CLK_GEN/led_counter_reg[19]/Q
                         net (fo=2, routed)           0.127     1.779    CLK_GEN/led_counter[19]
    SLICE_X62Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.936    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.976 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.976    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.016 r  CLK_GEN/led_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.016    CLK_GEN/led_counter0_carry__5_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.069 r  CLK_GEN/led_counter0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.069    CLK_GEN/p_1_in[29]
    SLICE_X62Y102        FDRE                                         r  CLK_GEN/led_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y102        FDRE                                         r  CLK_GEN/led_counter_reg[29]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X62Y102        FDRE (Hold_fdre_C_D)         0.134     1.887    CLK_GEN/led_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.556%)  route 0.127ns (21.444%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y99         FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  CLK_GEN/led_counter_reg[19]/Q
                         net (fo=2, routed)           0.127     1.779    CLK_GEN/led_counter[19]
    SLICE_X62Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.935 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.936    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.976 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.976    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X62Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.016 r  CLK_GEN/led_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.016    CLK_GEN/led_counter0_carry__5_n_0
    SLICE_X62Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.082 r  CLK_GEN/led_counter0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.082    CLK_GEN/p_1_in[31]
    SLICE_X62Y102        FDRE                                         r  CLK_GEN/led_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y102        FDRE                                         r  CLK_GEN/led_counter_reg[31]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X62Y102        FDRE (Hold_fdre_C_D)         0.134     1.887    CLK_GEN/led_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X57Y96     CLK_GEN/led_clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y96     CLK_GEN/led_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y97     CLK_GEN/led_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y97     CLK_GEN/led_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y97     CLK_GEN/led_counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y98     CLK_GEN/led_counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y98     CLK_GEN/led_counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X62Y98     CLK_GEN/led_counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X57Y96     CLK_GEN/led_clk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X57Y96     CLK_GEN/led_clk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y96     CLK_GEN/led_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y96     CLK_GEN/led_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y97     CLK_GEN/led_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y97     CLK_GEN/led_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y97     CLK_GEN/led_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y97     CLK_GEN/led_counter_reg[11]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X57Y96     CLK_GEN/led_clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X57Y96     CLK_GEN/led_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y96     CLK_GEN/led_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y96     CLK_GEN/led_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y97     CLK_GEN/led_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y97     CLK_GEN/led_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y97     CLK_GEN/led_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X62Y97     CLK_GEN/led_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       36.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.005ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/result_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 0.518ns (14.104%)  route 3.155ns (85.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 45.020 - 40.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.621     5.225    BTN_SCAN/clk_disp
    SLICE_X46Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518     5.743 r  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          3.155     8.898    BTN_SCAN/p_0_in
    SLICE_X0Y82          FDRE                                         r  BTN_SCAN/result_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.594    45.020    BTN_SCAN/clk_disp
    SLICE_X0Y82          FDRE                                         r  BTN_SCAN/result_reg[1]/C
                         clock pessimism              0.179    45.199    
                         clock uncertainty           -0.091    45.108    
    SLICE_X0Y82          FDRE (Setup_fdre_C_CE)      -0.205    44.903    BTN_SCAN/result_reg[1]
  -------------------------------------------------------------------
                         required time                         44.903    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                 36.005    

Slack (MET) :             36.586ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 1.712ns (50.254%)  route 1.695ns (49.746%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 44.926 - 40.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.621     5.225    BTN_SCAN/clk_disp
    SLICE_X46Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518     5.743 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.694     7.437    BTN_SCAN/p_0_in
    SLICE_X46Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.561 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.561    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.074 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.074    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.191    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.308 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.309    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.632 r  BTN_SCAN/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.632    BTN_SCAN/clk_count_reg[12]_i_1_n_6
    SLICE_X46Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.501    44.926    BTN_SCAN/clk_disp
    SLICE_X46Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[13]/C
                         clock pessimism              0.274    45.200    
                         clock uncertainty           -0.091    45.109    
    SLICE_X46Y100        FDRE (Setup_fdre_C_D)        0.109    45.218    BTN_SCAN/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         45.218    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                 36.586    

Slack (MET) :             36.594ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 1.704ns (50.137%)  route 1.695ns (49.863%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 44.926 - 40.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.621     5.225    BTN_SCAN/clk_disp
    SLICE_X46Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518     5.743 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.694     7.437    BTN_SCAN/p_0_in
    SLICE_X46Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.561 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.561    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.074 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.074    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.191    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.308 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.309    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.624 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.624    BTN_SCAN/clk_count_reg[12]_i_1_n_4
    SLICE_X46Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.501    44.926    BTN_SCAN/clk_disp
    SLICE_X46Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism              0.274    45.200    
                         clock uncertainty           -0.091    45.109    
    SLICE_X46Y100        FDRE (Setup_fdre_C_D)        0.109    45.218    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         45.218    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                 36.594    

Slack (MET) :             36.598ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 1.725ns (50.443%)  route 1.695ns (49.557%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 44.926 - 40.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.621     5.225    BTN_SCAN/clk_disp
    SLICE_X46Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518     5.743 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.694     7.437    BTN_SCAN/p_0_in
    SLICE_X46Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.561 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.561    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.074 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.074    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.191    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.308 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.309    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.426 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.645 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.645    BTN_SCAN/clk_count_reg[16]_i_1_n_7
    SLICE_X46Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.501    44.926    BTN_SCAN/clk_disp
    SLICE_X46Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism              0.299    45.225    
                         clock uncertainty           -0.091    45.134    
    SLICE_X46Y101        FDRE (Setup_fdre_C_D)        0.109    45.243    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         45.243    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                 36.598    

Slack (MET) :             36.619ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 1.595ns (48.495%)  route 1.694ns (51.505%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 44.937 - 40.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.621     5.225    BTN_SCAN/clk_disp
    SLICE_X46Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518     5.743 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.694     7.437    BTN_SCAN/p_0_in
    SLICE_X46Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.561 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.561    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.074 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.074    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.191    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.514 r  BTN_SCAN/clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.514    BTN_SCAN/clk_count_reg[8]_i_1_n_6
    SLICE_X46Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.511    44.937    BTN_SCAN/clk_disp
    SLICE_X46Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[9]/C
                         clock pessimism              0.179    45.116    
                         clock uncertainty           -0.091    45.025    
    SLICE_X46Y99         FDRE (Setup_fdre_C_D)        0.109    45.134    BTN_SCAN/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         45.134    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                 36.619    

Slack (MET) :             36.627ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 1.587ns (48.369%)  route 1.694ns (51.631%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 44.937 - 40.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.621     5.225    BTN_SCAN/clk_disp
    SLICE_X46Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518     5.743 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.694     7.437    BTN_SCAN/p_0_in
    SLICE_X46Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.561 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.561    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.074 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.074    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.191    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.506 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.506    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X46Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.511    44.937    BTN_SCAN/clk_disp
    SLICE_X46Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism              0.179    45.116    
                         clock uncertainty           -0.091    45.025    
    SLICE_X46Y99         FDRE (Setup_fdre_C_D)        0.109    45.134    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         45.134    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                 36.627    

Slack (MET) :             36.645ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 1.663ns (49.528%)  route 1.695ns (50.472%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 44.926 - 40.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.621     5.225    BTN_SCAN/clk_disp
    SLICE_X46Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518     5.743 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.694     7.437    BTN_SCAN/p_0_in
    SLICE_X46Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.561 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.561    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.074 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.074    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.191    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.308 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.309    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.426 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.426    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.583 r  BTN_SCAN/clk_count_reg[16]_i_1/CO[1]
                         net (fo=1, routed)           0.000     8.583    BTN_SCAN/clk_count_reg[16]_i_1_n_2
    SLICE_X46Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.501    44.926    BTN_SCAN/clk_disp
    SLICE_X46Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
                         clock pessimism              0.299    45.225    
                         clock uncertainty           -0.091    45.134    
    SLICE_X46Y101        FDRE (Setup_fdre_C_D)        0.094    45.228    BTN_SCAN/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         45.228    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                 36.645    

Slack (MET) :             36.670ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 1.628ns (48.996%)  route 1.695ns (51.004%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 44.926 - 40.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.621     5.225    BTN_SCAN/clk_disp
    SLICE_X46Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518     5.743 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.694     7.437    BTN_SCAN/p_0_in
    SLICE_X46Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.561 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.561    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.074 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.074    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.191    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.308 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.309    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.548 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.548    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X46Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.501    44.926    BTN_SCAN/clk_disp
    SLICE_X46Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism              0.274    45.200    
                         clock uncertainty           -0.091    45.109    
    SLICE_X46Y100        FDRE (Setup_fdre_C_D)        0.109    45.218    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         45.218    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                 36.670    

Slack (MET) :             36.690ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 1.608ns (48.687%)  route 1.695ns (51.313%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 44.926 - 40.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.621     5.225    BTN_SCAN/clk_disp
    SLICE_X46Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518     5.743 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.694     7.437    BTN_SCAN/p_0_in
    SLICE_X46Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.561 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.561    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.074 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.074    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.191    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.308 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.309    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.528 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.528    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X46Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.501    44.926    BTN_SCAN/clk_disp
    SLICE_X46Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism              0.274    45.200    
                         clock uncertainty           -0.091    45.109    
    SLICE_X46Y100        FDRE (Setup_fdre_C_D)        0.109    45.218    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         45.218    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                 36.690    

Slack (MET) :             36.703ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 1.511ns (47.145%)  route 1.694ns (52.855%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 44.937 - 40.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.621     5.225    BTN_SCAN/clk_disp
    SLICE_X46Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518     5.743 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.694     7.437    BTN_SCAN/p_0_in
    SLICE_X46Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.561 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.561    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.074 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.074    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.191    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.430 r  BTN_SCAN/clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.430    BTN_SCAN/clk_count_reg[8]_i_1_n_5
    SLICE_X46Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.511    44.937    BTN_SCAN/clk_disp
    SLICE_X46Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[10]/C
                         clock pessimism              0.179    45.116    
                         clock uncertainty           -0.091    45.025    
    SLICE_X46Y99         FDRE (Setup_fdre_C_D)        0.109    45.134    BTN_SCAN/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         45.134    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                 36.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.371ns (72.917%)  route 0.138ns (27.083%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.565     1.486    BTN_SCAN/clk_disp
    SLICE_X46Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.137     1.787    BTN_SCAN/clk_count_reg_n_0_[11]
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.832 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.832    BTN_SCAN/clk_count[8]_i_2_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.941 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.995 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.995    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X46Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.833     2.001    BTN_SCAN/clk_disp
    SLICE_X46Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.889    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.384ns (73.592%)  route 0.138ns (26.408%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.565     1.486    BTN_SCAN/clk_disp
    SLICE_X46Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.137     1.787    BTN_SCAN/clk_count_reg_n_0_[11]
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.832 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.832    BTN_SCAN/clk_count[8]_i_2_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.941 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.008 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.008    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X46Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.833     2.001    BTN_SCAN/clk_disp
    SLICE_X46Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.889    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.407ns (74.707%)  route 0.138ns (25.293%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.565     1.486    BTN_SCAN/clk_disp
    SLICE_X46Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.137     1.787    BTN_SCAN/clk_count_reg_n_0_[11]
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.832 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.832    BTN_SCAN/clk_count[8]_i_2_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.941 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.031 r  BTN_SCAN/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.031    BTN_SCAN/clk_count_reg[12]_i_1_n_6
    SLICE_X46Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.833     2.001    BTN_SCAN/clk_disp
    SLICE_X46Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[13]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.889    BTN_SCAN/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.403ns (74.520%)  route 0.138ns (25.480%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.565     1.486    BTN_SCAN/clk_disp
    SLICE_X46Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.137     1.787    BTN_SCAN/clk_count_reg_n_0_[11]
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.832 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.832    BTN_SCAN/clk_count[8]_i_2_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.941 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.982 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.982    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.027 r  BTN_SCAN/clk_count_reg[16]_i_1/CO[1]
                         net (fo=1, routed)           0.000     2.027    BTN_SCAN/clk_count_reg[16]_i_1_n_2
    SLICE_X46Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.833     2.001    BTN_SCAN/clk_disp
    SLICE_X46Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.129     1.884    BTN_SCAN/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.409ns (74.799%)  route 0.138ns (25.201%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.565     1.486    BTN_SCAN/clk_disp
    SLICE_X46Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.137     1.787    BTN_SCAN/clk_count_reg_n_0_[11]
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.832 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.832    BTN_SCAN/clk_count[8]_i_2_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.941 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.033 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.033    BTN_SCAN/clk_count_reg[12]_i_1_n_4
    SLICE_X46Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.833     2.001    BTN_SCAN/clk_disp
    SLICE_X46Y100        FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.889    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.411ns (74.891%)  route 0.138ns (25.109%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.565     1.486    BTN_SCAN/clk_disp
    SLICE_X46Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.137     1.787    BTN_SCAN/clk_count_reg_n_0_[11]
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.832 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.832    BTN_SCAN/clk_count[8]_i_2_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.941 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.982 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.982    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.035 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.035    BTN_SCAN/clk_count_reg[16]_i_1_n_7
    SLICE_X46Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.833     2.001    BTN_SCAN/clk_disp
    SLICE_X46Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.134     1.889    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.275ns (43.031%)  route 0.364ns (56.969%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.563     1.484    BTN_SCAN/clk_disp
    SLICE_X46Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.164     1.648 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.364     2.012    BTN_SCAN/p_0_in
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.057 r  BTN_SCAN/clk_count[8]_i_4/O
                         net (fo=1, routed)           0.000     2.057    BTN_SCAN/clk_count[8]_i_4_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.123 r  BTN_SCAN/clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.123    BTN_SCAN/clk_count_reg[8]_i_1_n_6
    SLICE_X46Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.836     2.003    BTN_SCAN/clk_disp
    SLICE_X46Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[9]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.134     1.891    BTN_SCAN/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.279ns (43.251%)  route 0.366ns (56.749%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.563     1.484    BTN_SCAN/clk_disp
    SLICE_X46Y101        FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.164     1.648 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.366     2.014    BTN_SCAN/p_0_in
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.059 r  BTN_SCAN/clk_count[8]_i_5/O
                         net (fo=1, routed)           0.000     2.059    BTN_SCAN/clk_count[8]_i_5_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.129 r  BTN_SCAN/clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.129    BTN_SCAN/clk_count_reg[8]_i_1_n_7
    SLICE_X46Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.836     2.003    BTN_SCAN/clk_disp
    SLICE_X46Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.134     1.891    BTN_SCAN/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.566     1.487    BTN_SCAN/clk_disp
    SLICE_X42Y96         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           0.177     1.829    BTN_SCAN/LED_OBUF[0]
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.874 r  BTN_SCAN/result[0]_i_1/O
                         net (fo=1, routed)           0.000     1.874    BTN_SCAN/result[0]_i_1_n_0
    SLICE_X42Y96         FDRE                                         r  BTN_SCAN/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.836     2.003    BTN_SCAN/clk_disp
    SLICE_X42Y96         FDRE                                         r  BTN_SCAN/result_reg[0]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.120     1.607    BTN_SCAN/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.565     1.486    BTN_SCAN/clk_disp
    SLICE_X46Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.137     1.787    BTN_SCAN/clk_count_reg_n_0_[11]
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.832 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.832    BTN_SCAN/clk_count[8]_i_2_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.896 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X46Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.836     2.003    BTN_SCAN/clk_disp
    SLICE_X46Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.134     1.620    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y97     BTN_SCAN/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y99     BTN_SCAN/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y99     BTN_SCAN/clk_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y100    BTN_SCAN/clk_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y100    BTN_SCAN/clk_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y100    BTN_SCAN/clk_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y100    BTN_SCAN/clk_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y101    BTN_SCAN/clk_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y97     BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y97     BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y99     BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y99     BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y99     BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y99     BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y100    BTN_SCAN/clk_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y100    BTN_SCAN/clk_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y100    BTN_SCAN/clk_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y100    BTN_SCAN/clk_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y97     BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y97     BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y99     BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y99     BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y99     BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y99     BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y100    BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y100    BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y100    BTN_SCAN/clk_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y100    BTN_SCAN/clk_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       21.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.799ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[83][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        24.147ns  (logic 4.985ns (20.644%)  route 19.162ns (79.356%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT4=2 LUT5=3 LUT6=12 MUXF7=2)
  Clock Path Skew:        -3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 104.979 - 100.000 ) 
    Source Clock Delay      (SCD):    8.865ns = ( 58.865 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.291    55.895    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.146    56.041 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.899    56.940    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300    57.240 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.624    58.865    core/data_ram/debug_clk
    SLICE_X54Y97         FDRE                                         r  core/data_ram/data_reg[83][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.524    59.389 r  core/data_ram/data_reg[83][7]/Q
                         net (fo=5, routed)           1.069    60.457    core/data_ram/data_reg[83][7]_0[7]
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    60.581 r  core/data_ram/MDR_WB[7]_i_19/O
                         net (fo=1, routed)           0.000    60.581    core/data_ram/MDR_WB[7]_i_19_n_0
    SLICE_X54Y90         MUXF7 (Prop_muxf7_I0_O)      0.241    60.822 r  core/data_ram/MDR_WB_reg[7]_i_8/O
                         net (fo=2, routed)           0.852    61.675    core/data_ram/MDR_WB_reg[7]_i_8_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I1_O)        0.298    61.973 r  core/data_ram/MDR_WB[7]_i_3/O
                         net (fo=1, routed)           1.185    63.158    core/data_ram/MDR_WB[7]_i_3_n_0
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    63.282 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=3, routed)           1.277    64.558    core/reg_EXE_MEM/MDR_WB_reg[8]
    SLICE_X52Y99         LUT5 (Prop_lut5_I2_O)        0.150    64.708 r  core/reg_EXE_MEM/MDR_WB[15]_i_3/O
                         net (fo=8, routed)           1.090    65.798    core/mux_csrout/MDR_WB_reg[8]
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.326    66.124 r  core/mux_csrout/MDR_WB[12]_i_1/O
                         net (fo=6, routed)           2.049    68.173    core/hazard_unit/Datain_MEM[12]
    SLICE_X43Y117        LUT4 (Prop_lut4_I2_O)        0.124    68.297 r  core/hazard_unit/A_EX[12]_i_2/O
                         net (fo=1, routed)           0.578    68.874    core/hazard_unit/A_EX[12]_i_2_n_0
    SLICE_X47Y117        LUT5 (Prop_lut5_I0_O)        0.124    68.998 r  core/hazard_unit/A_EX[12]_i_1/O
                         net (fo=6, routed)           1.199    70.198    core/hazard_unit/rs1_data_ID[12]
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.124    70.322 r  core/hazard_unit/IR_ID[28]_i_58/O
                         net (fo=1, routed)           0.000    70.322    core/cmp_ID/IR_ID_reg[28]_i_30_0[0]
    SLICE_X44Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.854 r  core/cmp_ID/IR_ID_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    70.854    core/cmp_ID/IR_ID_reg[28]_i_41_n_0
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.082 r  core/cmp_ID/IR_ID_reg[28]_i_30/CO[2]
                         net (fo=2, routed)           0.902    71.984    core/reg_IF_ID/CO[0]
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.313    72.297 r  core/reg_IF_ID/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.403    72.700    core/ctrl/segment_shift[6]_i_56_1
    SLICE_X41Y117        LUT6 (Prop_lut6_I4_O)        0.124    72.824 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          1.198    74.022    core/U1_3/Branch_ctrl
    SLICE_X45Y126        LUT6 (Prop_lut6_I1_O)        0.124    74.146 f  core/U1_3/segment_shift[46]_i_63/O
                         net (fo=1, routed)           0.000    74.146    core/U1_3/segment_shift[46]_i_63_n_0
    SLICE_X45Y126        MUXF7 (Prop_muxf7_I0_O)      0.212    74.358 f  core/U1_3/segment_shift_reg[46]_i_28/O
                         net (fo=1, routed)           0.729    75.087    core/U1_3/segment_shift_reg[46]_i_28_n_0
    SLICE_X40Y126        LUT6 (Prop_lut6_I1_O)        0.299    75.386 f  core/U1_3/segment_shift[46]_i_11/O
                         net (fo=1, routed)           0.441    75.828    core/reg_EXE_MEM/Test_signal[8]
    SLICE_X35Y126        LUT4 (Prop_lut4_I2_O)        0.124    75.952 f  core/reg_EXE_MEM/segment_shift[46]_i_4/O
                         net (fo=9, routed)           0.934    76.886    core/reg_EXE_MEM/debug_data[21]
    SLICE_X31Y117        LUT6 (Prop_lut6_I0_O)        0.124    77.010 r  core/reg_EXE_MEM/buffer_reg_i_114/O
                         net (fo=7, routed)           1.044    78.054    core/reg_IF_ID/buffer_reg_i_20
    SLICE_X30Y107        LUT2 (Prop_lut2_I1_O)        0.150    78.204 f  core/reg_IF_ID/buffer_reg_i_123/O
                         net (fo=2, routed)           0.664    78.868    DEBUG_CTRL/buffer_reg_i_15_0
    SLICE_X32Y106        LUT6 (Prop_lut6_I3_O)        0.348    79.216 f  DEBUG_CTRL/buffer_reg_i_47/O
                         net (fo=1, routed)           0.650    79.866    DEBUG_CTRL/buffer_reg_i_47_n_0
    SLICE_X30Y106        LUT6 (Prop_lut6_I0_O)        0.124    79.990 f  DEBUG_CTRL/buffer_reg_i_15/O
                         net (fo=2, routed)           0.600    80.590    DEBUG_CTRL/buffer_reg_i_15_n_0
    SLICE_X30Y105        LUT6 (Prop_lut6_I2_O)        0.124    80.714 r  DEBUG_CTRL/buffer_reg_i_5/O
                         net (fo=1, routed)           2.298    83.012    UART_BUFF/DIADI[4]
    RAMB18_X0Y26         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.554   104.979    UART_BUFF/clk_cpu
    RAMB18_X0Y26         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.158    
                         clock uncertainty           -0.106   105.052    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.241   104.811    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.811    
                         arrival time                         -83.012    
  -------------------------------------------------------------------
                         slack                                 21.799    

Slack (MET) :             21.837ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[83][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        24.109ns  (logic 4.348ns (18.035%)  route 19.761ns (81.966%))
  Logic Levels:           21  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=12 MUXF7=1)
  Clock Path Skew:        -3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 104.979 - 100.000 ) 
    Source Clock Delay      (SCD):    8.865ns = ( 58.865 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.291    55.895    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.146    56.041 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.899    56.940    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300    57.240 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.624    58.865    core/data_ram/debug_clk
    SLICE_X54Y97         FDRE                                         r  core/data_ram/data_reg[83][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.524    59.389 r  core/data_ram/data_reg[83][7]/Q
                         net (fo=5, routed)           1.069    60.457    core/data_ram/data_reg[83][7]_0[7]
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    60.581 r  core/data_ram/MDR_WB[7]_i_19/O
                         net (fo=1, routed)           0.000    60.581    core/data_ram/MDR_WB[7]_i_19_n_0
    SLICE_X54Y90         MUXF7 (Prop_muxf7_I0_O)      0.241    60.822 r  core/data_ram/MDR_WB_reg[7]_i_8/O
                         net (fo=2, routed)           0.852    61.675    core/data_ram/MDR_WB_reg[7]_i_8_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I1_O)        0.298    61.973 r  core/data_ram/MDR_WB[7]_i_3/O
                         net (fo=1, routed)           1.185    63.158    core/data_ram/MDR_WB[7]_i_3_n_0
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    63.282 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=3, routed)           1.277    64.558    core/reg_EXE_MEM/MDR_WB_reg[8]
    SLICE_X52Y99         LUT5 (Prop_lut5_I2_O)        0.150    64.708 r  core/reg_EXE_MEM/MDR_WB[15]_i_3/O
                         net (fo=8, routed)           1.090    65.798    core/mux_csrout/MDR_WB_reg[8]
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.326    66.124 r  core/mux_csrout/MDR_WB[12]_i_1/O
                         net (fo=6, routed)           2.049    68.173    core/hazard_unit/Datain_MEM[12]
    SLICE_X43Y117        LUT4 (Prop_lut4_I2_O)        0.124    68.297 r  core/hazard_unit/A_EX[12]_i_2/O
                         net (fo=1, routed)           0.578    68.874    core/hazard_unit/A_EX[12]_i_2_n_0
    SLICE_X47Y117        LUT5 (Prop_lut5_I0_O)        0.124    68.998 r  core/hazard_unit/A_EX[12]_i_1/O
                         net (fo=6, routed)           1.199    70.198    core/hazard_unit/rs1_data_ID[12]
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.124    70.322 r  core/hazard_unit/IR_ID[28]_i_58/O
                         net (fo=1, routed)           0.000    70.322    core/cmp_ID/IR_ID_reg[28]_i_30_0[0]
    SLICE_X44Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.854 r  core/cmp_ID/IR_ID_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    70.854    core/cmp_ID/IR_ID_reg[28]_i_41_n_0
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.082 r  core/cmp_ID/IR_ID_reg[28]_i_30/CO[2]
                         net (fo=2, routed)           0.902    71.984    core/reg_IF_ID/CO[0]
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.313    72.297 r  core/reg_IF_ID/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.403    72.700    core/ctrl/segment_shift[6]_i_56_1
    SLICE_X41Y117        LUT6 (Prop_lut6_I4_O)        0.124    72.824 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          1.695    74.519    core/U1_3/Branch_ctrl
    SLICE_X48Y128        LUT6 (Prop_lut6_I0_O)        0.124    74.643 f  core/U1_3/segment_shift[62]_i_41/O
                         net (fo=1, routed)           0.431    75.074    core/U1_3/segment_shift[62]_i_41_n_0
    SLICE_X50Y128        LUT5 (Prop_lut5_I4_O)        0.124    75.198 f  core/U1_3/segment_shift[62]_i_16/O
                         net (fo=1, routed)           0.638    75.836    core/reg_EXE_MEM/segment_shift_reg[59]_0
    SLICE_X39Y128        LUT6 (Prop_lut6_I2_O)        0.124    75.960 f  core/reg_EXE_MEM/segment_shift[62]_i_6/O
                         net (fo=9, routed)           1.136    77.097    DEBUG_CTRL/debug_data[5]
    SLICE_X34Y109        LUT6 (Prop_lut6_I1_O)        0.124    77.221 r  DEBUG_CTRL/buffer_reg_i_117/O
                         net (fo=9, routed)           1.002    78.223    DEBUG_CTRL/buffer_reg_i_117_n_0
    SLICE_X33Y107        LUT3 (Prop_lut3_I0_O)        0.124    78.347 f  DEBUG_CTRL/buffer_reg_i_163/O
                         net (fo=1, routed)           0.303    78.649    DEBUG_CTRL/buffer_reg_i_163_n_0
    SLICE_X32Y106        LUT6 (Prop_lut6_I0_O)        0.124    78.773 r  DEBUG_CTRL/buffer_reg_i_96/O
                         net (fo=1, routed)           0.667    79.440    DEBUG_CTRL/buffer_reg_i_96_n_0
    SLICE_X32Y106        LUT6 (Prop_lut6_I3_O)        0.124    79.564 f  DEBUG_CTRL/buffer_reg_i_31/O
                         net (fo=1, routed)           0.811    80.375    DEBUG_CTRL/buffer_reg_i_31_n_0
    SLICE_X29Y106        LUT6 (Prop_lut6_I2_O)        0.124    80.499 r  DEBUG_CTRL/buffer_reg_i_9/O
                         net (fo=1, routed)           2.475    82.974    UART_BUFF/DIADI[0]
    RAMB18_X0Y26         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.554   104.979    UART_BUFF/clk_cpu
    RAMB18_X0Y26         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.158    
                         clock uncertainty           -0.106   105.052    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241   104.811    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.811    
                         arrival time                         -82.974    
  -------------------------------------------------------------------
                         slack                                 21.837    

Slack (MET) :             21.917ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[83][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        24.029ns  (logic 5.145ns (21.411%)  route 18.884ns (78.589%))
  Logic Levels:           23  (CARRY4=2 LUT4=5 LUT5=3 LUT6=9 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 104.979 - 100.000 ) 
    Source Clock Delay      (SCD):    8.865ns = ( 58.865 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.291    55.895    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.146    56.041 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.899    56.940    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300    57.240 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.624    58.865    core/data_ram/debug_clk
    SLICE_X54Y97         FDRE                                         r  core/data_ram/data_reg[83][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.524    59.389 r  core/data_ram/data_reg[83][7]/Q
                         net (fo=5, routed)           1.069    60.457    core/data_ram/data_reg[83][7]_0[7]
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    60.581 r  core/data_ram/MDR_WB[7]_i_19/O
                         net (fo=1, routed)           0.000    60.581    core/data_ram/MDR_WB[7]_i_19_n_0
    SLICE_X54Y90         MUXF7 (Prop_muxf7_I0_O)      0.241    60.822 r  core/data_ram/MDR_WB_reg[7]_i_8/O
                         net (fo=2, routed)           0.852    61.675    core/data_ram/MDR_WB_reg[7]_i_8_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I1_O)        0.298    61.973 r  core/data_ram/MDR_WB[7]_i_3/O
                         net (fo=1, routed)           1.185    63.158    core/data_ram/MDR_WB[7]_i_3_n_0
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    63.282 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=3, routed)           1.277    64.558    core/reg_EXE_MEM/MDR_WB_reg[8]
    SLICE_X52Y99         LUT5 (Prop_lut5_I2_O)        0.150    64.708 r  core/reg_EXE_MEM/MDR_WB[15]_i_3/O
                         net (fo=8, routed)           1.090    65.798    core/mux_csrout/MDR_WB_reg[8]
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.326    66.124 r  core/mux_csrout/MDR_WB[12]_i_1/O
                         net (fo=6, routed)           2.049    68.173    core/hazard_unit/Datain_MEM[12]
    SLICE_X43Y117        LUT4 (Prop_lut4_I2_O)        0.124    68.297 r  core/hazard_unit/A_EX[12]_i_2/O
                         net (fo=1, routed)           0.578    68.874    core/hazard_unit/A_EX[12]_i_2_n_0
    SLICE_X47Y117        LUT5 (Prop_lut5_I0_O)        0.124    68.998 r  core/hazard_unit/A_EX[12]_i_1/O
                         net (fo=6, routed)           1.199    70.198    core/hazard_unit/rs1_data_ID[12]
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.124    70.322 r  core/hazard_unit/IR_ID[28]_i_58/O
                         net (fo=1, routed)           0.000    70.322    core/cmp_ID/IR_ID_reg[28]_i_30_0[0]
    SLICE_X44Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.854 r  core/cmp_ID/IR_ID_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    70.854    core/cmp_ID/IR_ID_reg[28]_i_41_n_0
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.082 r  core/cmp_ID/IR_ID_reg[28]_i_30/CO[2]
                         net (fo=2, routed)           0.902    71.984    core/reg_IF_ID/CO[0]
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.313    72.297 r  core/reg_IF_ID/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.403    72.700    core/ctrl/segment_shift[6]_i_56_1
    SLICE_X41Y117        LUT6 (Prop_lut6_I4_O)        0.124    72.824 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          1.198    74.022    core/U1_3/Branch_ctrl
    SLICE_X45Y126        LUT6 (Prop_lut6_I1_O)        0.124    74.146 f  core/U1_3/segment_shift[46]_i_63/O
                         net (fo=1, routed)           0.000    74.146    core/U1_3/segment_shift[46]_i_63_n_0
    SLICE_X45Y126        MUXF7 (Prop_muxf7_I0_O)      0.212    74.358 f  core/U1_3/segment_shift_reg[46]_i_28/O
                         net (fo=1, routed)           0.729    75.087    core/U1_3/segment_shift_reg[46]_i_28_n_0
    SLICE_X40Y126        LUT6 (Prop_lut6_I1_O)        0.299    75.386 f  core/U1_3/segment_shift[46]_i_11/O
                         net (fo=1, routed)           0.441    75.828    core/reg_EXE_MEM/Test_signal[8]
    SLICE_X35Y126        LUT4 (Prop_lut4_I2_O)        0.124    75.952 f  core/reg_EXE_MEM/segment_shift[46]_i_4/O
                         net (fo=9, routed)           1.160    77.111    core/reg_EXE_MEM/debug_data[21]
    SLICE_X30Y117        LUT4 (Prop_lut4_I2_O)        0.124    77.235 r  core/reg_EXE_MEM/buffer_reg_i_146/O
                         net (fo=2, routed)           0.799    78.035    core/reg_EXE_MEM/buffer_reg_i_146_n_0
    SLICE_X30Y114        LUT4 (Prop_lut4_I2_O)        0.124    78.159 f  core/reg_EXE_MEM/buffer_reg_i_210/O
                         net (fo=2, routed)           0.711    78.870    core/reg_EXE_MEM/buffer_reg_i_210_n_0
    SLICE_X33Y109        LUT4 (Prop_lut4_I0_O)        0.124    78.994 r  core/reg_EXE_MEM/buffer_reg_i_153/O
                         net (fo=1, routed)           0.000    78.994    DEBUG_CTRL/buffer_reg_i_27_1
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I0_O)      0.238    79.232 r  DEBUG_CTRL/buffer_reg_i_84/O
                         net (fo=1, routed)           0.000    79.232    DEBUG_CTRL/buffer_reg_i_84_n_0
    SLICE_X33Y109        MUXF8 (Prop_muxf8_I0_O)      0.104    79.336 r  DEBUG_CTRL/buffer_reg_i_27/O
                         net (fo=1, routed)           1.176    80.511    DEBUG_CTRL/buffer_reg_i_27_n_0
    SLICE_X34Y105        LUT6 (Prop_lut6_I2_O)        0.316    80.827 r  DEBUG_CTRL/buffer_reg_i_8/O
                         net (fo=1, routed)           2.067    82.894    UART_BUFF/DIADI[1]
    RAMB18_X0Y26         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.554   104.979    UART_BUFF/clk_cpu
    RAMB18_X0Y26         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.158    
                         clock uncertainty           -0.106   105.052    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.241   104.811    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.811    
                         arrival time                         -82.894    
  -------------------------------------------------------------------
                         slack                                 21.917    

Slack (MET) :             22.039ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[83][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        23.907ns  (logic 4.985ns (20.852%)  route 18.922ns (79.149%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT4=2 LUT5=4 LUT6=11 MUXF7=2)
  Clock Path Skew:        -3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 104.979 - 100.000 ) 
    Source Clock Delay      (SCD):    8.865ns = ( 58.865 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.291    55.895    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.146    56.041 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.899    56.940    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300    57.240 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.624    58.865    core/data_ram/debug_clk
    SLICE_X54Y97         FDRE                                         r  core/data_ram/data_reg[83][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.524    59.389 r  core/data_ram/data_reg[83][7]/Q
                         net (fo=5, routed)           1.069    60.457    core/data_ram/data_reg[83][7]_0[7]
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    60.581 r  core/data_ram/MDR_WB[7]_i_19/O
                         net (fo=1, routed)           0.000    60.581    core/data_ram/MDR_WB[7]_i_19_n_0
    SLICE_X54Y90         MUXF7 (Prop_muxf7_I0_O)      0.241    60.822 r  core/data_ram/MDR_WB_reg[7]_i_8/O
                         net (fo=2, routed)           0.852    61.675    core/data_ram/MDR_WB_reg[7]_i_8_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I1_O)        0.298    61.973 r  core/data_ram/MDR_WB[7]_i_3/O
                         net (fo=1, routed)           1.185    63.158    core/data_ram/MDR_WB[7]_i_3_n_0
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    63.282 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=3, routed)           1.277    64.558    core/reg_EXE_MEM/MDR_WB_reg[8]
    SLICE_X52Y99         LUT5 (Prop_lut5_I2_O)        0.150    64.708 r  core/reg_EXE_MEM/MDR_WB[15]_i_3/O
                         net (fo=8, routed)           1.090    65.798    core/mux_csrout/MDR_WB_reg[8]
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.326    66.124 r  core/mux_csrout/MDR_WB[12]_i_1/O
                         net (fo=6, routed)           2.049    68.173    core/hazard_unit/Datain_MEM[12]
    SLICE_X43Y117        LUT4 (Prop_lut4_I2_O)        0.124    68.297 r  core/hazard_unit/A_EX[12]_i_2/O
                         net (fo=1, routed)           0.578    68.874    core/hazard_unit/A_EX[12]_i_2_n_0
    SLICE_X47Y117        LUT5 (Prop_lut5_I0_O)        0.124    68.998 r  core/hazard_unit/A_EX[12]_i_1/O
                         net (fo=6, routed)           1.199    70.198    core/hazard_unit/rs1_data_ID[12]
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.124    70.322 r  core/hazard_unit/IR_ID[28]_i_58/O
                         net (fo=1, routed)           0.000    70.322    core/cmp_ID/IR_ID_reg[28]_i_30_0[0]
    SLICE_X44Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.854 r  core/cmp_ID/IR_ID_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    70.854    core/cmp_ID/IR_ID_reg[28]_i_41_n_0
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.082 r  core/cmp_ID/IR_ID_reg[28]_i_30/CO[2]
                         net (fo=2, routed)           0.902    71.984    core/reg_IF_ID/CO[0]
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.313    72.297 r  core/reg_IF_ID/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.403    72.700    core/ctrl/segment_shift[6]_i_56_1
    SLICE_X41Y117        LUT6 (Prop_lut6_I4_O)        0.124    72.824 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          1.198    74.022    core/U1_3/Branch_ctrl
    SLICE_X45Y126        LUT6 (Prop_lut6_I1_O)        0.124    74.146 f  core/U1_3/segment_shift[46]_i_63/O
                         net (fo=1, routed)           0.000    74.146    core/U1_3/segment_shift[46]_i_63_n_0
    SLICE_X45Y126        MUXF7 (Prop_muxf7_I0_O)      0.212    74.358 f  core/U1_3/segment_shift_reg[46]_i_28/O
                         net (fo=1, routed)           0.729    75.087    core/U1_3/segment_shift_reg[46]_i_28_n_0
    SLICE_X40Y126        LUT6 (Prop_lut6_I1_O)        0.299    75.386 f  core/U1_3/segment_shift[46]_i_11/O
                         net (fo=1, routed)           0.441    75.828    core/reg_EXE_MEM/Test_signal[8]
    SLICE_X35Y126        LUT4 (Prop_lut4_I2_O)        0.124    75.952 f  core/reg_EXE_MEM/segment_shift[46]_i_4/O
                         net (fo=9, routed)           0.934    76.886    core/reg_EXE_MEM/debug_data[21]
    SLICE_X31Y117        LUT6 (Prop_lut6_I0_O)        0.124    77.010 r  core/reg_EXE_MEM/buffer_reg_i_114/O
                         net (fo=7, routed)           1.044    78.054    core/reg_IF_ID/buffer_reg_i_20
    SLICE_X30Y107        LUT2 (Prop_lut2_I1_O)        0.150    78.204 f  core/reg_IF_ID/buffer_reg_i_123/O
                         net (fo=2, routed)           0.664    78.868    DEBUG_CTRL/buffer_reg_i_15_0
    SLICE_X32Y106        LUT6 (Prop_lut6_I3_O)        0.348    79.216 f  DEBUG_CTRL/buffer_reg_i_47/O
                         net (fo=1, routed)           0.650    79.866    DEBUG_CTRL/buffer_reg_i_47_n_0
    SLICE_X30Y106        LUT6 (Prop_lut6_I0_O)        0.124    79.990 f  DEBUG_CTRL/buffer_reg_i_15/O
                         net (fo=2, routed)           0.586    80.576    DEBUG_CTRL/buffer_reg_i_15_n_0
    SLICE_X30Y104        LUT5 (Prop_lut5_I2_O)        0.124    80.700 r  DEBUG_CTRL/buffer_reg_i_4/O
                         net (fo=1, routed)           2.072    82.772    UART_BUFF/DIADI[5]
    RAMB18_X0Y26         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.554   104.979    UART_BUFF/clk_cpu
    RAMB18_X0Y26         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.158    
                         clock uncertainty           -0.106   105.052    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241   104.811    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.811    
                         arrival time                         -82.772    
  -------------------------------------------------------------------
                         slack                                 22.039    

Slack (MET) :             22.125ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[83][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        23.821ns  (logic 4.606ns (19.336%)  route 19.215ns (80.665%))
  Logic Levels:           21  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=11 MUXF7=2)
  Clock Path Skew:        -3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 104.979 - 100.000 ) 
    Source Clock Delay      (SCD):    8.865ns = ( 58.865 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.291    55.895    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.146    56.041 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.899    56.940    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300    57.240 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.624    58.865    core/data_ram/debug_clk
    SLICE_X54Y97         FDRE                                         r  core/data_ram/data_reg[83][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.524    59.389 r  core/data_ram/data_reg[83][7]/Q
                         net (fo=5, routed)           1.069    60.457    core/data_ram/data_reg[83][7]_0[7]
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    60.581 r  core/data_ram/MDR_WB[7]_i_19/O
                         net (fo=1, routed)           0.000    60.581    core/data_ram/MDR_WB[7]_i_19_n_0
    SLICE_X54Y90         MUXF7 (Prop_muxf7_I0_O)      0.241    60.822 r  core/data_ram/MDR_WB_reg[7]_i_8/O
                         net (fo=2, routed)           0.852    61.675    core/data_ram/MDR_WB_reg[7]_i_8_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I1_O)        0.298    61.973 r  core/data_ram/MDR_WB[7]_i_3/O
                         net (fo=1, routed)           1.185    63.158    core/data_ram/MDR_WB[7]_i_3_n_0
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    63.282 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=3, routed)           1.277    64.558    core/reg_EXE_MEM/MDR_WB_reg[8]
    SLICE_X52Y99         LUT5 (Prop_lut5_I2_O)        0.150    64.708 r  core/reg_EXE_MEM/MDR_WB[15]_i_3/O
                         net (fo=8, routed)           1.090    65.798    core/mux_csrout/MDR_WB_reg[8]
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.326    66.124 r  core/mux_csrout/MDR_WB[12]_i_1/O
                         net (fo=6, routed)           2.049    68.173    core/hazard_unit/Datain_MEM[12]
    SLICE_X43Y117        LUT4 (Prop_lut4_I2_O)        0.124    68.297 r  core/hazard_unit/A_EX[12]_i_2/O
                         net (fo=1, routed)           0.578    68.874    core/hazard_unit/A_EX[12]_i_2_n_0
    SLICE_X47Y117        LUT5 (Prop_lut5_I0_O)        0.124    68.998 r  core/hazard_unit/A_EX[12]_i_1/O
                         net (fo=6, routed)           1.199    70.198    core/hazard_unit/rs1_data_ID[12]
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.124    70.322 r  core/hazard_unit/IR_ID[28]_i_58/O
                         net (fo=1, routed)           0.000    70.322    core/cmp_ID/IR_ID_reg[28]_i_30_0[0]
    SLICE_X44Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.854 r  core/cmp_ID/IR_ID_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    70.854    core/cmp_ID/IR_ID_reg[28]_i_41_n_0
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.082 r  core/cmp_ID/IR_ID_reg[28]_i_30/CO[2]
                         net (fo=2, routed)           0.902    71.984    core/reg_IF_ID/CO[0]
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.313    72.297 r  core/reg_IF_ID/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.403    72.700    core/ctrl/segment_shift[6]_i_56_1
    SLICE_X41Y117        LUT6 (Prop_lut6_I4_O)        0.124    72.824 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          1.202    74.026    core/U1_3/Branch_ctrl
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.124    74.150 r  core/U1_3/segment_shift[62]_i_48/O
                         net (fo=1, routed)           0.455    74.605    core/U1_3/segment_shift[62]_i_48_n_0
    SLICE_X50Y127        LUT6 (Prop_lut6_I5_O)        0.124    74.729 r  core/U1_3/segment_shift[62]_i_20/O
                         net (fo=1, routed)           0.000    74.729    core/U1_3/segment_shift[62]_i_20_n_0
    SLICE_X50Y127        MUXF7 (Prop_muxf7_I0_O)      0.209    74.938 r  core/U1_3/segment_shift_reg[62]_i_7/O
                         net (fo=1, routed)           0.730    75.668    core/reg_ID_EX/segment_shift_reg[59]
    SLICE_X43Y128        LUT6 (Prop_lut6_I2_O)        0.297    75.965 r  core/reg_ID_EX/segment_shift[62]_i_3/O
                         net (fo=8, routed)           1.431    77.396    DEBUG_CTRL/debug_data[6]
    SLICE_X36Y109        LUT3 (Prop_lut3_I0_O)        0.124    77.520 f  DEBUG_CTRL/buffer_reg_i_116/O
                         net (fo=10, routed)          1.193    78.713    DEBUG_CTRL/buffer_reg_i_116_n_0
    SLICE_X30Y106        LUT6 (Prop_lut6_I0_O)        0.124    78.837 r  DEBUG_CTRL/buffer_reg_i_41/O
                         net (fo=1, routed)           0.598    79.435    DEBUG_CTRL/buffer_reg_i_41_n_0
    SLICE_X30Y106        LUT6 (Prop_lut6_I0_O)        0.124    79.559 r  DEBUG_CTRL/buffer_reg_i_13/O
                         net (fo=1, routed)           0.586    80.145    DEBUG_CTRL/buffer_reg_i_13_n_0
    SLICE_X28Y106        LUT5 (Prop_lut5_I4_O)        0.124    80.269 r  DEBUG_CTRL/buffer_reg_i_3/O
                         net (fo=1, routed)           2.417    82.686    UART_BUFF/DIADI[6]
    RAMB18_X0Y26         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.554   104.979    UART_BUFF/clk_cpu
    RAMB18_X0Y26         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.158    
                         clock uncertainty           -0.106   105.052    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241   104.811    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.811    
                         arrival time                         -82.686    
  -------------------------------------------------------------------
                         slack                                 22.125    

Slack (MET) :             22.320ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[83][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        23.626ns  (logic 4.730ns (20.020%)  route 18.896ns (79.980%))
  Logic Levels:           22  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=13 MUXF7=2)
  Clock Path Skew:        -3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 104.979 - 100.000 ) 
    Source Clock Delay      (SCD):    8.865ns = ( 58.865 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.291    55.895    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.146    56.041 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.899    56.940    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300    57.240 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.624    58.865    core/data_ram/debug_clk
    SLICE_X54Y97         FDRE                                         r  core/data_ram/data_reg[83][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.524    59.389 r  core/data_ram/data_reg[83][7]/Q
                         net (fo=5, routed)           1.069    60.457    core/data_ram/data_reg[83][7]_0[7]
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    60.581 r  core/data_ram/MDR_WB[7]_i_19/O
                         net (fo=1, routed)           0.000    60.581    core/data_ram/MDR_WB[7]_i_19_n_0
    SLICE_X54Y90         MUXF7 (Prop_muxf7_I0_O)      0.241    60.822 r  core/data_ram/MDR_WB_reg[7]_i_8/O
                         net (fo=2, routed)           0.852    61.675    core/data_ram/MDR_WB_reg[7]_i_8_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I1_O)        0.298    61.973 r  core/data_ram/MDR_WB[7]_i_3/O
                         net (fo=1, routed)           1.185    63.158    core/data_ram/MDR_WB[7]_i_3_n_0
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    63.282 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=3, routed)           1.277    64.558    core/reg_EXE_MEM/MDR_WB_reg[8]
    SLICE_X52Y99         LUT5 (Prop_lut5_I2_O)        0.150    64.708 r  core/reg_EXE_MEM/MDR_WB[15]_i_3/O
                         net (fo=8, routed)           1.090    65.798    core/mux_csrout/MDR_WB_reg[8]
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.326    66.124 r  core/mux_csrout/MDR_WB[12]_i_1/O
                         net (fo=6, routed)           2.049    68.173    core/hazard_unit/Datain_MEM[12]
    SLICE_X43Y117        LUT4 (Prop_lut4_I2_O)        0.124    68.297 r  core/hazard_unit/A_EX[12]_i_2/O
                         net (fo=1, routed)           0.578    68.874    core/hazard_unit/A_EX[12]_i_2_n_0
    SLICE_X47Y117        LUT5 (Prop_lut5_I0_O)        0.124    68.998 r  core/hazard_unit/A_EX[12]_i_1/O
                         net (fo=6, routed)           1.199    70.198    core/hazard_unit/rs1_data_ID[12]
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.124    70.322 r  core/hazard_unit/IR_ID[28]_i_58/O
                         net (fo=1, routed)           0.000    70.322    core/cmp_ID/IR_ID_reg[28]_i_30_0[0]
    SLICE_X44Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.854 r  core/cmp_ID/IR_ID_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    70.854    core/cmp_ID/IR_ID_reg[28]_i_41_n_0
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.082 r  core/cmp_ID/IR_ID_reg[28]_i_30/CO[2]
                         net (fo=2, routed)           0.902    71.984    core/reg_IF_ID/CO[0]
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.313    72.297 r  core/reg_IF_ID/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.403    72.700    core/ctrl/segment_shift[6]_i_56_1
    SLICE_X41Y117        LUT6 (Prop_lut6_I4_O)        0.124    72.824 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          1.202    74.026    core/U1_3/Branch_ctrl
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.124    74.150 f  core/U1_3/segment_shift[62]_i_48/O
                         net (fo=1, routed)           0.455    74.605    core/U1_3/segment_shift[62]_i_48_n_0
    SLICE_X50Y127        LUT6 (Prop_lut6_I5_O)        0.124    74.729 f  core/U1_3/segment_shift[62]_i_20/O
                         net (fo=1, routed)           0.000    74.729    core/U1_3/segment_shift[62]_i_20_n_0
    SLICE_X50Y127        MUXF7 (Prop_muxf7_I0_O)      0.209    74.938 f  core/U1_3/segment_shift_reg[62]_i_7/O
                         net (fo=1, routed)           0.730    75.668    core/reg_ID_EX/segment_shift_reg[59]
    SLICE_X43Y128        LUT6 (Prop_lut6_I2_O)        0.297    75.965 f  core/reg_ID_EX/segment_shift[62]_i_3/O
                         net (fo=8, routed)           1.431    77.396    DEBUG_CTRL/debug_data[6]
    SLICE_X36Y109        LUT3 (Prop_lut3_I0_O)        0.124    77.520 r  DEBUG_CTRL/buffer_reg_i_116/O
                         net (fo=10, routed)          0.464    77.985    DEBUG_CTRL/buffer_reg_i_116_n_0
    SLICE_X34Y109        LUT6 (Prop_lut6_I5_O)        0.124    78.109 f  DEBUG_CTRL/buffer_reg_i_80/O
                         net (fo=2, routed)           0.789    78.898    DEBUG_CTRL/buffer_reg_i_80_n_0
    SLICE_X32Y105        LUT6 (Prop_lut6_I0_O)        0.124    79.022 f  DEBUG_CTRL/buffer_reg_i_73/O
                         net (fo=1, routed)           0.444    79.466    DEBUG_CTRL/buffer_reg_i_73_n_0
    SLICE_X32Y105        LUT6 (Prop_lut6_I1_O)        0.124    79.590 f  DEBUG_CTRL/buffer_reg_i_23/O
                         net (fo=1, routed)           0.542    80.132    DEBUG_CTRL/buffer_reg_i_23_n_0
    SLICE_X33Y105        LUT6 (Prop_lut6_I2_O)        0.124    80.256 r  DEBUG_CTRL/buffer_reg_i_7/O
                         net (fo=1, routed)           2.235    82.491    UART_BUFF/DIADI[2]
    RAMB18_X0Y26         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.554   104.979    UART_BUFF/clk_cpu
    RAMB18_X0Y26         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.158    
                         clock uncertainty           -0.106   105.052    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.241   104.811    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.811    
                         arrival time                         -82.491    
  -------------------------------------------------------------------
                         slack                                 22.320    

Slack (MET) :             22.461ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[83][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        23.485ns  (logic 4.958ns (21.111%)  route 18.527ns (78.889%))
  Logic Levels:           22  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=11 MUXF7=2)
  Clock Path Skew:        -3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 104.979 - 100.000 ) 
    Source Clock Delay      (SCD):    8.865ns = ( 58.865 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.291    55.895    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.146    56.041 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.899    56.940    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300    57.240 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.624    58.865    core/data_ram/debug_clk
    SLICE_X54Y97         FDRE                                         r  core/data_ram/data_reg[83][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.524    59.389 r  core/data_ram/data_reg[83][7]/Q
                         net (fo=5, routed)           1.069    60.457    core/data_ram/data_reg[83][7]_0[7]
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    60.581 r  core/data_ram/MDR_WB[7]_i_19/O
                         net (fo=1, routed)           0.000    60.581    core/data_ram/MDR_WB[7]_i_19_n_0
    SLICE_X54Y90         MUXF7 (Prop_muxf7_I0_O)      0.241    60.822 r  core/data_ram/MDR_WB_reg[7]_i_8/O
                         net (fo=2, routed)           0.852    61.675    core/data_ram/MDR_WB_reg[7]_i_8_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I1_O)        0.298    61.973 r  core/data_ram/MDR_WB[7]_i_3/O
                         net (fo=1, routed)           1.185    63.158    core/data_ram/MDR_WB[7]_i_3_n_0
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    63.282 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=3, routed)           1.277    64.558    core/reg_EXE_MEM/MDR_WB_reg[8]
    SLICE_X52Y99         LUT5 (Prop_lut5_I2_O)        0.150    64.708 r  core/reg_EXE_MEM/MDR_WB[15]_i_3/O
                         net (fo=8, routed)           1.090    65.798    core/mux_csrout/MDR_WB_reg[8]
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.326    66.124 r  core/mux_csrout/MDR_WB[12]_i_1/O
                         net (fo=6, routed)           2.049    68.173    core/hazard_unit/Datain_MEM[12]
    SLICE_X43Y117        LUT4 (Prop_lut4_I2_O)        0.124    68.297 r  core/hazard_unit/A_EX[12]_i_2/O
                         net (fo=1, routed)           0.578    68.874    core/hazard_unit/A_EX[12]_i_2_n_0
    SLICE_X47Y117        LUT5 (Prop_lut5_I0_O)        0.124    68.998 r  core/hazard_unit/A_EX[12]_i_1/O
                         net (fo=6, routed)           1.199    70.198    core/hazard_unit/rs1_data_ID[12]
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.124    70.322 r  core/hazard_unit/IR_ID[28]_i_58/O
                         net (fo=1, routed)           0.000    70.322    core/cmp_ID/IR_ID_reg[28]_i_30_0[0]
    SLICE_X44Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.854 r  core/cmp_ID/IR_ID_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    70.854    core/cmp_ID/IR_ID_reg[28]_i_41_n_0
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.082 r  core/cmp_ID/IR_ID_reg[28]_i_30/CO[2]
                         net (fo=2, routed)           0.902    71.984    core/reg_IF_ID/CO[0]
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.313    72.297 r  core/reg_IF_ID/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.403    72.700    core/ctrl/segment_shift[6]_i_56_1
    SLICE_X41Y117        LUT6 (Prop_lut6_I4_O)        0.124    72.824 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          1.202    74.026    core/U1_3/Branch_ctrl
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.124    74.150 r  core/U1_3/segment_shift[62]_i_48/O
                         net (fo=1, routed)           0.455    74.605    core/U1_3/segment_shift[62]_i_48_n_0
    SLICE_X50Y127        LUT6 (Prop_lut6_I5_O)        0.124    74.729 r  core/U1_3/segment_shift[62]_i_20/O
                         net (fo=1, routed)           0.000    74.729    core/U1_3/segment_shift[62]_i_20_n_0
    SLICE_X50Y127        MUXF7 (Prop_muxf7_I0_O)      0.209    74.938 r  core/U1_3/segment_shift_reg[62]_i_7/O
                         net (fo=1, routed)           0.730    75.668    core/reg_ID_EX/segment_shift_reg[59]
    SLICE_X43Y128        LUT6 (Prop_lut6_I2_O)        0.297    75.965 r  core/reg_ID_EX/segment_shift[62]_i_3/O
                         net (fo=8, routed)           1.431    77.396    DEBUG_CTRL/debug_data[6]
    SLICE_X36Y109        LUT3 (Prop_lut3_I0_O)        0.124    77.520 f  DEBUG_CTRL/buffer_reg_i_116/O
                         net (fo=10, routed)          1.025    78.545    DEBUG_CTRL/buffer_reg_i_116_n_0
    SLICE_X30Y106        LUT2 (Prop_lut2_I0_O)        0.148    78.693 f  DEBUG_CTRL/buffer_reg_i_133/O
                         net (fo=1, routed)           0.440    79.133    DEBUG_CTRL/buffer_reg_i_133_n_0
    SLICE_X30Y105        LUT6 (Prop_lut6_I5_O)        0.328    79.461 f  DEBUG_CTRL/buffer_reg_i_67/O
                         net (fo=1, routed)           0.304    79.765    DEBUG_CTRL/buffer_reg_i_67_n_0
    SLICE_X29Y105        LUT6 (Prop_lut6_I1_O)        0.124    79.889 r  DEBUG_CTRL/buffer_reg_i_21/O
                         net (fo=1, routed)           0.264    80.153    DEBUG_CTRL/buffer_reg_i_21_n_0
    SLICE_X29Y105        LUT5 (Prop_lut5_I4_O)        0.124    80.277 r  DEBUG_CTRL/buffer_reg_i_6/O
                         net (fo=1, routed)           2.073    82.350    UART_BUFF/DIADI[3]
    RAMB18_X0Y26         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.554   104.979    UART_BUFF/clk_cpu
    RAMB18_X0Y26         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.158    
                         clock uncertainty           -0.106   105.052    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.241   104.811    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.811    
                         arrival time                         -82.350    
  -------------------------------------------------------------------
                         slack                                 22.461    

Slack (MET) :             30.999ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[83][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/isFlushed_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        18.485ns  (logic 3.824ns (20.688%)  route 14.661ns (79.313%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.125ns = ( 108.125 - 100.000 ) 
    Source Clock Delay      (SCD):    8.865ns = ( 58.865 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.291    55.895    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.146    56.041 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.899    56.940    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300    57.240 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.624    58.865    core/data_ram/debug_clk
    SLICE_X54Y97         FDRE                                         r  core/data_ram/data_reg[83][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.524    59.389 r  core/data_ram/data_reg[83][7]/Q
                         net (fo=5, routed)           1.069    60.457    core/data_ram/data_reg[83][7]_0[7]
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    60.581 r  core/data_ram/MDR_WB[7]_i_19/O
                         net (fo=1, routed)           0.000    60.581    core/data_ram/MDR_WB[7]_i_19_n_0
    SLICE_X54Y90         MUXF7 (Prop_muxf7_I0_O)      0.241    60.822 r  core/data_ram/MDR_WB_reg[7]_i_8/O
                         net (fo=2, routed)           0.852    61.675    core/data_ram/MDR_WB_reg[7]_i_8_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I1_O)        0.298    61.973 r  core/data_ram/MDR_WB[7]_i_3/O
                         net (fo=1, routed)           1.185    63.158    core/data_ram/MDR_WB[7]_i_3_n_0
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    63.282 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=3, routed)           1.277    64.558    core/reg_EXE_MEM/MDR_WB_reg[8]
    SLICE_X52Y99         LUT5 (Prop_lut5_I2_O)        0.150    64.708 r  core/reg_EXE_MEM/MDR_WB[15]_i_3/O
                         net (fo=8, routed)           1.090    65.798    core/mux_csrout/MDR_WB_reg[8]
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.326    66.124 r  core/mux_csrout/MDR_WB[12]_i_1/O
                         net (fo=6, routed)           2.049    68.173    core/hazard_unit/Datain_MEM[12]
    SLICE_X43Y117        LUT4 (Prop_lut4_I2_O)        0.124    68.297 r  core/hazard_unit/A_EX[12]_i_2/O
                         net (fo=1, routed)           0.578    68.874    core/hazard_unit/A_EX[12]_i_2_n_0
    SLICE_X47Y117        LUT5 (Prop_lut5_I0_O)        0.124    68.998 r  core/hazard_unit/A_EX[12]_i_1/O
                         net (fo=6, routed)           1.199    70.198    core/hazard_unit/rs1_data_ID[12]
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.124    70.322 r  core/hazard_unit/IR_ID[28]_i_58/O
                         net (fo=1, routed)           0.000    70.322    core/cmp_ID/IR_ID_reg[28]_i_30_0[0]
    SLICE_X44Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.854 r  core/cmp_ID/IR_ID_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    70.854    core/cmp_ID/IR_ID_reg[28]_i_41_n_0
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.082 r  core/cmp_ID/IR_ID_reg[28]_i_30/CO[2]
                         net (fo=2, routed)           0.902    71.984    core/reg_IF_ID/CO[0]
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.313    72.297 r  core/reg_IF_ID/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.403    72.700    core/ctrl/segment_shift[6]_i_56_1
    SLICE_X41Y117        LUT6 (Prop_lut6_I4_O)        0.124    72.824 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          1.390    74.214    core/reg_IF_ID/Branch_ctrl
    SLICE_X41Y128        LUT2 (Prop_lut2_I0_O)        0.118    74.332 r  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          2.096    76.428    core/reg_IF_ID/flush02_out
    SLICE_X38Y115        LUT2 (Prop_lut2_I0_O)        0.350    76.778 r  core/reg_IF_ID/isFlushed_i_1__2/O
                         net (fo=1, routed)           0.572    77.349    core/reg_IF_ID/isFlushed_i_1__2_n_0
    SLICE_X39Y115        FDCE                                         r  core/reg_IF_ID/isFlushed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.040   105.465    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.118   105.583 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.788   106.371    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255   106.626 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.499   108.125    core/reg_IF_ID/debug_clk
    SLICE_X39Y115        FDCE                                         r  core/reg_IF_ID/isFlushed_reg/C
                         clock pessimism              0.614   108.739    
                         clock uncertainty           -0.106   108.633    
    SLICE_X39Y115        FDCE (Setup_fdce_C_D)       -0.285   108.348    core/reg_IF_ID/isFlushed_reg
  -------------------------------------------------------------------
                         required time                        108.348    
                         arrival time                         -77.349    
  -------------------------------------------------------------------
                         slack                                 30.999    

Slack (MET) :             31.321ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[83][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        18.246ns  (logic 3.800ns (20.826%)  route 14.446ns (79.174%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.129ns = ( 108.129 - 100.000 ) 
    Source Clock Delay      (SCD):    8.865ns = ( 58.865 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.291    55.895    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.146    56.041 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.899    56.940    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300    57.240 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.624    58.865    core/data_ram/debug_clk
    SLICE_X54Y97         FDRE                                         r  core/data_ram/data_reg[83][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.524    59.389 r  core/data_ram/data_reg[83][7]/Q
                         net (fo=5, routed)           1.069    60.457    core/data_ram/data_reg[83][7]_0[7]
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    60.581 r  core/data_ram/MDR_WB[7]_i_19/O
                         net (fo=1, routed)           0.000    60.581    core/data_ram/MDR_WB[7]_i_19_n_0
    SLICE_X54Y90         MUXF7 (Prop_muxf7_I0_O)      0.241    60.822 r  core/data_ram/MDR_WB_reg[7]_i_8/O
                         net (fo=2, routed)           0.852    61.675    core/data_ram/MDR_WB_reg[7]_i_8_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I1_O)        0.298    61.973 r  core/data_ram/MDR_WB[7]_i_3/O
                         net (fo=1, routed)           1.185    63.158    core/data_ram/MDR_WB[7]_i_3_n_0
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    63.282 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=3, routed)           1.277    64.558    core/reg_EXE_MEM/MDR_WB_reg[8]
    SLICE_X52Y99         LUT5 (Prop_lut5_I2_O)        0.150    64.708 r  core/reg_EXE_MEM/MDR_WB[15]_i_3/O
                         net (fo=8, routed)           1.090    65.798    core/mux_csrout/MDR_WB_reg[8]
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.326    66.124 r  core/mux_csrout/MDR_WB[12]_i_1/O
                         net (fo=6, routed)           2.049    68.173    core/hazard_unit/Datain_MEM[12]
    SLICE_X43Y117        LUT4 (Prop_lut4_I2_O)        0.124    68.297 r  core/hazard_unit/A_EX[12]_i_2/O
                         net (fo=1, routed)           0.578    68.874    core/hazard_unit/A_EX[12]_i_2_n_0
    SLICE_X47Y117        LUT5 (Prop_lut5_I0_O)        0.124    68.998 r  core/hazard_unit/A_EX[12]_i_1/O
                         net (fo=6, routed)           1.199    70.198    core/hazard_unit/rs1_data_ID[12]
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.124    70.322 r  core/hazard_unit/IR_ID[28]_i_58/O
                         net (fo=1, routed)           0.000    70.322    core/cmp_ID/IR_ID_reg[28]_i_30_0[0]
    SLICE_X44Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.854 r  core/cmp_ID/IR_ID_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    70.854    core/cmp_ID/IR_ID_reg[28]_i_41_n_0
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.082 f  core/cmp_ID/IR_ID_reg[28]_i_30/CO[2]
                         net (fo=2, routed)           0.902    71.984    core/reg_IF_ID/CO[0]
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.313    72.297 f  core/reg_IF_ID/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.403    72.700    core/ctrl/segment_shift[6]_i_56_1
    SLICE_X41Y117        LUT6 (Prop_lut6_I4_O)        0.124    72.824 f  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          1.390    74.214    core/reg_IF_ID/Branch_ctrl
    SLICE_X41Y128        LUT2 (Prop_lut2_I0_O)        0.118    74.332 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          1.250    75.583    core/reg_IF_ID/flush02_out
    SLICE_X40Y118        LUT2 (Prop_lut2_I1_O)        0.326    75.909 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.203    77.111    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X41Y110        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.040   105.465    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.118   105.583 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.788   106.371    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255   106.626 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.503   108.129    core/reg_IF_ID/debug_clk
    SLICE_X41Y110        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[8]/C
                         clock pessimism              0.614   108.743    
                         clock uncertainty           -0.106   108.637    
    SLICE_X41Y110        FDCE (Setup_fdce_C_CE)      -0.205   108.432    core/reg_IF_ID/PCurrent_ID_reg[8]
  -------------------------------------------------------------------
                         required time                        108.432    
                         arrival time                         -77.111    
  -------------------------------------------------------------------
                         slack                                 31.321    

Slack (MET) :             31.321ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[83][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        18.246ns  (logic 3.800ns (20.826%)  route 14.446ns (79.174%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.129ns = ( 108.129 - 100.000 ) 
    Source Clock Delay      (SCD):    8.865ns = ( 58.865 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.291    55.895    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.146    56.041 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.899    56.940    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300    57.240 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.624    58.865    core/data_ram/debug_clk
    SLICE_X54Y97         FDRE                                         r  core/data_ram/data_reg[83][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.524    59.389 r  core/data_ram/data_reg[83][7]/Q
                         net (fo=5, routed)           1.069    60.457    core/data_ram/data_reg[83][7]_0[7]
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    60.581 r  core/data_ram/MDR_WB[7]_i_19/O
                         net (fo=1, routed)           0.000    60.581    core/data_ram/MDR_WB[7]_i_19_n_0
    SLICE_X54Y90         MUXF7 (Prop_muxf7_I0_O)      0.241    60.822 r  core/data_ram/MDR_WB_reg[7]_i_8/O
                         net (fo=2, routed)           0.852    61.675    core/data_ram/MDR_WB_reg[7]_i_8_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I1_O)        0.298    61.973 r  core/data_ram/MDR_WB[7]_i_3/O
                         net (fo=1, routed)           1.185    63.158    core/data_ram/MDR_WB[7]_i_3_n_0
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    63.282 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=3, routed)           1.277    64.558    core/reg_EXE_MEM/MDR_WB_reg[8]
    SLICE_X52Y99         LUT5 (Prop_lut5_I2_O)        0.150    64.708 r  core/reg_EXE_MEM/MDR_WB[15]_i_3/O
                         net (fo=8, routed)           1.090    65.798    core/mux_csrout/MDR_WB_reg[8]
    SLICE_X42Y89         LUT6 (Prop_lut6_I1_O)        0.326    66.124 r  core/mux_csrout/MDR_WB[12]_i_1/O
                         net (fo=6, routed)           2.049    68.173    core/hazard_unit/Datain_MEM[12]
    SLICE_X43Y117        LUT4 (Prop_lut4_I2_O)        0.124    68.297 r  core/hazard_unit/A_EX[12]_i_2/O
                         net (fo=1, routed)           0.578    68.874    core/hazard_unit/A_EX[12]_i_2_n_0
    SLICE_X47Y117        LUT5 (Prop_lut5_I0_O)        0.124    68.998 r  core/hazard_unit/A_EX[12]_i_1/O
                         net (fo=6, routed)           1.199    70.198    core/hazard_unit/rs1_data_ID[12]
    SLICE_X44Y120        LUT6 (Prop_lut6_I0_O)        0.124    70.322 r  core/hazard_unit/IR_ID[28]_i_58/O
                         net (fo=1, routed)           0.000    70.322    core/cmp_ID/IR_ID_reg[28]_i_30_0[0]
    SLICE_X44Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.854 r  core/cmp_ID/IR_ID_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    70.854    core/cmp_ID/IR_ID_reg[28]_i_41_n_0
    SLICE_X44Y121        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.082 f  core/cmp_ID/IR_ID_reg[28]_i_30/CO[2]
                         net (fo=2, routed)           0.902    71.984    core/reg_IF_ID/CO[0]
    SLICE_X41Y118        LUT5 (Prop_lut5_I0_O)        0.313    72.297 f  core/reg_IF_ID/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.403    72.700    core/ctrl/segment_shift[6]_i_56_1
    SLICE_X41Y117        LUT6 (Prop_lut6_I4_O)        0.124    72.824 f  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          1.390    74.214    core/reg_IF_ID/Branch_ctrl
    SLICE_X41Y128        LUT2 (Prop_lut2_I0_O)        0.118    74.332 f  core/reg_IF_ID/IR_ID[28]_i_5/O
                         net (fo=28, routed)          1.250    75.583    core/reg_IF_ID/flush02_out
    SLICE_X40Y118        LUT2 (Prop_lut2_I1_O)        0.326    75.909 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.203    77.111    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X41Y110        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.040   105.465    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.118   105.583 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.788   106.371    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255   106.626 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.503   108.129    core/reg_IF_ID/debug_clk
    SLICE_X41Y110        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[9]/C
                         clock pessimism              0.614   108.743    
                         clock uncertainty           -0.106   108.637    
    SLICE_X41Y110        FDCE (Setup_fdce_C_CE)      -0.205   108.432    core/reg_IF_ID/PCurrent_ID_reg[9]
  -------------------------------------------------------------------
                         required time                        108.432    
                         arrival time                         -77.111    
  -------------------------------------------------------------------
                         slack                                 31.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/ALUO_WB_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[11][6]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.078%)  route 0.218ns (53.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.656ns
    Source Clock Delay      (SCD):    2.745ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.791     1.713    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.757 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.335     2.092    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.184 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.561     2.745    core/reg_MEM_WB/debug_clk
    SLICE_X47Y108        FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141     2.886 r  core/reg_MEM_WB/ALUO_WB_reg[6]/Q
                         net (fo=2, routed)           0.218     3.103    core/reg_MEM_WB/Q[6]
    SLICE_X53Y108        LUT6 (Prop_lut6_I3_O)        0.045     3.148 r  core/reg_MEM_WB/CSR[11][6]_i_1/O
                         net (fo=1, routed)           0.000     3.148    core/exp_unit/csr/CSR_reg[11][31]_0[6]
    SLICE_X53Y108        FDCE                                         r  core/exp_unit/csr/CSR_reg[11][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.382     2.717    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.828 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.828     3.656    core/exp_unit/csr/debug_clk
    SLICE_X53Y108        FDCE                                         r  core/exp_unit/csr/CSR_reg[11][6]/C
                         clock pessimism             -0.648     3.008    
    SLICE_X53Y108        FDCE (Hold_fdce_C_D)         0.091     3.099    core/exp_unit/csr/CSR_reg[11][6]
  -------------------------------------------------------------------
                         required time                         -3.099    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.124%)  route 0.249ns (63.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.656ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.791     1.713    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.757 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.335     2.092    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.184 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.556     2.740    core/REG_PC/debug_clk
    SLICE_X53Y113        FDCE                                         r  core/REG_PC/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDCE (Prop_fdce_C_Q)         0.141     2.881 r  core/REG_PC/Q_reg[5]/Q
                         net (fo=35, routed)          0.249     3.130    core/reg_IF_ID/PCurrent_ID_reg[31]_2[5]
    SLICE_X47Y112        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.382     2.717    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.828 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.828     3.656    core/reg_IF_ID/debug_clk
    SLICE_X47Y112        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[5]/C
                         clock pessimism             -0.648     3.008    
    SLICE_X47Y112        FDCE (Hold_fdce_C_D)         0.072     3.080    core/reg_IF_ID/PCurrent_ID_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.080    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/IR_WB_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[11][12]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.216%)  route 0.199ns (48.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.651ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.791     1.713    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.757 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.335     2.092    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.184 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.559     2.743    core/reg_MEM_WB/debug_clk
    SLICE_X50Y111        FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDCE (Prop_fdce_C_Q)         0.164     2.907 r  core/reg_MEM_WB/IR_WB_reg[12]/Q
                         net (fo=3, routed)           0.199     3.106    core/reg_MEM_WB/wb_inst[10]
    SLICE_X53Y115        LUT6 (Prop_lut6_I5_O)        0.045     3.151 r  core/reg_MEM_WB/CSR[11][12]_i_1/O
                         net (fo=1, routed)           0.000     3.151    core/exp_unit/csr/CSR_reg[11][31]_0[12]
    SLICE_X53Y115        FDCE                                         r  core/exp_unit/csr/CSR_reg[11][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.382     2.717    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.828 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.823     3.651    core/exp_unit/csr/debug_clk
    SLICE_X53Y115        FDCE                                         r  core/exp_unit/csr/CSR_reg[11][12]/C
                         clock pessimism             -0.648     3.003    
    SLICE_X53Y115        FDCE (Hold_fdce_C_D)         0.091     3.094    core/exp_unit/csr/CSR_reg[11][12]
  -------------------------------------------------------------------
                         required time                         -3.094    
                         arrival time                           3.151    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/ALUO_WB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[11][11]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.543%)  route 0.232ns (55.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.655ns
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.791     1.713    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.757 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.335     2.092    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.184 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.563     2.747    core/reg_MEM_WB/debug_clk
    SLICE_X45Y109        FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.141     2.888 r  core/reg_MEM_WB/ALUO_WB_reg[11]/Q
                         net (fo=2, routed)           0.232     3.119    core/reg_MEM_WB/Q[11]
    SLICE_X52Y110        LUT6 (Prop_lut6_I3_O)        0.045     3.164 r  core/reg_MEM_WB/CSR[11][11]_i_1/O
                         net (fo=1, routed)           0.000     3.164    core/exp_unit/csr/CSR_reg[11][31]_0[11]
    SLICE_X52Y110        FDCE                                         r  core/exp_unit/csr/CSR_reg[11][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.382     2.717    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.828 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.827     3.655    core/exp_unit/csr/debug_clk
    SLICE_X52Y110        FDCE                                         r  core/exp_unit/csr/CSR_reg[11][11]/C
                         clock pessimism             -0.648     3.007    
    SLICE_X52Y110        FDCE (Hold_fdce_C_D)         0.091     3.098    core/exp_unit/csr/CSR_reg[11][11]
  -------------------------------------------------------------------
                         required time                         -3.098    
                         arrival time                           3.164    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.594%)  route 0.267ns (65.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.648ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.791     1.713    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.757 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.335     2.092    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.184 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.550     2.734    core/REG_PC/debug_clk
    SLICE_X52Y127        FDCE                                         r  core/REG_PC/Q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y127        FDCE (Prop_fdce_C_Q)         0.141     2.875 r  core/REG_PC/Q_reg[30]/Q
                         net (fo=5, routed)           0.267     3.141    core/reg_IF_ID/PCurrent_ID_reg[31]_2[30]
    SLICE_X45Y127        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.382     2.717    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.828 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.820     3.648    core/reg_IF_ID/debug_clk
    SLICE_X45Y127        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[30]/C
                         clock pessimism             -0.648     3.000    
    SLICE_X45Y127        FDCE (Hold_fdce_C_D)         0.070     3.070    core/reg_IF_ID/PCurrent_ID_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.141    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/ALUO_WB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[11][2]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.547%)  route 0.231ns (52.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.655ns
    Source Clock Delay      (SCD):    2.743ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.791     1.713    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.757 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.335     2.092    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.184 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.559     2.743    core/reg_MEM_WB/debug_clk
    SLICE_X50Y110        FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.164     2.907 r  core/reg_MEM_WB/ALUO_WB_reg[2]/Q
                         net (fo=2, routed)           0.231     3.137    core/reg_MEM_WB/Q[2]
    SLICE_X52Y110        LUT6 (Prop_lut6_I2_O)        0.045     3.182 r  core/reg_MEM_WB/CSR[11][2]_i_1/O
                         net (fo=1, routed)           0.000     3.182    core/exp_unit/csr/CSR_reg[11][31]_0[2]
    SLICE_X52Y110        FDCE                                         r  core/exp_unit/csr/CSR_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.382     2.717    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.828 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.827     3.655    core/exp_unit/csr/debug_clk
    SLICE_X52Y110        FDCE                                         r  core/exp_unit/csr/CSR_reg[11][2]/C
                         clock pessimism             -0.648     3.007    
    SLICE_X52Y110        FDCE (Hold_fdce_C_D)         0.092     3.099    core/exp_unit/csr/CSR_reg[11][2]
  -------------------------------------------------------------------
                         required time                         -3.099    
                         arrival time                           3.182    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/IR_WB_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[11][13]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.391%)  route 0.253ns (57.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.651ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.791     1.713    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.757 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.335     2.092    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.184 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.557     2.741    core/reg_MEM_WB/debug_clk
    SLICE_X48Y116        FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y116        FDCE (Prop_fdce_C_Q)         0.141     2.882 r  core/reg_MEM_WB/IR_WB_reg[13]/Q
                         net (fo=3, routed)           0.253     3.135    core/reg_MEM_WB/wb_inst[11]
    SLICE_X53Y115        LUT6 (Prop_lut6_I5_O)        0.045     3.180 r  core/reg_MEM_WB/CSR[11][13]_i_1/O
                         net (fo=1, routed)           0.000     3.180    core/exp_unit/csr/CSR_reg[11][31]_0[13]
    SLICE_X53Y115        FDCE                                         r  core/exp_unit/csr/CSR_reg[11][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.382     2.717    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.828 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.823     3.651    core/exp_unit/csr/debug_clk
    SLICE_X53Y115        FDCE                                         r  core/exp_unit/csr/CSR_reg[11][13]/C
                         clock pessimism             -0.648     3.003    
    SLICE_X53Y115        FDCE (Hold_fdce_C_D)         0.092     3.095    core/exp_unit/csr/CSR_reg[11][13]
  -------------------------------------------------------------------
                         required time                         -3.095    
                         arrival time                           3.180    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.712%)  route 0.277ns (66.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.646ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.791     1.713    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.757 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.335     2.092    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.184 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.548     2.732    core/REG_PC/debug_clk
    SLICE_X52Y126        FDCE                                         r  core/REG_PC/Q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y126        FDCE (Prop_fdce_C_Q)         0.141     2.873 r  core/REG_PC/Q_reg[21]/Q
                         net (fo=5, routed)           0.277     3.150    core/reg_IF_ID/PCurrent_ID_reg[31]_2[21]
    SLICE_X45Y126        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.382     2.717    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.828 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.818     3.646    core/reg_IF_ID/debug_clk
    SLICE_X45Y126        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[21]/C
                         clock pessimism             -0.648     2.998    
    SLICE_X45Y126        FDCE (Hold_fdce_C_D)         0.066     3.064    core/reg_IF_ID/PCurrent_ID_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.064    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.412%)  route 0.294ns (67.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.656ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.791     1.713    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.757 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.335     2.092    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.184 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.555     2.739    core/REG_PC/debug_clk
    SLICE_X52Y116        FDCE                                         r  core/REG_PC/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDCE (Prop_fdce_C_Q)         0.141     2.880 r  core/REG_PC/Q_reg[11]/Q
                         net (fo=5, routed)           0.294     3.174    core/reg_IF_ID/PCurrent_ID_reg[31]_2[11]
    SLICE_X45Y113        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.382     2.717    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.828 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.828     3.656    core/reg_IF_ID/debug_clk
    SLICE_X45Y113        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[11]/C
                         clock pessimism             -0.648     3.008    
    SLICE_X45Y113        FDCE (Hold_fdce_C_D)         0.070     3.078    core/reg_IF_ID/PCurrent_ID_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.078    
                         arrival time                           3.174    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/A_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/rs1_data_MEM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.123%)  route 0.298ns (67.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.655ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.791     1.713    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.757 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.335     2.092    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.184 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.560     2.744    core/reg_ID_EX/debug_clk
    SLICE_X44Y113        FDRE                                         r  core/reg_ID_EX/A_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDRE (Prop_fdre_C_Q)         0.141     2.885 r  core/reg_ID_EX/A_EX_reg[4]/Q
                         net (fo=9, routed)           0.298     3.183    core/reg_EXE_MEM/A_EX[4]
    SLICE_X52Y111        FDRE                                         r  core/reg_EXE_MEM/rs1_data_MEM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.382     2.717    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.828 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.827     3.655    core/reg_EXE_MEM/debug_clk
    SLICE_X52Y111        FDRE                                         r  core/reg_EXE_MEM/rs1_data_MEM_reg[4]/C
                         clock pessimism             -0.648     3.007    
    SLICE_X52Y111        FDRE (Hold_fdre_C_D)         0.070     3.077    core/reg_EXE_MEM/rs1_data_MEM_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB18_X0Y26     UART_BUFF/buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y26     UART_BUFF/buffer_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y115     rst_all_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y115     rst_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X7Y116     rst_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X7Y116     rst_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y116     rst_count_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y115     rst_all_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y115     rst_all_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y115     rst_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y115     rst_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y116     rst_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y116     rst_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y116     rst_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y116     rst_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y116     rst_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y116     rst_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y115     rst_all_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y115     rst_all_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y115     rst_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y115     rst_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y116     rst_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y116     rst_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y116     rst_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y116     rst_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y116     rst_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y116     rst_count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.299ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 2.454ns (75.738%)  route 0.786ns (24.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.679     5.283    UART_BUFF/clk_cpu
    RAMB18_X0Y26         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.737 r  UART_BUFF/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           0.786     8.523    uart_tx_ctrl/D[2]
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.517    14.940    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism              0.180    15.120    
                         clock uncertainty           -0.205    14.915    
    SLICE_X9Y66          FDRE (Setup_fdre_C_D)       -0.093    14.822    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                  6.299    

Slack (MET) :             6.388ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 2.454ns (77.888%)  route 0.697ns (22.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.679     5.283    UART_BUFF/clk_cpu
    RAMB18_X0Y26         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.737 r  UART_BUFF/buffer_reg/DOBDO[1]
                         net (fo=1, routed)           0.697     8.434    uart_tx_ctrl/D[1]
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.517    14.940    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism              0.180    15.120    
                         clock uncertainty           -0.205    14.915    
    SLICE_X9Y66          FDRE (Setup_fdre_C_D)       -0.093    14.822    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                  6.388    

Slack (MET) :             6.393ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 2.454ns (77.238%)  route 0.723ns (22.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.679     5.283    UART_BUFF/clk_cpu
    RAMB18_X0Y26         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.737 r  UART_BUFF/buffer_reg/DOBDO[5]
                         net (fo=1, routed)           0.723     8.460    uart_tx_ctrl/D[5]
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.517    14.940    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism              0.180    15.120    
                         clock uncertainty           -0.205    14.915    
    SLICE_X9Y66          FDRE (Setup_fdre_C_D)       -0.062    14.853    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                  6.393    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 2.454ns (77.213%)  route 0.724ns (22.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.679     5.283    UART_BUFF/clk_cpu
    RAMB18_X0Y26         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.737 r  UART_BUFF/buffer_reg/DOBDO[7]
                         net (fo=1, routed)           0.724     8.461    uart_tx_ctrl/D[7]
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.517    14.940    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism              0.180    15.120    
                         clock uncertainty           -0.205    14.915    
    SLICE_X9Y66          FDRE (Setup_fdre_C_D)       -0.040    14.875    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 2.454ns (79.028%)  route 0.651ns (20.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.679     5.283    UART_BUFF/clk_cpu
    RAMB18_X0Y26         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.737 r  UART_BUFF/buffer_reg/DOBDO[0]
                         net (fo=1, routed)           0.651     8.388    uart_tx_ctrl/D[0]
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.517    14.940    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.180    15.120    
                         clock uncertainty           -0.205    14.915    
    SLICE_X9Y66          FDRE (Setup_fdre_C_D)       -0.095    14.820    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  6.432    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 2.454ns (79.290%)  route 0.641ns (20.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.679     5.283    UART_BUFF/clk_cpu
    RAMB18_X0Y26         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.737 r  UART_BUFF/buffer_reg/DOBDO[3]
                         net (fo=1, routed)           0.641     8.378    uart_tx_ctrl/D[3]
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.517    14.940    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism              0.180    15.120    
                         clock uncertainty           -0.205    14.915    
    SLICE_X9Y66          FDRE (Setup_fdre_C_D)       -0.092    14.823    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                  6.445    

Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 2.454ns (82.075%)  route 0.536ns (17.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.679     5.283    UART_BUFF/clk_cpu
    RAMB18_X0Y26         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.737 r  UART_BUFF/buffer_reg/DOBDO[4]
                         net (fo=1, routed)           0.536     8.273    uart_tx_ctrl/D[4]
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.517    14.940    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism              0.180    15.120    
                         clock uncertainty           -0.205    14.915    
    SLICE_X9Y66          FDRE (Setup_fdre_C_D)       -0.047    14.868    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                  6.595    

Slack (MET) :             6.600ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 2.454ns (82.103%)  route 0.535ns (17.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.679     5.283    UART_BUFF/clk_cpu
    RAMB18_X0Y26         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.737 r  UART_BUFF/buffer_reg/DOBDO[6]
                         net (fo=1, routed)           0.535     8.272    uart_tx_ctrl/D[6]
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.517    14.940    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism              0.180    15.120    
                         clock uncertainty           -0.205    14.915    
    SLICE_X9Y66          FDRE (Setup_fdre_C_D)       -0.043    14.872    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                  6.600    

Slack (MET) :             7.351ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.642ns (27.345%)  route 1.706ns (72.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.637     5.242    UART_BUFF/clk_cpu
    SLICE_X10Y66         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.518     5.760 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.706     7.466    uart_tx_ctrl/E[0]
    SLICE_X9Y69          LUT6 (Prop_lut6_I3_O)        0.124     7.590 r  uart_tx_ctrl/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     7.590    uart_tx_ctrl/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X9Y69          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.513    14.936    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                         clock pessimism              0.180    15.116    
                         clock uncertainty           -0.205    14.911    
    SLICE_X9Y69          FDRE (Setup_fdre_C_D)        0.029    14.940    uart_tx_ctrl/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  7.351    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.518ns (30.512%)  route 1.180ns (69.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.637     5.242    UART_BUFF/clk_cpu
    SLICE_X10Y66         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.518     5.760 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.180     6.939    uart_tx_ctrl/E[0]
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.517    14.940    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.180    15.120    
                         clock uncertainty           -0.205    14.915    
    SLICE_X9Y66          FDRE (Setup_fdre_C_CE)      -0.205    14.710    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                  7.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.164ns (26.087%)  route 0.465ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.568     1.489    UART_BUFF/clk_cpu
    SLICE_X10Y66         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.465     2.118    uart_tx_ctrl/E[0]
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.839     2.004    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.205     1.963    
    SLICE_X9Y66          FDRE (Hold_fdre_C_CE)       -0.039     1.924    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.164ns (26.087%)  route 0.465ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.568     1.489    UART_BUFF/clk_cpu
    SLICE_X10Y66         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.465     2.118    uart_tx_ctrl/E[0]
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.839     2.004    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.205     1.963    
    SLICE_X9Y66          FDRE (Hold_fdre_C_CE)       -0.039     1.924    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.164ns (26.087%)  route 0.465ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.568     1.489    UART_BUFF/clk_cpu
    SLICE_X10Y66         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.465     2.118    uart_tx_ctrl/E[0]
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.839     2.004    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.205     1.963    
    SLICE_X9Y66          FDRE (Hold_fdre_C_CE)       -0.039     1.924    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.164ns (26.087%)  route 0.465ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.568     1.489    UART_BUFF/clk_cpu
    SLICE_X10Y66         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.465     2.118    uart_tx_ctrl/E[0]
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.839     2.004    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.205     1.963    
    SLICE_X9Y66          FDRE (Hold_fdre_C_CE)       -0.039     1.924    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.164ns (26.087%)  route 0.465ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.568     1.489    UART_BUFF/clk_cpu
    SLICE_X10Y66         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.465     2.118    uart_tx_ctrl/E[0]
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.839     2.004    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.205     1.963    
    SLICE_X9Y66          FDRE (Hold_fdre_C_CE)       -0.039     1.924    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.164ns (26.087%)  route 0.465ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.568     1.489    UART_BUFF/clk_cpu
    SLICE_X10Y66         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.465     2.118    uart_tx_ctrl/E[0]
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.839     2.004    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.205     1.963    
    SLICE_X9Y66          FDRE (Hold_fdre_C_CE)       -0.039     1.924    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.164ns (26.087%)  route 0.465ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.568     1.489    UART_BUFF/clk_cpu
    SLICE_X10Y66         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.465     2.118    uart_tx_ctrl/E[0]
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.839     2.004    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.205     1.963    
    SLICE_X9Y66          FDRE (Hold_fdre_C_CE)       -0.039     1.924    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.164ns (26.087%)  route 0.465ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.568     1.489    UART_BUFF/clk_cpu
    SLICE_X10Y66         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.465     2.118    uart_tx_ctrl/E[0]
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.839     2.004    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.205     1.963    
    SLICE_X9Y66          FDRE (Hold_fdre_C_CE)       -0.039     1.924    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.585ns (76.078%)  route 0.184ns (23.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.610     1.532    UART_BUFF/clk_cpu
    RAMB18_X0Y26         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      0.585     2.117 r  UART_BUFF/buffer_reg/DOBDO[6]
                         net (fo=1, routed)           0.184     2.301    uart_tx_ctrl/D[6]
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.839     2.004    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.205     1.963    
    SLICE_X9Y66          FDRE (Hold_fdre_C_D)         0.076     2.039    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.585ns (76.078%)  route 0.184ns (23.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.610     1.532    UART_BUFF/clk_cpu
    RAMB18_X0Y26         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.585     2.117 r  UART_BUFF/buffer_reg/DOBDO[4]
                         net (fo=1, routed)           0.184     2.301    uart_tx_ctrl/D[4]
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.839     2.004    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.205     1.963    
    SLICE_X9Y66          FDRE (Hold_fdre_C_D)         0.075     2.038    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.263    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        5.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        4.112ns  (logic 1.904ns (46.308%)  route 2.208ns (53.692%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 104.943 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns = ( 95.237 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.634    95.237    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456    95.693 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.601    96.293    uart_tx_ctrl/txState[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I0_O)        0.150    96.443 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.610    97.054    UART_BUFF/update_head
    SLICE_X8Y64          LUT6 (Prop_lut6_I4_O)        0.326    97.380 r  UART_BUFF/full0_carry_i_5/O
                         net (fo=1, routed)           0.565    97.944    UART_BUFF/full0_carry_i_5_n_0
    SLICE_X10Y64         LUT6 (Prop_lut6_I0_O)        0.124    98.068 r  UART_BUFF/full0_carry_i_3/O
                         net (fo=1, routed)           0.000    98.068    UART_BUFF/full0_carry_i_3_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    98.606 r  UART_BUFF/full0_carry/CO[2]
                         net (fo=1, routed)           0.432    99.038    uart_tx_ctrl/full_reg[0]
    SLICE_X10Y66         LUT6 (Prop_lut6_I2_O)        0.310    99.348 r  uart_tx_ctrl/full_i_1/O
                         net (fo=1, routed)           0.000    99.348    UART_BUFF/full_reg_0
    SLICE_X10Y66         FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.517   104.943    UART_BUFF/clk_cpu
    SLICE_X10Y66         FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism              0.180   105.123    
                         clock uncertainty           -0.205   104.918    
    SLICE_X10Y66         FDRE (Setup_fdre_C_D)        0.081   104.999    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                        104.999    
                         arrival time                         -99.348    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/buffer_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.284ns  (logic 0.580ns (17.659%)  route 2.704ns (82.341%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 104.982 - 100.000 ) 
    Source Clock Delay      (SCD):    5.240ns = ( 95.240 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.637    95.240    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.456    95.696 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          1.616    97.312    UART_BUFF/txState[1]
    SLICE_X9Y67          LUT5 (Prop_lut5_I2_O)        0.124    97.436 r  UART_BUFF/buffer_reg_i_2/O
                         net (fo=1, routed)           1.088    98.524    UART_BUFF/buffer_reg_i_2_n_0
    RAMB18_X0Y26         RAMB18E1                                     r  UART_BUFF/buffer_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.557   104.982    UART_BUFF/clk_cpu
    RAMB18_X0Y26         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism              0.180   105.162    
                         clock uncertainty           -0.205   104.958    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   104.515    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.515    
                         arrival time                         -98.524    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             7.442ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/send_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.314ns  (logic 0.580ns (25.066%)  route 1.734ns (74.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 104.943 - 100.000 ) 
    Source Clock Delay      (SCD):    5.240ns = ( 95.240 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.637    95.240    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.456    95.696 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          1.734    97.430    UART_BUFF/txState[1]
    SLICE_X10Y66         LUT6 (Prop_lut6_I2_O)        0.124    97.554 r  UART_BUFF/send_i_1/O
                         net (fo=1, routed)           0.000    97.554    UART_BUFF/send_i_1_n_0
    SLICE_X10Y66         FDRE                                         r  UART_BUFF/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.517   104.943    UART_BUFF/clk_cpu
    SLICE_X10Y66         FDRE                                         r  UART_BUFF/send_reg/C
                         clock pessimism              0.180   105.123    
                         clock uncertainty           -0.205   104.918    
    SLICE_X10Y66         FDRE (Setup_fdre_C_D)        0.077   104.995    UART_BUFF/send_reg
  -------------------------------------------------------------------
                         required time                        104.995    
                         arrival time                         -97.554    
  -------------------------------------------------------------------
                         slack                                  7.442    

Slack (MET) :             7.511ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.761ns  (logic 0.606ns (34.411%)  route 1.155ns (65.589%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 104.941 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns = ( 95.237 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.634    95.237    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456    95.693 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.601    96.293    uart_tx_ctrl/txState[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I0_O)        0.150    96.443 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.554    96.998    UART_BUFF/update_head
    SLICE_X9Y65          FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.515   104.941    UART_BUFF/clk_cpu
    SLICE_X9Y65          FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism              0.180   105.121    
                         clock uncertainty           -0.205   104.916    
    SLICE_X9Y65          FDRE (Setup_fdre_C_CE)      -0.407   104.509    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                        104.509    
                         arrival time                         -96.998    
  -------------------------------------------------------------------
                         slack                                  7.511    

Slack (MET) :             7.511ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.761ns  (logic 0.606ns (34.411%)  route 1.155ns (65.589%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 104.941 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns = ( 95.237 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.634    95.237    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456    95.693 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.601    96.293    uart_tx_ctrl/txState[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I0_O)        0.150    96.443 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.554    96.998    UART_BUFF/update_head
    SLICE_X9Y65          FDRE                                         r  UART_BUFF/head_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.515   104.941    UART_BUFF/clk_cpu
    SLICE_X9Y65          FDRE                                         r  UART_BUFF/head_reg[7]/C
                         clock pessimism              0.180   105.121    
                         clock uncertainty           -0.205   104.916    
    SLICE_X9Y65          FDRE (Setup_fdre_C_CE)      -0.407   104.509    UART_BUFF/head_reg[7]
  -------------------------------------------------------------------
                         required time                        104.509    
                         arrival time                         -96.998    
  -------------------------------------------------------------------
                         slack                                  7.511    

Slack (MET) :             7.559ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.753ns  (logic 0.606ns (34.569%)  route 1.147ns (65.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns = ( 95.237 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.634    95.237    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456    95.693 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.601    96.293    uart_tx_ctrl/txState[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I0_O)        0.150    96.443 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.546    96.990    UART_BUFF/update_head
    SLICE_X10Y64         FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.519   104.945    UART_BUFF/clk_cpu
    SLICE_X10Y64         FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism              0.180   105.125    
                         clock uncertainty           -0.205   104.920    
    SLICE_X10Y64         FDRE (Setup_fdre_C_CE)      -0.371   104.549    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                        104.549    
                         arrival time                         -96.990    
  -------------------------------------------------------------------
                         slack                                  7.559    

Slack (MET) :             7.598ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.712ns  (logic 0.606ns (35.404%)  route 1.106ns (64.596%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns = ( 95.237 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.634    95.237    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456    95.693 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.601    96.293    uart_tx_ctrl/txState[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I0_O)        0.150    96.443 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.505    96.948    UART_BUFF/update_head
    SLICE_X8Y64          FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.516   104.942    UART_BUFF/clk_cpu
    SLICE_X8Y64          FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism              0.180   105.122    
                         clock uncertainty           -0.205   104.917    
    SLICE_X8Y64          FDRE (Setup_fdre_C_CE)      -0.371   104.546    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                        104.546    
                         arrival time                         -96.948    
  -------------------------------------------------------------------
                         slack                                  7.598    

Slack (MET) :             7.598ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.712ns  (logic 0.606ns (35.404%)  route 1.106ns (64.596%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns = ( 95.237 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.634    95.237    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456    95.693 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.601    96.293    uart_tx_ctrl/txState[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I0_O)        0.150    96.443 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.505    96.948    UART_BUFF/update_head
    SLICE_X8Y64          FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.516   104.942    UART_BUFF/clk_cpu
    SLICE_X8Y64          FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism              0.180   105.122    
                         clock uncertainty           -0.205   104.917    
    SLICE_X8Y64          FDRE (Setup_fdre_C_CE)      -0.371   104.546    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                        104.546    
                         arrival time                         -96.948    
  -------------------------------------------------------------------
                         slack                                  7.598    

Slack (MET) :             7.598ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.712ns  (logic 0.606ns (35.404%)  route 1.106ns (64.596%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns = ( 95.237 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.634    95.237    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456    95.693 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.601    96.293    uart_tx_ctrl/txState[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I0_O)        0.150    96.443 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.505    96.948    UART_BUFF/update_head
    SLICE_X8Y64          FDRE                                         r  UART_BUFF/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.516   104.942    UART_BUFF/clk_cpu
    SLICE_X8Y64          FDRE                                         r  UART_BUFF/head_reg[2]/C
                         clock pessimism              0.180   105.122    
                         clock uncertainty           -0.205   104.917    
    SLICE_X8Y64          FDRE (Setup_fdre_C_CE)      -0.371   104.546    UART_BUFF/head_reg[2]
  -------------------------------------------------------------------
                         required time                        104.546    
                         arrival time                         -96.948    
  -------------------------------------------------------------------
                         slack                                  7.598    

Slack (MET) :             7.598ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.712ns  (logic 0.606ns (35.404%)  route 1.106ns (64.596%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    5.237ns = ( 95.237 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.634    95.237    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.456    95.693 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.601    96.293    uart_tx_ctrl/txState[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I0_O)        0.150    96.443 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.505    96.948    UART_BUFF/update_head
    SLICE_X8Y64          FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.516   104.942    UART_BUFF/clk_cpu
    SLICE_X8Y64          FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism              0.180   105.122    
                         clock uncertainty           -0.205   104.917    
    SLICE_X8Y64          FDRE (Setup_fdre_C_CE)      -0.371   104.546    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                        104.546    
                         arrival time                         -96.948    
  -------------------------------------------------------------------
                         slack                                  7.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.183ns (33.077%)  route 0.370ns (66.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     1.629 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.168     1.798    uart_tx_ctrl/txState[1]
    SLICE_X9Y67          LUT4 (Prop_lut4_I1_O)        0.042     1.840 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.202     2.042    UART_BUFF/update_head
    SLICE_X8Y64          FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.839     2.006    UART_BUFF/clk_cpu
    SLICE_X8Y64          FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism             -0.245     1.760    
                         clock uncertainty            0.205     1.965    
    SLICE_X8Y64          FDRE (Hold_fdre_C_CE)       -0.078     1.887    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.183ns (33.077%)  route 0.370ns (66.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     1.629 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.168     1.798    uart_tx_ctrl/txState[1]
    SLICE_X9Y67          LUT4 (Prop_lut4_I1_O)        0.042     1.840 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.202     2.042    UART_BUFF/update_head
    SLICE_X8Y64          FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.839     2.006    UART_BUFF/clk_cpu
    SLICE_X8Y64          FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism             -0.245     1.760    
                         clock uncertainty            0.205     1.965    
    SLICE_X8Y64          FDRE (Hold_fdre_C_CE)       -0.078     1.887    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.183ns (33.077%)  route 0.370ns (66.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     1.629 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.168     1.798    uart_tx_ctrl/txState[1]
    SLICE_X9Y67          LUT4 (Prop_lut4_I1_O)        0.042     1.840 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.202     2.042    UART_BUFF/update_head
    SLICE_X8Y64          FDRE                                         r  UART_BUFF/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.839     2.006    UART_BUFF/clk_cpu
    SLICE_X8Y64          FDRE                                         r  UART_BUFF/head_reg[2]/C
                         clock pessimism             -0.245     1.760    
                         clock uncertainty            0.205     1.965    
    SLICE_X8Y64          FDRE (Hold_fdre_C_CE)       -0.078     1.887    UART_BUFF/head_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.183ns (33.077%)  route 0.370ns (66.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     1.629 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.168     1.798    uart_tx_ctrl/txState[1]
    SLICE_X9Y67          LUT4 (Prop_lut4_I1_O)        0.042     1.840 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.202     2.042    UART_BUFF/update_head
    SLICE_X8Y64          FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.839     2.006    UART_BUFF/clk_cpu
    SLICE_X8Y64          FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism             -0.245     1.760    
                         clock uncertainty            0.205     1.965    
    SLICE_X8Y64          FDRE (Hold_fdre_C_CE)       -0.078     1.887    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.183ns (33.077%)  route 0.370ns (66.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     1.629 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.168     1.798    uart_tx_ctrl/txState[1]
    SLICE_X9Y67          LUT4 (Prop_lut4_I1_O)        0.042     1.840 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.202     2.042    UART_BUFF/update_head
    SLICE_X8Y64          FDRE                                         r  UART_BUFF/head_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.839     2.006    UART_BUFF/clk_cpu
    SLICE_X8Y64          FDRE                                         r  UART_BUFF/head_reg[5]/C
                         clock pessimism             -0.245     1.760    
                         clock uncertainty            0.205     1.965    
    SLICE_X8Y64          FDRE (Hold_fdre_C_CE)       -0.078     1.887    UART_BUFF/head_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.183ns (31.683%)  route 0.395ns (68.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     1.629 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.168     1.798    uart_tx_ctrl/txState[1]
    SLICE_X9Y67          LUT4 (Prop_lut4_I1_O)        0.042     1.840 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.226     2.066    UART_BUFF/update_head
    SLICE_X10Y64         FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.839     2.006    UART_BUFF/clk_cpu
    SLICE_X10Y64         FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism             -0.245     1.760    
                         clock uncertainty            0.205     1.965    
    SLICE_X10Y64         FDRE (Hold_fdre_C_CE)       -0.078     1.887    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.183ns (32.641%)  route 0.378ns (67.359%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     1.629 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.168     1.798    uart_tx_ctrl/txState[1]
    SLICE_X9Y67          LUT4 (Prop_lut4_I1_O)        0.042     1.840 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.209     2.049    UART_BUFF/update_head
    SLICE_X9Y65          FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.838     2.005    UART_BUFF/clk_cpu
    SLICE_X9Y65          FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism             -0.245     1.759    
                         clock uncertainty            0.205     1.964    
    SLICE_X9Y65          FDRE (Hold_fdre_C_CE)       -0.101     1.863    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.183ns (32.641%)  route 0.378ns (67.359%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     1.629 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.168     1.798    uart_tx_ctrl/txState[1]
    SLICE_X9Y67          LUT4 (Prop_lut4_I1_O)        0.042     1.840 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.209     2.049    UART_BUFF/update_head
    SLICE_X9Y65          FDRE                                         r  UART_BUFF/head_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.838     2.005    UART_BUFF/clk_cpu
    SLICE_X9Y65          FDRE                                         r  UART_BUFF/head_reg[7]/C
                         clock pessimism             -0.245     1.759    
                         clock uncertainty            0.205     1.964    
    SLICE_X9Y65          FDRE (Hold_fdre_C_CE)       -0.101     1.863    UART_BUFF/head_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.346%)  route 0.646ns (77.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.486    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     1.627 r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.646     2.274    uart_tx_ctrl/txState[0]
    SLICE_X10Y66         LUT6 (Prop_lut6_I1_O)        0.045     2.319 r  uart_tx_ctrl/full_i_1/O
                         net (fo=1, routed)           0.000     2.319    UART_BUFF/full_reg_0
    SLICE_X10Y66         FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.837     2.004    UART_BUFF/clk_cpu
    SLICE_X10Y66         FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.205     1.963    
    SLICE_X10Y66         FDRE (Hold_fdre_C_D)         0.121     2.084    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/send_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.319%)  route 0.647ns (77.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.486    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     1.627 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.647     2.275    UART_BUFF/txState[0]
    SLICE_X10Y66         LUT6 (Prop_lut6_I1_O)        0.045     2.320 r  UART_BUFF/send_i_1/O
                         net (fo=1, routed)           0.000     2.320    UART_BUFF/send_i_1_n_0
    SLICE_X10Y66         FDRE                                         r  UART_BUFF/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.837     2.004    UART_BUFF/clk_cpu
    SLICE_X10Y66         FDRE                                         r  UART_BUFF/send_reg/C
                         clock pessimism             -0.245     1.758    
                         clock uncertainty            0.205     1.963    
    SLICE_X10Y66         FDRE (Hold_fdre_C_D)         0.120     2.083    UART_BUFF/send_reg
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       16.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.697ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        2.928ns  (logic 0.642ns (21.927%)  route 2.286ns (78.072%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 104.933 - 100.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 85.238 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    85.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    81.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    83.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    83.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.633    85.238    BTN_SCAN/clk_disp
    SLICE_X42Y96         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518    85.756 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           2.286    88.042    BTN_SCAN/LED_OBUF[0]
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.124    88.166 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000    88.166    DEBUG_CTRL/done_reg_0
    SLICE_X30Y102        FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.508   104.933    DEBUG_CTRL/clk_cpu
    SLICE_X30Y102        FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism              0.079   105.012    
                         clock uncertainty           -0.226   104.786    
    SLICE_X30Y102        FDRE (Setup_fdre_C_D)        0.077   104.863    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                        104.863    
                         arrival time                         -88.166    
  -------------------------------------------------------------------
                         slack                                 16.697    

Slack (MET) :             17.054ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        2.573ns  (logic 0.642ns (24.953%)  route 1.931ns (75.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 104.933 - 100.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 85.238 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    85.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    81.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    83.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    83.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.633    85.238    BTN_SCAN/clk_disp
    SLICE_X42Y96         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518    85.756 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           1.931    87.687    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X30Y102        LUT6 (Prop_lut6_I1_O)        0.124    87.811 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000    87.811    DEBUG_CTRL/start_i_1_n_0
    SLICE_X30Y102        FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.508   104.933    DEBUG_CTRL/clk_cpu
    SLICE_X30Y102        FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism              0.079   105.012    
                         clock uncertainty           -0.226   104.786    
    SLICE_X30Y102        FDRE (Setup_fdre_C_D)        0.079   104.865    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                        104.865    
                         arrival time                         -87.811    
  -------------------------------------------------------------------
                         slack                                 17.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.209ns (22.429%)  route 0.723ns (77.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.566     1.487    BTN_SCAN/clk_disp
    SLICE_X42Y96         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           0.723     2.374    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X30Y102        LUT6 (Prop_lut6_I1_O)        0.045     2.419 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000     2.419    DEBUG_CTRL/start_i_1_n_0
    SLICE_X30Y102        FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.838     2.006    DEBUG_CTRL/clk_cpu
    SLICE_X30Y102        FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism             -0.190     1.816    
                         clock uncertainty            0.226     2.042    
    SLICE_X30Y102        FDRE (Hold_fdre_C_D)         0.121     2.163    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.209ns (17.835%)  route 0.963ns (82.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.566     1.487    BTN_SCAN/clk_disp
    SLICE_X42Y96         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           0.963     2.614    BTN_SCAN/LED_OBUF[0]
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.045     2.659 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000     2.659    DEBUG_CTRL/done_reg_0
    SLICE_X30Y102        FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.838     2.006    DEBUG_CTRL/clk_cpu
    SLICE_X30Y102        FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism             -0.190     1.816    
                         clock uncertainty            0.226     2.042    
    SLICE_X30Y102        FDRE (Hold_fdre_C_D)         0.120     2.162    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.497    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       43.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.244ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[3][23]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 0.518ns (5.609%)  route 8.718ns (94.391%))
  Logic Levels:           0  
  Clock Path Skew:        2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.116ns = ( 58.116 - 50.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.703     5.307    clk_cpu
    SLICE_X6Y115         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518     5.825 f  rst_all_reg/Q
                         net (fo=1347, routed)        8.718    14.543    core/register/rst_all
    SLICE_X48Y131        FDCE                                         f  core/register/register_reg[3][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.040    55.465    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.118    55.583 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.788    56.371    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.626 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.490    58.116    core/register/debug_clk
    SLICE_X48Y131        FDCE                                         r  core/register/register_reg[3][23]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.295    
                         clock uncertainty           -0.106    58.189    
    SLICE_X48Y131        FDCE (Recov_fdce_C_CLR)     -0.402    57.787    core/register/register_reg[3][23]
  -------------------------------------------------------------------
                         required time                         57.787    
                         arrival time                         -14.543    
  -------------------------------------------------------------------
                         slack                                 43.244    

Slack (MET) :             43.532ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[5][23]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.950ns  (logic 0.518ns (5.788%)  route 8.432ns (94.212%))
  Logic Levels:           0  
  Clock Path Skew:        2.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.118ns = ( 58.118 - 50.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.703     5.307    clk_cpu
    SLICE_X6Y115         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518     5.825 f  rst_all_reg/Q
                         net (fo=1347, routed)        8.432    14.258    core/register/rst_all
    SLICE_X44Y131        FDCE                                         f  core/register/register_reg[5][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.040    55.465    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.118    55.583 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.788    56.371    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.626 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.492    58.118    core/register/debug_clk
    SLICE_X44Y131        FDCE                                         r  core/register/register_reg[5][23]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.297    
                         clock uncertainty           -0.106    58.191    
    SLICE_X44Y131        FDCE (Recov_fdce_C_CLR)     -0.402    57.789    core/register/register_reg[5][23]
  -------------------------------------------------------------------
                         required time                         57.789    
                         arrival time                         -14.258    
  -------------------------------------------------------------------
                         slack                                 43.532    

Slack (MET) :             43.536ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[1][23]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 0.518ns (5.791%)  route 8.427ns (94.209%))
  Logic Levels:           0  
  Clock Path Skew:        2.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.117ns = ( 58.117 - 50.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.703     5.307    clk_cpu
    SLICE_X6Y115         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518     5.825 f  rst_all_reg/Q
                         net (fo=1347, routed)        8.427    14.253    core/register/rst_all
    SLICE_X44Y129        FDCE                                         f  core/register/register_reg[1][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.040    55.465    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.118    55.583 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.788    56.371    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.626 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.491    58.117    core/register/debug_clk
    SLICE_X44Y129        FDCE                                         r  core/register/register_reg[1][23]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.296    
                         clock uncertainty           -0.106    58.190    
    SLICE_X44Y129        FDCE (Recov_fdce_C_CLR)     -0.402    57.788    core/register/register_reg[1][23]
  -------------------------------------------------------------------
                         required time                         57.788    
                         arrival time                         -14.253    
  -------------------------------------------------------------------
                         slack                                 43.536    

Slack (MET) :             43.536ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[1][26]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 0.518ns (5.791%)  route 8.427ns (94.209%))
  Logic Levels:           0  
  Clock Path Skew:        2.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.117ns = ( 58.117 - 50.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.703     5.307    clk_cpu
    SLICE_X6Y115         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518     5.825 f  rst_all_reg/Q
                         net (fo=1347, routed)        8.427    14.253    core/register/rst_all
    SLICE_X44Y129        FDCE                                         f  core/register/register_reg[1][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.040    55.465    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.118    55.583 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.788    56.371    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.626 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.491    58.117    core/register/debug_clk
    SLICE_X44Y129        FDCE                                         r  core/register/register_reg[1][26]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.296    
                         clock uncertainty           -0.106    58.190    
    SLICE_X44Y129        FDCE (Recov_fdce_C_CLR)     -0.402    57.788    core/register/register_reg[1][26]
  -------------------------------------------------------------------
                         required time                         57.788    
                         arrival time                         -14.253    
  -------------------------------------------------------------------
                         slack                                 43.536    

Slack (MET) :             43.536ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[1][28]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 0.518ns (5.791%)  route 8.427ns (94.209%))
  Logic Levels:           0  
  Clock Path Skew:        2.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.117ns = ( 58.117 - 50.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.703     5.307    clk_cpu
    SLICE_X6Y115         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518     5.825 f  rst_all_reg/Q
                         net (fo=1347, routed)        8.427    14.253    core/register/rst_all
    SLICE_X44Y129        FDCE                                         f  core/register/register_reg[1][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.040    55.465    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.118    55.583 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.788    56.371    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.626 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.491    58.117    core/register/debug_clk
    SLICE_X44Y129        FDCE                                         r  core/register/register_reg[1][28]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.296    
                         clock uncertainty           -0.106    58.190    
    SLICE_X44Y129        FDCE (Recov_fdce_C_CLR)     -0.402    57.788    core/register/register_reg[1][28]
  -------------------------------------------------------------------
                         required time                         57.788    
                         arrival time                         -14.253    
  -------------------------------------------------------------------
                         slack                                 43.536    

Slack (MET) :             43.536ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[1][31]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 0.518ns (5.791%)  route 8.427ns (94.209%))
  Logic Levels:           0  
  Clock Path Skew:        2.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.117ns = ( 58.117 - 50.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.703     5.307    clk_cpu
    SLICE_X6Y115         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518     5.825 f  rst_all_reg/Q
                         net (fo=1347, routed)        8.427    14.253    core/register/rst_all
    SLICE_X44Y129        FDCE                                         f  core/register/register_reg[1][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.040    55.465    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.118    55.583 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.788    56.371    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.626 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.491    58.117    core/register/debug_clk
    SLICE_X44Y129        FDCE                                         r  core/register/register_reg[1][31]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.296    
                         clock uncertainty           -0.106    58.190    
    SLICE_X44Y129        FDCE (Recov_fdce_C_CLR)     -0.402    57.788    core/register/register_reg[1][31]
  -------------------------------------------------------------------
                         required time                         57.788    
                         arrival time                         -14.253    
  -------------------------------------------------------------------
                         slack                                 43.536    

Slack (MET) :             43.536ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[7][23]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 0.518ns (5.790%)  route 8.428ns (94.210%))
  Logic Levels:           0  
  Clock Path Skew:        2.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.118ns = ( 58.118 - 50.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.703     5.307    clk_cpu
    SLICE_X6Y115         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518     5.825 f  rst_all_reg/Q
                         net (fo=1347, routed)        8.428    14.253    core/register/rst_all
    SLICE_X45Y131        FDCE                                         f  core/register/register_reg[7][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.040    55.465    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.118    55.583 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.788    56.371    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.626 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.492    58.118    core/register/debug_clk
    SLICE_X45Y131        FDCE                                         r  core/register/register_reg[7][23]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.297    
                         clock uncertainty           -0.106    58.191    
    SLICE_X45Y131        FDCE (Recov_fdce_C_CLR)     -0.402    57.789    core/register/register_reg[7][23]
  -------------------------------------------------------------------
                         required time                         57.789    
                         arrival time                         -14.253    
  -------------------------------------------------------------------
                         slack                                 43.536    

Slack (MET) :             43.540ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[26][28]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.941ns  (logic 0.518ns (5.794%)  route 8.423ns (94.206%))
  Logic Levels:           0  
  Clock Path Skew:        2.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.117ns = ( 58.117 - 50.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.703     5.307    clk_cpu
    SLICE_X6Y115         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518     5.825 f  rst_all_reg/Q
                         net (fo=1347, routed)        8.423    14.248    core/register/rst_all
    SLICE_X45Y129        FDCE                                         f  core/register/register_reg[26][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.040    55.465    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.118    55.583 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.788    56.371    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.626 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.491    58.117    core/register/debug_clk
    SLICE_X45Y129        FDCE                                         r  core/register/register_reg[26][28]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.296    
                         clock uncertainty           -0.106    58.190    
    SLICE_X45Y129        FDCE (Recov_fdce_C_CLR)     -0.402    57.788    core/register/register_reg[26][28]
  -------------------------------------------------------------------
                         required time                         57.788    
                         arrival time                         -14.248    
  -------------------------------------------------------------------
                         slack                                 43.540    

Slack (MET) :             43.686ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[27][23]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.795ns  (logic 0.518ns (5.890%)  route 8.277ns (94.110%))
  Logic Levels:           0  
  Clock Path Skew:        2.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.117ns = ( 58.117 - 50.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.703     5.307    clk_cpu
    SLICE_X6Y115         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518     5.825 f  rst_all_reg/Q
                         net (fo=1347, routed)        8.277    14.102    core/register/rst_all
    SLICE_X44Y130        FDCE                                         f  core/register/register_reg[27][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.040    55.465    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.118    55.583 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.788    56.371    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.626 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.491    58.117    core/register/debug_clk
    SLICE_X44Y130        FDCE                                         r  core/register/register_reg[27][23]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.296    
                         clock uncertainty           -0.106    58.190    
    SLICE_X44Y130        FDCE (Recov_fdce_C_CLR)     -0.402    57.788    core/register/register_reg[27][23]
  -------------------------------------------------------------------
                         required time                         57.788    
                         arrival time                         -14.102    
  -------------------------------------------------------------------
                         slack                                 43.686    

Slack (MET) :             43.686ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[27][26]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.795ns  (logic 0.518ns (5.890%)  route 8.277ns (94.110%))
  Logic Levels:           0  
  Clock Path Skew:        2.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.117ns = ( 58.117 - 50.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.703     5.307    clk_cpu
    SLICE_X6Y115         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518     5.825 f  rst_all_reg/Q
                         net (fo=1347, routed)        8.277    14.102    core/register/rst_all
    SLICE_X44Y130        FDCE                                         f  core/register/register_reg[27][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.040    55.465    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.118    55.583 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.788    56.371    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.626 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.491    58.117    core/register/debug_clk
    SLICE_X44Y130        FDCE                                         r  core/register/register_reg[27][26]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.296    
                         clock uncertainty           -0.106    58.190    
    SLICE_X44Y130        FDCE (Recov_fdce_C_CLR)     -0.402    57.788    core/register/register_reg[27][26]
  -------------------------------------------------------------------
                         required time                         57.788    
                         arrival time                         -14.102    
  -------------------------------------------------------------------
                         slack                                 43.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[11][6]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.164ns (7.385%)  route 2.057ns (92.615%))
  Logic Levels:           0  
  Clock Path Skew:        1.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.656ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.595     1.516    clk_cpu
    SLICE_X6Y115         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164     1.680 f  rst_all_reg/Q
                         net (fo=1347, routed)        2.057     3.737    core/exp_unit/csr/rst_all
    SLICE_X53Y108        FDCE                                         f  core/exp_unit/csr/CSR_reg[11][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.382     2.717    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.828 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.828     3.656    core/exp_unit/csr/debug_clk
    SLICE_X53Y108        FDCE                                         r  core/exp_unit/csr/CSR_reg[11][6]/C
                         clock pessimism             -0.245     3.411    
    SLICE_X53Y108        FDCE (Remov_fdce_C_CLR)     -0.092     3.319    core/exp_unit/csr/CSR_reg[11][6]
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.737    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[11][7]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.164ns (7.385%)  route 2.057ns (92.615%))
  Logic Levels:           0  
  Clock Path Skew:        1.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.656ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.595     1.516    clk_cpu
    SLICE_X6Y115         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164     1.680 f  rst_all_reg/Q
                         net (fo=1347, routed)        2.057     3.737    core/exp_unit/csr/rst_all
    SLICE_X53Y108        FDCE                                         f  core/exp_unit/csr/CSR_reg[11][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.382     2.717    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.828 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.828     3.656    core/exp_unit/csr/debug_clk
    SLICE_X53Y108        FDCE                                         r  core/exp_unit/csr/CSR_reg[11][7]/C
                         clock pessimism             -0.245     3.411    
    SLICE_X53Y108        FDCE (Remov_fdce_C_CLR)     -0.092     3.319    core/exp_unit/csr/CSR_reg[11][7]
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.737    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[9][6]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.164ns (7.371%)  route 2.061ns (92.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.656ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.595     1.516    clk_cpu
    SLICE_X6Y115         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164     1.680 f  rst_all_reg/Q
                         net (fo=1347, routed)        2.061     3.741    core/exp_unit/csr/rst_all
    SLICE_X52Y108        FDCE                                         f  core/exp_unit/csr/CSR_reg[9][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.382     2.717    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.828 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.828     3.656    core/exp_unit/csr/debug_clk
    SLICE_X52Y108        FDCE                                         r  core/exp_unit/csr/CSR_reg[9][6]/C
                         clock pessimism             -0.245     3.411    
    SLICE_X52Y108        FDCE (Remov_fdce_C_CLR)     -0.092     3.319    core/exp_unit/csr/CSR_reg[9][6]
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.741    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[9][7]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.164ns (7.371%)  route 2.061ns (92.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.656ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.595     1.516    clk_cpu
    SLICE_X6Y115         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164     1.680 f  rst_all_reg/Q
                         net (fo=1347, routed)        2.061     3.741    core/exp_unit/csr/rst_all
    SLICE_X52Y108        FDCE                                         f  core/exp_unit/csr/CSR_reg[9][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.382     2.717    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.828 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.828     3.656    core/exp_unit/csr/debug_clk
    SLICE_X52Y108        FDCE                                         r  core/exp_unit/csr/CSR_reg[9][7]/C
                         clock pessimism             -0.245     3.411    
    SLICE_X52Y108        FDCE (Remov_fdce_C_CLR)     -0.092     3.319    core/exp_unit/csr/CSR_reg[9][7]
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.741    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.164ns (7.257%)  route 2.096ns (92.743%))
  Logic Levels:           0  
  Clock Path Skew:        1.891ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.653ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.595     1.516    clk_cpu
    SLICE_X6Y115         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164     1.680 f  rst_all_reg/Q
                         net (fo=1347, routed)        2.096     3.776    core/REG_PC/rst_all
    SLICE_X50Y114        FDCE                                         f  core/REG_PC/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.382     2.717    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.828 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.826     3.653    core/REG_PC/debug_clk
    SLICE_X50Y114        FDCE                                         r  core/REG_PC/Q_reg[3]/C
                         clock pessimism             -0.245     3.408    
    SLICE_X50Y114        FDCE (Remov_fdce_C_CLR)     -0.067     3.341    core/REG_PC/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.341    
                         arrival time                           3.776    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[0][5]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.164ns (7.157%)  route 2.127ns (92.843%))
  Logic Levels:           0  
  Clock Path Skew:        1.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.656ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.595     1.516    clk_cpu
    SLICE_X6Y115         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164     1.680 f  rst_all_reg/Q
                         net (fo=1347, routed)        2.127     3.808    core/exp_unit/csr/rst_all
    SLICE_X53Y109        FDCE                                         f  core/exp_unit/csr/CSR_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.382     2.717    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.828 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.828     3.656    core/exp_unit/csr/debug_clk
    SLICE_X53Y109        FDCE                                         r  core/exp_unit/csr/CSR_reg[0][5]/C
                         clock pessimism             -0.245     3.411    
    SLICE_X53Y109        FDCE (Remov_fdce_C_CLR)     -0.092     3.319    core/exp_unit/csr/CSR_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.808    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[0][3]/PRE
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.164ns (7.157%)  route 2.127ns (92.843%))
  Logic Levels:           0  
  Clock Path Skew:        1.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.656ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.595     1.516    clk_cpu
    SLICE_X6Y115         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164     1.680 f  rst_all_reg/Q
                         net (fo=1347, routed)        2.127     3.808    core/exp_unit/csr/rst_all
    SLICE_X53Y109        FDPE                                         f  core/exp_unit/csr/CSR_reg[0][3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.382     2.717    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.828 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.828     3.656    core/exp_unit/csr/debug_clk
    SLICE_X53Y109        FDPE                                         r  core/exp_unit/csr/CSR_reg[0][3]/C
                         clock pessimism             -0.245     3.411    
    SLICE_X53Y109        FDPE (Remov_fdpe_C_PRE)     -0.095     3.316    core/exp_unit/csr/CSR_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -3.316    
                         arrival time                           3.808    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[0][7]/PRE
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.164ns (7.157%)  route 2.127ns (92.843%))
  Logic Levels:           0  
  Clock Path Skew:        1.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.656ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.595     1.516    clk_cpu
    SLICE_X6Y115         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164     1.680 f  rst_all_reg/Q
                         net (fo=1347, routed)        2.127     3.808    core/exp_unit/csr/rst_all
    SLICE_X53Y109        FDPE                                         f  core/exp_unit/csr/CSR_reg[0][7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.382     2.717    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.828 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.828     3.656    core/exp_unit/csr/debug_clk
    SLICE_X53Y109        FDPE                                         r  core/exp_unit/csr/CSR_reg[0][7]/C
                         clock pessimism             -0.245     3.411    
    SLICE_X53Y109        FDPE (Remov_fdpe_C_PRE)     -0.095     3.316    core/exp_unit/csr/CSR_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -3.316    
                         arrival time                           3.808    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[9][10]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.164ns (7.144%)  route 2.132ns (92.856%))
  Logic Levels:           0  
  Clock Path Skew:        1.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.656ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.595     1.516    clk_cpu
    SLICE_X6Y115         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164     1.680 f  rst_all_reg/Q
                         net (fo=1347, routed)        2.132     3.812    core/exp_unit/csr/rst_all
    SLICE_X52Y109        FDCE                                         f  core/exp_unit/csr/CSR_reg[9][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.382     2.717    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.828 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.828     3.656    core/exp_unit/csr/debug_clk
    SLICE_X52Y109        FDCE                                         r  core/exp_unit/csr/CSR_reg[9][10]/C
                         clock pessimism             -0.245     3.411    
    SLICE_X52Y109        FDCE (Remov_fdce_C_CLR)     -0.092     3.319    core/exp_unit/csr/CSR_reg[9][10]
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.812    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[9][11]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.164ns (7.144%)  route 2.132ns (92.856%))
  Logic Levels:           0  
  Clock Path Skew:        1.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.656ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.595     1.516    clk_cpu
    SLICE_X6Y115         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164     1.680 f  rst_all_reg/Q
                         net (fo=1347, routed)        2.132     3.812    core/exp_unit/csr/rst_all
    SLICE_X52Y109        FDCE                                         f  core/exp_unit/csr/CSR_reg[9][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.112     2.280    BTN_SCAN/clk_cpu
    SLICE_X42Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.335 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.382     2.717    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.828 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.828     3.656    core/exp_unit/csr/debug_clk
    SLICE_X52Y109        FDCE                                         r  core/exp_unit/csr/CSR_reg[9][11]/C
                         clock pessimism             -0.245     3.411    
    SLICE_X52Y109        FDCE (Remov_fdce_C_CLR)     -0.092     3.319    core/exp_unit/csr/CSR_reg[9][11]
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.812    
  -------------------------------------------------------------------
                         slack                                  0.494    





