# //  ModelSim SE 2021.2 Apr 14 2021 Linux 3.10.0-1160.102.1.el7.x86_64
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -voptargs="+acc" tb_top "+TIMEOUT=1000000000" "+num_of_testcases=8" "+epsilon_mult=3.0" "+input_dir=../inputs/input2" "+output_dir=../inputs/output2" 
# Start time: 15:41:52 on Nov 26,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# Loading work.DW_fp_mac_inst(fast)
# Loading work.DW_fp_mac(fast)
# Loading work.DW_fp_dp2(fast)
add wave -position insertpoint  \
sim:/tb_top/dut/reset_n \
sim:/tb_top/dut/clk \
sim:/tb_top/dut/dut_valid \
sim:/tb_top/dut/dut_ready \
sim:/tb_top/dut/current_state \
sim:/tb_top/dut/next_state \
sim:/tb_top/dut/next_i \
sim:/tb_top/dut/i \
sim:/tb_top/dut/next_j \
sim:/tb_top/dut/j \
sim:/tb_top/dut/ip_control \
sim:/tb_top/dut/op_control \
sim:/tb_top/dut/next_read_address_offset \
sim:/tb_top/dut/next_write_address_offset \
sim:/tb_top/dut/next_q_state_input_sram_read_address \
sim:/tb_top/dut/q_state_input_sram_read_address_r \
sim:/tb_top/dut/q_state_input_sram_read_data \
sim:/tb_top/dut/next_q_gates_sram_read_address \
sim:/tb_top/dut/q_gates_sram_read_address_r \
sim:/tb_top/dut/q_gates_sram_read_data \
sim:/tb_top/dut/scratchpad_sram_read_address_offset \
sim:/tb_top/dut/next_scratchpad_sram_read_address \
sim:/tb_top/dut/scratchpad_sram_read_address_r \
sim:/tb_top/dut/scratchpad_sram_read_data \
sim:/tb_top/dut/scratchpad_sram_write_enable_r \
sim:/tb_top/dut/next_scratchpad_sram_write_address \
sim:/tb_top/dut/scratchpad_sram_write_address_r \
sim:/tb_top/dut/scratchpad_sram_write_data_r \
sim:/tb_top/dut/inst_a1 \
sim:/tb_top/dut/inst_b1 \
sim:/tb_top/dut/inst_c1 \
sim:/tb_top/dut/inst_a2 \
sim:/tb_top/dut/inst_b2 \
sim:/tb_top/dut/inst_c2 \
sim:/tb_top/dut/z1_inst \
sim:/tb_top/dut/z2_inst \
sim:/tb_top/dut/q_state_output_sram_write_enable_r \
sim:/tb_top/dut/next_q_state_output_sram_write_address \
sim:/tb_top/dut/q_state_output_sram_write_address_r \
sim:/tb_top/dut/q_state_output_sram_write_data_r \
sim:/tb_top/dut/M \
sim:/tb_top/dut/Q \
sim:/tb_top/dut/ip_size
run
# INFO: number of testcases:           8
# +CLASS+464
# INFO: DONE WITH RESETING DUT
# INFO: ######## Running Test: 1 ########
# INFO: Reading memory file: ../inputs/input2/test1_B.dat
# INFO: Reading memory file: ../inputs/input2/test1_A.dat
# INFO: reading ../inputs/output2/test1_C.dat
# INFO: Number of cases        : 2
# INFO: Number of passed cases : 2
# INFO: presentage passed     :  100.00
# INFO: Test: 1, Result:  100.00
# 
# INFO: ######## Running Test: 2 ########
# INFO: Reading memory file: ../inputs/input2/test2_B.dat
# INFO: Reading memory file: ../inputs/input2/test2_A.dat
run
# INFO: reading ../inputs/output2/test2_C.dat
# INFO: Number of cases        : 4
# INFO: Number of passed cases : 4
# INFO: presentage passed     :  100.00
# INFO: Test: 2, Result:  100.00
# 
run
# INFO: ######## Running Test: 3 ########
# INFO: Reading memory file: ../inputs/input2/test3_B.dat
# INFO: Reading memory file: ../inputs/input2/test3_A.dat
# INFO: reading ../inputs/output2/test3_C.dat
# INFO: Number of cases        : 8
# INFO: Number of passed cases : 8
# INFO: presentage passed     :  100.00
# INFO: Test: 3, Result:  100.00
# 
# INFO: ######## Running Test: 4 ########
# INFO: Reading memory file: ../inputs/input2/test4_B.dat
# INFO: Reading memory file: ../inputs/input2/test4_A.dat
run
run
# INFO: reading ../inputs/output2/test4_C.dat
# INFO: Number of cases        : 16
# INFO: Number of passed cases : 16
# INFO: presentage passed     :  100.00
# INFO: Test: 4, Result:  100.00
# 
# INFO: ######## Running Test: 5 ########
# INFO: Reading memory file: ../inputs/input2/test5_B.dat
# INFO: Reading memory file: ../inputs/input2/test5_A.dat
run
run
# INFO: reading ../inputs/output2/test5_C.dat
# INFO: Number of cases        : 16
# INFO: Number of passed cases : 16
# INFO: presentage passed     :  100.00
# INFO: Test: 5, Result:  100.00
# 
# INFO: ######## Running Test: 6 ########
# INFO: Reading memory file: ../inputs/input2/test6_B.dat
# INFO: Reading memory file: ../inputs/input2/test6_A.dat
run
run
# INFO: reading ../inputs/output2/test6_C.dat
# INFO: Number of cases        : 16
# INFO: Number of passed cases : 16
# INFO: presentage passed     :  100.00
# INFO: Test: 6, Result:  100.00
# 
# INFO: ######## Running Test: 7 ########
# INFO: Reading memory file: ../inputs/input2/test7_B.dat
# INFO: Reading memory file: ../inputs/input2/test7_A.dat
run
run
# INFO: reading ../inputs/output2/test7_C.dat
# INFO: Number of cases        : 16
# INFO: Number of passed cases : 16
# INFO: presentage passed     :  100.00
# INFO: Test: 7, Result:  100.00
# 
# INFO: ######## Running Test: 8 ########
# INFO: Reading memory file: ../inputs/input2/test8_B.dat
# INFO: Reading memory file: ../inputs/input2/test8_A.dat
run
run
run
# INFO: reading ../inputs/output2/test8_C.dat
# INFO: Number of cases        : 16
# INFO: Number of passed cases : 16
# INFO: presentage passed     :  100.00
# INFO: Test: 8, Result:  100.00
# 
# INFO: Total number of cases  : 94
# INFO: Total number of passes : 94
# INFO: Finial Results         : 100.00
# INFO: Finial Time Result     : 112560 ns
# INFO: Finial Cycle Result    : 11256 cycles
# 
# ** Note: $finish    : ../testbench/testbench.sv(354)
#    Time: 113300 ns  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at ../testbench/testbench.sv line 354
# Break key hit
# End time: 16:54:26 on Nov 26,2023, Elapsed time: 1:12:34
# Errors: 0, Warnings: 0
