// Seed: 2292011898
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  assign module_2.id_3 = 0;
endmodule
program module_1;
  parameter id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endprogram
module module_2 #(
    parameter id_1 = 32'd20,
    parameter id_2 = 32'd92,
    parameter id_3 = 32'd25
) (
    output tri id_0,
    output supply1 _id_1,
    input wire _id_2,
    input uwire _id_3,
    input tri1 id_4
);
  wire ["" : id_2] id_6[id_3 : -1];
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  wire id_7, id_8[id_1 : ""];
  wire id_9, id_10;
  logic id_11;
  ;
endmodule
