
IMT_Smart_Home.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004f46  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000018c  00800060  00004f46  00004fda  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000005  008001ec  008001ec  00005166  2**0
                  ALLOC
  3 .stab         00005c64  00000000  00000000  00005168  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000028a7  00000000  00000000  0000adcc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  0000d673  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  0000d813  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  0000da05  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  0000fe10  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  00011196  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  0001236c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f6  00000000  00000000  0001252c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  00012822  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00013190  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 a9 1e 	jmp	0x3d52	; 0x3d52 <__vector_1>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 ce 07 	jmp	0xf9c	; 0xf9c <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 e4       	ldi	r30, 0x46	; 70
      68:	ff e4       	ldi	r31, 0x4F	; 79
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ac 3e       	cpi	r26, 0xEC	; 236
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	ac ee       	ldi	r26, 0xEC	; 236
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a1 3f       	cpi	r26, 0xF1	; 241
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 17 07 	call	0xe2e	; 0xe2e <main>
      8a:	0c 94 a1 27 	jmp	0x4f42	; 0x4f42 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 6a 27 	jmp	0x4ed4	; 0x4ed4 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	aa ed       	ldi	r26, 0xDA	; 218
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 86 27 	jmp	0x4f0c	; 0x4f0c <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 76 27 	jmp	0x4eec	; 0x4eec <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 92 27 	jmp	0x4f24	; 0x4f24 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 76 27 	jmp	0x4eec	; 0x4eec <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 92 27 	jmp	0x4f24	; 0x4f24 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 6a 27 	jmp	0x4ed4	; 0x4ed4 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	8a ed       	ldi	r24, 0xDA	; 218
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 86 27 	jmp	0x4f0c	; 0x4f0c <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 72 27 	jmp	0x4ee4	; 0x4ee4 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	6a ed       	ldi	r22, 0xDA	; 218
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 8e 27 	jmp	0x4f1c	; 0x4f1c <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 76 27 	jmp	0x4eec	; 0x4eec <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 92 27 	jmp	0x4f24	; 0x4f24 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 76 27 	jmp	0x4eec	; 0x4eec <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 92 27 	jmp	0x4f24	; 0x4f24 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 76 27 	jmp	0x4eec	; 0x4eec <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 92 27 	jmp	0x4f24	; 0x4f24 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 7a 27 	jmp	0x4ef4	; 0x4ef4 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 96 27 	jmp	0x4f2c	; 0x4f2c <__epilogue_restores__+0x20>

00000952 <__floatunsisf>:
     952:	a8 e0       	ldi	r26, 0x08	; 8
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	ef ea       	ldi	r30, 0xAF	; 175
     958:	f4 e0       	ldi	r31, 0x04	; 4
     95a:	0c 94 72 27 	jmp	0x4ee4	; 0x4ee4 <__prologue_saves__+0x10>
     95e:	7b 01       	movw	r14, r22
     960:	8c 01       	movw	r16, r24
     962:	61 15       	cp	r22, r1
     964:	71 05       	cpc	r23, r1
     966:	81 05       	cpc	r24, r1
     968:	91 05       	cpc	r25, r1
     96a:	19 f4       	brne	.+6      	; 0x972 <__floatunsisf+0x20>
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	89 83       	std	Y+1, r24	; 0x01
     970:	60 c0       	rjmp	.+192    	; 0xa32 <__floatunsisf+0xe0>
     972:	83 e0       	ldi	r24, 0x03	; 3
     974:	89 83       	std	Y+1, r24	; 0x01
     976:	8e e1       	ldi	r24, 0x1E	; 30
     978:	c8 2e       	mov	r12, r24
     97a:	d1 2c       	mov	r13, r1
     97c:	dc 82       	std	Y+4, r13	; 0x04
     97e:	cb 82       	std	Y+3, r12	; 0x03
     980:	ed 82       	std	Y+5, r14	; 0x05
     982:	fe 82       	std	Y+6, r15	; 0x06
     984:	0f 83       	std	Y+7, r16	; 0x07
     986:	18 87       	std	Y+8, r17	; 0x08
     988:	c8 01       	movw	r24, r16
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 22 05 	call	0xa44	; 0xa44 <__clzsi2>
     990:	fc 01       	movw	r30, r24
     992:	31 97       	sbiw	r30, 0x01	; 1
     994:	f7 ff       	sbrs	r31, 7
     996:	3b c0       	rjmp	.+118    	; 0xa0e <__floatunsisf+0xbc>
     998:	22 27       	eor	r18, r18
     99a:	33 27       	eor	r19, r19
     99c:	2e 1b       	sub	r18, r30
     99e:	3f 0b       	sbc	r19, r31
     9a0:	57 01       	movw	r10, r14
     9a2:	68 01       	movw	r12, r16
     9a4:	02 2e       	mov	r0, r18
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__floatunsisf+0x5e>
     9a8:	d6 94       	lsr	r13
     9aa:	c7 94       	ror	r12
     9ac:	b7 94       	ror	r11
     9ae:	a7 94       	ror	r10
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__floatunsisf+0x56>
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	a0 e0       	ldi	r26, 0x00	; 0
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__floatunsisf+0x7c>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	2a 95       	dec	r18
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__floatunsisf+0x74>
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	a1 09       	sbc	r26, r1
     9d6:	b1 09       	sbc	r27, r1
     9d8:	8e 21       	and	r24, r14
     9da:	9f 21       	and	r25, r15
     9dc:	a0 23       	and	r26, r16
     9de:	b1 23       	and	r27, r17
     9e0:	00 97       	sbiw	r24, 0x00	; 0
     9e2:	a1 05       	cpc	r26, r1
     9e4:	b1 05       	cpc	r27, r1
     9e6:	21 f0       	breq	.+8      	; 0x9f0 <__floatunsisf+0x9e>
     9e8:	41 e0       	ldi	r20, 0x01	; 1
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	4a 29       	or	r20, r10
     9f2:	5b 29       	or	r21, r11
     9f4:	6c 29       	or	r22, r12
     9f6:	7d 29       	or	r23, r13
     9f8:	4d 83       	std	Y+5, r20	; 0x05
     9fa:	5e 83       	std	Y+6, r21	; 0x06
     9fc:	6f 83       	std	Y+7, r22	; 0x07
     9fe:	78 87       	std	Y+8, r23	; 0x08
     a00:	8e e1       	ldi	r24, 0x1E	; 30
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 1b       	sub	r24, r30
     a06:	9f 0b       	sbc	r25, r31
     a08:	9c 83       	std	Y+4, r25	; 0x04
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__floatunsisf+0xe0>
     a0e:	30 97       	sbiw	r30, 0x00	; 0
     a10:	81 f0       	breq	.+32     	; 0xa32 <__floatunsisf+0xe0>
     a12:	0e 2e       	mov	r0, r30
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__floatunsisf+0xcc>
     a16:	ee 0c       	add	r14, r14
     a18:	ff 1c       	adc	r15, r15
     a1a:	00 1f       	adc	r16, r16
     a1c:	11 1f       	adc	r17, r17
     a1e:	0a 94       	dec	r0
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__floatunsisf+0xc4>
     a22:	ed 82       	std	Y+5, r14	; 0x05
     a24:	fe 82       	std	Y+6, r15	; 0x06
     a26:	0f 83       	std	Y+7, r16	; 0x07
     a28:	18 87       	std	Y+8, r17	; 0x08
     a2a:	ce 1a       	sub	r12, r30
     a2c:	df 0a       	sbc	r13, r31
     a2e:	dc 82       	std	Y+4, r13	; 0x04
     a30:	cb 82       	std	Y+3, r12	; 0x03
     a32:	1a 82       	std	Y+2, r1	; 0x02
     a34:	ce 01       	movw	r24, r28
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     a3c:	28 96       	adiw	r28, 0x08	; 8
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	0c 94 8e 27 	jmp	0x4f1c	; 0x4f1c <__epilogue_restores__+0x10>

00000a44 <__clzsi2>:
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	e8 16       	cp	r14, r24
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	f8 06       	cpc	r15, r24
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 07       	cpc	r16, r24
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	18 07       	cpc	r17, r24
     a60:	88 f4       	brcc	.+34     	; 0xa84 <__clzsi2+0x40>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	e8 16       	cp	r14, r24
     a66:	f1 04       	cpc	r15, r1
     a68:	01 05       	cpc	r16, r1
     a6a:	11 05       	cpc	r17, r1
     a6c:	31 f0       	breq	.+12     	; 0xa7a <__clzsi2+0x36>
     a6e:	28 f0       	brcs	.+10     	; 0xa7a <__clzsi2+0x36>
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	17 c0       	rjmp	.+46     	; 0xaa8 <__clzsi2+0x64>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	12 c0       	rjmp	.+36     	; 0xaa8 <__clzsi2+0x64>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	e8 16       	cp	r14, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	f8 06       	cpc	r15, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 07       	cpc	r16, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	18 07       	cpc	r17, r24
     a94:	28 f0       	brcs	.+10     	; 0xaa0 <__clzsi2+0x5c>
     a96:	88 e1       	ldi	r24, 0x18	; 24
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__clzsi2+0x64>
     aa0:	80 e1       	ldi	r24, 0x10	; 16
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	20 e2       	ldi	r18, 0x20	; 32
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	28 1b       	sub	r18, r24
     ab2:	39 0b       	sbc	r19, r25
     ab4:	4a 0b       	sbc	r20, r26
     ab6:	5b 0b       	sbc	r21, r27
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__clzsi2+0x7e>
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d2 f7       	brpl	.-12     	; 0xaba <__clzsi2+0x76>
     ac6:	f7 01       	movw	r30, r14
     ac8:	ee 51       	subi	r30, 0x1E	; 30
     aca:	ff 4f       	sbci	r31, 0xFF	; 255
     acc:	80 81       	ld	r24, Z
     ace:	28 1b       	sub	r18, r24
     ad0:	31 09       	sbc	r19, r1
     ad2:	41 09       	sbc	r20, r1
     ad4:	51 09       	sbc	r21, r1
     ad6:	c9 01       	movw	r24, r18
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	08 95       	ret

00000ae2 <__pack_f>:
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	fc 01       	movw	r30, r24
     aee:	e4 80       	ldd	r14, Z+4	; 0x04
     af0:	f5 80       	ldd	r15, Z+5	; 0x05
     af2:	06 81       	ldd	r16, Z+6	; 0x06
     af4:	17 81       	ldd	r17, Z+7	; 0x07
     af6:	d1 80       	ldd	r13, Z+1	; 0x01
     af8:	80 81       	ld	r24, Z
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <__pack_f+0x2e>
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e1       	ldi	r26, 0x10	; 16
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e8 2a       	or	r14, r24
     b08:	f9 2a       	or	r15, r25
     b0a:	0a 2b       	or	r16, r26
     b0c:	1b 2b       	or	r17, r27
     b0e:	a5 c0       	rjmp	.+330    	; 0xc5a <__pack_f+0x178>
     b10:	84 30       	cpi	r24, 0x04	; 4
     b12:	09 f4       	brne	.+2      	; 0xb16 <__pack_f+0x34>
     b14:	9f c0       	rjmp	.+318    	; 0xc54 <__pack_f+0x172>
     b16:	82 30       	cpi	r24, 0x02	; 2
     b18:	21 f4       	brne	.+8      	; 0xb22 <__pack_f+0x40>
     b1a:	ee 24       	eor	r14, r14
     b1c:	ff 24       	eor	r15, r15
     b1e:	87 01       	movw	r16, r14
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <__pack_f+0x4a>
     b22:	e1 14       	cp	r14, r1
     b24:	f1 04       	cpc	r15, r1
     b26:	01 05       	cpc	r16, r1
     b28:	11 05       	cpc	r17, r1
     b2a:	19 f4       	brne	.+6      	; 0xb32 <__pack_f+0x50>
     b2c:	e0 e0       	ldi	r30, 0x00	; 0
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	96 c0       	rjmp	.+300    	; 0xc5e <__pack_f+0x17c>
     b32:	62 81       	ldd	r22, Z+2	; 0x02
     b34:	73 81       	ldd	r23, Z+3	; 0x03
     b36:	9f ef       	ldi	r25, 0xFF	; 255
     b38:	62 38       	cpi	r22, 0x82	; 130
     b3a:	79 07       	cpc	r23, r25
     b3c:	0c f0       	brlt	.+2      	; 0xb40 <__pack_f+0x5e>
     b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <__pack_f+0x114>
     b40:	22 e8       	ldi	r18, 0x82	; 130
     b42:	3f ef       	ldi	r19, 0xFF	; 255
     b44:	26 1b       	sub	r18, r22
     b46:	37 0b       	sbc	r19, r23
     b48:	2a 31       	cpi	r18, 0x1A	; 26
     b4a:	31 05       	cpc	r19, r1
     b4c:	2c f0       	brlt	.+10     	; 0xb58 <__pack_f+0x76>
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	2a c0       	rjmp	.+84     	; 0xbac <__pack_f+0xca>
     b58:	b8 01       	movw	r22, r16
     b5a:	a7 01       	movw	r20, r14
     b5c:	02 2e       	mov	r0, r18
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__pack_f+0x86>
     b60:	76 95       	lsr	r23
     b62:	67 95       	ror	r22
     b64:	57 95       	ror	r21
     b66:	47 95       	ror	r20
     b68:	0a 94       	dec	r0
     b6a:	d2 f7       	brpl	.-12     	; 0xb60 <__pack_f+0x7e>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x9c>
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	aa 1f       	adc	r26, r26
     b7c:	bb 1f       	adc	r27, r27
     b7e:	2a 95       	dec	r18
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__pack_f+0x94>
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	a1 09       	sbc	r26, r1
     b86:	b1 09       	sbc	r27, r1
     b88:	8e 21       	and	r24, r14
     b8a:	9f 21       	and	r25, r15
     b8c:	a0 23       	and	r26, r16
     b8e:	b1 23       	and	r27, r17
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	a1 05       	cpc	r26, r1
     b94:	b1 05       	cpc	r27, r1
     b96:	21 f0       	breq	.+8      	; 0xba0 <__pack_f+0xbe>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	9a 01       	movw	r18, r20
     ba2:	ab 01       	movw	r20, r22
     ba4:	28 2b       	or	r18, r24
     ba6:	39 2b       	or	r19, r25
     ba8:	4a 2b       	or	r20, r26
     baa:	5b 2b       	or	r21, r27
     bac:	da 01       	movw	r26, r20
     bae:	c9 01       	movw	r24, r18
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	a0 70       	andi	r26, 0x00	; 0
     bb6:	b0 70       	andi	r27, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a1 05       	cpc	r26, r1
     bbe:	b1 05       	cpc	r27, r1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__pack_f+0xee>
     bc2:	27 ff       	sbrs	r18, 7
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <__pack_f+0xf6>
     bc6:	20 5c       	subi	r18, 0xC0	; 192
     bc8:	3f 4f       	sbci	r19, 0xFF	; 255
     bca:	4f 4f       	sbci	r20, 0xFF	; 255
     bcc:	5f 4f       	sbci	r21, 0xFF	; 255
     bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__pack_f+0xf6>
     bd0:	21 5c       	subi	r18, 0xC1	; 193
     bd2:	3f 4f       	sbci	r19, 0xFF	; 255
     bd4:	4f 4f       	sbci	r20, 0xFF	; 255
     bd6:	5f 4f       	sbci	r21, 0xFF	; 255
     bd8:	e0 e0       	ldi	r30, 0x00	; 0
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	20 30       	cpi	r18, 0x00	; 0
     bde:	a0 e0       	ldi	r26, 0x00	; 0
     be0:	3a 07       	cpc	r19, r26
     be2:	a0 e0       	ldi	r26, 0x00	; 0
     be4:	4a 07       	cpc	r20, r26
     be6:	a0 e4       	ldi	r26, 0x40	; 64
     be8:	5a 07       	cpc	r21, r26
     bea:	10 f0       	brcs	.+4      	; 0xbf0 <__pack_f+0x10e>
     bec:	e1 e0       	ldi	r30, 0x01	; 1
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	79 01       	movw	r14, r18
     bf2:	8a 01       	movw	r16, r20
     bf4:	27 c0       	rjmp	.+78     	; 0xc44 <__pack_f+0x162>
     bf6:	60 38       	cpi	r22, 0x80	; 128
     bf8:	71 05       	cpc	r23, r1
     bfa:	64 f5       	brge	.+88     	; 0xc54 <__pack_f+0x172>
     bfc:	fb 01       	movw	r30, r22
     bfe:	e1 58       	subi	r30, 0x81	; 129
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	d8 01       	movw	r26, r16
     c04:	c7 01       	movw	r24, r14
     c06:	8f 77       	andi	r24, 0x7F	; 127
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	a0 70       	andi	r26, 0x00	; 0
     c0c:	b0 70       	andi	r27, 0x00	; 0
     c0e:	80 34       	cpi	r24, 0x40	; 64
     c10:	91 05       	cpc	r25, r1
     c12:	a1 05       	cpc	r26, r1
     c14:	b1 05       	cpc	r27, r1
     c16:	39 f4       	brne	.+14     	; 0xc26 <__pack_f+0x144>
     c18:	e7 fe       	sbrs	r14, 7
     c1a:	0d c0       	rjmp	.+26     	; 0xc36 <__pack_f+0x154>
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__pack_f+0x14c>
     c26:	8f e3       	ldi	r24, 0x3F	; 63
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 e0       	ldi	r26, 0x00	; 0
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e8 0e       	add	r14, r24
     c30:	f9 1e       	adc	r15, r25
     c32:	0a 1f       	adc	r16, r26
     c34:	1b 1f       	adc	r17, r27
     c36:	17 ff       	sbrs	r17, 7
     c38:	05 c0       	rjmp	.+10     	; 0xc44 <__pack_f+0x162>
     c3a:	16 95       	lsr	r17
     c3c:	07 95       	ror	r16
     c3e:	f7 94       	ror	r15
     c40:	e7 94       	ror	r14
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	87 e0       	ldi	r24, 0x07	; 7
     c46:	16 95       	lsr	r17
     c48:	07 95       	ror	r16
     c4a:	f7 94       	ror	r15
     c4c:	e7 94       	ror	r14
     c4e:	8a 95       	dec	r24
     c50:	d1 f7       	brne	.-12     	; 0xc46 <__pack_f+0x164>
     c52:	05 c0       	rjmp	.+10     	; 0xc5e <__pack_f+0x17c>
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	ef ef       	ldi	r30, 0xFF	; 255
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	6e 2f       	mov	r22, r30
     c60:	67 95       	ror	r22
     c62:	66 27       	eor	r22, r22
     c64:	67 95       	ror	r22
     c66:	90 2f       	mov	r25, r16
     c68:	9f 77       	andi	r25, 0x7F	; 127
     c6a:	d7 94       	ror	r13
     c6c:	dd 24       	eor	r13, r13
     c6e:	d7 94       	ror	r13
     c70:	8e 2f       	mov	r24, r30
     c72:	86 95       	lsr	r24
     c74:	49 2f       	mov	r20, r25
     c76:	46 2b       	or	r20, r22
     c78:	58 2f       	mov	r21, r24
     c7a:	5d 29       	or	r21, r13
     c7c:	b7 01       	movw	r22, r14
     c7e:	ca 01       	movw	r24, r20
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	df 90       	pop	r13
     c8a:	08 95       	ret

00000c8c <__unpack_f>:
     c8c:	fc 01       	movw	r30, r24
     c8e:	db 01       	movw	r26, r22
     c90:	40 81       	ld	r20, Z
     c92:	51 81       	ldd	r21, Z+1	; 0x01
     c94:	22 81       	ldd	r18, Z+2	; 0x02
     c96:	62 2f       	mov	r22, r18
     c98:	6f 77       	andi	r22, 0x7F	; 127
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	22 1f       	adc	r18, r18
     c9e:	22 27       	eor	r18, r18
     ca0:	22 1f       	adc	r18, r18
     ca2:	93 81       	ldd	r25, Z+3	; 0x03
     ca4:	89 2f       	mov	r24, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	82 2b       	or	r24, r18
     caa:	28 2f       	mov	r18, r24
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	99 1f       	adc	r25, r25
     cb0:	99 27       	eor	r25, r25
     cb2:	99 1f       	adc	r25, r25
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	9c 93       	st	X, r25
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	21 15       	cp	r18, r1
     cbc:	31 05       	cpc	r19, r1
     cbe:	a9 f5       	brne	.+106    	; 0xd2a <__unpack_f+0x9e>
     cc0:	41 15       	cp	r20, r1
     cc2:	51 05       	cpc	r21, r1
     cc4:	61 05       	cpc	r22, r1
     cc6:	71 05       	cpc	r23, r1
     cc8:	11 f4       	brne	.+4      	; 0xcce <__unpack_f+0x42>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	37 c0       	rjmp	.+110    	; 0xd3c <__unpack_f+0xb0>
     cce:	82 e8       	ldi	r24, 0x82	; 130
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	13 96       	adiw	r26, 0x03	; 3
     cd4:	9c 93       	st	X, r25
     cd6:	8e 93       	st	-X, r24
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	9a 01       	movw	r18, r20
     cdc:	ab 01       	movw	r20, r22
     cde:	67 e0       	ldi	r22, 0x07	; 7
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	44 1f       	adc	r20, r20
     ce6:	55 1f       	adc	r21, r21
     ce8:	6a 95       	dec	r22
     cea:	d1 f7       	brne	.-12     	; 0xce0 <__unpack_f+0x54>
     cec:	83 e0       	ldi	r24, 0x03	; 3
     cee:	8c 93       	st	X, r24
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__unpack_f+0x80>
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	8d 91       	ld	r24, X+
     cfe:	9c 91       	ld	r25, X
     d00:	13 97       	sbiw	r26, 0x03	; 3
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	20 30       	cpi	r18, 0x00	; 0
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	38 07       	cpc	r19, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	48 07       	cpc	r20, r24
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	58 07       	cpc	r21, r24
     d1a:	58 f3       	brcs	.-42     	; 0xcf2 <__unpack_f+0x66>
     d1c:	14 96       	adiw	r26, 0x04	; 4
     d1e:	2d 93       	st	X+, r18
     d20:	3d 93       	st	X+, r19
     d22:	4d 93       	st	X+, r20
     d24:	5c 93       	st	X, r21
     d26:	17 97       	sbiw	r26, 0x07	; 7
     d28:	08 95       	ret
     d2a:	2f 3f       	cpi	r18, 0xFF	; 255
     d2c:	31 05       	cpc	r19, r1
     d2e:	79 f4       	brne	.+30     	; 0xd4e <__unpack_f+0xc2>
     d30:	41 15       	cp	r20, r1
     d32:	51 05       	cpc	r21, r1
     d34:	61 05       	cpc	r22, r1
     d36:	71 05       	cpc	r23, r1
     d38:	19 f4       	brne	.+6      	; 0xd40 <__unpack_f+0xb4>
     d3a:	84 e0       	ldi	r24, 0x04	; 4
     d3c:	8c 93       	st	X, r24
     d3e:	08 95       	ret
     d40:	64 ff       	sbrs	r22, 4
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <__unpack_f+0xbe>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	8c 93       	st	X, r24
     d48:	12 c0       	rjmp	.+36     	; 0xd6e <__unpack_f+0xe2>
     d4a:	1c 92       	st	X, r1
     d4c:	10 c0       	rjmp	.+32     	; 0xd6e <__unpack_f+0xe2>
     d4e:	2f 57       	subi	r18, 0x7F	; 127
     d50:	30 40       	sbci	r19, 0x00	; 0
     d52:	13 96       	adiw	r26, 0x03	; 3
     d54:	3c 93       	st	X, r19
     d56:	2e 93       	st	-X, r18
     d58:	12 97       	sbiw	r26, 0x02	; 2
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	8c 93       	st	X, r24
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	44 0f       	add	r20, r20
     d62:	55 1f       	adc	r21, r21
     d64:	66 1f       	adc	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	8a 95       	dec	r24
     d6a:	d1 f7       	brne	.-12     	; 0xd60 <__unpack_f+0xd4>
     d6c:	70 64       	ori	r23, 0x40	; 64
     d6e:	14 96       	adiw	r26, 0x04	; 4
     d70:	4d 93       	st	X+, r20
     d72:	5d 93       	st	X+, r21
     d74:	6d 93       	st	X+, r22
     d76:	7c 93       	st	X, r23
     d78:	17 97       	sbiw	r26, 0x07	; 7
     d7a:	08 95       	ret

00000d7c <__fpcmp_parts_f>:
     d7c:	1f 93       	push	r17
     d7e:	dc 01       	movw	r26, r24
     d80:	fb 01       	movw	r30, r22
     d82:	9c 91       	ld	r25, X
     d84:	92 30       	cpi	r25, 0x02	; 2
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__fpcmp_parts_f+0xe>
     d88:	47 c0       	rjmp	.+142    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d8a:	80 81       	ld	r24, Z
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	08 f4       	brcc	.+2      	; 0xd92 <__fpcmp_parts_f+0x16>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d92:	94 30       	cpi	r25, 0x04	; 4
     d94:	51 f4       	brne	.+20     	; 0xdaa <__fpcmp_parts_f+0x2e>
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	1c 91       	ld	r17, X
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	99 f5       	brne	.+102    	; 0xe04 <__fpcmp_parts_f+0x88>
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	68 2f       	mov	r22, r24
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	61 1b       	sub	r22, r17
     da6:	71 09       	sbc	r23, r1
     da8:	3f c0       	rjmp	.+126    	; 0xe28 <__fpcmp_parts_f+0xac>
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	21 f0       	breq	.+8      	; 0xdb6 <__fpcmp_parts_f+0x3a>
     dae:	92 30       	cpi	r25, 0x02	; 2
     db0:	31 f4       	brne	.+12     	; 0xdbe <__fpcmp_parts_f+0x42>
     db2:	82 30       	cpi	r24, 0x02	; 2
     db4:	b9 f1       	breq	.+110    	; 0xe24 <__fpcmp_parts_f+0xa8>
     db6:	81 81       	ldd	r24, Z+1	; 0x01
     db8:	88 23       	and	r24, r24
     dba:	89 f1       	breq	.+98     	; 0xe1e <__fpcmp_parts_f+0xa2>
     dbc:	2d c0       	rjmp	.+90     	; 0xe18 <__fpcmp_parts_f+0x9c>
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	1c 91       	ld	r17, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	f1 f0       	breq	.+60     	; 0xe04 <__fpcmp_parts_f+0x88>
     dc8:	81 81       	ldd	r24, Z+1	; 0x01
     dca:	18 17       	cp	r17, r24
     dcc:	d9 f4       	brne	.+54     	; 0xe04 <__fpcmp_parts_f+0x88>
     dce:	12 96       	adiw	r26, 0x02	; 2
     dd0:	2d 91       	ld	r18, X+
     dd2:	3c 91       	ld	r19, X
     dd4:	13 97       	sbiw	r26, 0x03	; 3
     dd6:	82 81       	ldd	r24, Z+2	; 0x02
     dd8:	93 81       	ldd	r25, Z+3	; 0x03
     dda:	82 17       	cp	r24, r18
     ddc:	93 07       	cpc	r25, r19
     dde:	94 f0       	brlt	.+36     	; 0xe04 <__fpcmp_parts_f+0x88>
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	bc f0       	brlt	.+46     	; 0xe14 <__fpcmp_parts_f+0x98>
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	8d 91       	ld	r24, X+
     dea:	9d 91       	ld	r25, X+
     dec:	0d 90       	ld	r0, X+
     dee:	bc 91       	ld	r27, X
     df0:	a0 2d       	mov	r26, r0
     df2:	24 81       	ldd	r18, Z+4	; 0x04
     df4:	35 81       	ldd	r19, Z+5	; 0x05
     df6:	46 81       	ldd	r20, Z+6	; 0x06
     df8:	57 81       	ldd	r21, Z+7	; 0x07
     dfa:	28 17       	cp	r18, r24
     dfc:	39 07       	cpc	r19, r25
     dfe:	4a 07       	cpc	r20, r26
     e00:	5b 07       	cpc	r21, r27
     e02:	18 f4       	brcc	.+6      	; 0xe0a <__fpcmp_parts_f+0x8e>
     e04:	11 23       	and	r17, r17
     e06:	41 f0       	breq	.+16     	; 0xe18 <__fpcmp_parts_f+0x9c>
     e08:	0a c0       	rjmp	.+20     	; 0xe1e <__fpcmp_parts_f+0xa2>
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	a4 07       	cpc	r26, r20
     e10:	b5 07       	cpc	r27, r21
     e12:	40 f4       	brcc	.+16     	; 0xe24 <__fpcmp_parts_f+0xa8>
     e14:	11 23       	and	r17, r17
     e16:	19 f0       	breq	.+6      	; 0xe1e <__fpcmp_parts_f+0xa2>
     e18:	61 e0       	ldi	r22, 0x01	; 1
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <__fpcmp_parts_f+0xac>
     e1e:	6f ef       	ldi	r22, 0xFF	; 255
     e20:	7f ef       	ldi	r23, 0xFF	; 255
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <__fpcmp_parts_f+0xac>
     e24:	60 e0       	ldi	r22, 0x00	; 0
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	cb 01       	movw	r24, r22
     e2a:	1f 91       	pop	r17
     e2c:	08 95       	ret

00000e2e <main>:
 * @breaf
 * @return
 */

int main()
{
     e2e:	df 93       	push	r29
     e30:	cf 93       	push	r28
     e32:	cd b7       	in	r28, 0x3d	; 61
     e34:	de b7       	in	r29, 0x3e	; 62
	 project();
     e36:	0e 94 1a 1e 	call	0x3c34	; 0x3c34 <project>
     e3a:	80 e0       	ldi	r24, 0x00	; 0
     e3c:	90 e0       	ldi	r25, 0x00	; 0
}
     e3e:	cf 91       	pop	r28
     e40:	df 91       	pop	r29
     e42:	08 95       	ret

00000e44 <WDT_voidEnable>:
#include "WDT_interface.h"

#define WDT_u8_WDTCR_REG             *((volatile uint8 *)0x41)

void WDT_voidEnable(void)
{
     e44:	df 93       	push	r29
     e46:	cf 93       	push	r28
     e48:	cd b7       	in	r28, 0x3d	; 61
     e4a:	de b7       	in	r29, 0x3e	; 62
	/* Select Prescaler => 2.1 Sec */
	WDT_u8_WDTCR_REG = 0b00001111;
     e4c:	e1 e4       	ldi	r30, 0x41	; 65
     e4e:	f0 e0       	ldi	r31, 0x00	; 0
     e50:	8f e0       	ldi	r24, 0x0F	; 15
     e52:	80 83       	st	Z, r24
}
     e54:	cf 91       	pop	r28
     e56:	df 91       	pop	r29
     e58:	08 95       	ret

00000e5a <WDT_voidDisable>:

void WDT_voidDisable(void)
{
     e5a:	df 93       	push	r29
     e5c:	cf 93       	push	r28
     e5e:	cd b7       	in	r28, 0x3d	; 61
     e60:	de b7       	in	r29, 0x3e	; 62
	/* Turn OFF Enable */
	WDT_u8_WDTCR_REG |= (1<<4)|(1<<3);
     e62:	a1 e4       	ldi	r26, 0x41	; 65
     e64:	b0 e0       	ldi	r27, 0x00	; 0
     e66:	e1 e4       	ldi	r30, 0x41	; 65
     e68:	f0 e0       	ldi	r31, 0x00	; 0
     e6a:	80 81       	ld	r24, Z
     e6c:	88 61       	ori	r24, 0x18	; 24
     e6e:	8c 93       	st	X, r24
	
	WDT_u8_WDTCR_REG = 0x00;
     e70:	e1 e4       	ldi	r30, 0x41	; 65
     e72:	f0 e0       	ldi	r31, 0x00	; 0
     e74:	10 82       	st	Z, r1
}
     e76:	cf 91       	pop	r28
     e78:	df 91       	pop	r29
     e7a:	08 95       	ret

00000e7c <TIMER1_VoidInit>:


static volatile void (*pointer_IC)(void) = NULL_Ptr  ;

void TIMER1_VoidInit()
{
     e7c:	df 93       	push	r29
     e7e:	cf 93       	push	r28
     e80:	cd b7       	in	r28, 0x3d	; 61
     e82:	de b7       	in	r29, 0x3e	; 62
				Set_Bit(TCCR1A,TCCR1A_WGM10);//FAST PWM ICR1
				Set_Bit(TCCR1B,TCCR1B_WGM12);//FAST PWM ICR1
				Set_Bit(TCCR1B,TCCR1B_WGM13);//FAST PWM ICR1

#elif TIMER1_MODE == Fast_PWM_ICR1
				Set_Bit(TCCR1A,TCCR1A_WGM11);//FAST PWM ICR1
     e84:	af e4       	ldi	r26, 0x4F	; 79
     e86:	b0 e0       	ldi	r27, 0x00	; 0
     e88:	ef e4       	ldi	r30, 0x4F	; 79
     e8a:	f0 e0       	ldi	r31, 0x00	; 0
     e8c:	80 81       	ld	r24, Z
     e8e:	82 60       	ori	r24, 0x02	; 2
     e90:	8c 93       	st	X, r24
				Set_Bit(TCCR1B,TCCR1B_WGM12);//FAST PWM ICR1
     e92:	ae e4       	ldi	r26, 0x4E	; 78
     e94:	b0 e0       	ldi	r27, 0x00	; 0
     e96:	ee e4       	ldi	r30, 0x4E	; 78
     e98:	f0 e0       	ldi	r31, 0x00	; 0
     e9a:	80 81       	ld	r24, Z
     e9c:	88 60       	ori	r24, 0x08	; 8
     e9e:	8c 93       	st	X, r24
				Set_Bit(TCCR1B,TCCR1B_WGM13);//FAST PWM ICR1
     ea0:	ae e4       	ldi	r26, 0x4E	; 78
     ea2:	b0 e0       	ldi	r27, 0x00	; 0
     ea4:	ee e4       	ldi	r30, 0x4E	; 78
     ea6:	f0 e0       	ldi	r31, 0x00	; 0
     ea8:	80 81       	ld	r24, Z
     eaa:	80 61       	ori	r24, 0x10	; 16
     eac:	8c 93       	st	X, r24

				OCR1AH =Time_On_Value>>Register_Time_On_Shift;
     eae:	eb e4       	ldi	r30, 0x4B	; 75
     eb0:	f0 e0       	ldi	r31, 0x00	; 0
     eb2:	82 e0       	ldi	r24, 0x02	; 2
     eb4:	80 83       	st	Z, r24
				OCR1AL =Time_On_Value;
     eb6:	ea e4       	ldi	r30, 0x4A	; 74
     eb8:	f0 e0       	ldi	r31, 0x00	; 0
     eba:	8e ee       	ldi	r24, 0xEE	; 238
     ebc:	80 83       	st	Z, r24
	#elif TIMER1_PRE == PRE_8
	Set_Bit(TCCR1B,TCCR1B_CS11);

	#elif TIMER1_PRE == PRE_64

	Set_Bit(TCCR1B,TCCR1B_CS10);
     ebe:	ae e4       	ldi	r26, 0x4E	; 78
     ec0:	b0 e0       	ldi	r27, 0x00	; 0
     ec2:	ee e4       	ldi	r30, 0x4E	; 78
     ec4:	f0 e0       	ldi	r31, 0x00	; 0
     ec6:	80 81       	ld	r24, Z
     ec8:	81 60       	ori	r24, 0x01	; 1
     eca:	8c 93       	st	X, r24
	Set_Bit(TCCR1B,TCCR1B_CS11);
     ecc:	ae e4       	ldi	r26, 0x4E	; 78
     ece:	b0 e0       	ldi	r27, 0x00	; 0
     ed0:	ee e4       	ldi	r30, 0x4E	; 78
     ed2:	f0 e0       	ldi	r31, 0x00	; 0
     ed4:	80 81       	ld	r24, Z
     ed6:	82 60       	ori	r24, 0x02	; 2
     ed8:	8c 93       	st	X, r24
#if   IC_RISING_FALLING == READ_FALLING_IC


#elif IC_RISING_FALLING == READ_RASING_IC

      Set_Bit(TCCR1B,TCCR1B_ICES1);
     eda:	ae e4       	ldi	r26, 0x4E	; 78
     edc:	b0 e0       	ldi	r27, 0x00	; 0
     ede:	ee e4       	ldi	r30, 0x4E	; 78
     ee0:	f0 e0       	ldi	r31, 0x00	; 0
     ee2:	80 81       	ld	r24, Z
     ee4:	80 64       	ori	r24, 0x40	; 64
     ee6:	8c 93       	st	X, r24
#endif
/**************************************************************/

#if PIN_HARDWARE_DIRACTION == OUTPUT

	DDRD_REG |= (1<<PIN_5);    //IN
     ee8:	a1 e3       	ldi	r26, 0x31	; 49
     eea:	b0 e0       	ldi	r27, 0x00	; 0
     eec:	e1 e3       	ldi	r30, 0x31	; 49
     eee:	f0 e0       	ldi	r31, 0x00	; 0
     ef0:	80 81       	ld	r24, Z
     ef2:	80 62       	ori	r24, 0x20	; 32
     ef4:	8c 93       	st	X, r24

#endif

#if MODE_OF_INVERTAL == Non_invertal_mode

	Set_Bit(TCCR1A,TCCR1A_COM1A1); //Non invertal mode
     ef6:	af e4       	ldi	r26, 0x4F	; 79
     ef8:	b0 e0       	ldi	r27, 0x00	; 0
     efa:	ef e4       	ldi	r30, 0x4F	; 79
     efc:	f0 e0       	ldi	r31, 0x00	; 0
     efe:	80 81       	ld	r24, Z
     f00:	80 68       	ori	r24, 0x80	; 128
     f02:	8c 93       	st	X, r24

#elif TYPE_ISR == ISR_OFF

#endif

}
     f04:	cf 91       	pop	r28
     f06:	df 91       	pop	r29
     f08:	08 95       	ret

00000f0a <TIMER1_VoidSetTCNT1>:

void TIMER1_VoidSetTCNT1(uint16 TIMER1_u8CopyTcntVal)
{
     f0a:	df 93       	push	r29
     f0c:	cf 93       	push	r28
     f0e:	00 d0       	rcall	.+0      	; 0xf10 <TIMER1_VoidSetTCNT1+0x6>
     f10:	cd b7       	in	r28, 0x3d	; 61
     f12:	de b7       	in	r29, 0x3e	; 62
     f14:	9a 83       	std	Y+2, r25	; 0x02
     f16:	89 83       	std	Y+1, r24	; 0x01
	TCNT1L = TIMER1_u8CopyTcntVal ;
     f18:	ec e4       	ldi	r30, 0x4C	; 76
     f1a:	f0 e0       	ldi	r31, 0x00	; 0
     f1c:	89 81       	ldd	r24, Y+1	; 0x01
     f1e:	80 83       	st	Z, r24
}
     f20:	0f 90       	pop	r0
     f22:	0f 90       	pop	r0
     f24:	cf 91       	pop	r28
     f26:	df 91       	pop	r29
     f28:	08 95       	ret

00000f2a <TIMER1_VoidClearTCNT1>:

void TIMER1_VoidClearTCNT1()
{
     f2a:	df 93       	push	r29
     f2c:	cf 93       	push	r28
     f2e:	cd b7       	in	r28, 0x3d	; 61
     f30:	de b7       	in	r29, 0x3e	; 62
	TCNT1L = ZERO ;
     f32:	ec e4       	ldi	r30, 0x4C	; 76
     f34:	f0 e0       	ldi	r31, 0x00	; 0
     f36:	10 82       	st	Z, r1
}
     f38:	cf 91       	pop	r28
     f3a:	df 91       	pop	r29
     f3c:	08 95       	ret

00000f3e <Duty_Cycle1>:


void Duty_Cycle1(uint16 value)
{
     f3e:	df 93       	push	r29
     f40:	cf 93       	push	r28
     f42:	00 d0       	rcall	.+0      	; 0xf44 <Duty_Cycle1+0x6>
     f44:	cd b7       	in	r28, 0x3d	; 61
     f46:	de b7       	in	r29, 0x3e	; 62
     f48:	9a 83       	std	Y+2, r25	; 0x02
     f4a:	89 83       	std	Y+1, r24	; 0x01

	OCR1AH  = value >> 8;
     f4c:	eb e4       	ldi	r30, 0x4B	; 75
     f4e:	f0 e0       	ldi	r31, 0x00	; 0
     f50:	89 81       	ldd	r24, Y+1	; 0x01
     f52:	9a 81       	ldd	r25, Y+2	; 0x02
     f54:	89 2f       	mov	r24, r25
     f56:	99 27       	eor	r25, r25
     f58:	80 83       	st	Z, r24
	OCR1AL  = value ;
     f5a:	ea e4       	ldi	r30, 0x4A	; 74
     f5c:	f0 e0       	ldi	r31, 0x00	; 0
     f5e:	89 81       	ldd	r24, Y+1	; 0x01
     f60:	80 83       	st	Z, r24

}
     f62:	0f 90       	pop	r0
     f64:	0f 90       	pop	r0
     f66:	cf 91       	pop	r28
     f68:	df 91       	pop	r29
     f6a:	08 95       	ret

00000f6c <TIMER1_ICR1H>:


void TIMER1_ICR1H(int ICR1_H_VALUET)
{
     f6c:	df 93       	push	r29
     f6e:	cf 93       	push	r28
     f70:	00 d0       	rcall	.+0      	; 0xf72 <TIMER1_ICR1H+0x6>
     f72:	cd b7       	in	r28, 0x3d	; 61
     f74:	de b7       	in	r29, 0x3e	; 62
     f76:	9a 83       	std	Y+2, r25	; 0x02
     f78:	89 83       	std	Y+1, r24	; 0x01
	ICR1H = ICR1_H_VALUET>>Register_Time_On_Shift ; //Value of
     f7a:	e7 e4       	ldi	r30, 0x47	; 71
     f7c:	f0 e0       	ldi	r31, 0x00	; 0
     f7e:	89 81       	ldd	r24, Y+1	; 0x01
     f80:	9a 81       	ldd	r25, Y+2	; 0x02
     f82:	89 2f       	mov	r24, r25
     f84:	99 0f       	add	r25, r25
     f86:	99 0b       	sbc	r25, r25
     f88:	80 83       	st	Z, r24
	ICR1L = ICR1_H_VALUET ;
     f8a:	e6 e4       	ldi	r30, 0x46	; 70
     f8c:	f0 e0       	ldi	r31, 0x00	; 0
     f8e:	89 81       	ldd	r24, Y+1	; 0x01
     f90:	80 83       	st	Z, r24

}
     f92:	0f 90       	pop	r0
     f94:	0f 90       	pop	r0
     f96:	cf 91       	pop	r28
     f98:	df 91       	pop	r29
     f9a:	08 95       	ret

00000f9c <__vector_6>:
/************************************************************** ISR ****************************************************/


void __vector_6(void) __attribute__((signal)); //IC
void __vector_6(void)
{
     f9c:	1f 92       	push	r1
     f9e:	0f 92       	push	r0
     fa0:	0f b6       	in	r0, 0x3f	; 63
     fa2:	0f 92       	push	r0
     fa4:	11 24       	eor	r1, r1
     fa6:	2f 93       	push	r18
     fa8:	3f 93       	push	r19
     faa:	4f 93       	push	r20
     fac:	5f 93       	push	r21
     fae:	6f 93       	push	r22
     fb0:	7f 93       	push	r23
     fb2:	8f 93       	push	r24
     fb4:	9f 93       	push	r25
     fb6:	af 93       	push	r26
     fb8:	bf 93       	push	r27
     fba:	ef 93       	push	r30
     fbc:	ff 93       	push	r31
     fbe:	df 93       	push	r29
     fc0:	cf 93       	push	r28
     fc2:	cd b7       	in	r28, 0x3d	; 61
     fc4:	de b7       	in	r29, 0x3e	; 62
  if( pointer_IC != NULL_Ptr )
     fc6:	80 91 ec 01 	lds	r24, 0x01EC
     fca:	90 91 ed 01 	lds	r25, 0x01ED
     fce:	00 97       	sbiw	r24, 0x00	; 0
     fd0:	29 f0       	breq	.+10     	; 0xfdc <__vector_6+0x40>
  {
	  pointer_IC();
     fd2:	e0 91 ec 01 	lds	r30, 0x01EC
     fd6:	f0 91 ed 01 	lds	r31, 0x01ED
     fda:	09 95       	icall
  }
}
     fdc:	cf 91       	pop	r28
     fde:	df 91       	pop	r29
     fe0:	ff 91       	pop	r31
     fe2:	ef 91       	pop	r30
     fe4:	bf 91       	pop	r27
     fe6:	af 91       	pop	r26
     fe8:	9f 91       	pop	r25
     fea:	8f 91       	pop	r24
     fec:	7f 91       	pop	r23
     fee:	6f 91       	pop	r22
     ff0:	5f 91       	pop	r21
     ff2:	4f 91       	pop	r20
     ff4:	3f 91       	pop	r19
     ff6:	2f 91       	pop	r18
     ff8:	0f 90       	pop	r0
     ffa:	0f be       	out	0x3f, r0	; 63
     ffc:	0f 90       	pop	r0
     ffe:	1f 90       	pop	r1
    1000:	18 95       	reti

00001002 <Set_Call_Back_IC>:


void Set_Call_Back_IC(void (*pointer_Call_IC)(void))
{
    1002:	df 93       	push	r29
    1004:	cf 93       	push	r28
    1006:	00 d0       	rcall	.+0      	; 0x1008 <Set_Call_Back_IC+0x6>
    1008:	cd b7       	in	r28, 0x3d	; 61
    100a:	de b7       	in	r29, 0x3e	; 62
    100c:	9a 83       	std	Y+2, r25	; 0x02
    100e:	89 83       	std	Y+1, r24	; 0x01
	pointer_IC = pointer_Call_IC   ;
    1010:	89 81       	ldd	r24, Y+1	; 0x01
    1012:	9a 81       	ldd	r25, Y+2	; 0x02
    1014:	90 93 ed 01 	sts	0x01ED, r25
    1018:	80 93 ec 01 	sts	0x01EC, r24
}
    101c:	0f 90       	pop	r0
    101e:	0f 90       	pop	r0
    1020:	cf 91       	pop	r28
    1022:	df 91       	pop	r29
    1024:	08 95       	ret

00001026 <Timer1_Fast_PWM_Init>:




void Timer1_Fast_PWM_Init(unsigned short duty_cycle)
{
    1026:	df 93       	push	r29
    1028:	cf 93       	push	r28
    102a:	00 d0       	rcall	.+0      	; 0x102c <Timer1_Fast_PWM_Init+0x6>
    102c:	cd b7       	in	r28, 0x3d	; 61
    102e:	de b7       	in	r29, 0x3e	; 62
    1030:	9a 83       	std	Y+2, r25	; 0x02
    1032:	89 83       	std	Y+1, r24	; 0x01
	TCNT1 = 0;		/* Set timer1 initial count to zero */
    1034:	ec e4       	ldi	r30, 0x4C	; 76
    1036:	f0 e0       	ldi	r31, 0x00	; 0
    1038:	11 82       	std	Z+1, r1	; 0x01
    103a:	10 82       	st	Z, r1
	ICR1 = 2499;	/* Set TOP count for timer1 in ICR1 register */
    103c:	e6 e4       	ldi	r30, 0x46	; 70
    103e:	f0 e0       	ldi	r31, 0x00	; 0
    1040:	83 ec       	ldi	r24, 0xC3	; 195
    1042:	99 e0       	ldi	r25, 0x09	; 9
    1044:	91 83       	std	Z+1, r25	; 0x01
    1046:	80 83       	st	Z, r24

	OCR1A = duty_cycle; /* Set the compare value */
    1048:	ea e4       	ldi	r30, 0x4A	; 74
    104a:	f0 e0       	ldi	r31, 0x00	; 0
    104c:	89 81       	ldd	r24, Y+1	; 0x01
    104e:	9a 81       	ldd	r25, Y+2	; 0x02
    1050:	91 83       	std	Z+1, r25	; 0x01
    1052:	80 83       	st	Z, r24
     * 1. Clear OC1A on compare match (non inverting mode) COM1A1=1 COM1A0=0
     * 2. Disconnect OC1B  COM1B0=0 COM1B1=0
     * 3. FOC1A=0 FOC1B=0 because these bits are only active in case non-pwm mode
     * 4. Fast Pwm Mode with the TOP in ICR1 WGM10=0 WGM11=1 (Mode Number 14)
	 */
	TCCR1A = (1<<WGM11) | (1<<COM1A1);
    1054:	ef e4       	ldi	r30, 0x4F	; 79
    1056:	f0 e0       	ldi	r31, 0x00	; 0
    1058:	82 e8       	ldi	r24, 0x82	; 130
    105a:	80 83       	st	Z, r24

	/* Configure timer control register TCCR1A
	 * 1. Fast Pwm Mode with the TOP in ICR1 WGM12=1 WGM13=1 (Mode Number 14)
	 * 2. Prescaler = F_CPU/64
     */
	TCCR1B = (1<<WGM12) | (1<<WGM13) | (1<<CS10) | (1<<CS11);
    105c:	ee e4       	ldi	r30, 0x4E	; 78
    105e:	f0 e0       	ldi	r31, 0x00	; 0
    1060:	8b e1       	ldi	r24, 0x1B	; 27
    1062:	80 83       	st	Z, r24
}
    1064:	0f 90       	pop	r0
    1066:	0f 90       	pop	r0
    1068:	cf 91       	pop	r28
    106a:	df 91       	pop	r29
    106c:	08 95       	ret

0000106e <TWI_voidInitMaster>:
#include "../include/TWI_interface.h"


/*Set master address to 0 if master will not be addressed*/
void TWI_voidInitMaster(uint8 Copy_u8Address)
{
    106e:	df 93       	push	r29
    1070:	cf 93       	push	r28
    1072:	0f 92       	push	r0
    1074:	cd b7       	in	r28, 0x3d	; 61
    1076:	de b7       	in	r29, 0x3e	; 62
    1078:	89 83       	std	Y+1, r24	; 0x01
	/*Enable Acknowledge bit*/
	 Set_Bit(TWCR_REG,TWCR_REG_TWEA);
    107a:	a6 e5       	ldi	r26, 0x56	; 86
    107c:	b0 e0       	ldi	r27, 0x00	; 0
    107e:	e6 e5       	ldi	r30, 0x56	; 86
    1080:	f0 e0       	ldi	r31, 0x00	; 0
    1082:	80 81       	ld	r24, Z
    1084:	80 64       	ori	r24, 0x40	; 64
    1086:	8c 93       	st	X, r24
	/*Set SCL frequency to x kHz, with 8Mhz clock frequency*/
	/*1- Set TWBR to x*/ // see page 173 TWBR should be 10 or higher
	// /*Set SCL frequency to 400kHz, with 8Mhz system frequency*/
	/*1- Set TWBR to 2*/
	 TWBR_REG = SCL_EQN_TWBR;
    1088:	e0 e2       	ldi	r30, 0x20	; 32
    108a:	f0 e0       	ldi	r31, 0x00	; 0
    108c:	82 e0       	ldi	r24, 0x02	; 2
    108e:	80 83       	st	Z, r24
	/*2- Clear the prescaler bits (TWPS)*/
	 #if TWI_PRE_SCALER	    ==	TWI_1_PRESCALER
	     Clr_Bit(TWSR_REG,TWSR_REG_TWPS0);
    1090:	a1 e2       	ldi	r26, 0x21	; 33
    1092:	b0 e0       	ldi	r27, 0x00	; 0
    1094:	e1 e2       	ldi	r30, 0x21	; 33
    1096:	f0 e0       	ldi	r31, 0x00	; 0
    1098:	80 81       	ld	r24, Z
    109a:	8e 7f       	andi	r24, 0xFE	; 254
    109c:	8c 93       	st	X, r24
	     Clr_Bit(TWSR_REG,TWSR_REG_TWPS1);
    109e:	a1 e2       	ldi	r26, 0x21	; 33
    10a0:	b0 e0       	ldi	r27, 0x00	; 0
    10a2:	e1 e2       	ldi	r30, 0x21	; 33
    10a4:	f0 e0       	ldi	r31, 0x00	; 0
    10a6:	80 81       	ld	r24, Z
    10a8:	8d 7f       	andi	r24, 0xFD	; 253
    10aa:	8c 93       	st	X, r24
	 #if   MSTR_NODE_ADDRESSING	 ==  MSTR_NODE_NOT_ADDRESSABLE
		
	 #elif MSTR_NODE_ADDRESSING	 ==  MSTR_NODE_ADDRESSABLE
		/*Set the required address in the 7 MSB of TWAR*/
		 //TWAR_REG = (TWAR_REG & 0x01)|(Copy_u8Address);
		 TWAR_REG = Copy_u8Address<<1;
    10ac:	e2 e2       	ldi	r30, 0x22	; 34
    10ae:	f0 e0       	ldi	r31, 0x00	; 0
    10b0:	89 81       	ldd	r24, Y+1	; 0x01
    10b2:	88 0f       	add	r24, r24
    10b4:	80 83       	st	Z, r24
	 #endif
	/*Enable TWI*/
	Set_Bit(TWCR_REG,TWCR_REG_TWEN);
    10b6:	a6 e5       	ldi	r26, 0x56	; 86
    10b8:	b0 e0       	ldi	r27, 0x00	; 0
    10ba:	e6 e5       	ldi	r30, 0x56	; 86
    10bc:	f0 e0       	ldi	r31, 0x00	; 0
    10be:	80 81       	ld	r24, Z
    10c0:	84 60       	ori	r24, 0x04	; 4
    10c2:	8c 93       	st	X, r24
}
    10c4:	0f 90       	pop	r0
    10c6:	cf 91       	pop	r28
    10c8:	df 91       	pop	r29
    10ca:	08 95       	ret

000010cc <TWI_voidInitSlave>:

void TWI_voidInitSlave(uint8 Copy_u8Address)
{
    10cc:	df 93       	push	r29
    10ce:	cf 93       	push	r28
    10d0:	0f 92       	push	r0
    10d2:	cd b7       	in	r28, 0x3d	; 61
    10d4:	de b7       	in	r29, 0x3e	; 62
    10d6:	89 83       	std	Y+1, r24	; 0x01
	/*Set the slave address*/
	//TWAR_REG = (TWAR_REG & 0x01)|(Copy_u8Address);
	TWAR_REG = Copy_u8Address<<1;
    10d8:	e2 e2       	ldi	r30, 0x22	; 34
    10da:	f0 e0       	ldi	r31, 0x00	; 0
    10dc:	89 81       	ldd	r24, Y+1	; 0x01
    10de:	88 0f       	add	r24, r24
    10e0:	80 83       	st	Z, r24
	/*Enable Acknowledge bit*/
	Set_Bit(TWCR_REG,TWCR_REG_TWEA);
    10e2:	a6 e5       	ldi	r26, 0x56	; 86
    10e4:	b0 e0       	ldi	r27, 0x00	; 0
    10e6:	e6 e5       	ldi	r30, 0x56	; 86
    10e8:	f0 e0       	ldi	r31, 0x00	; 0
    10ea:	80 81       	ld	r24, Z
    10ec:	80 64       	ori	r24, 0x40	; 64
    10ee:	8c 93       	st	X, r24
	/*Enable TWI*/
	Set_Bit(TWCR_REG,TWCR_REG_TWEN);
    10f0:	a6 e5       	ldi	r26, 0x56	; 86
    10f2:	b0 e0       	ldi	r27, 0x00	; 0
    10f4:	e6 e5       	ldi	r30, 0x56	; 86
    10f6:	f0 e0       	ldi	r31, 0x00	; 0
    10f8:	80 81       	ld	r24, Z
    10fa:	84 60       	ori	r24, 0x04	; 4
    10fc:	8c 93       	st	X, r24
}
    10fe:	0f 90       	pop	r0
    1100:	cf 91       	pop	r28
    1102:	df 91       	pop	r29
    1104:	08 95       	ret

00001106 <TWI_SendStartCondition>:

TWI_ErrorStatus TWI_SendStartCondition(void)
{
    1106:	df 93       	push	r29
    1108:	cf 93       	push	r28
    110a:	0f 92       	push	r0
    110c:	cd b7       	in	r28, 0x3d	; 61
    110e:	de b7       	in	r29, 0x3e	; 62
	TWI_ErrorStatus Local_Error= NoError;
    1110:	19 82       	std	Y+1, r1	; 0x01
	/*set Send start condition bit*/
	 Set_Bit(TWCR_REG,TWCR_REG_TWSTA);
    1112:	a6 e5       	ldi	r26, 0x56	; 86
    1114:	b0 e0       	ldi	r27, 0x00	; 0
    1116:	e6 e5       	ldi	r30, 0x56	; 86
    1118:	f0 e0       	ldi	r31, 0x00	; 0
    111a:	80 81       	ld	r24, Z
    111c:	80 62       	ori	r24, 0x20	; 32
    111e:	8c 93       	st	X, r24
	/*Clear the interrupt flag that is was set to start the previous operation*/
	  Set_Bit(TWCR_REG,TWCR_REG_TWINT);	  // cleared by setting the bit
    1120:	a6 e5       	ldi	r26, 0x56	; 86
    1122:	b0 e0       	ldi	r27, 0x00	; 0
    1124:	e6 e5       	ldi	r30, 0x56	; 86
    1126:	f0 e0       	ldi	r31, 0x00	; 0
    1128:	80 81       	ld	r24, Z
    112a:	80 68       	ori	r24, 0x80	; 128
    112c:	8c 93       	st	X, r24
	/*wait until the operation finishes and the flag is raised*/
	 while(Get_Bit(TWCR_REG,TWCR_REG_TWINT)==0);
    112e:	e6 e5       	ldi	r30, 0x56	; 86
    1130:	f0 e0       	ldi	r31, 0x00	; 0
    1132:	80 81       	ld	r24, Z
    1134:	88 23       	and	r24, r24
    1136:	dc f7       	brge	.-10     	; 0x112e <TWI_SendStartCondition+0x28>
	/*Check the operation status*/
	if((TWSR_REG & 0xF8) != START_ACK )
    1138:	e1 e2       	ldi	r30, 0x21	; 33
    113a:	f0 e0       	ldi	r31, 0x00	; 0
    113c:	80 81       	ld	r24, Z
    113e:	88 2f       	mov	r24, r24
    1140:	90 e0       	ldi	r25, 0x00	; 0
    1142:	88 7f       	andi	r24, 0xF8	; 248
    1144:	90 70       	andi	r25, 0x00	; 0
    1146:	88 30       	cpi	r24, 0x08	; 8
    1148:	91 05       	cpc	r25, r1
    114a:	11 f0       	breq	.+4      	; 0x1150 <TWI_SendStartCondition+0x4a>
	{
		Local_Error = StartConditionError;
    114c:	81 e0       	ldi	r24, 0x01	; 1
    114e:	89 83       	std	Y+1, r24	; 0x01
	{
		/*Do nothing*/
		/* start has been sent */
	}
	 //Clr_Bit(TWCR_REG,TWCR_REG_TWSTA);
	return Local_Error;
    1150:	89 81       	ldd	r24, Y+1	; 0x01
}
    1152:	0f 90       	pop	r0
    1154:	cf 91       	pop	r28
    1156:	df 91       	pop	r29
    1158:	08 95       	ret

0000115a <TWI_SendRepeatedStart>:

TWI_ErrorStatus TWI_SendRepeatedStart(void)
{
    115a:	df 93       	push	r29
    115c:	cf 93       	push	r28
    115e:	0f 92       	push	r0
    1160:	cd b7       	in	r28, 0x3d	; 61
    1162:	de b7       	in	r29, 0x3e	; 62
	TWI_ErrorStatus Local_Error= NoError;
    1164:	19 82       	std	Y+1, r1	; 0x01
	/*Send start condition*/
	 Set_Bit(TWCR_REG,TWCR_REG_TWSTA);
    1166:	a6 e5       	ldi	r26, 0x56	; 86
    1168:	b0 e0       	ldi	r27, 0x00	; 0
    116a:	e6 e5       	ldi	r30, 0x56	; 86
    116c:	f0 e0       	ldi	r31, 0x00	; 0
    116e:	80 81       	ld	r24, Z
    1170:	80 62       	ori	r24, 0x20	; 32
    1172:	8c 93       	st	X, r24
	/*Clear the interrupt flag to start the previous operation*/
	Set_Bit(TWCR_REG,TWCR_REG_TWINT);	  // cleared by setting the bit
    1174:	a6 e5       	ldi	r26, 0x56	; 86
    1176:	b0 e0       	ldi	r27, 0x00	; 0
    1178:	e6 e5       	ldi	r30, 0x56	; 86
    117a:	f0 e0       	ldi	r31, 0x00	; 0
    117c:	80 81       	ld	r24, Z
    117e:	80 68       	ori	r24, 0x80	; 128
    1180:	8c 93       	st	X, r24
	/*wait until the operation finishes and the flag is raised*/
	while(Get_Bit(TWCR_REG,TWCR_REG_TWINT)==0);
    1182:	e6 e5       	ldi	r30, 0x56	; 86
    1184:	f0 e0       	ldi	r31, 0x00	; 0
    1186:	80 81       	ld	r24, Z
    1188:	88 23       	and	r24, r24
    118a:	dc f7       	brge	.-10     	; 0x1182 <TWI_SendRepeatedStart+0x28>
	/*Check the operation status*/
	if((TWSR_REG & 0xF8) != REP_START_ACK )
    118c:	e1 e2       	ldi	r30, 0x21	; 33
    118e:	f0 e0       	ldi	r31, 0x00	; 0
    1190:	80 81       	ld	r24, Z
    1192:	88 2f       	mov	r24, r24
    1194:	90 e0       	ldi	r25, 0x00	; 0
    1196:	88 7f       	andi	r24, 0xF8	; 248
    1198:	90 70       	andi	r25, 0x00	; 0
    119a:	80 31       	cpi	r24, 0x10	; 16
    119c:	91 05       	cpc	r25, r1
    119e:	11 f0       	breq	.+4      	; 0x11a4 <TWI_SendRepeatedStart+0x4a>
	{
		Local_Error = RepeatedStartError;
    11a0:	82 e0       	ldi	r24, 0x02	; 2
    11a2:	89 83       	std	Y+1, r24	; 0x01
	else
	{
		/*Do nothing*/
	}

	return Local_Error;
    11a4:	89 81       	ldd	r24, Y+1	; 0x01
}
    11a6:	0f 90       	pop	r0
    11a8:	cf 91       	pop	r28
    11aa:	df 91       	pop	r29
    11ac:	08 95       	ret

000011ae <TWI_SendSlaveAddressWithWrite>:

TWI_ErrorStatus TWI_SendSlaveAddressWithWrite(uint8 Copy_u8SlaveAddress)
{
    11ae:	df 93       	push	r29
    11b0:	cf 93       	push	r28
    11b2:	00 d0       	rcall	.+0      	; 0x11b4 <TWI_SendSlaveAddressWithWrite+0x6>
    11b4:	cd b7       	in	r28, 0x3d	; 61
    11b6:	de b7       	in	r29, 0x3e	; 62
    11b8:	8a 83       	std	Y+2, r24	; 0x02
	TWI_ErrorStatus Local_Error= NoError;
    11ba:	19 82       	std	Y+1, r1	; 0x01
	/*send the 7bit slave address to the bus*/
	//TWDR_REG = Copy_u8SlaveAddress | 0x00;
	TWDR_REG = Copy_u8SlaveAddress <<1 ;
    11bc:	e3 e2       	ldi	r30, 0x23	; 35
    11be:	f0 e0       	ldi	r31, 0x00	; 0
    11c0:	8a 81       	ldd	r24, Y+2	; 0x02
    11c2:	88 0f       	add	r24, r24
    11c4:	80 83       	st	Z, r24

	/*set the write request in the LSB in the data register*/
	  Clr_Bit(TWDR_REG,0);/* Master transmit ( slave address + Write request ) ACK */
    11c6:	a3 e2       	ldi	r26, 0x23	; 35
    11c8:	b0 e0       	ldi	r27, 0x00	; 0
    11ca:	e3 e2       	ldi	r30, 0x23	; 35
    11cc:	f0 e0       	ldi	r31, 0x00	; 0
    11ce:	80 81       	ld	r24, Z
    11d0:	8e 7f       	andi	r24, 0xFE	; 254
    11d2:	8c 93       	st	X, r24
	/*Clear the start condition bit*/
	  Clr_Bit(TWCR_REG,TWCR_REG_TWSTA);
    11d4:	a6 e5       	ldi	r26, 0x56	; 86
    11d6:	b0 e0       	ldi	r27, 0x00	; 0
    11d8:	e6 e5       	ldi	r30, 0x56	; 86
    11da:	f0 e0       	ldi	r31, 0x00	; 0
    11dc:	80 81       	ld	r24, Z
    11de:	8f 7d       	andi	r24, 0xDF	; 223
    11e0:	8c 93       	st	X, r24
	/*Clear the interrupt flag to start the previous operation*/
	  Set_Bit(TWCR_REG,TWCR_REG_TWINT);	  // cleared by setting the bit
    11e2:	a6 e5       	ldi	r26, 0x56	; 86
    11e4:	b0 e0       	ldi	r27, 0x00	; 0
    11e6:	e6 e5       	ldi	r30, 0x56	; 86
    11e8:	f0 e0       	ldi	r31, 0x00	; 0
    11ea:	80 81       	ld	r24, Z
    11ec:	80 68       	ori	r24, 0x80	; 128
    11ee:	8c 93       	st	X, r24
	/*wait until the operation finishes and the flag is raised*/
	  while(Get_Bit(TWCR_REG,TWCR_REG_TWINT) ==0);
    11f0:	e6 e5       	ldi	r30, 0x56	; 86
    11f2:	f0 e0       	ldi	r31, 0x00	; 0
    11f4:	80 81       	ld	r24, Z
    11f6:	88 23       	and	r24, r24
    11f8:	dc f7       	brge	.-10     	; 0x11f0 <TWI_SendSlaveAddressWithWrite+0x42>
	/*Check the operation status*/
		  

	if((TWSR_REG & 0xF8) != SLAVE_ADD_AND_WR_ACK )
    11fa:	e1 e2       	ldi	r30, 0x21	; 33
    11fc:	f0 e0       	ldi	r31, 0x00	; 0
    11fe:	80 81       	ld	r24, Z
    1200:	88 2f       	mov	r24, r24
    1202:	90 e0       	ldi	r25, 0x00	; 0
    1204:	88 7f       	andi	r24, 0xF8	; 248
    1206:	90 70       	andi	r25, 0x00	; 0
    1208:	88 31       	cpi	r24, 0x18	; 24
    120a:	91 05       	cpc	r25, r1
    120c:	11 f0       	breq	.+4      	; 0x1212 <TWI_SendSlaveAddressWithWrite+0x64>
	{
		Local_Error = SlaveAddressWithWriteError;
    120e:	83 e0       	ldi	r24, 0x03	; 3
    1210:	89 83       	std	Y+1, r24	; 0x01
	}
	else
	{
		/*Do nothing*/
	}
	return Local_Error;
    1212:	89 81       	ldd	r24, Y+1	; 0x01
}
    1214:	0f 90       	pop	r0
    1216:	0f 90       	pop	r0
    1218:	cf 91       	pop	r28
    121a:	df 91       	pop	r29
    121c:	08 95       	ret

0000121e <TWI_SendSlaveAddressWithRead>:

TWI_ErrorStatus TWI_SendSlaveAddressWithRead(uint8 Copy_u8SlaveAddress)
{
    121e:	df 93       	push	r29
    1220:	cf 93       	push	r28
    1222:	00 d0       	rcall	.+0      	; 0x1224 <TWI_SendSlaveAddressWithRead+0x6>
    1224:	cd b7       	in	r28, 0x3d	; 61
    1226:	de b7       	in	r29, 0x3e	; 62
    1228:	8a 83       	std	Y+2, r24	; 0x02
	TWI_ErrorStatus Local_Error= NoError;
    122a:	19 82       	std	Y+1, r1	; 0x01
	/*send the 7bit slave address to the bus*/
	TWDR_REG = Copy_u8SlaveAddress <<1;
    122c:	e3 e2       	ldi	r30, 0x23	; 35
    122e:	f0 e0       	ldi	r31, 0x00	; 0
    1230:	8a 81       	ldd	r24, Y+2	; 0x02
    1232:	88 0f       	add	r24, r24
    1234:	80 83       	st	Z, r24

	/*set the write request in the LSB in the data register*/
	Set_Bit(TWDR_REG,0);/* Master transmit ( slave address + Write request ) ACK */
    1236:	a3 e2       	ldi	r26, 0x23	; 35
    1238:	b0 e0       	ldi	r27, 0x00	; 0
    123a:	e3 e2       	ldi	r30, 0x23	; 35
    123c:	f0 e0       	ldi	r31, 0x00	; 0
    123e:	80 81       	ld	r24, Z
    1240:	81 60       	ori	r24, 0x01	; 1
    1242:	8c 93       	st	X, r24
	/*Clear the start condition bit*/
	  Clr_Bit(TWCR_REG,TWCR_REG_TWSTA);
    1244:	a6 e5       	ldi	r26, 0x56	; 86
    1246:	b0 e0       	ldi	r27, 0x00	; 0
    1248:	e6 e5       	ldi	r30, 0x56	; 86
    124a:	f0 e0       	ldi	r31, 0x00	; 0
    124c:	80 81       	ld	r24, Z
    124e:	8f 7d       	andi	r24, 0xDF	; 223
    1250:	8c 93       	st	X, r24
	/*Clear the interrupt flag to start the previous operation*/
	  Set_Bit(TWCR_REG,TWCR_REG_TWINT);	  // cleared by setting the bit
    1252:	a6 e5       	ldi	r26, 0x56	; 86
    1254:	b0 e0       	ldi	r27, 0x00	; 0
    1256:	e6 e5       	ldi	r30, 0x56	; 86
    1258:	f0 e0       	ldi	r31, 0x00	; 0
    125a:	80 81       	ld	r24, Z
    125c:	80 68       	ori	r24, 0x80	; 128
    125e:	8c 93       	st	X, r24
	/*wait until the operation finishes and the flag is raised*/
	  while(Get_Bit(TWCR_REG,TWCR_REG_TWINT)==0);
    1260:	e6 e5       	ldi	r30, 0x56	; 86
    1262:	f0 e0       	ldi	r31, 0x00	; 0
    1264:	80 81       	ld	r24, Z
    1266:	88 23       	and	r24, r24
    1268:	dc f7       	brge	.-10     	; 0x1260 <TWI_SendSlaveAddressWithRead+0x42>
	/*Check the operation status*/
	if((TWSR_REG & 0xF8) != SLAVE_ADD_AND_RD_ACK )
    126a:	e1 e2       	ldi	r30, 0x21	; 33
    126c:	f0 e0       	ldi	r31, 0x00	; 0
    126e:	80 81       	ld	r24, Z
    1270:	88 2f       	mov	r24, r24
    1272:	90 e0       	ldi	r25, 0x00	; 0
    1274:	88 7f       	andi	r24, 0xF8	; 248
    1276:	90 70       	andi	r25, 0x00	; 0
    1278:	80 34       	cpi	r24, 0x40	; 64
    127a:	91 05       	cpc	r25, r1
    127c:	11 f0       	breq	.+4      	; 0x1282 <TWI_SendSlaveAddressWithRead+0x64>
	{
		Local_Error = SlaveAddressWithReadError;
    127e:	84 e0       	ldi	r24, 0x04	; 4
    1280:	89 83       	std	Y+1, r24	; 0x01
	else
	{
		/*Do nothing*/
	}

	return Local_Error;
    1282:	89 81       	ldd	r24, Y+1	; 0x01
}
    1284:	0f 90       	pop	r0
    1286:	0f 90       	pop	r0
    1288:	cf 91       	pop	r28
    128a:	df 91       	pop	r29
    128c:	08 95       	ret

0000128e <TWI_MasterWriteDataByte>:

TWI_ErrorStatus TWI_MasterWriteDataByte(uint8 Copy_u8DataByte)
{
    128e:	df 93       	push	r29
    1290:	cf 93       	push	r28
    1292:	00 d0       	rcall	.+0      	; 0x1294 <TWI_MasterWriteDataByte+0x6>
    1294:	cd b7       	in	r28, 0x3d	; 61
    1296:	de b7       	in	r29, 0x3e	; 62
    1298:	8a 83       	std	Y+2, r24	; 0x02
	TWI_ErrorStatus Local_Error= NoError;
    129a:	19 82       	std	Y+1, r1	; 0x01
	/*Write the data byte on the bus*/
	  TWDR_REG = Copy_u8DataByte;
    129c:	e3 e2       	ldi	r30, 0x23	; 35
    129e:	f0 e0       	ldi	r31, 0x00	; 0
    12a0:	8a 81       	ldd	r24, Y+2	; 0x02
    12a2:	80 83       	st	Z, r24
	/*Clear the interrupt flag to start the previous operation*/
	  Set_Bit(TWCR_REG,TWCR_REG_TWINT);	  // cleared by setting the bit
    12a4:	a6 e5       	ldi	r26, 0x56	; 86
    12a6:	b0 e0       	ldi	r27, 0x00	; 0
    12a8:	e6 e5       	ldi	r30, 0x56	; 86
    12aa:	f0 e0       	ldi	r31, 0x00	; 0
    12ac:	80 81       	ld	r24, Z
    12ae:	80 68       	ori	r24, 0x80	; 128
    12b0:	8c 93       	st	X, r24
	/*wait until the operation finishes and the flag is raised*/
	  while(Get_Bit(TWCR_REG,TWCR_REG_TWINT)==0);
    12b2:	e6 e5       	ldi	r30, 0x56	; 86
    12b4:	f0 e0       	ldi	r31, 0x00	; 0
    12b6:	80 81       	ld	r24, Z
    12b8:	88 23       	and	r24, r24
    12ba:	dc f7       	brge	.-10     	; 0x12b2 <TWI_MasterWriteDataByte+0x24>
	  
	/*Check the operation status*/
	if((TWSR_REG & 0xF8) !=  MSTR_WR_BYTE_ACK)
    12bc:	e1 e2       	ldi	r30, 0x21	; 33
    12be:	f0 e0       	ldi	r31, 0x00	; 0
    12c0:	80 81       	ld	r24, Z
    12c2:	88 2f       	mov	r24, r24
    12c4:	90 e0       	ldi	r25, 0x00	; 0
    12c6:	88 7f       	andi	r24, 0xF8	; 248
    12c8:	90 70       	andi	r25, 0x00	; 0
    12ca:	88 32       	cpi	r24, 0x28	; 40
    12cc:	91 05       	cpc	r25, r1
    12ce:	11 f0       	breq	.+4      	; 0x12d4 <TWI_MasterWriteDataByte+0x46>
	{
		Local_Error = MasterWriteByteError;
    12d0:	85 e0       	ldi	r24, 0x05	; 5
    12d2:	89 83       	std	Y+1, r24	; 0x01
	else
	{
		/*Do nothing*/
	}

	return Local_Error;
    12d4:	89 81       	ldd	r24, Y+1	; 0x01
}
    12d6:	0f 90       	pop	r0
    12d8:	0f 90       	pop	r0
    12da:	cf 91       	pop	r28
    12dc:	df 91       	pop	r29
    12de:	08 95       	ret

000012e0 <TWI_MasterReadDataByte>:

TWI_ErrorStatus TWI_MasterReadDataByte(uint8* Copy_pu8DataByte)
{
    12e0:	df 93       	push	r29
    12e2:	cf 93       	push	r28
    12e4:	00 d0       	rcall	.+0      	; 0x12e6 <TWI_MasterReadDataByte+0x6>
    12e6:	0f 92       	push	r0
    12e8:	cd b7       	in	r28, 0x3d	; 61
    12ea:	de b7       	in	r29, 0x3e	; 62
    12ec:	9b 83       	std	Y+3, r25	; 0x03
    12ee:	8a 83       	std	Y+2, r24	; 0x02
	TWI_ErrorStatus Local_Error= NoError;
    12f0:	19 82       	std	Y+1, r1	; 0x01
	/*Clear the interrupt flag to allow the slave send the data*/
	  Set_Bit(TWCR_REG,TWCR_REG_TWINT);	  // cleared by setting the bit
    12f2:	a6 e5       	ldi	r26, 0x56	; 86
    12f4:	b0 e0       	ldi	r27, 0x00	; 0
    12f6:	e6 e5       	ldi	r30, 0x56	; 86
    12f8:	f0 e0       	ldi	r31, 0x00	; 0
    12fa:	80 81       	ld	r24, Z
    12fc:	80 68       	ori	r24, 0x80	; 128
    12fe:	8c 93       	st	X, r24
	/*wait until the operation finishes and the flag is raised*/
	  while(Get_Bit(TWCR_REG,TWCR_REG_TWINT)==0);
    1300:	e6 e5       	ldi	r30, 0x56	; 86
    1302:	f0 e0       	ldi	r31, 0x00	; 0
    1304:	80 81       	ld	r24, Z
    1306:	88 23       	and	r24, r24
    1308:	dc f7       	brge	.-10     	; 0x1300 <TWI_MasterReadDataByte+0x20>
	/*Check the operation status*/
	if((TWSR_REG & 0xF8) !=  MSTR_RD_BYTE_WITH_ACK)
    130a:	e1 e2       	ldi	r30, 0x21	; 33
    130c:	f0 e0       	ldi	r31, 0x00	; 0
    130e:	80 81       	ld	r24, Z
    1310:	88 2f       	mov	r24, r24
    1312:	90 e0       	ldi	r25, 0x00	; 0
    1314:	88 7f       	andi	r24, 0xF8	; 248
    1316:	90 70       	andi	r25, 0x00	; 0
    1318:	80 35       	cpi	r24, 0x50	; 80
    131a:	91 05       	cpc	r25, r1
    131c:	19 f0       	breq	.+6      	; 0x1324 <TWI_MasterReadDataByte+0x44>
	{
		Local_Error = MasterReadByteError;
    131e:	86 e0       	ldi	r24, 0x06	; 6
    1320:	89 83       	std	Y+1, r24	; 0x01
    1322:	06 c0       	rjmp	.+12     	; 0x1330 <TWI_MasterReadDataByte+0x50>
	}
	else
	{
		/*Read the received data*/
		*Copy_pu8DataByte = TWDR_REG;
    1324:	e3 e2       	ldi	r30, 0x23	; 35
    1326:	f0 e0       	ldi	r31, 0x00	; 0
    1328:	80 81       	ld	r24, Z
    132a:	ea 81       	ldd	r30, Y+2	; 0x02
    132c:	fb 81       	ldd	r31, Y+3	; 0x03
    132e:	80 83       	st	Z, r24
	}

	return Local_Error;
    1330:	89 81       	ldd	r24, Y+1	; 0x01
}
    1332:	0f 90       	pop	r0
    1334:	0f 90       	pop	r0
    1336:	0f 90       	pop	r0
    1338:	cf 91       	pop	r28
    133a:	df 91       	pop	r29
    133c:	08 95       	ret

0000133e <TWI_SlaveReadDataByte>:
TWI_ErrorStatus TWI_SlaveReadDataByte(uint8* Copy_pu8DataByte)
{
    133e:	df 93       	push	r29
    1340:	cf 93       	push	r28
    1342:	00 d0       	rcall	.+0      	; 0x1344 <TWI_SlaveReadDataByte+0x6>
    1344:	0f 92       	push	r0
    1346:	cd b7       	in	r28, 0x3d	; 61
    1348:	de b7       	in	r29, 0x3e	; 62
    134a:	9b 83       	std	Y+3, r25	; 0x03
    134c:	8a 83       	std	Y+2, r24	; 0x02
	TWI_ErrorStatus Local_Error= NoError;
    134e:	19 82       	std	Y+1, r1	; 0x01
	/*Clear the interrupt flag to allow the slave send the data*/
	Set_Bit(TWCR_REG,TWCR_REG_TWINT);	  // cleared by setting the bit
    1350:	a6 e5       	ldi	r26, 0x56	; 86
    1352:	b0 e0       	ldi	r27, 0x00	; 0
    1354:	e6 e5       	ldi	r30, 0x56	; 86
    1356:	f0 e0       	ldi	r31, 0x00	; 0
    1358:	80 81       	ld	r24, Z
    135a:	80 68       	ori	r24, 0x80	; 128
    135c:	8c 93       	st	X, r24
	/*wait until the operation finishes and the flag is raised*/
	while(!Get_Bit(TWCR_REG,TWCR_REG_TWINT));
    135e:	e6 e5       	ldi	r30, 0x56	; 86
    1360:	f0 e0       	ldi	r31, 0x00	; 0
    1362:	80 81       	ld	r24, Z
    1364:	88 23       	and	r24, r24
    1366:	dc f7       	brge	.-10     	; 0x135e <TWI_SlaveReadDataByte+0x20>
	/*Check the operation status*/
	if((TWSR_REG & 0xF8) !=  MSTR_RD_BYTE_WITH_ACK)
    1368:	e1 e2       	ldi	r30, 0x21	; 33
    136a:	f0 e0       	ldi	r31, 0x00	; 0
    136c:	80 81       	ld	r24, Z
    136e:	88 2f       	mov	r24, r24
    1370:	90 e0       	ldi	r25, 0x00	; 0
    1372:	88 7f       	andi	r24, 0xF8	; 248
    1374:	90 70       	andi	r25, 0x00	; 0
    1376:	80 35       	cpi	r24, 0x50	; 80
    1378:	91 05       	cpc	r25, r1
    137a:	19 f0       	breq	.+6      	; 0x1382 <TWI_SlaveReadDataByte+0x44>
	{
		Local_Error = MasterReadByteError;
    137c:	86 e0       	ldi	r24, 0x06	; 6
    137e:	89 83       	std	Y+1, r24	; 0x01
    1380:	06 c0       	rjmp	.+12     	; 0x138e <TWI_SlaveReadDataByte+0x50>
	}
	else
	{
		/*Read the received data*/
		*Copy_pu8DataByte = TWDR_REG;
    1382:	e3 e2       	ldi	r30, 0x23	; 35
    1384:	f0 e0       	ldi	r31, 0x00	; 0
    1386:	80 81       	ld	r24, Z
    1388:	ea 81       	ldd	r30, Y+2	; 0x02
    138a:	fb 81       	ldd	r31, Y+3	; 0x03
    138c:	80 83       	st	Z, r24
	}

	return Local_Error;
    138e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1390:	0f 90       	pop	r0
    1392:	0f 90       	pop	r0
    1394:	0f 90       	pop	r0
    1396:	cf 91       	pop	r28
    1398:	df 91       	pop	r29
    139a:	08 95       	ret

0000139c <TWI_SendStopCondition>:
void TWI_SendStopCondition(void)
{	 
    139c:	df 93       	push	r29
    139e:	cf 93       	push	r28
    13a0:	cd b7       	in	r28, 0x3d	; 61
    13a2:	de b7       	in	r29, 0x3e	; 62
	/*Send a stop condition on the bus*/
	 Set_Bit(TWCR_REG,TWCR_REG_TWSTO);
    13a4:	a6 e5       	ldi	r26, 0x56	; 86
    13a6:	b0 e0       	ldi	r27, 0x00	; 0
    13a8:	e6 e5       	ldi	r30, 0x56	; 86
    13aa:	f0 e0       	ldi	r31, 0x00	; 0
    13ac:	80 81       	ld	r24, Z
    13ae:	80 61       	ori	r24, 0x10	; 16
    13b0:	8c 93       	st	X, r24
	/*Clear the interrupt flag to start the previous operation*/
	  Set_Bit(TWCR_REG,TWCR_REG_TWINT);	  // cleared by setting the bit
    13b2:	a6 e5       	ldi	r26, 0x56	; 86
    13b4:	b0 e0       	ldi	r27, 0x00	; 0
    13b6:	e6 e5       	ldi	r30, 0x56	; 86
    13b8:	f0 e0       	ldi	r31, 0x00	; 0
    13ba:	80 81       	ld	r24, Z
    13bc:	80 68       	ori	r24, 0x80	; 128
    13be:	8c 93       	st	X, r24
}
    13c0:	cf 91       	pop	r28
    13c2:	df 91       	pop	r29
    13c4:	08 95       	ret

000013c6 <GIE_VoidEnable>:
#include "../../../MCAL/DIO/Header/Dio_Interface.h"
#include "../Header/GIE_Interface.h"
#include "../Header/GIE_Private.h"

void GIE_VoidEnable()
{
    13c6:	df 93       	push	r29
    13c8:	cf 93       	push	r28
    13ca:	cd b7       	in	r28, 0x3d	; 61
    13cc:	de b7       	in	r29, 0x3e	; 62
	GIE_SREG |=  (1<<GIE_SREG_I) ;
    13ce:	af e5       	ldi	r26, 0x5F	; 95
    13d0:	b0 e0       	ldi	r27, 0x00	; 0
    13d2:	ef e5       	ldi	r30, 0x5F	; 95
    13d4:	f0 e0       	ldi	r31, 0x00	; 0
    13d6:	80 81       	ld	r24, Z
    13d8:	80 68       	ori	r24, 0x80	; 128
    13da:	8c 93       	st	X, r24

}
    13dc:	cf 91       	pop	r28
    13de:	df 91       	pop	r29
    13e0:	08 95       	ret

000013e2 <GIE_VoidDisable>:
void GIE_VoidDisable()
{
    13e2:	df 93       	push	r29
    13e4:	cf 93       	push	r28
    13e6:	cd b7       	in	r28, 0x3d	; 61
    13e8:	de b7       	in	r29, 0x3e	; 62
	GIE_SREG &=~ (1<<GIE_SREG_I) ;
    13ea:	af e5       	ldi	r26, 0x5F	; 95
    13ec:	b0 e0       	ldi	r27, 0x00	; 0
    13ee:	ef e5       	ldi	r30, 0x5F	; 95
    13f0:	f0 e0       	ldi	r31, 0x00	; 0
    13f2:	80 81       	ld	r24, Z
    13f4:	8f 77       	andi	r24, 0x7F	; 127
    13f6:	8c 93       	st	X, r24
}
    13f8:	cf 91       	pop	r28
    13fa:	df 91       	pop	r29
    13fc:	08 95       	ret

000013fe <EXT_INT_Void_INT0_Init>:
#include "../include/INTERRUPTS_interface.h"
#include "../../GIE/Header/GIE_Interface.h"
#include "../../../SERVICE/Bit_Math.h"

void EXT_INT_Void_INT0_Init(void)
{					  
    13fe:	df 93       	push	r29
    1400:	cf 93       	push	r28
    1402:	cd b7       	in	r28, 0x3d	; 61
    1404:	de b7       	in	r29, 0x3e	; 62
	/*1* SELECTING SENSE CONTROL MODE***/
	#if   INT0_SENSE_MODE == LOW_LEVEL     
	    Clr_Bit(EXT_MCUCR_REG,MCUCR_ISC00);
    1406:	a5 e5       	ldi	r26, 0x55	; 85
    1408:	b0 e0       	ldi	r27, 0x00	; 0
    140a:	e5 e5       	ldi	r30, 0x55	; 85
    140c:	f0 e0       	ldi	r31, 0x00	; 0
    140e:	80 81       	ld	r24, Z
    1410:	8e 7f       	andi	r24, 0xFE	; 254
    1412:	8c 93       	st	X, r24
	    Clr_Bit(EXT_MCUCR_REG,MCUCR_ISC01);
    1414:	a5 e5       	ldi	r26, 0x55	; 85
    1416:	b0 e0       	ldi	r27, 0x00	; 0
    1418:	e5 e5       	ldi	r30, 0x55	; 85
    141a:	f0 e0       	ldi	r31, 0x00	; 0
    141c:	80 81       	ld	r24, Z
    141e:	8d 7f       	andi	r24, 0xFD	; 253
    1420:	8c 93       	st	X, r24
	#else
		#error "Error: WRONG INT0_SENSE_MODE Configuration option"
	#endif
	/*2*Check peripheral  interrupt enable initial state*/
	#if   EXT_INT0_STATE == EXT_ENABLED			// Enable external interrupt pin INT0
		Set_Bit(EXT_GICR_REG, GICR_INT0 );
    1422:	ab e5       	ldi	r26, 0x5B	; 91
    1424:	b0 e0       	ldi	r27, 0x00	; 0
    1426:	eb e5       	ldi	r30, 0x5B	; 91
    1428:	f0 e0       	ldi	r31, 0x00	; 0
    142a:	80 81       	ld	r24, Z
    142c:	80 64       	ori	r24, 0x40	; 64
    142e:	8c 93       	st	X, r24
	#elif EXT_INT0_STATE == EXT_DISABLED		// Disable external interrupt pin INT0
		Clr_Bit(EXT_GICR_REG, GICR_INT0 );
	#else
		#error "Error: WRONG EXT_INT0_STATE Configuration option"
	#endif
}
    1430:	cf 91       	pop	r28
    1432:	df 91       	pop	r29
    1434:	08 95       	ret

00001436 <EXT_INT_Void_INT1_Init>:

void EXT_INT_Void_INT1_Init(void)
{
    1436:	df 93       	push	r29
    1438:	cf 93       	push	r28
    143a:	cd b7       	in	r28, 0x3d	; 61
    143c:	de b7       	in	r29, 0x3e	; 62
	/*1* SELECTING SENSE CONTROL MODE***/
	#if   INT1_SENSE_MODE == LOW_LEVEL
	Clr_Bit(EXT_MCUCR_REG,MCUCR_ISC10);
    143e:	a5 e5       	ldi	r26, 0x55	; 85
    1440:	b0 e0       	ldi	r27, 0x00	; 0
    1442:	e5 e5       	ldi	r30, 0x55	; 85
    1444:	f0 e0       	ldi	r31, 0x00	; 0
    1446:	80 81       	ld	r24, Z
    1448:	8b 7f       	andi	r24, 0xFB	; 251
    144a:	8c 93       	st	X, r24
	Clr_Bit(EXT_MCUCR_REG,MCUCR_ISC11);
    144c:	a5 e5       	ldi	r26, 0x55	; 85
    144e:	b0 e0       	ldi	r27, 0x00	; 0
    1450:	e5 e5       	ldi	r30, 0x55	; 85
    1452:	f0 e0       	ldi	r31, 0x00	; 0
    1454:	80 81       	ld	r24, Z
    1456:	87 7f       	andi	r24, 0xF7	; 247
    1458:	8c 93       	st	X, r24
		#error "Error: WRONG INT1_SENSE_MODE Configuration option"
	#endif
	
	/*2*Check peripheral  interrupt enable initial state*/
	#if   EXT_INT1_STATE == EXT_ENABLED
	Set_Bit(EXT_GICR_REG, GICR_INT1 );		// Enable external interrupt pin INT1
    145a:	ab e5       	ldi	r26, 0x5B	; 91
    145c:	b0 e0       	ldi	r27, 0x00	; 0
    145e:	eb e5       	ldi	r30, 0x5B	; 91
    1460:	f0 e0       	ldi	r31, 0x00	; 0
    1462:	80 81       	ld	r24, Z
    1464:	80 68       	ori	r24, 0x80	; 128
    1466:	8c 93       	st	X, r24
	#elif EXT_INT1_STATE == EXT_DISABLED
	Clr_Bit(EXT_GICR_REG, GICR_INT1 );		// Disable external interrupt pin INT1
	#else
		#error "Error: WRONG EXT_INT1_STATE Configuration option"
	#endif
}
    1468:	cf 91       	pop	r28
    146a:	df 91       	pop	r29
    146c:	08 95       	ret

0000146e <EXT_INT_Void_INT2_Init>:

void EXT_INT_Void_INT2_Init(void)
{
    146e:	df 93       	push	r29
    1470:	cf 93       	push	r28
    1472:	cd b7       	in	r28, 0x3d	; 61
    1474:	de b7       	in	r29, 0x3e	; 62
	/*1* SELECTING SENSE CONTROL MODE***/
	#if INT2_SENSE_MODE   == FALING_EDGE
	Clr_Bit(EXT_MCUCR_REG,MCUCSR_ISC_2);
    1476:	a5 e5       	ldi	r26, 0x55	; 85
    1478:	b0 e0       	ldi	r27, 0x00	; 0
    147a:	e5 e5       	ldi	r30, 0x55	; 85
    147c:	f0 e0       	ldi	r31, 0x00	; 0
    147e:	80 81       	ld	r24, Z
    1480:	8f 7b       	andi	r24, 0xBF	; 191
    1482:	8c 93       	st	X, r24
		//#error "Error: WRONG INT2_SENSE_MODE Configuration option"
	#endif
	
	/*2*Check peripheral  interrupt enable initial state*/
	#if   EXT_INT2_STATE == EXT_ENABLED
	Set_Bit(EXT_GICR_REG, GICR_INT2 );		// Enable external interrupt pin INT2
    1484:	ab e5       	ldi	r26, 0x5B	; 91
    1486:	b0 e0       	ldi	r27, 0x00	; 0
    1488:	eb e5       	ldi	r30, 0x5B	; 91
    148a:	f0 e0       	ldi	r31, 0x00	; 0
    148c:	80 81       	ld	r24, Z
    148e:	80 62       	ori	r24, 0x20	; 32
    1490:	8c 93       	st	X, r24
	Clr_Bit(EXT_GICR_REG, GICR_INT2 );		// Disable external interrupt pin INT2
	#else
		#error "Error: WRONG EXT_INT2_STATE Configuration option"
	#endif
	
}
    1492:	cf 91       	pop	r28
    1494:	df 91       	pop	r29
    1496:	08 95       	ret

00001498 <EEPROM_INIT>:
#include "../../../MCAL/DIO/Header/Dio_Interface.h"
#include "../../../SERVICE/Bit_Math.h"
#include "../../../SERVICE/Std_Types.h"

void EEPROM_INIT(void)
{
    1498:	df 93       	push	r29
    149a:	cf 93       	push	r28
    149c:	cd b7       	in	r28, 0x3d	; 61
    149e:	de b7       	in	r29, 0x3e	; 62
    #if ACTION_MODE   ==   POLLING
	Clr_Bit( EECR_REG , EECR_REG_EERIE ) ;
    14a0:	ac e3       	ldi	r26, 0x3C	; 60
    14a2:	b0 e0       	ldi	r27, 0x00	; 0
    14a4:	ec e3       	ldi	r30, 0x3C	; 60
    14a6:	f0 e0       	ldi	r31, 0x00	; 0
    14a8:	80 81       	ld	r24, Z
    14aa:	87 7f       	andi	r24, 0xF7	; 247
    14ac:	8c 93       	st	X, r24

	#elif  CTION_MODE   ==   ISR
	Set_Bit( EECR_REG , EECR_REG_EERIE ) ;

	#endif
}
    14ae:	cf 91       	pop	r28
    14b0:	df 91       	pop	r29
    14b2:	08 95       	ret

000014b4 <EEPROM_READ>:

uint8 EEPROM_READ(uint32 Addres)
{
    14b4:	df 93       	push	r29
    14b6:	cf 93       	push	r28
    14b8:	00 d0       	rcall	.+0      	; 0x14ba <EEPROM_READ+0x6>
    14ba:	00 d0       	rcall	.+0      	; 0x14bc <EEPROM_READ+0x8>
    14bc:	cd b7       	in	r28, 0x3d	; 61
    14be:	de b7       	in	r29, 0x3e	; 62
    14c0:	69 83       	std	Y+1, r22	; 0x01
    14c2:	7a 83       	std	Y+2, r23	; 0x02
    14c4:	8b 83       	std	Y+3, r24	; 0x03
    14c6:	9c 83       	std	Y+4, r25	; 0x04
	while( Get_Bit(EECR_REG,EECR_REG_EEWE)  ==1);
    14c8:	ec e3       	ldi	r30, 0x3C	; 60
    14ca:	f0 e0       	ldi	r31, 0x00	; 0
    14cc:	80 81       	ld	r24, Z
    14ce:	86 95       	lsr	r24
    14d0:	88 2f       	mov	r24, r24
    14d2:	90 e0       	ldi	r25, 0x00	; 0
    14d4:	81 70       	andi	r24, 0x01	; 1
    14d6:	90 70       	andi	r25, 0x00	; 0
    14d8:	88 23       	and	r24, r24
    14da:	b1 f7       	brne	.-20     	; 0x14c8 <EEPROM_READ+0x14>
	EEARL_LOW_HIGH = Addres  ; // ADDERS
    14dc:	ee e3       	ldi	r30, 0x3E	; 62
    14de:	f0 e0       	ldi	r31, 0x00	; 0
    14e0:	89 81       	ldd	r24, Y+1	; 0x01
    14e2:	9a 81       	ldd	r25, Y+2	; 0x02
    14e4:	91 83       	std	Z+1, r25	; 0x01
    14e6:	80 83       	st	Z, r24

	Set_Bit( EECR_REG , EECR_REG_EERE ) ;// READ  ENABLE
    14e8:	ac e3       	ldi	r26, 0x3C	; 60
    14ea:	b0 e0       	ldi	r27, 0x00	; 0
    14ec:	ec e3       	ldi	r30, 0x3C	; 60
    14ee:	f0 e0       	ldi	r31, 0x00	; 0
    14f0:	80 81       	ld	r24, Z
    14f2:	81 60       	ori	r24, 0x01	; 1
    14f4:	8c 93       	st	X, r24
	return EEDR_REG ;   // return data
    14f6:	ed e3       	ldi	r30, 0x3D	; 61
    14f8:	f0 e0       	ldi	r31, 0x00	; 0
    14fa:	80 81       	ld	r24, Z
}
    14fc:	0f 90       	pop	r0
    14fe:	0f 90       	pop	r0
    1500:	0f 90       	pop	r0
    1502:	0f 90       	pop	r0
    1504:	cf 91       	pop	r28
    1506:	df 91       	pop	r29
    1508:	08 95       	ret

0000150a <EEPROM_WRITE>:

               // ADDRES 255 LOCATION
void EEPROM_WRITE(uint32 Addres, uint8 Data)
{
    150a:	df 93       	push	r29
    150c:	cf 93       	push	r28
    150e:	00 d0       	rcall	.+0      	; 0x1510 <EEPROM_WRITE+0x6>
    1510:	00 d0       	rcall	.+0      	; 0x1512 <EEPROM_WRITE+0x8>
    1512:	0f 92       	push	r0
    1514:	cd b7       	in	r28, 0x3d	; 61
    1516:	de b7       	in	r29, 0x3e	; 62
    1518:	69 83       	std	Y+1, r22	; 0x01
    151a:	7a 83       	std	Y+2, r23	; 0x02
    151c:	8b 83       	std	Y+3, r24	; 0x03
    151e:	9c 83       	std	Y+4, r25	; 0x04
    1520:	4d 83       	std	Y+5, r20	; 0x05
	while(Get_Bit(EECR_REG,EECR_REG_EEWE)  ==1);
    1522:	ec e3       	ldi	r30, 0x3C	; 60
    1524:	f0 e0       	ldi	r31, 0x00	; 0
    1526:	80 81       	ld	r24, Z
    1528:	86 95       	lsr	r24
    152a:	88 2f       	mov	r24, r24
    152c:	90 e0       	ldi	r25, 0x00	; 0
    152e:	81 70       	andi	r24, 0x01	; 1
    1530:	90 70       	andi	r25, 0x00	; 0
    1532:	88 23       	and	r24, r24
    1534:	b1 f7       	brne	.-20     	; 0x1522 <EEPROM_WRITE+0x18>
	EEARL_LOW_HIGH = Addres  ;
    1536:	ee e3       	ldi	r30, 0x3E	; 62
    1538:	f0 e0       	ldi	r31, 0x00	; 0
    153a:	89 81       	ldd	r24, Y+1	; 0x01
    153c:	9a 81       	ldd	r25, Y+2	; 0x02
    153e:	91 83       	std	Z+1, r25	; 0x01
    1540:	80 83       	st	Z, r24
	EEDR_REG       = Data    ;
    1542:	ed e3       	ldi	r30, 0x3D	; 61
    1544:	f0 e0       	ldi	r31, 0x00	; 0
    1546:	8d 81       	ldd	r24, Y+5	; 0x05
    1548:	80 83       	st	Z, r24

	Set_Bit( EECR_REG , EECR_REG_EEMWE ) ; //MASTER WRIT ENABLE
    154a:	ac e3       	ldi	r26, 0x3C	; 60
    154c:	b0 e0       	ldi	r27, 0x00	; 0
    154e:	ec e3       	ldi	r30, 0x3C	; 60
    1550:	f0 e0       	ldi	r31, 0x00	; 0
    1552:	80 81       	ld	r24, Z
    1554:	84 60       	ori	r24, 0x04	; 4
    1556:	8c 93       	st	X, r24
	Set_Bit( EECR_REG , EECR_REG_EEWE  ) ; // WRITE ENABLE
    1558:	ac e3       	ldi	r26, 0x3C	; 60
    155a:	b0 e0       	ldi	r27, 0x00	; 0
    155c:	ec e3       	ldi	r30, 0x3C	; 60
    155e:	f0 e0       	ldi	r31, 0x00	; 0
    1560:	80 81       	ld	r24, Z
    1562:	82 60       	ori	r24, 0x02	; 2
    1564:	8c 93       	st	X, r24

}
    1566:	0f 90       	pop	r0
    1568:	0f 90       	pop	r0
    156a:	0f 90       	pop	r0
    156c:	0f 90       	pop	r0
    156e:	0f 90       	pop	r0
    1570:	cf 91       	pop	r28
    1572:	df 91       	pop	r29
    1574:	08 95       	ret

00001576 <DIO_VoidSetPinDir>:
/******************************************************************************************************/
/*******************************This Function Shall set the direction pin******************************/
/******************************************************************************************************/

void DIO_VoidSetPinDir(uint8 DIO_uint8CopyPort ,uint8 DIO_uint8CopyPin_Id , uint8 DIO_uint8CopyPinDir)
{
    1576:	df 93       	push	r29
    1578:	cf 93       	push	r28
    157a:	00 d0       	rcall	.+0      	; 0x157c <DIO_VoidSetPinDir+0x6>
    157c:	00 d0       	rcall	.+0      	; 0x157e <DIO_VoidSetPinDir+0x8>
    157e:	0f 92       	push	r0
    1580:	cd b7       	in	r28, 0x3d	; 61
    1582:	de b7       	in	r29, 0x3e	; 62
    1584:	89 83       	std	Y+1, r24	; 0x01
    1586:	6a 83       	std	Y+2, r22	; 0x02
    1588:	4b 83       	std	Y+3, r20	; 0x03
	switch(DIO_uint8CopyPort)
    158a:	89 81       	ldd	r24, Y+1	; 0x01
    158c:	28 2f       	mov	r18, r24
    158e:	30 e0       	ldi	r19, 0x00	; 0
    1590:	3d 83       	std	Y+5, r19	; 0x05
    1592:	2c 83       	std	Y+4, r18	; 0x04
    1594:	8c 81       	ldd	r24, Y+4	; 0x04
    1596:	9d 81       	ldd	r25, Y+5	; 0x05
    1598:	81 30       	cpi	r24, 0x01	; 1
    159a:	91 05       	cpc	r25, r1
    159c:	09 f4       	brne	.+2      	; 0x15a0 <DIO_VoidSetPinDir+0x2a>
    159e:	47 c0       	rjmp	.+142    	; 0x162e <DIO_VoidSetPinDir+0xb8>
    15a0:	2c 81       	ldd	r18, Y+4	; 0x04
    15a2:	3d 81       	ldd	r19, Y+5	; 0x05
    15a4:	22 30       	cpi	r18, 0x02	; 2
    15a6:	31 05       	cpc	r19, r1
    15a8:	2c f4       	brge	.+10     	; 0x15b4 <DIO_VoidSetPinDir+0x3e>
    15aa:	8c 81       	ldd	r24, Y+4	; 0x04
    15ac:	9d 81       	ldd	r25, Y+5	; 0x05
    15ae:	00 97       	sbiw	r24, 0x00	; 0
    15b0:	71 f0       	breq	.+28     	; 0x15ce <DIO_VoidSetPinDir+0x58>
    15b2:	cb c0       	rjmp	.+406    	; 0x174a <DIO_VoidSetPinDir+0x1d4>
    15b4:	2c 81       	ldd	r18, Y+4	; 0x04
    15b6:	3d 81       	ldd	r19, Y+5	; 0x05
    15b8:	22 30       	cpi	r18, 0x02	; 2
    15ba:	31 05       	cpc	r19, r1
    15bc:	09 f4       	brne	.+2      	; 0x15c0 <DIO_VoidSetPinDir+0x4a>
    15be:	67 c0       	rjmp	.+206    	; 0x168e <DIO_VoidSetPinDir+0x118>
    15c0:	8c 81       	ldd	r24, Y+4	; 0x04
    15c2:	9d 81       	ldd	r25, Y+5	; 0x05
    15c4:	83 30       	cpi	r24, 0x03	; 3
    15c6:	91 05       	cpc	r25, r1
    15c8:	09 f4       	brne	.+2      	; 0x15cc <DIO_VoidSetPinDir+0x56>
    15ca:	91 c0       	rjmp	.+290    	; 0x16ee <DIO_VoidSetPinDir+0x178>
    15cc:	be c0       	rjmp	.+380    	; 0x174a <DIO_VoidSetPinDir+0x1d4>
	{
	case 0 :
		if(DIO_uint8CopyPinDir==OUTPUT)
    15ce:	8b 81       	ldd	r24, Y+3	; 0x03
    15d0:	81 30       	cpi	r24, 0x01	; 1
    15d2:	a1 f4       	brne	.+40     	; 0x15fc <DIO_VoidSetPinDir+0x86>
		{
			Set_Bit(DDRA_REG,DIO_uint8CopyPin_Id);
    15d4:	aa e3       	ldi	r26, 0x3A	; 58
    15d6:	b0 e0       	ldi	r27, 0x00	; 0
    15d8:	ea e3       	ldi	r30, 0x3A	; 58
    15da:	f0 e0       	ldi	r31, 0x00	; 0
    15dc:	80 81       	ld	r24, Z
    15de:	48 2f       	mov	r20, r24
    15e0:	8a 81       	ldd	r24, Y+2	; 0x02
    15e2:	28 2f       	mov	r18, r24
    15e4:	30 e0       	ldi	r19, 0x00	; 0
    15e6:	81 e0       	ldi	r24, 0x01	; 1
    15e8:	90 e0       	ldi	r25, 0x00	; 0
    15ea:	02 2e       	mov	r0, r18
    15ec:	02 c0       	rjmp	.+4      	; 0x15f2 <DIO_VoidSetPinDir+0x7c>
    15ee:	88 0f       	add	r24, r24
    15f0:	99 1f       	adc	r25, r25
    15f2:	0a 94       	dec	r0
    15f4:	e2 f7       	brpl	.-8      	; 0x15ee <DIO_VoidSetPinDir+0x78>
    15f6:	84 2b       	or	r24, r20
    15f8:	8c 93       	st	X, r24
    15fa:	a7 c0       	rjmp	.+334    	; 0x174a <DIO_VoidSetPinDir+0x1d4>
		}
		else if(DIO_uint8CopyPinDir==INPUT)
    15fc:	8b 81       	ldd	r24, Y+3	; 0x03
    15fe:	88 23       	and	r24, r24
    1600:	09 f0       	breq	.+2      	; 0x1604 <DIO_VoidSetPinDir+0x8e>
    1602:	a3 c0       	rjmp	.+326    	; 0x174a <DIO_VoidSetPinDir+0x1d4>
		{
			Clr_Bit(DDRA_REG,DIO_uint8CopyPin_Id);
    1604:	aa e3       	ldi	r26, 0x3A	; 58
    1606:	b0 e0       	ldi	r27, 0x00	; 0
    1608:	ea e3       	ldi	r30, 0x3A	; 58
    160a:	f0 e0       	ldi	r31, 0x00	; 0
    160c:	80 81       	ld	r24, Z
    160e:	48 2f       	mov	r20, r24
    1610:	8a 81       	ldd	r24, Y+2	; 0x02
    1612:	28 2f       	mov	r18, r24
    1614:	30 e0       	ldi	r19, 0x00	; 0
    1616:	81 e0       	ldi	r24, 0x01	; 1
    1618:	90 e0       	ldi	r25, 0x00	; 0
    161a:	02 2e       	mov	r0, r18
    161c:	02 c0       	rjmp	.+4      	; 0x1622 <DIO_VoidSetPinDir+0xac>
    161e:	88 0f       	add	r24, r24
    1620:	99 1f       	adc	r25, r25
    1622:	0a 94       	dec	r0
    1624:	e2 f7       	brpl	.-8      	; 0x161e <DIO_VoidSetPinDir+0xa8>
    1626:	80 95       	com	r24
    1628:	84 23       	and	r24, r20
    162a:	8c 93       	st	X, r24
    162c:	8e c0       	rjmp	.+284    	; 0x174a <DIO_VoidSetPinDir+0x1d4>
		}

		break;
	case 1 :
		if(DIO_uint8CopyPinDir==OUTPUT)
    162e:	8b 81       	ldd	r24, Y+3	; 0x03
    1630:	81 30       	cpi	r24, 0x01	; 1
    1632:	a1 f4       	brne	.+40     	; 0x165c <DIO_VoidSetPinDir+0xe6>
		{
			Set_Bit(DDRB_REG,DIO_uint8CopyPin_Id);
    1634:	a7 e3       	ldi	r26, 0x37	; 55
    1636:	b0 e0       	ldi	r27, 0x00	; 0
    1638:	e7 e3       	ldi	r30, 0x37	; 55
    163a:	f0 e0       	ldi	r31, 0x00	; 0
    163c:	80 81       	ld	r24, Z
    163e:	48 2f       	mov	r20, r24
    1640:	8a 81       	ldd	r24, Y+2	; 0x02
    1642:	28 2f       	mov	r18, r24
    1644:	30 e0       	ldi	r19, 0x00	; 0
    1646:	81 e0       	ldi	r24, 0x01	; 1
    1648:	90 e0       	ldi	r25, 0x00	; 0
    164a:	02 2e       	mov	r0, r18
    164c:	02 c0       	rjmp	.+4      	; 0x1652 <DIO_VoidSetPinDir+0xdc>
    164e:	88 0f       	add	r24, r24
    1650:	99 1f       	adc	r25, r25
    1652:	0a 94       	dec	r0
    1654:	e2 f7       	brpl	.-8      	; 0x164e <DIO_VoidSetPinDir+0xd8>
    1656:	84 2b       	or	r24, r20
    1658:	8c 93       	st	X, r24
    165a:	77 c0       	rjmp	.+238    	; 0x174a <DIO_VoidSetPinDir+0x1d4>
		}
		else if(DIO_uint8CopyPinDir==INPUT)
    165c:	8b 81       	ldd	r24, Y+3	; 0x03
    165e:	88 23       	and	r24, r24
    1660:	09 f0       	breq	.+2      	; 0x1664 <DIO_VoidSetPinDir+0xee>
    1662:	73 c0       	rjmp	.+230    	; 0x174a <DIO_VoidSetPinDir+0x1d4>
		{
			Clr_Bit(DDRB_REG,DIO_uint8CopyPin_Id);
    1664:	a7 e3       	ldi	r26, 0x37	; 55
    1666:	b0 e0       	ldi	r27, 0x00	; 0
    1668:	e7 e3       	ldi	r30, 0x37	; 55
    166a:	f0 e0       	ldi	r31, 0x00	; 0
    166c:	80 81       	ld	r24, Z
    166e:	48 2f       	mov	r20, r24
    1670:	8a 81       	ldd	r24, Y+2	; 0x02
    1672:	28 2f       	mov	r18, r24
    1674:	30 e0       	ldi	r19, 0x00	; 0
    1676:	81 e0       	ldi	r24, 0x01	; 1
    1678:	90 e0       	ldi	r25, 0x00	; 0
    167a:	02 2e       	mov	r0, r18
    167c:	02 c0       	rjmp	.+4      	; 0x1682 <DIO_VoidSetPinDir+0x10c>
    167e:	88 0f       	add	r24, r24
    1680:	99 1f       	adc	r25, r25
    1682:	0a 94       	dec	r0
    1684:	e2 f7       	brpl	.-8      	; 0x167e <DIO_VoidSetPinDir+0x108>
    1686:	80 95       	com	r24
    1688:	84 23       	and	r24, r20
    168a:	8c 93       	st	X, r24
    168c:	5e c0       	rjmp	.+188    	; 0x174a <DIO_VoidSetPinDir+0x1d4>
		}

		break;
	case 2 :
		if(DIO_uint8CopyPinDir==OUTPUT)
    168e:	8b 81       	ldd	r24, Y+3	; 0x03
    1690:	81 30       	cpi	r24, 0x01	; 1
    1692:	a1 f4       	brne	.+40     	; 0x16bc <DIO_VoidSetPinDir+0x146>
		{
			Set_Bit(DDRC_REG,DIO_uint8CopyPin_Id);
    1694:	a4 e3       	ldi	r26, 0x34	; 52
    1696:	b0 e0       	ldi	r27, 0x00	; 0
    1698:	e4 e3       	ldi	r30, 0x34	; 52
    169a:	f0 e0       	ldi	r31, 0x00	; 0
    169c:	80 81       	ld	r24, Z
    169e:	48 2f       	mov	r20, r24
    16a0:	8a 81       	ldd	r24, Y+2	; 0x02
    16a2:	28 2f       	mov	r18, r24
    16a4:	30 e0       	ldi	r19, 0x00	; 0
    16a6:	81 e0       	ldi	r24, 0x01	; 1
    16a8:	90 e0       	ldi	r25, 0x00	; 0
    16aa:	02 2e       	mov	r0, r18
    16ac:	02 c0       	rjmp	.+4      	; 0x16b2 <DIO_VoidSetPinDir+0x13c>
    16ae:	88 0f       	add	r24, r24
    16b0:	99 1f       	adc	r25, r25
    16b2:	0a 94       	dec	r0
    16b4:	e2 f7       	brpl	.-8      	; 0x16ae <DIO_VoidSetPinDir+0x138>
    16b6:	84 2b       	or	r24, r20
    16b8:	8c 93       	st	X, r24
    16ba:	47 c0       	rjmp	.+142    	; 0x174a <DIO_VoidSetPinDir+0x1d4>
		}
		else if(DIO_uint8CopyPinDir==INPUT)
    16bc:	8b 81       	ldd	r24, Y+3	; 0x03
    16be:	88 23       	and	r24, r24
    16c0:	09 f0       	breq	.+2      	; 0x16c4 <DIO_VoidSetPinDir+0x14e>
    16c2:	43 c0       	rjmp	.+134    	; 0x174a <DIO_VoidSetPinDir+0x1d4>
		{
			Clr_Bit(DDRC_REG,DIO_uint8CopyPin_Id);
    16c4:	a4 e3       	ldi	r26, 0x34	; 52
    16c6:	b0 e0       	ldi	r27, 0x00	; 0
    16c8:	e4 e3       	ldi	r30, 0x34	; 52
    16ca:	f0 e0       	ldi	r31, 0x00	; 0
    16cc:	80 81       	ld	r24, Z
    16ce:	48 2f       	mov	r20, r24
    16d0:	8a 81       	ldd	r24, Y+2	; 0x02
    16d2:	28 2f       	mov	r18, r24
    16d4:	30 e0       	ldi	r19, 0x00	; 0
    16d6:	81 e0       	ldi	r24, 0x01	; 1
    16d8:	90 e0       	ldi	r25, 0x00	; 0
    16da:	02 2e       	mov	r0, r18
    16dc:	02 c0       	rjmp	.+4      	; 0x16e2 <DIO_VoidSetPinDir+0x16c>
    16de:	88 0f       	add	r24, r24
    16e0:	99 1f       	adc	r25, r25
    16e2:	0a 94       	dec	r0
    16e4:	e2 f7       	brpl	.-8      	; 0x16de <DIO_VoidSetPinDir+0x168>
    16e6:	80 95       	com	r24
    16e8:	84 23       	and	r24, r20
    16ea:	8c 93       	st	X, r24
    16ec:	2e c0       	rjmp	.+92     	; 0x174a <DIO_VoidSetPinDir+0x1d4>
		}

		break;
	case 3 :
		if(DIO_uint8CopyPinDir==OUTPUT)
    16ee:	8b 81       	ldd	r24, Y+3	; 0x03
    16f0:	81 30       	cpi	r24, 0x01	; 1
    16f2:	a1 f4       	brne	.+40     	; 0x171c <DIO_VoidSetPinDir+0x1a6>
		{
			Set_Bit(DDRD_REG,DIO_uint8CopyPin_Id);
    16f4:	a1 e3       	ldi	r26, 0x31	; 49
    16f6:	b0 e0       	ldi	r27, 0x00	; 0
    16f8:	e1 e3       	ldi	r30, 0x31	; 49
    16fa:	f0 e0       	ldi	r31, 0x00	; 0
    16fc:	80 81       	ld	r24, Z
    16fe:	48 2f       	mov	r20, r24
    1700:	8a 81       	ldd	r24, Y+2	; 0x02
    1702:	28 2f       	mov	r18, r24
    1704:	30 e0       	ldi	r19, 0x00	; 0
    1706:	81 e0       	ldi	r24, 0x01	; 1
    1708:	90 e0       	ldi	r25, 0x00	; 0
    170a:	02 2e       	mov	r0, r18
    170c:	02 c0       	rjmp	.+4      	; 0x1712 <DIO_VoidSetPinDir+0x19c>
    170e:	88 0f       	add	r24, r24
    1710:	99 1f       	adc	r25, r25
    1712:	0a 94       	dec	r0
    1714:	e2 f7       	brpl	.-8      	; 0x170e <DIO_VoidSetPinDir+0x198>
    1716:	84 2b       	or	r24, r20
    1718:	8c 93       	st	X, r24
    171a:	17 c0       	rjmp	.+46     	; 0x174a <DIO_VoidSetPinDir+0x1d4>
		}
		else if(DIO_uint8CopyPinDir==INPUT)
    171c:	8b 81       	ldd	r24, Y+3	; 0x03
    171e:	88 23       	and	r24, r24
    1720:	a1 f4       	brne	.+40     	; 0x174a <DIO_VoidSetPinDir+0x1d4>
		{
			Clr_Bit(DDRD_REG,DIO_uint8CopyPin_Id);
    1722:	a1 e3       	ldi	r26, 0x31	; 49
    1724:	b0 e0       	ldi	r27, 0x00	; 0
    1726:	e1 e3       	ldi	r30, 0x31	; 49
    1728:	f0 e0       	ldi	r31, 0x00	; 0
    172a:	80 81       	ld	r24, Z
    172c:	48 2f       	mov	r20, r24
    172e:	8a 81       	ldd	r24, Y+2	; 0x02
    1730:	28 2f       	mov	r18, r24
    1732:	30 e0       	ldi	r19, 0x00	; 0
    1734:	81 e0       	ldi	r24, 0x01	; 1
    1736:	90 e0       	ldi	r25, 0x00	; 0
    1738:	02 2e       	mov	r0, r18
    173a:	02 c0       	rjmp	.+4      	; 0x1740 <DIO_VoidSetPinDir+0x1ca>
    173c:	88 0f       	add	r24, r24
    173e:	99 1f       	adc	r25, r25
    1740:	0a 94       	dec	r0
    1742:	e2 f7       	brpl	.-8      	; 0x173c <DIO_VoidSetPinDir+0x1c6>
    1744:	80 95       	com	r24
    1746:	84 23       	and	r24, r20
    1748:	8c 93       	st	X, r24
		}

		break;
	}

}
    174a:	0f 90       	pop	r0
    174c:	0f 90       	pop	r0
    174e:	0f 90       	pop	r0
    1750:	0f 90       	pop	r0
    1752:	0f 90       	pop	r0
    1754:	cf 91       	pop	r28
    1756:	df 91       	pop	r29
    1758:	08 95       	ret

0000175a <DIO_VoidSetPinValue>:
/******************************************************************************************************/
/*******************************This Function Shall set the Value pin**********************************/
/******************************************************************************************************/

void DIO_VoidSetPinValue(uint8 DIO_uint8SetPort, uint8 DIO_uint8SetPin_Id,uint8 DIO_uint8SetPinValue)
{
    175a:	df 93       	push	r29
    175c:	cf 93       	push	r28
    175e:	00 d0       	rcall	.+0      	; 0x1760 <DIO_VoidSetPinValue+0x6>
    1760:	00 d0       	rcall	.+0      	; 0x1762 <DIO_VoidSetPinValue+0x8>
    1762:	0f 92       	push	r0
    1764:	cd b7       	in	r28, 0x3d	; 61
    1766:	de b7       	in	r29, 0x3e	; 62
    1768:	89 83       	std	Y+1, r24	; 0x01
    176a:	6a 83       	std	Y+2, r22	; 0x02
    176c:	4b 83       	std	Y+3, r20	; 0x03
	switch(DIO_uint8SetPort)
    176e:	89 81       	ldd	r24, Y+1	; 0x01
    1770:	28 2f       	mov	r18, r24
    1772:	30 e0       	ldi	r19, 0x00	; 0
    1774:	3d 83       	std	Y+5, r19	; 0x05
    1776:	2c 83       	std	Y+4, r18	; 0x04
    1778:	8c 81       	ldd	r24, Y+4	; 0x04
    177a:	9d 81       	ldd	r25, Y+5	; 0x05
    177c:	81 30       	cpi	r24, 0x01	; 1
    177e:	91 05       	cpc	r25, r1
    1780:	09 f4       	brne	.+2      	; 0x1784 <DIO_VoidSetPinValue+0x2a>
    1782:	47 c0       	rjmp	.+142    	; 0x1812 <DIO_VoidSetPinValue+0xb8>
    1784:	2c 81       	ldd	r18, Y+4	; 0x04
    1786:	3d 81       	ldd	r19, Y+5	; 0x05
    1788:	22 30       	cpi	r18, 0x02	; 2
    178a:	31 05       	cpc	r19, r1
    178c:	2c f4       	brge	.+10     	; 0x1798 <DIO_VoidSetPinValue+0x3e>
    178e:	8c 81       	ldd	r24, Y+4	; 0x04
    1790:	9d 81       	ldd	r25, Y+5	; 0x05
    1792:	00 97       	sbiw	r24, 0x00	; 0
    1794:	71 f0       	breq	.+28     	; 0x17b2 <DIO_VoidSetPinValue+0x58>
    1796:	cb c0       	rjmp	.+406    	; 0x192e <DIO_VoidSetPinValue+0x1d4>
    1798:	2c 81       	ldd	r18, Y+4	; 0x04
    179a:	3d 81       	ldd	r19, Y+5	; 0x05
    179c:	22 30       	cpi	r18, 0x02	; 2
    179e:	31 05       	cpc	r19, r1
    17a0:	09 f4       	brne	.+2      	; 0x17a4 <DIO_VoidSetPinValue+0x4a>
    17a2:	67 c0       	rjmp	.+206    	; 0x1872 <DIO_VoidSetPinValue+0x118>
    17a4:	8c 81       	ldd	r24, Y+4	; 0x04
    17a6:	9d 81       	ldd	r25, Y+5	; 0x05
    17a8:	83 30       	cpi	r24, 0x03	; 3
    17aa:	91 05       	cpc	r25, r1
    17ac:	09 f4       	brne	.+2      	; 0x17b0 <DIO_VoidSetPinValue+0x56>
    17ae:	91 c0       	rjmp	.+290    	; 0x18d2 <DIO_VoidSetPinValue+0x178>
    17b0:	be c0       	rjmp	.+380    	; 0x192e <DIO_VoidSetPinValue+0x1d4>
	{
	case 0 :
		if(DIO_uint8SetPinValue==HIGH)
    17b2:	8b 81       	ldd	r24, Y+3	; 0x03
    17b4:	81 30       	cpi	r24, 0x01	; 1
    17b6:	a1 f4       	brne	.+40     	; 0x17e0 <DIO_VoidSetPinValue+0x86>
		{
			Set_Bit(PORTA_REG,DIO_uint8SetPin_Id);
    17b8:	ab e3       	ldi	r26, 0x3B	; 59
    17ba:	b0 e0       	ldi	r27, 0x00	; 0
    17bc:	eb e3       	ldi	r30, 0x3B	; 59
    17be:	f0 e0       	ldi	r31, 0x00	; 0
    17c0:	80 81       	ld	r24, Z
    17c2:	48 2f       	mov	r20, r24
    17c4:	8a 81       	ldd	r24, Y+2	; 0x02
    17c6:	28 2f       	mov	r18, r24
    17c8:	30 e0       	ldi	r19, 0x00	; 0
    17ca:	81 e0       	ldi	r24, 0x01	; 1
    17cc:	90 e0       	ldi	r25, 0x00	; 0
    17ce:	02 2e       	mov	r0, r18
    17d0:	02 c0       	rjmp	.+4      	; 0x17d6 <DIO_VoidSetPinValue+0x7c>
    17d2:	88 0f       	add	r24, r24
    17d4:	99 1f       	adc	r25, r25
    17d6:	0a 94       	dec	r0
    17d8:	e2 f7       	brpl	.-8      	; 0x17d2 <DIO_VoidSetPinValue+0x78>
    17da:	84 2b       	or	r24, r20
    17dc:	8c 93       	st	X, r24
    17de:	a7 c0       	rjmp	.+334    	; 0x192e <DIO_VoidSetPinValue+0x1d4>
		}
		else if(DIO_uint8SetPinValue==LOW)
    17e0:	8b 81       	ldd	r24, Y+3	; 0x03
    17e2:	88 23       	and	r24, r24
    17e4:	09 f0       	breq	.+2      	; 0x17e8 <DIO_VoidSetPinValue+0x8e>
    17e6:	a3 c0       	rjmp	.+326    	; 0x192e <DIO_VoidSetPinValue+0x1d4>
		{
			Clr_Bit(PORTA_REG,DIO_uint8SetPin_Id);
    17e8:	ab e3       	ldi	r26, 0x3B	; 59
    17ea:	b0 e0       	ldi	r27, 0x00	; 0
    17ec:	eb e3       	ldi	r30, 0x3B	; 59
    17ee:	f0 e0       	ldi	r31, 0x00	; 0
    17f0:	80 81       	ld	r24, Z
    17f2:	48 2f       	mov	r20, r24
    17f4:	8a 81       	ldd	r24, Y+2	; 0x02
    17f6:	28 2f       	mov	r18, r24
    17f8:	30 e0       	ldi	r19, 0x00	; 0
    17fa:	81 e0       	ldi	r24, 0x01	; 1
    17fc:	90 e0       	ldi	r25, 0x00	; 0
    17fe:	02 2e       	mov	r0, r18
    1800:	02 c0       	rjmp	.+4      	; 0x1806 <DIO_VoidSetPinValue+0xac>
    1802:	88 0f       	add	r24, r24
    1804:	99 1f       	adc	r25, r25
    1806:	0a 94       	dec	r0
    1808:	e2 f7       	brpl	.-8      	; 0x1802 <DIO_VoidSetPinValue+0xa8>
    180a:	80 95       	com	r24
    180c:	84 23       	and	r24, r20
    180e:	8c 93       	st	X, r24
    1810:	8e c0       	rjmp	.+284    	; 0x192e <DIO_VoidSetPinValue+0x1d4>
		}

		break;
	case 1 :
		if(DIO_uint8SetPinValue==HIGH)
    1812:	8b 81       	ldd	r24, Y+3	; 0x03
    1814:	81 30       	cpi	r24, 0x01	; 1
    1816:	a1 f4       	brne	.+40     	; 0x1840 <DIO_VoidSetPinValue+0xe6>
		{
			Set_Bit(PORTB_REG,DIO_uint8SetPin_Id);
    1818:	a8 e3       	ldi	r26, 0x38	; 56
    181a:	b0 e0       	ldi	r27, 0x00	; 0
    181c:	e8 e3       	ldi	r30, 0x38	; 56
    181e:	f0 e0       	ldi	r31, 0x00	; 0
    1820:	80 81       	ld	r24, Z
    1822:	48 2f       	mov	r20, r24
    1824:	8a 81       	ldd	r24, Y+2	; 0x02
    1826:	28 2f       	mov	r18, r24
    1828:	30 e0       	ldi	r19, 0x00	; 0
    182a:	81 e0       	ldi	r24, 0x01	; 1
    182c:	90 e0       	ldi	r25, 0x00	; 0
    182e:	02 2e       	mov	r0, r18
    1830:	02 c0       	rjmp	.+4      	; 0x1836 <DIO_VoidSetPinValue+0xdc>
    1832:	88 0f       	add	r24, r24
    1834:	99 1f       	adc	r25, r25
    1836:	0a 94       	dec	r0
    1838:	e2 f7       	brpl	.-8      	; 0x1832 <DIO_VoidSetPinValue+0xd8>
    183a:	84 2b       	or	r24, r20
    183c:	8c 93       	st	X, r24
    183e:	77 c0       	rjmp	.+238    	; 0x192e <DIO_VoidSetPinValue+0x1d4>
		}
		else if(DIO_uint8SetPinValue==LOW)
    1840:	8b 81       	ldd	r24, Y+3	; 0x03
    1842:	88 23       	and	r24, r24
    1844:	09 f0       	breq	.+2      	; 0x1848 <DIO_VoidSetPinValue+0xee>
    1846:	73 c0       	rjmp	.+230    	; 0x192e <DIO_VoidSetPinValue+0x1d4>
		{
			Clr_Bit(PORTB_REG,DIO_uint8SetPin_Id);
    1848:	a8 e3       	ldi	r26, 0x38	; 56
    184a:	b0 e0       	ldi	r27, 0x00	; 0
    184c:	e8 e3       	ldi	r30, 0x38	; 56
    184e:	f0 e0       	ldi	r31, 0x00	; 0
    1850:	80 81       	ld	r24, Z
    1852:	48 2f       	mov	r20, r24
    1854:	8a 81       	ldd	r24, Y+2	; 0x02
    1856:	28 2f       	mov	r18, r24
    1858:	30 e0       	ldi	r19, 0x00	; 0
    185a:	81 e0       	ldi	r24, 0x01	; 1
    185c:	90 e0       	ldi	r25, 0x00	; 0
    185e:	02 2e       	mov	r0, r18
    1860:	02 c0       	rjmp	.+4      	; 0x1866 <DIO_VoidSetPinValue+0x10c>
    1862:	88 0f       	add	r24, r24
    1864:	99 1f       	adc	r25, r25
    1866:	0a 94       	dec	r0
    1868:	e2 f7       	brpl	.-8      	; 0x1862 <DIO_VoidSetPinValue+0x108>
    186a:	80 95       	com	r24
    186c:	84 23       	and	r24, r20
    186e:	8c 93       	st	X, r24
    1870:	5e c0       	rjmp	.+188    	; 0x192e <DIO_VoidSetPinValue+0x1d4>
		}

		break;
	case 2 :
		if(DIO_uint8SetPinValue==HIGH)
    1872:	8b 81       	ldd	r24, Y+3	; 0x03
    1874:	81 30       	cpi	r24, 0x01	; 1
    1876:	a1 f4       	brne	.+40     	; 0x18a0 <DIO_VoidSetPinValue+0x146>
		{
			Set_Bit(PORTC_REG,DIO_uint8SetPin_Id);
    1878:	a5 e3       	ldi	r26, 0x35	; 53
    187a:	b0 e0       	ldi	r27, 0x00	; 0
    187c:	e5 e3       	ldi	r30, 0x35	; 53
    187e:	f0 e0       	ldi	r31, 0x00	; 0
    1880:	80 81       	ld	r24, Z
    1882:	48 2f       	mov	r20, r24
    1884:	8a 81       	ldd	r24, Y+2	; 0x02
    1886:	28 2f       	mov	r18, r24
    1888:	30 e0       	ldi	r19, 0x00	; 0
    188a:	81 e0       	ldi	r24, 0x01	; 1
    188c:	90 e0       	ldi	r25, 0x00	; 0
    188e:	02 2e       	mov	r0, r18
    1890:	02 c0       	rjmp	.+4      	; 0x1896 <DIO_VoidSetPinValue+0x13c>
    1892:	88 0f       	add	r24, r24
    1894:	99 1f       	adc	r25, r25
    1896:	0a 94       	dec	r0
    1898:	e2 f7       	brpl	.-8      	; 0x1892 <DIO_VoidSetPinValue+0x138>
    189a:	84 2b       	or	r24, r20
    189c:	8c 93       	st	X, r24
    189e:	47 c0       	rjmp	.+142    	; 0x192e <DIO_VoidSetPinValue+0x1d4>
		}
		else if(DIO_uint8SetPinValue==LOW)
    18a0:	8b 81       	ldd	r24, Y+3	; 0x03
    18a2:	88 23       	and	r24, r24
    18a4:	09 f0       	breq	.+2      	; 0x18a8 <DIO_VoidSetPinValue+0x14e>
    18a6:	43 c0       	rjmp	.+134    	; 0x192e <DIO_VoidSetPinValue+0x1d4>
		{
			Clr_Bit(PORTC_REG,DIO_uint8SetPin_Id);
    18a8:	a5 e3       	ldi	r26, 0x35	; 53
    18aa:	b0 e0       	ldi	r27, 0x00	; 0
    18ac:	e5 e3       	ldi	r30, 0x35	; 53
    18ae:	f0 e0       	ldi	r31, 0x00	; 0
    18b0:	80 81       	ld	r24, Z
    18b2:	48 2f       	mov	r20, r24
    18b4:	8a 81       	ldd	r24, Y+2	; 0x02
    18b6:	28 2f       	mov	r18, r24
    18b8:	30 e0       	ldi	r19, 0x00	; 0
    18ba:	81 e0       	ldi	r24, 0x01	; 1
    18bc:	90 e0       	ldi	r25, 0x00	; 0
    18be:	02 2e       	mov	r0, r18
    18c0:	02 c0       	rjmp	.+4      	; 0x18c6 <DIO_VoidSetPinValue+0x16c>
    18c2:	88 0f       	add	r24, r24
    18c4:	99 1f       	adc	r25, r25
    18c6:	0a 94       	dec	r0
    18c8:	e2 f7       	brpl	.-8      	; 0x18c2 <DIO_VoidSetPinValue+0x168>
    18ca:	80 95       	com	r24
    18cc:	84 23       	and	r24, r20
    18ce:	8c 93       	st	X, r24
    18d0:	2e c0       	rjmp	.+92     	; 0x192e <DIO_VoidSetPinValue+0x1d4>
		}

		break;
	case 3 :
		if(DIO_uint8SetPinValue==HIGH)
    18d2:	8b 81       	ldd	r24, Y+3	; 0x03
    18d4:	81 30       	cpi	r24, 0x01	; 1
    18d6:	a1 f4       	brne	.+40     	; 0x1900 <DIO_VoidSetPinValue+0x1a6>
		{
			Set_Bit(PORTD_REG,DIO_uint8SetPin_Id);
    18d8:	a2 e3       	ldi	r26, 0x32	; 50
    18da:	b0 e0       	ldi	r27, 0x00	; 0
    18dc:	e2 e3       	ldi	r30, 0x32	; 50
    18de:	f0 e0       	ldi	r31, 0x00	; 0
    18e0:	80 81       	ld	r24, Z
    18e2:	48 2f       	mov	r20, r24
    18e4:	8a 81       	ldd	r24, Y+2	; 0x02
    18e6:	28 2f       	mov	r18, r24
    18e8:	30 e0       	ldi	r19, 0x00	; 0
    18ea:	81 e0       	ldi	r24, 0x01	; 1
    18ec:	90 e0       	ldi	r25, 0x00	; 0
    18ee:	02 2e       	mov	r0, r18
    18f0:	02 c0       	rjmp	.+4      	; 0x18f6 <DIO_VoidSetPinValue+0x19c>
    18f2:	88 0f       	add	r24, r24
    18f4:	99 1f       	adc	r25, r25
    18f6:	0a 94       	dec	r0
    18f8:	e2 f7       	brpl	.-8      	; 0x18f2 <DIO_VoidSetPinValue+0x198>
    18fa:	84 2b       	or	r24, r20
    18fc:	8c 93       	st	X, r24
    18fe:	17 c0       	rjmp	.+46     	; 0x192e <DIO_VoidSetPinValue+0x1d4>
		}
		else if(DIO_uint8SetPinValue==LOW)
    1900:	8b 81       	ldd	r24, Y+3	; 0x03
    1902:	88 23       	and	r24, r24
    1904:	a1 f4       	brne	.+40     	; 0x192e <DIO_VoidSetPinValue+0x1d4>
		{
			Clr_Bit(PORTD_REG,DIO_uint8SetPin_Id);
    1906:	a2 e3       	ldi	r26, 0x32	; 50
    1908:	b0 e0       	ldi	r27, 0x00	; 0
    190a:	e2 e3       	ldi	r30, 0x32	; 50
    190c:	f0 e0       	ldi	r31, 0x00	; 0
    190e:	80 81       	ld	r24, Z
    1910:	48 2f       	mov	r20, r24
    1912:	8a 81       	ldd	r24, Y+2	; 0x02
    1914:	28 2f       	mov	r18, r24
    1916:	30 e0       	ldi	r19, 0x00	; 0
    1918:	81 e0       	ldi	r24, 0x01	; 1
    191a:	90 e0       	ldi	r25, 0x00	; 0
    191c:	02 2e       	mov	r0, r18
    191e:	02 c0       	rjmp	.+4      	; 0x1924 <DIO_VoidSetPinValue+0x1ca>
    1920:	88 0f       	add	r24, r24
    1922:	99 1f       	adc	r25, r25
    1924:	0a 94       	dec	r0
    1926:	e2 f7       	brpl	.-8      	; 0x1920 <DIO_VoidSetPinValue+0x1c6>
    1928:	80 95       	com	r24
    192a:	84 23       	and	r24, r20
    192c:	8c 93       	st	X, r24

		break;
	}


}
    192e:	0f 90       	pop	r0
    1930:	0f 90       	pop	r0
    1932:	0f 90       	pop	r0
    1934:	0f 90       	pop	r0
    1936:	0f 90       	pop	r0
    1938:	cf 91       	pop	r28
    193a:	df 91       	pop	r29
    193c:	08 95       	ret

0000193e <DIO_ReadPinValue>:
/******************************************************************************************************/
/*******************************This Function Shall Read the Value pin**********************************/
/******************************************************************************************************/

uint8 DIO_ReadPinValue(uint8 DIO_uint8ReadPort ,uint8 DIO_uint8ReadPin_Id )
{
    193e:	df 93       	push	r29
    1940:	cf 93       	push	r28
    1942:	00 d0       	rcall	.+0      	; 0x1944 <DIO_ReadPinValue+0x6>
    1944:	00 d0       	rcall	.+0      	; 0x1946 <DIO_ReadPinValue+0x8>
    1946:	00 d0       	rcall	.+0      	; 0x1948 <DIO_ReadPinValue+0xa>
    1948:	cd b7       	in	r28, 0x3d	; 61
    194a:	de b7       	in	r29, 0x3e	; 62
    194c:	89 83       	std	Y+1, r24	; 0x01
    194e:	6a 83       	std	Y+2, r22	; 0x02

	switch(DIO_uint8ReadPort)
    1950:	89 81       	ldd	r24, Y+1	; 0x01
    1952:	28 2f       	mov	r18, r24
    1954:	30 e0       	ldi	r19, 0x00	; 0
    1956:	3d 83       	std	Y+5, r19	; 0x05
    1958:	2c 83       	std	Y+4, r18	; 0x04
    195a:	4c 81       	ldd	r20, Y+4	; 0x04
    195c:	5d 81       	ldd	r21, Y+5	; 0x05
    195e:	41 30       	cpi	r20, 0x01	; 1
    1960:	51 05       	cpc	r21, r1
    1962:	49 f1       	breq	.+82     	; 0x19b6 <DIO_ReadPinValue+0x78>
    1964:	8c 81       	ldd	r24, Y+4	; 0x04
    1966:	9d 81       	ldd	r25, Y+5	; 0x05
    1968:	82 30       	cpi	r24, 0x02	; 2
    196a:	91 05       	cpc	r25, r1
    196c:	34 f4       	brge	.+12     	; 0x197a <DIO_ReadPinValue+0x3c>
    196e:	2c 81       	ldd	r18, Y+4	; 0x04
    1970:	3d 81       	ldd	r19, Y+5	; 0x05
    1972:	21 15       	cp	r18, r1
    1974:	31 05       	cpc	r19, r1
    1976:	61 f0       	breq	.+24     	; 0x1990 <DIO_ReadPinValue+0x52>
    1978:	57 c0       	rjmp	.+174    	; 0x1a28 <DIO_ReadPinValue+0xea>
    197a:	4c 81       	ldd	r20, Y+4	; 0x04
    197c:	5d 81       	ldd	r21, Y+5	; 0x05
    197e:	42 30       	cpi	r20, 0x02	; 2
    1980:	51 05       	cpc	r21, r1
    1982:	61 f1       	breq	.+88     	; 0x19dc <DIO_ReadPinValue+0x9e>
    1984:	8c 81       	ldd	r24, Y+4	; 0x04
    1986:	9d 81       	ldd	r25, Y+5	; 0x05
    1988:	83 30       	cpi	r24, 0x03	; 3
    198a:	91 05       	cpc	r25, r1
    198c:	d1 f1       	breq	.+116    	; 0x1a02 <DIO_ReadPinValue+0xc4>
    198e:	4c c0       	rjmp	.+152    	; 0x1a28 <DIO_ReadPinValue+0xea>
	{
	case 0 :
		return Get_Bit(PINA_REG,DIO_uint8ReadPin_Id);
    1990:	e9 e3       	ldi	r30, 0x39	; 57
    1992:	f0 e0       	ldi	r31, 0x00	; 0
    1994:	80 81       	ld	r24, Z
    1996:	28 2f       	mov	r18, r24
    1998:	30 e0       	ldi	r19, 0x00	; 0
    199a:	8a 81       	ldd	r24, Y+2	; 0x02
    199c:	88 2f       	mov	r24, r24
    199e:	90 e0       	ldi	r25, 0x00	; 0
    19a0:	a9 01       	movw	r20, r18
    19a2:	02 c0       	rjmp	.+4      	; 0x19a8 <DIO_ReadPinValue+0x6a>
    19a4:	55 95       	asr	r21
    19a6:	47 95       	ror	r20
    19a8:	8a 95       	dec	r24
    19aa:	e2 f7       	brpl	.-8      	; 0x19a4 <DIO_ReadPinValue+0x66>
    19ac:	ca 01       	movw	r24, r20
    19ae:	58 2f       	mov	r21, r24
    19b0:	51 70       	andi	r21, 0x01	; 1
    19b2:	5b 83       	std	Y+3, r21	; 0x03
    19b4:	3a c0       	rjmp	.+116    	; 0x1a2a <DIO_ReadPinValue+0xec>

		break;
	case 1 :

		return Get_Bit(PINB_REG,DIO_uint8ReadPin_Id);
    19b6:	e6 e3       	ldi	r30, 0x36	; 54
    19b8:	f0 e0       	ldi	r31, 0x00	; 0
    19ba:	80 81       	ld	r24, Z
    19bc:	28 2f       	mov	r18, r24
    19be:	30 e0       	ldi	r19, 0x00	; 0
    19c0:	8a 81       	ldd	r24, Y+2	; 0x02
    19c2:	88 2f       	mov	r24, r24
    19c4:	90 e0       	ldi	r25, 0x00	; 0
    19c6:	a9 01       	movw	r20, r18
    19c8:	02 c0       	rjmp	.+4      	; 0x19ce <DIO_ReadPinValue+0x90>
    19ca:	55 95       	asr	r21
    19cc:	47 95       	ror	r20
    19ce:	8a 95       	dec	r24
    19d0:	e2 f7       	brpl	.-8      	; 0x19ca <DIO_ReadPinValue+0x8c>
    19d2:	ca 01       	movw	r24, r20
    19d4:	58 2f       	mov	r21, r24
    19d6:	51 70       	andi	r21, 0x01	; 1
    19d8:	5b 83       	std	Y+3, r21	; 0x03
    19da:	27 c0       	rjmp	.+78     	; 0x1a2a <DIO_ReadPinValue+0xec>


		break;
	case 2 :
		return Get_Bit(PINC_REG,DIO_uint8ReadPin_Id);
    19dc:	e3 e3       	ldi	r30, 0x33	; 51
    19de:	f0 e0       	ldi	r31, 0x00	; 0
    19e0:	80 81       	ld	r24, Z
    19e2:	28 2f       	mov	r18, r24
    19e4:	30 e0       	ldi	r19, 0x00	; 0
    19e6:	8a 81       	ldd	r24, Y+2	; 0x02
    19e8:	88 2f       	mov	r24, r24
    19ea:	90 e0       	ldi	r25, 0x00	; 0
    19ec:	a9 01       	movw	r20, r18
    19ee:	02 c0       	rjmp	.+4      	; 0x19f4 <DIO_ReadPinValue+0xb6>
    19f0:	55 95       	asr	r21
    19f2:	47 95       	ror	r20
    19f4:	8a 95       	dec	r24
    19f6:	e2 f7       	brpl	.-8      	; 0x19f0 <DIO_ReadPinValue+0xb2>
    19f8:	ca 01       	movw	r24, r20
    19fa:	58 2f       	mov	r21, r24
    19fc:	51 70       	andi	r21, 0x01	; 1
    19fe:	5b 83       	std	Y+3, r21	; 0x03
    1a00:	14 c0       	rjmp	.+40     	; 0x1a2a <DIO_ReadPinValue+0xec>


		break;
	case 3 :
		return Get_Bit(PIND_REG,DIO_uint8ReadPin_Id);
    1a02:	e0 e3       	ldi	r30, 0x30	; 48
    1a04:	f0 e0       	ldi	r31, 0x00	; 0
    1a06:	80 81       	ld	r24, Z
    1a08:	28 2f       	mov	r18, r24
    1a0a:	30 e0       	ldi	r19, 0x00	; 0
    1a0c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a0e:	88 2f       	mov	r24, r24
    1a10:	90 e0       	ldi	r25, 0x00	; 0
    1a12:	a9 01       	movw	r20, r18
    1a14:	02 c0       	rjmp	.+4      	; 0x1a1a <DIO_ReadPinValue+0xdc>
    1a16:	55 95       	asr	r21
    1a18:	47 95       	ror	r20
    1a1a:	8a 95       	dec	r24
    1a1c:	e2 f7       	brpl	.-8      	; 0x1a16 <DIO_ReadPinValue+0xd8>
    1a1e:	ca 01       	movw	r24, r20
    1a20:	58 2f       	mov	r21, r24
    1a22:	51 70       	andi	r21, 0x01	; 1
    1a24:	5b 83       	std	Y+3, r21	; 0x03
    1a26:	01 c0       	rjmp	.+2      	; 0x1a2a <DIO_ReadPinValue+0xec>
    1a28:	02 c0       	rjmp	.+4      	; 0x1a2e <DIO_ReadPinValue+0xf0>

		break;
	}

}
    1a2a:	8b 81       	ldd	r24, Y+3	; 0x03
    1a2c:	8e 83       	std	Y+6, r24	; 0x06
    1a2e:	8e 81       	ldd	r24, Y+6	; 0x06
    1a30:	26 96       	adiw	r28, 0x06	; 6
    1a32:	0f b6       	in	r0, 0x3f	; 63
    1a34:	f8 94       	cli
    1a36:	de bf       	out	0x3e, r29	; 62
    1a38:	0f be       	out	0x3f, r0	; 63
    1a3a:	cd bf       	out	0x3d, r28	; 61
    1a3c:	cf 91       	pop	r28
    1a3e:	df 91       	pop	r29
    1a40:	08 95       	ret

00001a42 <DIO_VoidSetAllPortDir>:



/*****This Function Shall set the direction Port ******/
void DIO_VoidSetAllPortDir(uint8 DIO_uint8CopyPort ,  uint8 DIO_uint8CopyPortDir)
{
    1a42:	df 93       	push	r29
    1a44:	cf 93       	push	r28
    1a46:	00 d0       	rcall	.+0      	; 0x1a48 <DIO_VoidSetAllPortDir+0x6>
    1a48:	00 d0       	rcall	.+0      	; 0x1a4a <DIO_VoidSetAllPortDir+0x8>
    1a4a:	cd b7       	in	r28, 0x3d	; 61
    1a4c:	de b7       	in	r29, 0x3e	; 62
    1a4e:	89 83       	std	Y+1, r24	; 0x01
    1a50:	6a 83       	std	Y+2, r22	; 0x02
	switch(DIO_uint8CopyPort)
    1a52:	89 81       	ldd	r24, Y+1	; 0x01
    1a54:	28 2f       	mov	r18, r24
    1a56:	30 e0       	ldi	r19, 0x00	; 0
    1a58:	3c 83       	std	Y+4, r19	; 0x04
    1a5a:	2b 83       	std	Y+3, r18	; 0x03
    1a5c:	8b 81       	ldd	r24, Y+3	; 0x03
    1a5e:	9c 81       	ldd	r25, Y+4	; 0x04
    1a60:	81 30       	cpi	r24, 0x01	; 1
    1a62:	91 05       	cpc	r25, r1
    1a64:	21 f1       	breq	.+72     	; 0x1aae <DIO_VoidSetAllPortDir+0x6c>
    1a66:	2b 81       	ldd	r18, Y+3	; 0x03
    1a68:	3c 81       	ldd	r19, Y+4	; 0x04
    1a6a:	22 30       	cpi	r18, 0x02	; 2
    1a6c:	31 05       	cpc	r19, r1
    1a6e:	2c f4       	brge	.+10     	; 0x1a7a <DIO_VoidSetAllPortDir+0x38>
    1a70:	8b 81       	ldd	r24, Y+3	; 0x03
    1a72:	9c 81       	ldd	r25, Y+4	; 0x04
    1a74:	00 97       	sbiw	r24, 0x00	; 0
    1a76:	61 f0       	breq	.+24     	; 0x1a90 <DIO_VoidSetAllPortDir+0x4e>
    1a78:	46 c0       	rjmp	.+140    	; 0x1b06 <DIO_VoidSetAllPortDir+0xc4>
    1a7a:	2b 81       	ldd	r18, Y+3	; 0x03
    1a7c:	3c 81       	ldd	r19, Y+4	; 0x04
    1a7e:	22 30       	cpi	r18, 0x02	; 2
    1a80:	31 05       	cpc	r19, r1
    1a82:	21 f1       	breq	.+72     	; 0x1acc <DIO_VoidSetAllPortDir+0x8a>
    1a84:	8b 81       	ldd	r24, Y+3	; 0x03
    1a86:	9c 81       	ldd	r25, Y+4	; 0x04
    1a88:	83 30       	cpi	r24, 0x03	; 3
    1a8a:	91 05       	cpc	r25, r1
    1a8c:	71 f1       	breq	.+92     	; 0x1aea <DIO_VoidSetAllPortDir+0xa8>
    1a8e:	3b c0       	rjmp	.+118    	; 0x1b06 <DIO_VoidSetAllPortDir+0xc4>
	{
	case 0 :
		if(DIO_uint8CopyPortDir==OUTPUT)
    1a90:	8a 81       	ldd	r24, Y+2	; 0x02
    1a92:	81 30       	cpi	r24, 0x01	; 1
    1a94:	29 f4       	brne	.+10     	; 0x1aa0 <DIO_VoidSetAllPortDir+0x5e>
		{
			DDRA_REG = 0xFF ;
    1a96:	ea e3       	ldi	r30, 0x3A	; 58
    1a98:	f0 e0       	ldi	r31, 0x00	; 0
    1a9a:	8f ef       	ldi	r24, 0xFF	; 255
    1a9c:	80 83       	st	Z, r24
    1a9e:	33 c0       	rjmp	.+102    	; 0x1b06 <DIO_VoidSetAllPortDir+0xc4>
		}
		else if(DIO_uint8CopyPortDir==INPUT)
    1aa0:	8a 81       	ldd	r24, Y+2	; 0x02
    1aa2:	88 23       	and	r24, r24
    1aa4:	81 f5       	brne	.+96     	; 0x1b06 <DIO_VoidSetAllPortDir+0xc4>
		{
			DDRA_REG = 0x00 ;
    1aa6:	ea e3       	ldi	r30, 0x3A	; 58
    1aa8:	f0 e0       	ldi	r31, 0x00	; 0
    1aaa:	10 82       	st	Z, r1
    1aac:	2c c0       	rjmp	.+88     	; 0x1b06 <DIO_VoidSetAllPortDir+0xc4>
		}

		break;
	case 1 :
		if(DIO_uint8CopyPortDir==OUTPUT)
    1aae:	8a 81       	ldd	r24, Y+2	; 0x02
    1ab0:	81 30       	cpi	r24, 0x01	; 1
    1ab2:	29 f4       	brne	.+10     	; 0x1abe <DIO_VoidSetAllPortDir+0x7c>
		{
			DDRB_REG = 0XFF ;
    1ab4:	e7 e3       	ldi	r30, 0x37	; 55
    1ab6:	f0 e0       	ldi	r31, 0x00	; 0
    1ab8:	8f ef       	ldi	r24, 0xFF	; 255
    1aba:	80 83       	st	Z, r24
    1abc:	24 c0       	rjmp	.+72     	; 0x1b06 <DIO_VoidSetAllPortDir+0xc4>
		}
		else if(DIO_uint8CopyPortDir==INPUT)
    1abe:	8a 81       	ldd	r24, Y+2	; 0x02
    1ac0:	88 23       	and	r24, r24
    1ac2:	09 f5       	brne	.+66     	; 0x1b06 <DIO_VoidSetAllPortDir+0xc4>
		{
			DDRB_REG = 0X00 ;
    1ac4:	e7 e3       	ldi	r30, 0x37	; 55
    1ac6:	f0 e0       	ldi	r31, 0x00	; 0
    1ac8:	10 82       	st	Z, r1
    1aca:	1d c0       	rjmp	.+58     	; 0x1b06 <DIO_VoidSetAllPortDir+0xc4>
		}

		break;
	case 2 :
		if(DIO_uint8CopyPortDir==OUTPUT)
    1acc:	8a 81       	ldd	r24, Y+2	; 0x02
    1ace:	81 30       	cpi	r24, 0x01	; 1
    1ad0:	29 f4       	brne	.+10     	; 0x1adc <DIO_VoidSetAllPortDir+0x9a>
		{
			DDRC_REG = 0XFF ;
    1ad2:	e4 e3       	ldi	r30, 0x34	; 52
    1ad4:	f0 e0       	ldi	r31, 0x00	; 0
    1ad6:	8f ef       	ldi	r24, 0xFF	; 255
    1ad8:	80 83       	st	Z, r24
    1ada:	15 c0       	rjmp	.+42     	; 0x1b06 <DIO_VoidSetAllPortDir+0xc4>
		}
		else if(DIO_uint8CopyPortDir==INPUT)
    1adc:	8a 81       	ldd	r24, Y+2	; 0x02
    1ade:	88 23       	and	r24, r24
    1ae0:	91 f4       	brne	.+36     	; 0x1b06 <DIO_VoidSetAllPortDir+0xc4>
		{
			DDRC_REG = 0X00 ;
    1ae2:	e4 e3       	ldi	r30, 0x34	; 52
    1ae4:	f0 e0       	ldi	r31, 0x00	; 0
    1ae6:	10 82       	st	Z, r1
    1ae8:	0e c0       	rjmp	.+28     	; 0x1b06 <DIO_VoidSetAllPortDir+0xc4>
		}

		break;
	case 3 :
		if(DIO_uint8CopyPortDir==OUTPUT)
    1aea:	8a 81       	ldd	r24, Y+2	; 0x02
    1aec:	81 30       	cpi	r24, 0x01	; 1
    1aee:	29 f4       	brne	.+10     	; 0x1afa <DIO_VoidSetAllPortDir+0xb8>
		{
			DDRD_REG = 0XFF ;
    1af0:	e1 e3       	ldi	r30, 0x31	; 49
    1af2:	f0 e0       	ldi	r31, 0x00	; 0
    1af4:	8f ef       	ldi	r24, 0xFF	; 255
    1af6:	80 83       	st	Z, r24
    1af8:	06 c0       	rjmp	.+12     	; 0x1b06 <DIO_VoidSetAllPortDir+0xc4>
		}
		else if(DIO_uint8CopyPortDir==INPUT)
    1afa:	8a 81       	ldd	r24, Y+2	; 0x02
    1afc:	88 23       	and	r24, r24
    1afe:	19 f4       	brne	.+6      	; 0x1b06 <DIO_VoidSetAllPortDir+0xc4>
		{
			DDRD_REG = 0X00 ;
    1b00:	e1 e3       	ldi	r30, 0x31	; 49
    1b02:	f0 e0       	ldi	r31, 0x00	; 0
    1b04:	10 82       	st	Z, r1
		}

		break;
	}

}
    1b06:	0f 90       	pop	r0
    1b08:	0f 90       	pop	r0
    1b0a:	0f 90       	pop	r0
    1b0c:	0f 90       	pop	r0
    1b0e:	cf 91       	pop	r28
    1b10:	df 91       	pop	r29
    1b12:	08 95       	ret

00001b14 <DIO_VoidSetAllPortValue>:

/*****This Function Shall set the Value Port ******/
void DIO_VoidSetAllPortValue(uint8 DIO_uint8SetPort , uint8 DIO_uint8SetPortValue)
{
    1b14:	df 93       	push	r29
    1b16:	cf 93       	push	r28
    1b18:	00 d0       	rcall	.+0      	; 0x1b1a <DIO_VoidSetAllPortValue+0x6>
    1b1a:	00 d0       	rcall	.+0      	; 0x1b1c <DIO_VoidSetAllPortValue+0x8>
    1b1c:	cd b7       	in	r28, 0x3d	; 61
    1b1e:	de b7       	in	r29, 0x3e	; 62
    1b20:	89 83       	std	Y+1, r24	; 0x01
    1b22:	6a 83       	std	Y+2, r22	; 0x02
	switch(DIO_uint8SetPort)
    1b24:	89 81       	ldd	r24, Y+1	; 0x01
    1b26:	28 2f       	mov	r18, r24
    1b28:	30 e0       	ldi	r19, 0x00	; 0
    1b2a:	3c 83       	std	Y+4, r19	; 0x04
    1b2c:	2b 83       	std	Y+3, r18	; 0x03
    1b2e:	8b 81       	ldd	r24, Y+3	; 0x03
    1b30:	9c 81       	ldd	r25, Y+4	; 0x04
    1b32:	81 30       	cpi	r24, 0x01	; 1
    1b34:	91 05       	cpc	r25, r1
    1b36:	21 f1       	breq	.+72     	; 0x1b80 <DIO_VoidSetAllPortValue+0x6c>
    1b38:	2b 81       	ldd	r18, Y+3	; 0x03
    1b3a:	3c 81       	ldd	r19, Y+4	; 0x04
    1b3c:	22 30       	cpi	r18, 0x02	; 2
    1b3e:	31 05       	cpc	r19, r1
    1b40:	2c f4       	brge	.+10     	; 0x1b4c <DIO_VoidSetAllPortValue+0x38>
    1b42:	8b 81       	ldd	r24, Y+3	; 0x03
    1b44:	9c 81       	ldd	r25, Y+4	; 0x04
    1b46:	00 97       	sbiw	r24, 0x00	; 0
    1b48:	61 f0       	breq	.+24     	; 0x1b62 <DIO_VoidSetAllPortValue+0x4e>
    1b4a:	46 c0       	rjmp	.+140    	; 0x1bd8 <DIO_VoidSetAllPortValue+0xc4>
    1b4c:	2b 81       	ldd	r18, Y+3	; 0x03
    1b4e:	3c 81       	ldd	r19, Y+4	; 0x04
    1b50:	22 30       	cpi	r18, 0x02	; 2
    1b52:	31 05       	cpc	r19, r1
    1b54:	21 f1       	breq	.+72     	; 0x1b9e <DIO_VoidSetAllPortValue+0x8a>
    1b56:	8b 81       	ldd	r24, Y+3	; 0x03
    1b58:	9c 81       	ldd	r25, Y+4	; 0x04
    1b5a:	83 30       	cpi	r24, 0x03	; 3
    1b5c:	91 05       	cpc	r25, r1
    1b5e:	71 f1       	breq	.+92     	; 0x1bbc <DIO_VoidSetAllPortValue+0xa8>
    1b60:	3b c0       	rjmp	.+118    	; 0x1bd8 <DIO_VoidSetAllPortValue+0xc4>
	{
	case 0 :
		if(DIO_uint8SetPortValue==HIGH)
    1b62:	8a 81       	ldd	r24, Y+2	; 0x02
    1b64:	81 30       	cpi	r24, 0x01	; 1
    1b66:	29 f4       	brne	.+10     	; 0x1b72 <DIO_VoidSetAllPortValue+0x5e>
		{
			PORTA_REG = 0XFF ;
    1b68:	eb e3       	ldi	r30, 0x3B	; 59
    1b6a:	f0 e0       	ldi	r31, 0x00	; 0
    1b6c:	8f ef       	ldi	r24, 0xFF	; 255
    1b6e:	80 83       	st	Z, r24
    1b70:	33 c0       	rjmp	.+102    	; 0x1bd8 <DIO_VoidSetAllPortValue+0xc4>
		}
		else if(DIO_uint8SetPortValue==LOW)
    1b72:	8a 81       	ldd	r24, Y+2	; 0x02
    1b74:	88 23       	and	r24, r24
    1b76:	81 f5       	brne	.+96     	; 0x1bd8 <DIO_VoidSetAllPortValue+0xc4>
		{
			PORTA_REG = 0X00 ;
    1b78:	eb e3       	ldi	r30, 0x3B	; 59
    1b7a:	f0 e0       	ldi	r31, 0x00	; 0
    1b7c:	10 82       	st	Z, r1
    1b7e:	2c c0       	rjmp	.+88     	; 0x1bd8 <DIO_VoidSetAllPortValue+0xc4>
		}

		break;
	case 1 :
		if(DIO_uint8SetPortValue==HIGH)
    1b80:	8a 81       	ldd	r24, Y+2	; 0x02
    1b82:	81 30       	cpi	r24, 0x01	; 1
    1b84:	29 f4       	brne	.+10     	; 0x1b90 <DIO_VoidSetAllPortValue+0x7c>
		{
			PORTB_REG = 0XFF ;
    1b86:	e8 e3       	ldi	r30, 0x38	; 56
    1b88:	f0 e0       	ldi	r31, 0x00	; 0
    1b8a:	8f ef       	ldi	r24, 0xFF	; 255
    1b8c:	80 83       	st	Z, r24
    1b8e:	24 c0       	rjmp	.+72     	; 0x1bd8 <DIO_VoidSetAllPortValue+0xc4>
		}
		else if(DIO_uint8SetPortValue==LOW)
    1b90:	8a 81       	ldd	r24, Y+2	; 0x02
    1b92:	88 23       	and	r24, r24
    1b94:	09 f5       	brne	.+66     	; 0x1bd8 <DIO_VoidSetAllPortValue+0xc4>
		{
			PORTB_REG = 0X00 ;
    1b96:	e8 e3       	ldi	r30, 0x38	; 56
    1b98:	f0 e0       	ldi	r31, 0x00	; 0
    1b9a:	10 82       	st	Z, r1
    1b9c:	1d c0       	rjmp	.+58     	; 0x1bd8 <DIO_VoidSetAllPortValue+0xc4>
		}

		break;
	case 2 :
		if(DIO_uint8SetPortValue==HIGH)
    1b9e:	8a 81       	ldd	r24, Y+2	; 0x02
    1ba0:	81 30       	cpi	r24, 0x01	; 1
    1ba2:	29 f4       	brne	.+10     	; 0x1bae <DIO_VoidSetAllPortValue+0x9a>
		{
			PORTC_REG = 0XFF ;
    1ba4:	e5 e3       	ldi	r30, 0x35	; 53
    1ba6:	f0 e0       	ldi	r31, 0x00	; 0
    1ba8:	8f ef       	ldi	r24, 0xFF	; 255
    1baa:	80 83       	st	Z, r24
    1bac:	15 c0       	rjmp	.+42     	; 0x1bd8 <DIO_VoidSetAllPortValue+0xc4>
		}
		else if(DIO_uint8SetPortValue==LOW)
    1bae:	8a 81       	ldd	r24, Y+2	; 0x02
    1bb0:	88 23       	and	r24, r24
    1bb2:	91 f4       	brne	.+36     	; 0x1bd8 <DIO_VoidSetAllPortValue+0xc4>
		{
			PORTC_REG = 0X00 ;
    1bb4:	e5 e3       	ldi	r30, 0x35	; 53
    1bb6:	f0 e0       	ldi	r31, 0x00	; 0
    1bb8:	10 82       	st	Z, r1
    1bba:	0e c0       	rjmp	.+28     	; 0x1bd8 <DIO_VoidSetAllPortValue+0xc4>
		}

		break;
	case 3 :
		if(DIO_uint8SetPortValue==HIGH)
    1bbc:	8a 81       	ldd	r24, Y+2	; 0x02
    1bbe:	81 30       	cpi	r24, 0x01	; 1
    1bc0:	29 f4       	brne	.+10     	; 0x1bcc <DIO_VoidSetAllPortValue+0xb8>
		{
			PORTD_REG = 0XFF ;
    1bc2:	e2 e3       	ldi	r30, 0x32	; 50
    1bc4:	f0 e0       	ldi	r31, 0x00	; 0
    1bc6:	8f ef       	ldi	r24, 0xFF	; 255
    1bc8:	80 83       	st	Z, r24
    1bca:	06 c0       	rjmp	.+12     	; 0x1bd8 <DIO_VoidSetAllPortValue+0xc4>
		}
		else if(DIO_uint8SetPortValue==LOW)
    1bcc:	8a 81       	ldd	r24, Y+2	; 0x02
    1bce:	88 23       	and	r24, r24
    1bd0:	19 f4       	brne	.+6      	; 0x1bd8 <DIO_VoidSetAllPortValue+0xc4>
		{
			PORTD_REG = 0X00 ;
    1bd2:	e2 e3       	ldi	r30, 0x32	; 50
    1bd4:	f0 e0       	ldi	r31, 0x00	; 0
    1bd6:	10 82       	st	Z, r1
		}

		break;
	}

}
    1bd8:	0f 90       	pop	r0
    1bda:	0f 90       	pop	r0
    1bdc:	0f 90       	pop	r0
    1bde:	0f 90       	pop	r0
    1be0:	cf 91       	pop	r28
    1be2:	df 91       	pop	r29
    1be4:	08 95       	ret

00001be6 <DIO_ReadPortValue>:

/*****This Function Shall Read the Value Port ******/
uint8 DIO_ReadPortValue(uint8 DIO_uint8ReadPort)
{
    1be6:	df 93       	push	r29
    1be8:	cf 93       	push	r28
    1bea:	00 d0       	rcall	.+0      	; 0x1bec <DIO_ReadPortValue+0x6>
    1bec:	00 d0       	rcall	.+0      	; 0x1bee <DIO_ReadPortValue+0x8>
    1bee:	0f 92       	push	r0
    1bf0:	cd b7       	in	r28, 0x3d	; 61
    1bf2:	de b7       	in	r29, 0x3e	; 62
    1bf4:	89 83       	std	Y+1, r24	; 0x01
	switch(DIO_uint8ReadPort)
    1bf6:	89 81       	ldd	r24, Y+1	; 0x01
    1bf8:	28 2f       	mov	r18, r24
    1bfa:	30 e0       	ldi	r19, 0x00	; 0
    1bfc:	3c 83       	std	Y+4, r19	; 0x04
    1bfe:	2b 83       	std	Y+3, r18	; 0x03
    1c00:	8b 81       	ldd	r24, Y+3	; 0x03
    1c02:	9c 81       	ldd	r25, Y+4	; 0x04
    1c04:	81 30       	cpi	r24, 0x01	; 1
    1c06:	91 05       	cpc	r25, r1
    1c08:	d1 f0       	breq	.+52     	; 0x1c3e <DIO_ReadPortValue+0x58>
    1c0a:	2b 81       	ldd	r18, Y+3	; 0x03
    1c0c:	3c 81       	ldd	r19, Y+4	; 0x04
    1c0e:	22 30       	cpi	r18, 0x02	; 2
    1c10:	31 05       	cpc	r19, r1
    1c12:	2c f4       	brge	.+10     	; 0x1c1e <DIO_ReadPortValue+0x38>
    1c14:	8b 81       	ldd	r24, Y+3	; 0x03
    1c16:	9c 81       	ldd	r25, Y+4	; 0x04
    1c18:	00 97       	sbiw	r24, 0x00	; 0
    1c1a:	61 f0       	breq	.+24     	; 0x1c34 <DIO_ReadPortValue+0x4e>
    1c1c:	1f c0       	rjmp	.+62     	; 0x1c5c <DIO_ReadPortValue+0x76>
    1c1e:	2b 81       	ldd	r18, Y+3	; 0x03
    1c20:	3c 81       	ldd	r19, Y+4	; 0x04
    1c22:	22 30       	cpi	r18, 0x02	; 2
    1c24:	31 05       	cpc	r19, r1
    1c26:	81 f0       	breq	.+32     	; 0x1c48 <DIO_ReadPortValue+0x62>
    1c28:	8b 81       	ldd	r24, Y+3	; 0x03
    1c2a:	9c 81       	ldd	r25, Y+4	; 0x04
    1c2c:	83 30       	cpi	r24, 0x03	; 3
    1c2e:	91 05       	cpc	r25, r1
    1c30:	81 f0       	breq	.+32     	; 0x1c52 <DIO_ReadPortValue+0x6c>
    1c32:	14 c0       	rjmp	.+40     	; 0x1c5c <DIO_ReadPortValue+0x76>
	{
	case 0 :
		return PORTA_REG ;
    1c34:	eb e3       	ldi	r30, 0x3B	; 59
    1c36:	f0 e0       	ldi	r31, 0x00	; 0
    1c38:	90 81       	ld	r25, Z
    1c3a:	9a 83       	std	Y+2, r25	; 0x02
    1c3c:	10 c0       	rjmp	.+32     	; 0x1c5e <DIO_ReadPortValue+0x78>

		break;
	case 1 :

		return PORTB_REG ;
    1c3e:	e8 e3       	ldi	r30, 0x38	; 56
    1c40:	f0 e0       	ldi	r31, 0x00	; 0
    1c42:	20 81       	ld	r18, Z
    1c44:	2a 83       	std	Y+2, r18	; 0x02
    1c46:	0b c0       	rjmp	.+22     	; 0x1c5e <DIO_ReadPortValue+0x78>


		break;
	case 2 :
		return PORTC_REG ;
    1c48:	e5 e3       	ldi	r30, 0x35	; 53
    1c4a:	f0 e0       	ldi	r31, 0x00	; 0
    1c4c:	30 81       	ld	r19, Z
    1c4e:	3a 83       	std	Y+2, r19	; 0x02
    1c50:	06 c0       	rjmp	.+12     	; 0x1c5e <DIO_ReadPortValue+0x78>


		break;
	case 3 :
		return PORTD_REG ;
    1c52:	e2 e3       	ldi	r30, 0x32	; 50
    1c54:	f0 e0       	ldi	r31, 0x00	; 0
    1c56:	80 81       	ld	r24, Z
    1c58:	8a 83       	std	Y+2, r24	; 0x02
    1c5a:	01 c0       	rjmp	.+2      	; 0x1c5e <DIO_ReadPortValue+0x78>
    1c5c:	02 c0       	rjmp	.+4      	; 0x1c62 <DIO_ReadPortValue+0x7c>

		break;
	}
}
    1c5e:	9a 81       	ldd	r25, Y+2	; 0x02
    1c60:	9d 83       	std	Y+5, r25	; 0x05
    1c62:	8d 81       	ldd	r24, Y+5	; 0x05
    1c64:	0f 90       	pop	r0
    1c66:	0f 90       	pop	r0
    1c68:	0f 90       	pop	r0
    1c6a:	0f 90       	pop	r0
    1c6c:	0f 90       	pop	r0
    1c6e:	cf 91       	pop	r28
    1c70:	df 91       	pop	r29
    1c72:	08 95       	ret

00001c74 <DIO_VoidControlPinPullUp>:



/*****This Function Shall Control Pin Pull Up the Value pin ******/
void DIO_VoidControlPinPullUp(uint8 DIO_uint8SetPort , uint8 DIO_uint8SetPin_Id , uint8 Dio_uint8PullUpState)
{
    1c74:	df 93       	push	r29
    1c76:	cf 93       	push	r28
    1c78:	00 d0       	rcall	.+0      	; 0x1c7a <DIO_VoidControlPinPullUp+0x6>
    1c7a:	00 d0       	rcall	.+0      	; 0x1c7c <DIO_VoidControlPinPullUp+0x8>
    1c7c:	0f 92       	push	r0
    1c7e:	cd b7       	in	r28, 0x3d	; 61
    1c80:	de b7       	in	r29, 0x3e	; 62
    1c82:	89 83       	std	Y+1, r24	; 0x01
    1c84:	6a 83       	std	Y+2, r22	; 0x02
    1c86:	4b 83       	std	Y+3, r20	; 0x03
	switch(DIO_uint8SetPort)
    1c88:	89 81       	ldd	r24, Y+1	; 0x01
    1c8a:	28 2f       	mov	r18, r24
    1c8c:	30 e0       	ldi	r19, 0x00	; 0
    1c8e:	3d 83       	std	Y+5, r19	; 0x05
    1c90:	2c 83       	std	Y+4, r18	; 0x04
    1c92:	8c 81       	ldd	r24, Y+4	; 0x04
    1c94:	9d 81       	ldd	r25, Y+5	; 0x05
    1c96:	81 30       	cpi	r24, 0x01	; 1
    1c98:	91 05       	cpc	r25, r1
    1c9a:	09 f4       	brne	.+2      	; 0x1c9e <DIO_VoidControlPinPullUp+0x2a>
    1c9c:	47 c0       	rjmp	.+142    	; 0x1d2c <DIO_VoidControlPinPullUp+0xb8>
    1c9e:	2c 81       	ldd	r18, Y+4	; 0x04
    1ca0:	3d 81       	ldd	r19, Y+5	; 0x05
    1ca2:	22 30       	cpi	r18, 0x02	; 2
    1ca4:	31 05       	cpc	r19, r1
    1ca6:	2c f4       	brge	.+10     	; 0x1cb2 <DIO_VoidControlPinPullUp+0x3e>
    1ca8:	8c 81       	ldd	r24, Y+4	; 0x04
    1caa:	9d 81       	ldd	r25, Y+5	; 0x05
    1cac:	00 97       	sbiw	r24, 0x00	; 0
    1cae:	71 f0       	breq	.+28     	; 0x1ccc <DIO_VoidControlPinPullUp+0x58>
    1cb0:	cb c0       	rjmp	.+406    	; 0x1e48 <DIO_VoidControlPinPullUp+0x1d4>
    1cb2:	2c 81       	ldd	r18, Y+4	; 0x04
    1cb4:	3d 81       	ldd	r19, Y+5	; 0x05
    1cb6:	22 30       	cpi	r18, 0x02	; 2
    1cb8:	31 05       	cpc	r19, r1
    1cba:	09 f4       	brne	.+2      	; 0x1cbe <DIO_VoidControlPinPullUp+0x4a>
    1cbc:	67 c0       	rjmp	.+206    	; 0x1d8c <DIO_VoidControlPinPullUp+0x118>
    1cbe:	8c 81       	ldd	r24, Y+4	; 0x04
    1cc0:	9d 81       	ldd	r25, Y+5	; 0x05
    1cc2:	83 30       	cpi	r24, 0x03	; 3
    1cc4:	91 05       	cpc	r25, r1
    1cc6:	09 f4       	brne	.+2      	; 0x1cca <DIO_VoidControlPinPullUp+0x56>
    1cc8:	91 c0       	rjmp	.+290    	; 0x1dec <DIO_VoidControlPinPullUp+0x178>
    1cca:	be c0       	rjmp	.+380    	; 0x1e48 <DIO_VoidControlPinPullUp+0x1d4>
	{
	case 0 :
		if(Dio_uint8PullUpState==ENABLE_PULLUP)
    1ccc:	8b 81       	ldd	r24, Y+3	; 0x03
    1cce:	81 30       	cpi	r24, 0x01	; 1
    1cd0:	a1 f4       	brne	.+40     	; 0x1cfa <DIO_VoidControlPinPullUp+0x86>
		{
			Set_Bit(PORTA_REG,DIO_uint8SetPin_Id);
    1cd2:	ab e3       	ldi	r26, 0x3B	; 59
    1cd4:	b0 e0       	ldi	r27, 0x00	; 0
    1cd6:	eb e3       	ldi	r30, 0x3B	; 59
    1cd8:	f0 e0       	ldi	r31, 0x00	; 0
    1cda:	80 81       	ld	r24, Z
    1cdc:	48 2f       	mov	r20, r24
    1cde:	8a 81       	ldd	r24, Y+2	; 0x02
    1ce0:	28 2f       	mov	r18, r24
    1ce2:	30 e0       	ldi	r19, 0x00	; 0
    1ce4:	81 e0       	ldi	r24, 0x01	; 1
    1ce6:	90 e0       	ldi	r25, 0x00	; 0
    1ce8:	02 2e       	mov	r0, r18
    1cea:	02 c0       	rjmp	.+4      	; 0x1cf0 <DIO_VoidControlPinPullUp+0x7c>
    1cec:	88 0f       	add	r24, r24
    1cee:	99 1f       	adc	r25, r25
    1cf0:	0a 94       	dec	r0
    1cf2:	e2 f7       	brpl	.-8      	; 0x1cec <DIO_VoidControlPinPullUp+0x78>
    1cf4:	84 2b       	or	r24, r20
    1cf6:	8c 93       	st	X, r24
    1cf8:	a7 c0       	rjmp	.+334    	; 0x1e48 <DIO_VoidControlPinPullUp+0x1d4>
		}
		else if(Dio_uint8PullUpState==DISABLE_PULLUP)
    1cfa:	8b 81       	ldd	r24, Y+3	; 0x03
    1cfc:	88 23       	and	r24, r24
    1cfe:	09 f0       	breq	.+2      	; 0x1d02 <DIO_VoidControlPinPullUp+0x8e>
    1d00:	a3 c0       	rjmp	.+326    	; 0x1e48 <DIO_VoidControlPinPullUp+0x1d4>
		{
			Clr_Bit(PORTA_REG,DIO_uint8SetPin_Id);
    1d02:	ab e3       	ldi	r26, 0x3B	; 59
    1d04:	b0 e0       	ldi	r27, 0x00	; 0
    1d06:	eb e3       	ldi	r30, 0x3B	; 59
    1d08:	f0 e0       	ldi	r31, 0x00	; 0
    1d0a:	80 81       	ld	r24, Z
    1d0c:	48 2f       	mov	r20, r24
    1d0e:	8a 81       	ldd	r24, Y+2	; 0x02
    1d10:	28 2f       	mov	r18, r24
    1d12:	30 e0       	ldi	r19, 0x00	; 0
    1d14:	81 e0       	ldi	r24, 0x01	; 1
    1d16:	90 e0       	ldi	r25, 0x00	; 0
    1d18:	02 2e       	mov	r0, r18
    1d1a:	02 c0       	rjmp	.+4      	; 0x1d20 <DIO_VoidControlPinPullUp+0xac>
    1d1c:	88 0f       	add	r24, r24
    1d1e:	99 1f       	adc	r25, r25
    1d20:	0a 94       	dec	r0
    1d22:	e2 f7       	brpl	.-8      	; 0x1d1c <DIO_VoidControlPinPullUp+0xa8>
    1d24:	80 95       	com	r24
    1d26:	84 23       	and	r24, r20
    1d28:	8c 93       	st	X, r24
    1d2a:	8e c0       	rjmp	.+284    	; 0x1e48 <DIO_VoidControlPinPullUp+0x1d4>
		}

		break;
	case 1 :
		if(Dio_uint8PullUpState==ENABLE_PULLUP)
    1d2c:	8b 81       	ldd	r24, Y+3	; 0x03
    1d2e:	81 30       	cpi	r24, 0x01	; 1
    1d30:	a1 f4       	brne	.+40     	; 0x1d5a <DIO_VoidControlPinPullUp+0xe6>
		{
			Set_Bit(PORTB_REG,DIO_uint8SetPin_Id);
    1d32:	a8 e3       	ldi	r26, 0x38	; 56
    1d34:	b0 e0       	ldi	r27, 0x00	; 0
    1d36:	e8 e3       	ldi	r30, 0x38	; 56
    1d38:	f0 e0       	ldi	r31, 0x00	; 0
    1d3a:	80 81       	ld	r24, Z
    1d3c:	48 2f       	mov	r20, r24
    1d3e:	8a 81       	ldd	r24, Y+2	; 0x02
    1d40:	28 2f       	mov	r18, r24
    1d42:	30 e0       	ldi	r19, 0x00	; 0
    1d44:	81 e0       	ldi	r24, 0x01	; 1
    1d46:	90 e0       	ldi	r25, 0x00	; 0
    1d48:	02 2e       	mov	r0, r18
    1d4a:	02 c0       	rjmp	.+4      	; 0x1d50 <DIO_VoidControlPinPullUp+0xdc>
    1d4c:	88 0f       	add	r24, r24
    1d4e:	99 1f       	adc	r25, r25
    1d50:	0a 94       	dec	r0
    1d52:	e2 f7       	brpl	.-8      	; 0x1d4c <DIO_VoidControlPinPullUp+0xd8>
    1d54:	84 2b       	or	r24, r20
    1d56:	8c 93       	st	X, r24
    1d58:	77 c0       	rjmp	.+238    	; 0x1e48 <DIO_VoidControlPinPullUp+0x1d4>
		}
		else if(Dio_uint8PullUpState==DISABLE_PULLUP)
    1d5a:	8b 81       	ldd	r24, Y+3	; 0x03
    1d5c:	88 23       	and	r24, r24
    1d5e:	09 f0       	breq	.+2      	; 0x1d62 <DIO_VoidControlPinPullUp+0xee>
    1d60:	73 c0       	rjmp	.+230    	; 0x1e48 <DIO_VoidControlPinPullUp+0x1d4>
		{
			Clr_Bit(PORTB_REG,DIO_uint8SetPin_Id);
    1d62:	a8 e3       	ldi	r26, 0x38	; 56
    1d64:	b0 e0       	ldi	r27, 0x00	; 0
    1d66:	e8 e3       	ldi	r30, 0x38	; 56
    1d68:	f0 e0       	ldi	r31, 0x00	; 0
    1d6a:	80 81       	ld	r24, Z
    1d6c:	48 2f       	mov	r20, r24
    1d6e:	8a 81       	ldd	r24, Y+2	; 0x02
    1d70:	28 2f       	mov	r18, r24
    1d72:	30 e0       	ldi	r19, 0x00	; 0
    1d74:	81 e0       	ldi	r24, 0x01	; 1
    1d76:	90 e0       	ldi	r25, 0x00	; 0
    1d78:	02 2e       	mov	r0, r18
    1d7a:	02 c0       	rjmp	.+4      	; 0x1d80 <DIO_VoidControlPinPullUp+0x10c>
    1d7c:	88 0f       	add	r24, r24
    1d7e:	99 1f       	adc	r25, r25
    1d80:	0a 94       	dec	r0
    1d82:	e2 f7       	brpl	.-8      	; 0x1d7c <DIO_VoidControlPinPullUp+0x108>
    1d84:	80 95       	com	r24
    1d86:	84 23       	and	r24, r20
    1d88:	8c 93       	st	X, r24
    1d8a:	5e c0       	rjmp	.+188    	; 0x1e48 <DIO_VoidControlPinPullUp+0x1d4>
		}

		break;
	case 2 :
		if(Dio_uint8PullUpState==ENABLE_PULLUP)
    1d8c:	8b 81       	ldd	r24, Y+3	; 0x03
    1d8e:	81 30       	cpi	r24, 0x01	; 1
    1d90:	a1 f4       	brne	.+40     	; 0x1dba <DIO_VoidControlPinPullUp+0x146>
		{
			Set_Bit(PORTC_REG,DIO_uint8SetPin_Id);
    1d92:	a5 e3       	ldi	r26, 0x35	; 53
    1d94:	b0 e0       	ldi	r27, 0x00	; 0
    1d96:	e5 e3       	ldi	r30, 0x35	; 53
    1d98:	f0 e0       	ldi	r31, 0x00	; 0
    1d9a:	80 81       	ld	r24, Z
    1d9c:	48 2f       	mov	r20, r24
    1d9e:	8a 81       	ldd	r24, Y+2	; 0x02
    1da0:	28 2f       	mov	r18, r24
    1da2:	30 e0       	ldi	r19, 0x00	; 0
    1da4:	81 e0       	ldi	r24, 0x01	; 1
    1da6:	90 e0       	ldi	r25, 0x00	; 0
    1da8:	02 2e       	mov	r0, r18
    1daa:	02 c0       	rjmp	.+4      	; 0x1db0 <DIO_VoidControlPinPullUp+0x13c>
    1dac:	88 0f       	add	r24, r24
    1dae:	99 1f       	adc	r25, r25
    1db0:	0a 94       	dec	r0
    1db2:	e2 f7       	brpl	.-8      	; 0x1dac <DIO_VoidControlPinPullUp+0x138>
    1db4:	84 2b       	or	r24, r20
    1db6:	8c 93       	st	X, r24
    1db8:	47 c0       	rjmp	.+142    	; 0x1e48 <DIO_VoidControlPinPullUp+0x1d4>
		}
		else if(Dio_uint8PullUpState==DISABLE_PULLUP)
    1dba:	8b 81       	ldd	r24, Y+3	; 0x03
    1dbc:	88 23       	and	r24, r24
    1dbe:	09 f0       	breq	.+2      	; 0x1dc2 <DIO_VoidControlPinPullUp+0x14e>
    1dc0:	43 c0       	rjmp	.+134    	; 0x1e48 <DIO_VoidControlPinPullUp+0x1d4>
		{
			Clr_Bit(PORTC_REG,DIO_uint8SetPin_Id);
    1dc2:	a5 e3       	ldi	r26, 0x35	; 53
    1dc4:	b0 e0       	ldi	r27, 0x00	; 0
    1dc6:	e5 e3       	ldi	r30, 0x35	; 53
    1dc8:	f0 e0       	ldi	r31, 0x00	; 0
    1dca:	80 81       	ld	r24, Z
    1dcc:	48 2f       	mov	r20, r24
    1dce:	8a 81       	ldd	r24, Y+2	; 0x02
    1dd0:	28 2f       	mov	r18, r24
    1dd2:	30 e0       	ldi	r19, 0x00	; 0
    1dd4:	81 e0       	ldi	r24, 0x01	; 1
    1dd6:	90 e0       	ldi	r25, 0x00	; 0
    1dd8:	02 2e       	mov	r0, r18
    1dda:	02 c0       	rjmp	.+4      	; 0x1de0 <DIO_VoidControlPinPullUp+0x16c>
    1ddc:	88 0f       	add	r24, r24
    1dde:	99 1f       	adc	r25, r25
    1de0:	0a 94       	dec	r0
    1de2:	e2 f7       	brpl	.-8      	; 0x1ddc <DIO_VoidControlPinPullUp+0x168>
    1de4:	80 95       	com	r24
    1de6:	84 23       	and	r24, r20
    1de8:	8c 93       	st	X, r24
    1dea:	2e c0       	rjmp	.+92     	; 0x1e48 <DIO_VoidControlPinPullUp+0x1d4>
		}

		break;
	case 3 :
		if(Dio_uint8PullUpState==ENABLE_PULLUP)
    1dec:	8b 81       	ldd	r24, Y+3	; 0x03
    1dee:	81 30       	cpi	r24, 0x01	; 1
    1df0:	a1 f4       	brne	.+40     	; 0x1e1a <DIO_VoidControlPinPullUp+0x1a6>
		{
			Set_Bit(PORTD_REG,DIO_uint8SetPin_Id);
    1df2:	a2 e3       	ldi	r26, 0x32	; 50
    1df4:	b0 e0       	ldi	r27, 0x00	; 0
    1df6:	e2 e3       	ldi	r30, 0x32	; 50
    1df8:	f0 e0       	ldi	r31, 0x00	; 0
    1dfa:	80 81       	ld	r24, Z
    1dfc:	48 2f       	mov	r20, r24
    1dfe:	8a 81       	ldd	r24, Y+2	; 0x02
    1e00:	28 2f       	mov	r18, r24
    1e02:	30 e0       	ldi	r19, 0x00	; 0
    1e04:	81 e0       	ldi	r24, 0x01	; 1
    1e06:	90 e0       	ldi	r25, 0x00	; 0
    1e08:	02 2e       	mov	r0, r18
    1e0a:	02 c0       	rjmp	.+4      	; 0x1e10 <DIO_VoidControlPinPullUp+0x19c>
    1e0c:	88 0f       	add	r24, r24
    1e0e:	99 1f       	adc	r25, r25
    1e10:	0a 94       	dec	r0
    1e12:	e2 f7       	brpl	.-8      	; 0x1e0c <DIO_VoidControlPinPullUp+0x198>
    1e14:	84 2b       	or	r24, r20
    1e16:	8c 93       	st	X, r24
    1e18:	17 c0       	rjmp	.+46     	; 0x1e48 <DIO_VoidControlPinPullUp+0x1d4>
		}
		else if(Dio_uint8PullUpState==DISABLE_PULLUP)
    1e1a:	8b 81       	ldd	r24, Y+3	; 0x03
    1e1c:	88 23       	and	r24, r24
    1e1e:	a1 f4       	brne	.+40     	; 0x1e48 <DIO_VoidControlPinPullUp+0x1d4>
		{
			Clr_Bit(PORTD_REG,DIO_uint8SetPin_Id);
    1e20:	a2 e3       	ldi	r26, 0x32	; 50
    1e22:	b0 e0       	ldi	r27, 0x00	; 0
    1e24:	e2 e3       	ldi	r30, 0x32	; 50
    1e26:	f0 e0       	ldi	r31, 0x00	; 0
    1e28:	80 81       	ld	r24, Z
    1e2a:	48 2f       	mov	r20, r24
    1e2c:	8a 81       	ldd	r24, Y+2	; 0x02
    1e2e:	28 2f       	mov	r18, r24
    1e30:	30 e0       	ldi	r19, 0x00	; 0
    1e32:	81 e0       	ldi	r24, 0x01	; 1
    1e34:	90 e0       	ldi	r25, 0x00	; 0
    1e36:	02 2e       	mov	r0, r18
    1e38:	02 c0       	rjmp	.+4      	; 0x1e3e <DIO_VoidControlPinPullUp+0x1ca>
    1e3a:	88 0f       	add	r24, r24
    1e3c:	99 1f       	adc	r25, r25
    1e3e:	0a 94       	dec	r0
    1e40:	e2 f7       	brpl	.-8      	; 0x1e3a <DIO_VoidControlPinPullUp+0x1c6>
    1e42:	80 95       	com	r24
    1e44:	84 23       	and	r24, r20
    1e46:	8c 93       	st	X, r24
		}

		break;
	}

}
    1e48:	0f 90       	pop	r0
    1e4a:	0f 90       	pop	r0
    1e4c:	0f 90       	pop	r0
    1e4e:	0f 90       	pop	r0
    1e50:	0f 90       	pop	r0
    1e52:	cf 91       	pop	r28
    1e54:	df 91       	pop	r29
    1e56:	08 95       	ret

00001e58 <DIO_VoidSetSpecialPortDir>:




void DIO_VoidSetSpecialPortDir(uint8 DIO_uint8CopyPort   ,  uint8 DIO_uint8CopyPortDir)
{
    1e58:	df 93       	push	r29
    1e5a:	cf 93       	push	r28
    1e5c:	00 d0       	rcall	.+0      	; 0x1e5e <DIO_VoidSetSpecialPortDir+0x6>
    1e5e:	00 d0       	rcall	.+0      	; 0x1e60 <DIO_VoidSetSpecialPortDir+0x8>
    1e60:	cd b7       	in	r28, 0x3d	; 61
    1e62:	de b7       	in	r29, 0x3e	; 62
    1e64:	89 83       	std	Y+1, r24	; 0x01
    1e66:	6a 83       	std	Y+2, r22	; 0x02
	switch(DIO_uint8CopyPort)
    1e68:	89 81       	ldd	r24, Y+1	; 0x01
    1e6a:	28 2f       	mov	r18, r24
    1e6c:	30 e0       	ldi	r19, 0x00	; 0
    1e6e:	3c 83       	std	Y+4, r19	; 0x04
    1e70:	2b 83       	std	Y+3, r18	; 0x03
    1e72:	8b 81       	ldd	r24, Y+3	; 0x03
    1e74:	9c 81       	ldd	r25, Y+4	; 0x04
    1e76:	81 30       	cpi	r24, 0x01	; 1
    1e78:	91 05       	cpc	r25, r1
    1e7a:	d1 f0       	breq	.+52     	; 0x1eb0 <DIO_VoidSetSpecialPortDir+0x58>
    1e7c:	2b 81       	ldd	r18, Y+3	; 0x03
    1e7e:	3c 81       	ldd	r19, Y+4	; 0x04
    1e80:	22 30       	cpi	r18, 0x02	; 2
    1e82:	31 05       	cpc	r19, r1
    1e84:	2c f4       	brge	.+10     	; 0x1e90 <DIO_VoidSetSpecialPortDir+0x38>
    1e86:	8b 81       	ldd	r24, Y+3	; 0x03
    1e88:	9c 81       	ldd	r25, Y+4	; 0x04
    1e8a:	00 97       	sbiw	r24, 0x00	; 0
    1e8c:	61 f0       	breq	.+24     	; 0x1ea6 <DIO_VoidSetSpecialPortDir+0x4e>
    1e8e:	1e c0       	rjmp	.+60     	; 0x1ecc <DIO_VoidSetSpecialPortDir+0x74>
    1e90:	2b 81       	ldd	r18, Y+3	; 0x03
    1e92:	3c 81       	ldd	r19, Y+4	; 0x04
    1e94:	22 30       	cpi	r18, 0x02	; 2
    1e96:	31 05       	cpc	r19, r1
    1e98:	81 f0       	breq	.+32     	; 0x1eba <DIO_VoidSetSpecialPortDir+0x62>
    1e9a:	8b 81       	ldd	r24, Y+3	; 0x03
    1e9c:	9c 81       	ldd	r25, Y+4	; 0x04
    1e9e:	83 30       	cpi	r24, 0x03	; 3
    1ea0:	91 05       	cpc	r25, r1
    1ea2:	81 f0       	breq	.+32     	; 0x1ec4 <DIO_VoidSetSpecialPortDir+0x6c>
    1ea4:	13 c0       	rjmp	.+38     	; 0x1ecc <DIO_VoidSetSpecialPortDir+0x74>
	{
	case 0:   DDRA_REG=DIO_uint8CopyPortDir; break;
    1ea6:	ea e3       	ldi	r30, 0x3A	; 58
    1ea8:	f0 e0       	ldi	r31, 0x00	; 0
    1eaa:	8a 81       	ldd	r24, Y+2	; 0x02
    1eac:	80 83       	st	Z, r24
    1eae:	0e c0       	rjmp	.+28     	; 0x1ecc <DIO_VoidSetSpecialPortDir+0x74>
	case 1:   DDRB_REG=DIO_uint8CopyPortDir; break;
    1eb0:	e7 e3       	ldi	r30, 0x37	; 55
    1eb2:	f0 e0       	ldi	r31, 0x00	; 0
    1eb4:	8a 81       	ldd	r24, Y+2	; 0x02
    1eb6:	80 83       	st	Z, r24
    1eb8:	09 c0       	rjmp	.+18     	; 0x1ecc <DIO_VoidSetSpecialPortDir+0x74>
	case 2:   DDRC_REG=DIO_uint8CopyPortDir; break;
    1eba:	e4 e3       	ldi	r30, 0x34	; 52
    1ebc:	f0 e0       	ldi	r31, 0x00	; 0
    1ebe:	8a 81       	ldd	r24, Y+2	; 0x02
    1ec0:	80 83       	st	Z, r24
    1ec2:	04 c0       	rjmp	.+8      	; 0x1ecc <DIO_VoidSetSpecialPortDir+0x74>
	case 3:   DDRD_REG=DIO_uint8CopyPortDir; break;
    1ec4:	e1 e3       	ldi	r30, 0x31	; 49
    1ec6:	f0 e0       	ldi	r31, 0x00	; 0
    1ec8:	8a 81       	ldd	r24, Y+2	; 0x02
    1eca:	80 83       	st	Z, r24

	}

}
    1ecc:	0f 90       	pop	r0
    1ece:	0f 90       	pop	r0
    1ed0:	0f 90       	pop	r0
    1ed2:	0f 90       	pop	r0
    1ed4:	cf 91       	pop	r28
    1ed6:	df 91       	pop	r29
    1ed8:	08 95       	ret

00001eda <DIO_VoidSetSpecialPortValue>:


void DIO_VoidSetSpecialPortValue(uint8 DIO_uint8SetPort , uint8 DIO_uint8SetPortValue)
{
    1eda:	df 93       	push	r29
    1edc:	cf 93       	push	r28
    1ede:	00 d0       	rcall	.+0      	; 0x1ee0 <DIO_VoidSetSpecialPortValue+0x6>
    1ee0:	00 d0       	rcall	.+0      	; 0x1ee2 <DIO_VoidSetSpecialPortValue+0x8>
    1ee2:	cd b7       	in	r28, 0x3d	; 61
    1ee4:	de b7       	in	r29, 0x3e	; 62
    1ee6:	89 83       	std	Y+1, r24	; 0x01
    1ee8:	6a 83       	std	Y+2, r22	; 0x02

	switch(DIO_uint8SetPort)
    1eea:	89 81       	ldd	r24, Y+1	; 0x01
    1eec:	28 2f       	mov	r18, r24
    1eee:	30 e0       	ldi	r19, 0x00	; 0
    1ef0:	3c 83       	std	Y+4, r19	; 0x04
    1ef2:	2b 83       	std	Y+3, r18	; 0x03
    1ef4:	8b 81       	ldd	r24, Y+3	; 0x03
    1ef6:	9c 81       	ldd	r25, Y+4	; 0x04
    1ef8:	81 30       	cpi	r24, 0x01	; 1
    1efa:	91 05       	cpc	r25, r1
    1efc:	d1 f0       	breq	.+52     	; 0x1f32 <DIO_VoidSetSpecialPortValue+0x58>
    1efe:	2b 81       	ldd	r18, Y+3	; 0x03
    1f00:	3c 81       	ldd	r19, Y+4	; 0x04
    1f02:	22 30       	cpi	r18, 0x02	; 2
    1f04:	31 05       	cpc	r19, r1
    1f06:	2c f4       	brge	.+10     	; 0x1f12 <DIO_VoidSetSpecialPortValue+0x38>
    1f08:	8b 81       	ldd	r24, Y+3	; 0x03
    1f0a:	9c 81       	ldd	r25, Y+4	; 0x04
    1f0c:	00 97       	sbiw	r24, 0x00	; 0
    1f0e:	61 f0       	breq	.+24     	; 0x1f28 <DIO_VoidSetSpecialPortValue+0x4e>
    1f10:	1e c0       	rjmp	.+60     	; 0x1f4e <DIO_VoidSetSpecialPortValue+0x74>
    1f12:	2b 81       	ldd	r18, Y+3	; 0x03
    1f14:	3c 81       	ldd	r19, Y+4	; 0x04
    1f16:	22 30       	cpi	r18, 0x02	; 2
    1f18:	31 05       	cpc	r19, r1
    1f1a:	81 f0       	breq	.+32     	; 0x1f3c <DIO_VoidSetSpecialPortValue+0x62>
    1f1c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f1e:	9c 81       	ldd	r25, Y+4	; 0x04
    1f20:	83 30       	cpi	r24, 0x03	; 3
    1f22:	91 05       	cpc	r25, r1
    1f24:	81 f0       	breq	.+32     	; 0x1f46 <DIO_VoidSetSpecialPortValue+0x6c>
    1f26:	13 c0       	rjmp	.+38     	; 0x1f4e <DIO_VoidSetSpecialPortValue+0x74>
	{
	case 0:   PORTA_REG=DIO_uint8SetPortValue; break;
    1f28:	eb e3       	ldi	r30, 0x3B	; 59
    1f2a:	f0 e0       	ldi	r31, 0x00	; 0
    1f2c:	8a 81       	ldd	r24, Y+2	; 0x02
    1f2e:	80 83       	st	Z, r24
    1f30:	0e c0       	rjmp	.+28     	; 0x1f4e <DIO_VoidSetSpecialPortValue+0x74>
	case 1:   PORTB_REG=DIO_uint8SetPortValue; break;
    1f32:	e8 e3       	ldi	r30, 0x38	; 56
    1f34:	f0 e0       	ldi	r31, 0x00	; 0
    1f36:	8a 81       	ldd	r24, Y+2	; 0x02
    1f38:	80 83       	st	Z, r24
    1f3a:	09 c0       	rjmp	.+18     	; 0x1f4e <DIO_VoidSetSpecialPortValue+0x74>
	case 2:   PORTC_REG=DIO_uint8SetPortValue; break;
    1f3c:	e5 e3       	ldi	r30, 0x35	; 53
    1f3e:	f0 e0       	ldi	r31, 0x00	; 0
    1f40:	8a 81       	ldd	r24, Y+2	; 0x02
    1f42:	80 83       	st	Z, r24
    1f44:	04 c0       	rjmp	.+8      	; 0x1f4e <DIO_VoidSetSpecialPortValue+0x74>
	case 3:   PORTD_REG=DIO_uint8SetPortValue; break;
    1f46:	e2 e3       	ldi	r30, 0x32	; 50
    1f48:	f0 e0       	ldi	r31, 0x00	; 0
    1f4a:	8a 81       	ldd	r24, Y+2	; 0x02
    1f4c:	80 83       	st	Z, r24
	default:								   break;
	}


}
    1f4e:	0f 90       	pop	r0
    1f50:	0f 90       	pop	r0
    1f52:	0f 90       	pop	r0
    1f54:	0f 90       	pop	r0
    1f56:	cf 91       	pop	r28
    1f58:	df 91       	pop	r29
    1f5a:	08 95       	ret

00001f5c <DIO_VoidSetToggelValue>:



void DIO_VoidSetToggelValue(uint8 DIO_uint8SetPort , uint8 DIO_uint8Setpin_Id)
{
    1f5c:	df 93       	push	r29
    1f5e:	cf 93       	push	r28
    1f60:	00 d0       	rcall	.+0      	; 0x1f62 <DIO_VoidSetToggelValue+0x6>
    1f62:	00 d0       	rcall	.+0      	; 0x1f64 <DIO_VoidSetToggelValue+0x8>
    1f64:	cd b7       	in	r28, 0x3d	; 61
    1f66:	de b7       	in	r29, 0x3e	; 62
    1f68:	89 83       	std	Y+1, r24	; 0x01
    1f6a:	6a 83       	std	Y+2, r22	; 0x02

	switch(DIO_uint8SetPort)
    1f6c:	89 81       	ldd	r24, Y+1	; 0x01
    1f6e:	28 2f       	mov	r18, r24
    1f70:	30 e0       	ldi	r19, 0x00	; 0
    1f72:	3c 83       	std	Y+4, r19	; 0x04
    1f74:	2b 83       	std	Y+3, r18	; 0x03
    1f76:	8b 81       	ldd	r24, Y+3	; 0x03
    1f78:	9c 81       	ldd	r25, Y+4	; 0x04
    1f7a:	81 30       	cpi	r24, 0x01	; 1
    1f7c:	91 05       	cpc	r25, r1
    1f7e:	49 f1       	breq	.+82     	; 0x1fd2 <DIO_VoidSetToggelValue+0x76>
    1f80:	2b 81       	ldd	r18, Y+3	; 0x03
    1f82:	3c 81       	ldd	r19, Y+4	; 0x04
    1f84:	22 30       	cpi	r18, 0x02	; 2
    1f86:	31 05       	cpc	r19, r1
    1f88:	2c f4       	brge	.+10     	; 0x1f94 <DIO_VoidSetToggelValue+0x38>
    1f8a:	8b 81       	ldd	r24, Y+3	; 0x03
    1f8c:	9c 81       	ldd	r25, Y+4	; 0x04
    1f8e:	00 97       	sbiw	r24, 0x00	; 0
    1f90:	61 f0       	breq	.+24     	; 0x1faa <DIO_VoidSetToggelValue+0x4e>
    1f92:	5a c0       	rjmp	.+180    	; 0x2048 <DIO_VoidSetToggelValue+0xec>
    1f94:	2b 81       	ldd	r18, Y+3	; 0x03
    1f96:	3c 81       	ldd	r19, Y+4	; 0x04
    1f98:	22 30       	cpi	r18, 0x02	; 2
    1f9a:	31 05       	cpc	r19, r1
    1f9c:	71 f1       	breq	.+92     	; 0x1ffa <DIO_VoidSetToggelValue+0x9e>
    1f9e:	8b 81       	ldd	r24, Y+3	; 0x03
    1fa0:	9c 81       	ldd	r25, Y+4	; 0x04
    1fa2:	83 30       	cpi	r24, 0x03	; 3
    1fa4:	91 05       	cpc	r25, r1
    1fa6:	e9 f1       	breq	.+122    	; 0x2022 <DIO_VoidSetToggelValue+0xc6>
    1fa8:	4f c0       	rjmp	.+158    	; 0x2048 <DIO_VoidSetToggelValue+0xec>
	{
	case 0 :
		Toggle_Bit(PORTA_REG,DIO_uint8Setpin_Id);
    1faa:	ab e3       	ldi	r26, 0x3B	; 59
    1fac:	b0 e0       	ldi	r27, 0x00	; 0
    1fae:	eb e3       	ldi	r30, 0x3B	; 59
    1fb0:	f0 e0       	ldi	r31, 0x00	; 0
    1fb2:	80 81       	ld	r24, Z
    1fb4:	48 2f       	mov	r20, r24
    1fb6:	8a 81       	ldd	r24, Y+2	; 0x02
    1fb8:	28 2f       	mov	r18, r24
    1fba:	30 e0       	ldi	r19, 0x00	; 0
    1fbc:	81 e0       	ldi	r24, 0x01	; 1
    1fbe:	90 e0       	ldi	r25, 0x00	; 0
    1fc0:	02 2e       	mov	r0, r18
    1fc2:	02 c0       	rjmp	.+4      	; 0x1fc8 <DIO_VoidSetToggelValue+0x6c>
    1fc4:	88 0f       	add	r24, r24
    1fc6:	99 1f       	adc	r25, r25
    1fc8:	0a 94       	dec	r0
    1fca:	e2 f7       	brpl	.-8      	; 0x1fc4 <DIO_VoidSetToggelValue+0x68>
    1fcc:	84 27       	eor	r24, r20
    1fce:	8c 93       	st	X, r24
    1fd0:	3b c0       	rjmp	.+118    	; 0x2048 <DIO_VoidSetToggelValue+0xec>
		break;
	case 1 :
		Toggle_Bit(PORTB_REG,DIO_uint8Setpin_Id);
    1fd2:	a8 e3       	ldi	r26, 0x38	; 56
    1fd4:	b0 e0       	ldi	r27, 0x00	; 0
    1fd6:	e8 e3       	ldi	r30, 0x38	; 56
    1fd8:	f0 e0       	ldi	r31, 0x00	; 0
    1fda:	80 81       	ld	r24, Z
    1fdc:	48 2f       	mov	r20, r24
    1fde:	8a 81       	ldd	r24, Y+2	; 0x02
    1fe0:	28 2f       	mov	r18, r24
    1fe2:	30 e0       	ldi	r19, 0x00	; 0
    1fe4:	81 e0       	ldi	r24, 0x01	; 1
    1fe6:	90 e0       	ldi	r25, 0x00	; 0
    1fe8:	02 2e       	mov	r0, r18
    1fea:	02 c0       	rjmp	.+4      	; 0x1ff0 <DIO_VoidSetToggelValue+0x94>
    1fec:	88 0f       	add	r24, r24
    1fee:	99 1f       	adc	r25, r25
    1ff0:	0a 94       	dec	r0
    1ff2:	e2 f7       	brpl	.-8      	; 0x1fec <DIO_VoidSetToggelValue+0x90>
    1ff4:	84 27       	eor	r24, r20
    1ff6:	8c 93       	st	X, r24
    1ff8:	27 c0       	rjmp	.+78     	; 0x2048 <DIO_VoidSetToggelValue+0xec>
		break;
	case 2 :
		Toggle_Bit(PORTC_REG,DIO_uint8Setpin_Id);
    1ffa:	a5 e3       	ldi	r26, 0x35	; 53
    1ffc:	b0 e0       	ldi	r27, 0x00	; 0
    1ffe:	e5 e3       	ldi	r30, 0x35	; 53
    2000:	f0 e0       	ldi	r31, 0x00	; 0
    2002:	80 81       	ld	r24, Z
    2004:	48 2f       	mov	r20, r24
    2006:	8a 81       	ldd	r24, Y+2	; 0x02
    2008:	28 2f       	mov	r18, r24
    200a:	30 e0       	ldi	r19, 0x00	; 0
    200c:	81 e0       	ldi	r24, 0x01	; 1
    200e:	90 e0       	ldi	r25, 0x00	; 0
    2010:	02 2e       	mov	r0, r18
    2012:	02 c0       	rjmp	.+4      	; 0x2018 <DIO_VoidSetToggelValue+0xbc>
    2014:	88 0f       	add	r24, r24
    2016:	99 1f       	adc	r25, r25
    2018:	0a 94       	dec	r0
    201a:	e2 f7       	brpl	.-8      	; 0x2014 <DIO_VoidSetToggelValue+0xb8>
    201c:	84 27       	eor	r24, r20
    201e:	8c 93       	st	X, r24
    2020:	13 c0       	rjmp	.+38     	; 0x2048 <DIO_VoidSetToggelValue+0xec>

		break;
	case 3 :
		Toggle_Bit(PORTD_REG,DIO_uint8Setpin_Id);
    2022:	a2 e3       	ldi	r26, 0x32	; 50
    2024:	b0 e0       	ldi	r27, 0x00	; 0
    2026:	e2 e3       	ldi	r30, 0x32	; 50
    2028:	f0 e0       	ldi	r31, 0x00	; 0
    202a:	80 81       	ld	r24, Z
    202c:	48 2f       	mov	r20, r24
    202e:	8a 81       	ldd	r24, Y+2	; 0x02
    2030:	28 2f       	mov	r18, r24
    2032:	30 e0       	ldi	r19, 0x00	; 0
    2034:	81 e0       	ldi	r24, 0x01	; 1
    2036:	90 e0       	ldi	r25, 0x00	; 0
    2038:	02 2e       	mov	r0, r18
    203a:	02 c0       	rjmp	.+4      	; 0x2040 <DIO_VoidSetToggelValue+0xe4>
    203c:	88 0f       	add	r24, r24
    203e:	99 1f       	adc	r25, r25
    2040:	0a 94       	dec	r0
    2042:	e2 f7       	brpl	.-8      	; 0x203c <DIO_VoidSetToggelValue+0xe0>
    2044:	84 27       	eor	r24, r20
    2046:	8c 93       	st	X, r24
		break;
	}


}
    2048:	0f 90       	pop	r0
    204a:	0f 90       	pop	r0
    204c:	0f 90       	pop	r0
    204e:	0f 90       	pop	r0
    2050:	cf 91       	pop	r28
    2052:	df 91       	pop	r29
    2054:	08 95       	ret

00002056 <DIO_ReadSegmentOfAddress>:


uint8 DIO_ReadSegmentOfAddress(uint8 Address ,uint8 Segment )
{
    2056:	df 93       	push	r29
    2058:	cf 93       	push	r28
    205a:	00 d0       	rcall	.+0      	; 0x205c <DIO_ReadSegmentOfAddress+0x6>
    205c:	cd b7       	in	r28, 0x3d	; 61
    205e:	de b7       	in	r29, 0x3e	; 62
    2060:	89 83       	std	Y+1, r24	; 0x01
    2062:	6a 83       	std	Y+2, r22	; 0x02
	return Get_Bit(Address,Segment);
    2064:	89 81       	ldd	r24, Y+1	; 0x01
    2066:	28 2f       	mov	r18, r24
    2068:	30 e0       	ldi	r19, 0x00	; 0
    206a:	8a 81       	ldd	r24, Y+2	; 0x02
    206c:	88 2f       	mov	r24, r24
    206e:	90 e0       	ldi	r25, 0x00	; 0
    2070:	a9 01       	movw	r20, r18
    2072:	02 c0       	rjmp	.+4      	; 0x2078 <DIO_ReadSegmentOfAddress+0x22>
    2074:	55 95       	asr	r21
    2076:	47 95       	ror	r20
    2078:	8a 95       	dec	r24
    207a:	e2 f7       	brpl	.-8      	; 0x2074 <DIO_ReadSegmentOfAddress+0x1e>
    207c:	ca 01       	movw	r24, r20
    207e:	81 70       	andi	r24, 0x01	; 1
}
    2080:	0f 90       	pop	r0
    2082:	0f 90       	pop	r0
    2084:	cf 91       	pop	r28
    2086:	df 91       	pop	r29
    2088:	08 95       	ret

0000208a <ADC_init>:
/*******************************************************************************
 *                      Functions Definitions                                  *
 *******************************************************************************/

void ADC_init(void)
{
    208a:	df 93       	push	r29
    208c:	cf 93       	push	r28
    208e:	cd b7       	in	r28, 0x3d	; 61
    2090:	de b7       	in	r29, 0x3e	; 62
	/* ADMUX Register Bits Description:
	 * REFS1:0 = 00 to choose to connect external reference voltage by input this voltage through AREF pin
	 * ADLAR   = 0 right adjusted
	 * MUX4:0  = 00000 to choose channel 0 as initialization
	 */
	ADMUX = 0;
    2092:	e7 e2       	ldi	r30, 0x27	; 39
    2094:	f0 e0       	ldi	r31, 0x00	; 0
    2096:	10 82       	st	Z, r1
	/* ADCSRA Register Bits Description:
	 * ADEN    = 1 Enable ADC
	 * ADIE    = 0 Disable ADC Interrupt
	 * ADPS2:0 = 011 to choose ADC_Clock=F_CPU/8=1Mhz/8=125Khz --> ADC must operate in range 50-200Khz
	 */
	ADCSRA |= (1<<ADEN) | (1<<ADPS1) | (1<<ADPS0);
    2098:	a6 e2       	ldi	r26, 0x26	; 38
    209a:	b0 e0       	ldi	r27, 0x00	; 0
    209c:	e6 e2       	ldi	r30, 0x26	; 38
    209e:	f0 e0       	ldi	r31, 0x00	; 0
    20a0:	80 81       	ld	r24, Z
    20a2:	83 68       	ori	r24, 0x83	; 131
    20a4:	8c 93       	st	X, r24
}
    20a6:	cf 91       	pop	r28
    20a8:	df 91       	pop	r29
    20aa:	08 95       	ret

000020ac <ADC_readChannel>:

uint16 ADC_readChannel(uint8 channel_num)
{
    20ac:	df 93       	push	r29
    20ae:	cf 93       	push	r28
    20b0:	0f 92       	push	r0
    20b2:	cd b7       	in	r28, 0x3d	; 61
    20b4:	de b7       	in	r29, 0x3e	; 62
    20b6:	89 83       	std	Y+1, r24	; 0x01
	channel_num &= 0x07; /* channel number must be from 0 --> 7 */
    20b8:	89 81       	ldd	r24, Y+1	; 0x01
    20ba:	87 70       	andi	r24, 0x07	; 7
    20bc:	89 83       	std	Y+1, r24	; 0x01
	ADMUX &= 0xE0; /* clear first 5 bits in the ADMUX (channel number MUX4:0 bits) before set the required channel */
    20be:	a7 e2       	ldi	r26, 0x27	; 39
    20c0:	b0 e0       	ldi	r27, 0x00	; 0
    20c2:	e7 e2       	ldi	r30, 0x27	; 39
    20c4:	f0 e0       	ldi	r31, 0x00	; 0
    20c6:	80 81       	ld	r24, Z
    20c8:	80 7e       	andi	r24, 0xE0	; 224
    20ca:	8c 93       	st	X, r24
	ADMUX = ADMUX | channel_num; /* choose the correct channel by setting the channel number in MUX4:0 bits */
    20cc:	a7 e2       	ldi	r26, 0x27	; 39
    20ce:	b0 e0       	ldi	r27, 0x00	; 0
    20d0:	e7 e2       	ldi	r30, 0x27	; 39
    20d2:	f0 e0       	ldi	r31, 0x00	; 0
    20d4:	90 81       	ld	r25, Z
    20d6:	89 81       	ldd	r24, Y+1	; 0x01
    20d8:	89 2b       	or	r24, r25
    20da:	8c 93       	st	X, r24
	Set_Bit(ADCSRA,ADSC); /* start conversion write '1' to ADSC */
    20dc:	a6 e2       	ldi	r26, 0x26	; 38
    20de:	b0 e0       	ldi	r27, 0x00	; 0
    20e0:	e6 e2       	ldi	r30, 0x26	; 38
    20e2:	f0 e0       	ldi	r31, 0x00	; 0
    20e4:	80 81       	ld	r24, Z
    20e6:	80 64       	ori	r24, 0x40	; 64
    20e8:	8c 93       	st	X, r24
	while(Get_Bit(ADCSRA,ADIF)==0); /* wait for conversion to complete ADIF becomes '1' */
    20ea:	e6 e2       	ldi	r30, 0x26	; 38
    20ec:	f0 e0       	ldi	r31, 0x00	; 0
    20ee:	80 81       	ld	r24, Z
    20f0:	82 95       	swap	r24
    20f2:	8f 70       	andi	r24, 0x0F	; 15
    20f4:	88 2f       	mov	r24, r24
    20f6:	90 e0       	ldi	r25, 0x00	; 0
    20f8:	81 70       	andi	r24, 0x01	; 1
    20fa:	90 70       	andi	r25, 0x00	; 0
    20fc:	00 97       	sbiw	r24, 0x00	; 0
    20fe:	a9 f3       	breq	.-22     	; 0x20ea <ADC_readChannel+0x3e>
	Set_Bit(ADCSRA,ADIF); /* clear ADIF by write '1' to it :) */
    2100:	a6 e2       	ldi	r26, 0x26	; 38
    2102:	b0 e0       	ldi	r27, 0x00	; 0
    2104:	e6 e2       	ldi	r30, 0x26	; 38
    2106:	f0 e0       	ldi	r31, 0x00	; 0
    2108:	80 81       	ld	r24, Z
    210a:	80 61       	ori	r24, 0x10	; 16
    210c:	8c 93       	st	X, r24
	return ADC; /* return the data register */
    210e:	e4 e2       	ldi	r30, 0x24	; 36
    2110:	f0 e0       	ldi	r31, 0x00	; 0
    2112:	80 81       	ld	r24, Z
    2114:	91 81       	ldd	r25, Z+1	; 0x01
}
    2116:	0f 90       	pop	r0
    2118:	cf 91       	pop	r28
    211a:	df 91       	pop	r29
    211c:	08 95       	ret

0000211e <TempSensor_Range>:




uint8 TempSensor_Range(uint16 ADC_Value)
{
    211e:	df 93       	push	r29
    2120:	cf 93       	push	r28
    2122:	00 d0       	rcall	.+0      	; 0x2124 <TempSensor_Range+0x6>
    2124:	00 d0       	rcall	.+0      	; 0x2126 <TempSensor_Range+0x8>
    2126:	cd b7       	in	r28, 0x3d	; 61
    2128:	de b7       	in	r29, 0x3e	; 62
    212a:	9c 83       	std	Y+4, r25	; 0x04
    212c:	8b 83       	std	Y+3, r24	; 0x03
	uint16 Temperature       = (uint16)(((uint32)ADC_Value*256UL)/1024);;
    212e:	8b 81       	ldd	r24, Y+3	; 0x03
    2130:	9c 81       	ldd	r25, Y+4	; 0x04
    2132:	cc 01       	movw	r24, r24
    2134:	a0 e0       	ldi	r26, 0x00	; 0
    2136:	b0 e0       	ldi	r27, 0x00	; 0
    2138:	ba 2f       	mov	r27, r26
    213a:	a9 2f       	mov	r26, r25
    213c:	98 2f       	mov	r25, r24
    213e:	88 27       	eor	r24, r24
    2140:	07 2e       	mov	r0, r23
    2142:	7a e0       	ldi	r23, 0x0A	; 10
    2144:	b6 95       	lsr	r27
    2146:	a7 95       	ror	r26
    2148:	97 95       	ror	r25
    214a:	87 95       	ror	r24
    214c:	7a 95       	dec	r23
    214e:	d1 f7       	brne	.-12     	; 0x2144 <TempSensor_Range+0x26>
    2150:	70 2d       	mov	r23, r0
    2152:	9a 83       	std	Y+2, r25	; 0x02
    2154:	89 83       	std	Y+1, r24	; 0x01

	   if(ADC_Value< (Temperature/2) )
    2156:	89 81       	ldd	r24, Y+1	; 0x01
    2158:	9a 81       	ldd	r25, Y+2	; 0x02
    215a:	9c 01       	movw	r18, r24
    215c:	36 95       	lsr	r19
    215e:	27 95       	ror	r18
    2160:	8b 81       	ldd	r24, Y+3	; 0x03
    2162:	9c 81       	ldd	r25, Y+4	; 0x04
    2164:	82 17       	cp	r24, r18
    2166:	93 07       	cpc	r25, r19
    2168:	18 f4       	brcc	.+6      	; 0x2170 <TempSensor_Range+0x52>
		{
		Temperature = LOW;
    216a:	1a 82       	std	Y+2, r1	; 0x02
    216c:	19 82       	std	Y+1, r1	; 0x01
    216e:	04 c0       	rjmp	.+8      	; 0x2178 <TempSensor_Range+0x5a>
		}
		else
		{
			Temperature = HIGH;
    2170:	81 e0       	ldi	r24, 0x01	; 1
    2172:	90 e0       	ldi	r25, 0x00	; 0
    2174:	9a 83       	std	Y+2, r25	; 0x02
    2176:	89 83       	std	Y+1, r24	; 0x01
		}

	return Temperature ;
    2178:	89 81       	ldd	r24, Y+1	; 0x01
}
    217a:	0f 90       	pop	r0
    217c:	0f 90       	pop	r0
    217e:	0f 90       	pop	r0
    2180:	0f 90       	pop	r0
    2182:	cf 91       	pop	r28
    2184:	df 91       	pop	r29
    2186:	08 95       	ret

00002188 <SevenSeg_VoidSetOffOrON>:

/****************************************************************************************************************/
/*************************************SEVEN SEGMENT INIT*********************************************************/
/****************************************************************************************************************/
void SevenSeg_VoidSetOffOrON(uint8 SevenSeg_VoidSetState)
{
    2188:	df 93       	push	r29
    218a:	cf 93       	push	r28
    218c:	0f 92       	push	r0
    218e:	cd b7       	in	r28, 0x3d	; 61
    2190:	de b7       	in	r29, 0x3e	; 62
    2192:	89 83       	std	Y+1, r24	; 0x01
	DIO_VoidSetPinDir(ENABLE_PORT,ENABLE_ONES , OUTPUT);
    2194:	83 e0       	ldi	r24, 0x03	; 3
    2196:	60 e0       	ldi	r22, 0x00	; 0
    2198:	41 e0       	ldi	r20, 0x01	; 1
    219a:	0e 94 bb 0a 	call	0x1576	; 0x1576 <DIO_VoidSetPinDir>
	DIO_VoidSetPinDir(ENABLE_PORT,ENABLE_TENS , OUTPUT);
    219e:	83 e0       	ldi	r24, 0x03	; 3
    21a0:	61 e0       	ldi	r22, 0x01	; 1
    21a2:	41 e0       	ldi	r20, 0x01	; 1
    21a4:	0e 94 bb 0a 	call	0x1576	; 0x1576 <DIO_VoidSetPinDir>
	DDRC_REG = 0xFF;
    21a8:	e4 e3       	ldi	r30, 0x34	; 52
    21aa:	f0 e0       	ldi	r31, 0x00	; 0
    21ac:	8f ef       	ldi	r24, 0xFF	; 255
    21ae:	80 83       	st	Z, r24
	if (SevenSeg_VoidSetState == ON )
    21b0:	89 81       	ldd	r24, Y+1	; 0x01
    21b2:	82 30       	cpi	r24, 0x02	; 2
    21b4:	29 f4       	brne	.+10     	; 0x21c0 <SevenSeg_VoidSetOffOrON+0x38>
		case 1:
			DIO_VoidSetAllPortDir(PORTB ,OUTPUT);
			break;

		case 2:
			DIO_VoidSetAllPortDir(PORTC ,OUTPUT);
    21b6:	82 e0       	ldi	r24, 0x02	; 2
    21b8:	61 e0       	ldi	r22, 0x01	; 1
    21ba:	0e 94 21 0d 	call	0x1a42	; 0x1a42 <DIO_VoidSetAllPortDir>
    21be:	07 c0       	rjmp	.+14     	; 0x21ce <SevenSeg_VoidSetOffOrON+0x46>
		default:

			break;
		}
	}
	else if (SevenSeg_VoidSetState == OFF)
    21c0:	89 81       	ldd	r24, Y+1	; 0x01
    21c2:	81 30       	cpi	r24, 0x01	; 1
    21c4:	21 f4       	brne	.+8      	; 0x21ce <SevenSeg_VoidSetOffOrON+0x46>
		case 1:
			DIO_VoidSetAllPortDir(PORTB ,INPUT);
			break;

		case 2:
			DIO_VoidSetAllPortDir(PORTC ,INPUT);
    21c6:	82 e0       	ldi	r24, 0x02	; 2
    21c8:	60 e0       	ldi	r22, 0x00	; 0
    21ca:	0e 94 21 0d 	call	0x1a42	; 0x1a42 <DIO_VoidSetAllPortDir>

			break;
		}
	}

}
    21ce:	0f 90       	pop	r0
    21d0:	cf 91       	pop	r28
    21d2:	df 91       	pop	r29
    21d4:	08 95       	ret

000021d6 <SevenSeg_VoidDisplyNumber>:


void SevenSeg_VoidDisplyNumber(uint8 SevenSeg_uint8SetNumber)
{
    21d6:	df 93       	push	r29
    21d8:	cf 93       	push	r28
    21da:	0f 92       	push	r0
    21dc:	cd b7       	in	r28, 0x3d	; 61
    21de:	de b7       	in	r29, 0x3e	; 62
    21e0:	89 83       	std	Y+1, r24	; 0x01
	//DIO_VoidSetAllPortValue(Port_Used , array[SevenSeg_uint8SetNumber]) ;
	DIO_VoidSetSpecialPortValue(Port_Used,array[SevenSeg_uint8SetNumber]);
    21e2:	89 81       	ldd	r24, Y+1	; 0x01
    21e4:	88 2f       	mov	r24, r24
    21e6:	90 e0       	ldi	r25, 0x00	; 0
    21e8:	fc 01       	movw	r30, r24
    21ea:	ee 51       	subi	r30, 0x1E	; 30
    21ec:	fe 4f       	sbci	r31, 0xFE	; 254
    21ee:	90 81       	ld	r25, Z
    21f0:	82 e0       	ldi	r24, 0x02	; 2
    21f2:	69 2f       	mov	r22, r25
    21f4:	0e 94 6d 0f 	call	0x1eda	; 0x1eda <DIO_VoidSetSpecialPortValue>
	}

	 */


}
    21f8:	0f 90       	pop	r0
    21fa:	cf 91       	pop	r28
    21fc:	df 91       	pop	r29
    21fe:	08 95       	ret

00002200 <Seven_Segment_Pin_0>:


void Seven_Segment_Pin_0(uint8 state)
{
    2200:	df 93       	push	r29
    2202:	cf 93       	push	r28
    2204:	0f 92       	push	r0
    2206:	cd b7       	in	r28, 0x3d	; 61
    2208:	de b7       	in	r29, 0x3e	; 62
    220a:	89 83       	std	Y+1, r24	; 0x01
	if(state == OFF)
    220c:	89 81       	ldd	r24, Y+1	; 0x01
    220e:	81 30       	cpi	r24, 0x01	; 1
    2210:	31 f4       	brne	.+12     	; 0x221e <Seven_Segment_Pin_0+0x1e>
	{
		//DIO_VoidSetPinDir(PORTD,PIN_0,INPUT);
		DIO_VoidSetPinValue(PORTD,PIN_0,LOW);
    2212:	83 e0       	ldi	r24, 0x03	; 3
    2214:	60 e0       	ldi	r22, 0x00	; 0
    2216:	40 e0       	ldi	r20, 0x00	; 0
    2218:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
    221c:	08 c0       	rjmp	.+16     	; 0x222e <Seven_Segment_Pin_0+0x2e>
	}
	else if(state == ON)
    221e:	89 81       	ldd	r24, Y+1	; 0x01
    2220:	82 30       	cpi	r24, 0x02	; 2
    2222:	29 f4       	brne	.+10     	; 0x222e <Seven_Segment_Pin_0+0x2e>
	{
		//DIO_VoidSetPinDir(PORTD,PIN_0,OUTPUT);
		DIO_VoidSetPinValue(PORTD,PIN_0,HIGH);
    2224:	83 e0       	ldi	r24, 0x03	; 3
    2226:	60 e0       	ldi	r22, 0x00	; 0
    2228:	41 e0       	ldi	r20, 0x01	; 1
    222a:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
	}
}
    222e:	0f 90       	pop	r0
    2230:	cf 91       	pop	r28
    2232:	df 91       	pop	r29
    2234:	08 95       	ret

00002236 <Seven_Segment_Pin_1>:

void Seven_Segment_Pin_1(uint8 state)
{
    2236:	df 93       	push	r29
    2238:	cf 93       	push	r28
    223a:	0f 92       	push	r0
    223c:	cd b7       	in	r28, 0x3d	; 61
    223e:	de b7       	in	r29, 0x3e	; 62
    2240:	89 83       	std	Y+1, r24	; 0x01

	if(state == OFF)
    2242:	89 81       	ldd	r24, Y+1	; 0x01
    2244:	81 30       	cpi	r24, 0x01	; 1
    2246:	31 f4       	brne	.+12     	; 0x2254 <Seven_Segment_Pin_1+0x1e>
	{
		//DIO_VoidSetPinDir(PORTD,PIN_1,INPUT);
		DIO_VoidSetPinValue(PORTD,PIN_1,LOW);
    2248:	83 e0       	ldi	r24, 0x03	; 3
    224a:	61 e0       	ldi	r22, 0x01	; 1
    224c:	40 e0       	ldi	r20, 0x00	; 0
    224e:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
    2252:	08 c0       	rjmp	.+16     	; 0x2264 <Seven_Segment_Pin_1+0x2e>
	}
	else if(state == ON)
    2254:	89 81       	ldd	r24, Y+1	; 0x01
    2256:	82 30       	cpi	r24, 0x02	; 2
    2258:	29 f4       	brne	.+10     	; 0x2264 <Seven_Segment_Pin_1+0x2e>
	{
		//DIO_VoidSetPinDir(PORTD,PIN_1,OUTPUT);
		DIO_VoidSetPinValue(PORTD,PIN_1,HIGH);
    225a:	83 e0       	ldi	r24, 0x03	; 3
    225c:	61 e0       	ldi	r22, 0x01	; 1
    225e:	41 e0       	ldi	r20, 0x01	; 1
    2260:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
	}

}
    2264:	0f 90       	pop	r0
    2266:	cf 91       	pop	r28
    2268:	df 91       	pop	r29
    226a:	08 95       	ret

0000226c <Seven_Segment_Pin_00>:


void Seven_Segment_Pin_00(uint8 state)
{
    226c:	df 93       	push	r29
    226e:	cf 93       	push	r28
    2270:	0f 92       	push	r0
    2272:	cd b7       	in	r28, 0x3d	; 61
    2274:	de b7       	in	r29, 0x3e	; 62
    2276:	89 83       	std	Y+1, r24	; 0x01

	if(state == ON)
    2278:	89 81       	ldd	r24, Y+1	; 0x01
    227a:	82 30       	cpi	r24, 0x02	; 2
    227c:	31 f4       	brne	.+12     	; 0x228a <Seven_Segment_Pin_00+0x1e>
	{
		DIO_VoidSetPinDir(PORTD,PIN_0,OUTPUT);
    227e:	83 e0       	ldi	r24, 0x03	; 3
    2280:	60 e0       	ldi	r22, 0x00	; 0
    2282:	41 e0       	ldi	r20, 0x01	; 1
    2284:	0e 94 bb 0a 	call	0x1576	; 0x1576 <DIO_VoidSetPinDir>
    2288:	08 c0       	rjmp	.+16     	; 0x229a <Seven_Segment_Pin_00+0x2e>
		//DIO_VoidSetPinValue(PORTD,PIN_0,HIGH);
	}
	else if(state == OFF)
    228a:	89 81       	ldd	r24, Y+1	; 0x01
    228c:	81 30       	cpi	r24, 0x01	; 1
    228e:	29 f4       	brne	.+10     	; 0x229a <Seven_Segment_Pin_00+0x2e>
	{
		DIO_VoidSetPinDir(PORTD,PIN_0,INPUT);
    2290:	83 e0       	ldi	r24, 0x03	; 3
    2292:	60 e0       	ldi	r22, 0x00	; 0
    2294:	40 e0       	ldi	r20, 0x00	; 0
    2296:	0e 94 bb 0a 	call	0x1576	; 0x1576 <DIO_VoidSetPinDir>
		//DIO_VoidSetPinValue(PORTD,PIN_0,LOW);
	}


}
    229a:	0f 90       	pop	r0
    229c:	cf 91       	pop	r28
    229e:	df 91       	pop	r29
    22a0:	08 95       	ret

000022a2 <Seven_Segment_Pin_11>:

void Seven_Segment_Pin_11(uint8 state)
{
    22a2:	df 93       	push	r29
    22a4:	cf 93       	push	r28
    22a6:	0f 92       	push	r0
    22a8:	cd b7       	in	r28, 0x3d	; 61
    22aa:	de b7       	in	r29, 0x3e	; 62
    22ac:	89 83       	std	Y+1, r24	; 0x01



	if(state == ON)
    22ae:	89 81       	ldd	r24, Y+1	; 0x01
    22b0:	82 30       	cpi	r24, 0x02	; 2
    22b2:	31 f4       	brne	.+12     	; 0x22c0 <Seven_Segment_Pin_11+0x1e>
	{
		DIO_VoidSetPinDir(PORTD,PIN_1,OUTPUT);
    22b4:	83 e0       	ldi	r24, 0x03	; 3
    22b6:	61 e0       	ldi	r22, 0x01	; 1
    22b8:	41 e0       	ldi	r20, 0x01	; 1
    22ba:	0e 94 bb 0a 	call	0x1576	; 0x1576 <DIO_VoidSetPinDir>
    22be:	08 c0       	rjmp	.+16     	; 0x22d0 <Seven_Segment_Pin_11+0x2e>
		//DIO_VoidSetPinValue(PORTD,PIN_1,HIGH);
	}
	else if(state == OFF)
    22c0:	89 81       	ldd	r24, Y+1	; 0x01
    22c2:	81 30       	cpi	r24, 0x01	; 1
    22c4:	29 f4       	brne	.+10     	; 0x22d0 <Seven_Segment_Pin_11+0x2e>
	{
		DIO_VoidSetPinDir(PORTD,PIN_1,INPUT);
    22c6:	83 e0       	ldi	r24, 0x03	; 3
    22c8:	61 e0       	ldi	r22, 0x01	; 1
    22ca:	40 e0       	ldi	r20, 0x00	; 0
    22cc:	0e 94 bb 0a 	call	0x1576	; 0x1576 <DIO_VoidSetPinDir>
		//DIO_VoidSetPinValue(PORTD,PIN_1,LOW);
	}

}
    22d0:	0f 90       	pop	r0
    22d2:	cf 91       	pop	r28
    22d4:	df 91       	pop	r29
    22d6:	08 95       	ret

000022d8 <SevenSeg_VoidDisplyNumberByBCD>:




void SevenSeg_VoidDisplyNumberByBCD(uint8 SevenSeg_uint8SetNumber)
{
    22d8:	df 93       	push	r29
    22da:	cf 93       	push	r28
    22dc:	00 d0       	rcall	.+0      	; 0x22de <SevenSeg_VoidDisplyNumberByBCD+0x6>
    22de:	0f 92       	push	r0
    22e0:	cd b7       	in	r28, 0x3d	; 61
    22e2:	de b7       	in	r29, 0x3e	; 62
    22e4:	8b 83       	std	Y+3, r24	; 0x03


	uint8 Size = sizeof(array)/sizeof(array[0]);
    22e6:	8a e0       	ldi	r24, 0x0A	; 10
    22e8:	8a 83       	std	Y+2, r24	; 0x02

	for(uint8 i=0 ; i<Size ; i++)
    22ea:	19 82       	std	Y+1, r1	; 0x01
    22ec:	03 c0       	rjmp	.+6      	; 0x22f4 <SevenSeg_VoidDisplyNumberByBCD+0x1c>
    22ee:	89 81       	ldd	r24, Y+1	; 0x01
    22f0:	8f 5f       	subi	r24, 0xFF	; 255
    22f2:	89 83       	std	Y+1, r24	; 0x01
    22f4:	99 81       	ldd	r25, Y+1	; 0x01
    22f6:	8a 81       	ldd	r24, Y+2	; 0x02
    22f8:	98 17       	cp	r25, r24
    22fa:	c8 f3       	brcs	.-14     	; 0x22ee <SevenSeg_VoidDisplyNumberByBCD+0x16>
		{
			//Port_Used_Reg = array[i] ;
		}
	}

}
    22fc:	0f 90       	pop	r0
    22fe:	0f 90       	pop	r0
    2300:	0f 90       	pop	r0
    2302:	cf 91       	pop	r28
    2304:	df 91       	pop	r29
    2306:	08 95       	ret

00002308 <print_seven_seg_2_digit>:


void print_seven_seg_2_digit(uint8 Number)
{
    2308:	df 93       	push	r29
    230a:	cf 93       	push	r28
    230c:	cd b7       	in	r28, 0x3d	; 61
    230e:	de b7       	in	r29, 0x3e	; 62
    2310:	6f 97       	sbiw	r28, 0x1f	; 31
    2312:	0f b6       	in	r0, 0x3f	; 63
    2314:	f8 94       	cli
    2316:	de bf       	out	0x3e, r29	; 62
    2318:	0f be       	out	0x3f, r0	; 63
    231a:	cd bf       	out	0x3d, r28	; 61
    231c:	8f 8f       	std	Y+31, r24	; 0x1f
	uint8 index1 = Number%10 ;
    231e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2320:	9a e0       	ldi	r25, 0x0A	; 10
    2322:	69 2f       	mov	r22, r25
    2324:	0e 94 3c 27 	call	0x4e78	; 0x4e78 <__udivmodqi4>
    2328:	89 2f       	mov	r24, r25
    232a:	8e 8f       	std	Y+30, r24	; 0x1e
	DIO_VoidSetPinValue(PORTD,PIN_1,LOW);
    232c:	83 e0       	ldi	r24, 0x03	; 3
    232e:	61 e0       	ldi	r22, 0x01	; 1
    2330:	40 e0       	ldi	r20, 0x00	; 0
    2332:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
	DIO_VoidSetPinValue(PORTD,PIN_0,HIGH);
    2336:	83 e0       	ldi	r24, 0x03	; 3
    2338:	60 e0       	ldi	r22, 0x00	; 0
    233a:	41 e0       	ldi	r20, 0x01	; 1
    233c:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
	DIO_VoidSetSpecialPortValue(PORTC , array[index1]);
    2340:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2342:	88 2f       	mov	r24, r24
    2344:	90 e0       	ldi	r25, 0x00	; 0
    2346:	fc 01       	movw	r30, r24
    2348:	ee 51       	subi	r30, 0x1E	; 30
    234a:	fe 4f       	sbci	r31, 0xFE	; 254
    234c:	90 81       	ld	r25, Z
    234e:	82 e0       	ldi	r24, 0x02	; 2
    2350:	69 2f       	mov	r22, r25
    2352:	0e 94 6d 0f 	call	0x1eda	; 0x1eda <DIO_VoidSetSpecialPortValue>
    2356:	80 e0       	ldi	r24, 0x00	; 0
    2358:	90 e0       	ldi	r25, 0x00	; 0
    235a:	a8 e4       	ldi	r26, 0x48	; 72
    235c:	b2 e4       	ldi	r27, 0x42	; 66
    235e:	89 8f       	std	Y+25, r24	; 0x19
    2360:	9a 8f       	std	Y+26, r25	; 0x1a
    2362:	ab 8f       	std	Y+27, r26	; 0x1b
    2364:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2366:	69 8d       	ldd	r22, Y+25	; 0x19
    2368:	7a 8d       	ldd	r23, Y+26	; 0x1a
    236a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    236c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    236e:	20 e0       	ldi	r18, 0x00	; 0
    2370:	30 e0       	ldi	r19, 0x00	; 0
    2372:	4a ef       	ldi	r20, 0xFA	; 250
    2374:	54 e4       	ldi	r21, 0x44	; 68
    2376:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    237a:	dc 01       	movw	r26, r24
    237c:	cb 01       	movw	r24, r22
    237e:	8d 8b       	std	Y+21, r24	; 0x15
    2380:	9e 8b       	std	Y+22, r25	; 0x16
    2382:	af 8b       	std	Y+23, r26	; 0x17
    2384:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2386:	6d 89       	ldd	r22, Y+21	; 0x15
    2388:	7e 89       	ldd	r23, Y+22	; 0x16
    238a:	8f 89       	ldd	r24, Y+23	; 0x17
    238c:	98 8d       	ldd	r25, Y+24	; 0x18
    238e:	20 e0       	ldi	r18, 0x00	; 0
    2390:	30 e0       	ldi	r19, 0x00	; 0
    2392:	40 e8       	ldi	r20, 0x80	; 128
    2394:	5f e3       	ldi	r21, 0x3F	; 63
    2396:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    239a:	88 23       	and	r24, r24
    239c:	2c f4       	brge	.+10     	; 0x23a8 <print_seven_seg_2_digit+0xa0>
		__ticks = 1;
    239e:	81 e0       	ldi	r24, 0x01	; 1
    23a0:	90 e0       	ldi	r25, 0x00	; 0
    23a2:	9c 8b       	std	Y+20, r25	; 0x14
    23a4:	8b 8b       	std	Y+19, r24	; 0x13
    23a6:	3f c0       	rjmp	.+126    	; 0x2426 <print_seven_seg_2_digit+0x11e>
	else if (__tmp > 65535)
    23a8:	6d 89       	ldd	r22, Y+21	; 0x15
    23aa:	7e 89       	ldd	r23, Y+22	; 0x16
    23ac:	8f 89       	ldd	r24, Y+23	; 0x17
    23ae:	98 8d       	ldd	r25, Y+24	; 0x18
    23b0:	20 e0       	ldi	r18, 0x00	; 0
    23b2:	3f ef       	ldi	r19, 0xFF	; 255
    23b4:	4f e7       	ldi	r20, 0x7F	; 127
    23b6:	57 e4       	ldi	r21, 0x47	; 71
    23b8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    23bc:	18 16       	cp	r1, r24
    23be:	4c f5       	brge	.+82     	; 0x2412 <print_seven_seg_2_digit+0x10a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    23c0:	69 8d       	ldd	r22, Y+25	; 0x19
    23c2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    23c4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    23c6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    23c8:	20 e0       	ldi	r18, 0x00	; 0
    23ca:	30 e0       	ldi	r19, 0x00	; 0
    23cc:	40 e2       	ldi	r20, 0x20	; 32
    23ce:	51 e4       	ldi	r21, 0x41	; 65
    23d0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    23d4:	dc 01       	movw	r26, r24
    23d6:	cb 01       	movw	r24, r22
    23d8:	bc 01       	movw	r22, r24
    23da:	cd 01       	movw	r24, r26
    23dc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    23e0:	dc 01       	movw	r26, r24
    23e2:	cb 01       	movw	r24, r22
    23e4:	9c 8b       	std	Y+20, r25	; 0x14
    23e6:	8b 8b       	std	Y+19, r24	; 0x13
    23e8:	0f c0       	rjmp	.+30     	; 0x2408 <print_seven_seg_2_digit+0x100>
    23ea:	88 ec       	ldi	r24, 0xC8	; 200
    23ec:	90 e0       	ldi	r25, 0x00	; 0
    23ee:	9a 8b       	std	Y+18, r25	; 0x12
    23f0:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    23f2:	89 89       	ldd	r24, Y+17	; 0x11
    23f4:	9a 89       	ldd	r25, Y+18	; 0x12
    23f6:	01 97       	sbiw	r24, 0x01	; 1
    23f8:	f1 f7       	brne	.-4      	; 0x23f6 <print_seven_seg_2_digit+0xee>
    23fa:	9a 8b       	std	Y+18, r25	; 0x12
    23fc:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    23fe:	8b 89       	ldd	r24, Y+19	; 0x13
    2400:	9c 89       	ldd	r25, Y+20	; 0x14
    2402:	01 97       	sbiw	r24, 0x01	; 1
    2404:	9c 8b       	std	Y+20, r25	; 0x14
    2406:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2408:	8b 89       	ldd	r24, Y+19	; 0x13
    240a:	9c 89       	ldd	r25, Y+20	; 0x14
    240c:	00 97       	sbiw	r24, 0x00	; 0
    240e:	69 f7       	brne	.-38     	; 0x23ea <print_seven_seg_2_digit+0xe2>
    2410:	14 c0       	rjmp	.+40     	; 0x243a <print_seven_seg_2_digit+0x132>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2412:	6d 89       	ldd	r22, Y+21	; 0x15
    2414:	7e 89       	ldd	r23, Y+22	; 0x16
    2416:	8f 89       	ldd	r24, Y+23	; 0x17
    2418:	98 8d       	ldd	r25, Y+24	; 0x18
    241a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    241e:	dc 01       	movw	r26, r24
    2420:	cb 01       	movw	r24, r22
    2422:	9c 8b       	std	Y+20, r25	; 0x14
    2424:	8b 8b       	std	Y+19, r24	; 0x13
    2426:	8b 89       	ldd	r24, Y+19	; 0x13
    2428:	9c 89       	ldd	r25, Y+20	; 0x14
    242a:	98 8b       	std	Y+16, r25	; 0x10
    242c:	8f 87       	std	Y+15, r24	; 0x0f
    242e:	8f 85       	ldd	r24, Y+15	; 0x0f
    2430:	98 89       	ldd	r25, Y+16	; 0x10
    2432:	01 97       	sbiw	r24, 0x01	; 1
    2434:	f1 f7       	brne	.-4      	; 0x2432 <print_seven_seg_2_digit+0x12a>
    2436:	98 8b       	std	Y+16, r25	; 0x10
    2438:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(50);

	uint8 index2 = Number/10 ;
    243a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    243c:	9a e0       	ldi	r25, 0x0A	; 10
    243e:	69 2f       	mov	r22, r25
    2440:	0e 94 3c 27 	call	0x4e78	; 0x4e78 <__udivmodqi4>
    2444:	8d 8f       	std	Y+29, r24	; 0x1d
	DIO_VoidSetPinValue(PORTD,PIN_0,LOW);
    2446:	83 e0       	ldi	r24, 0x03	; 3
    2448:	60 e0       	ldi	r22, 0x00	; 0
    244a:	40 e0       	ldi	r20, 0x00	; 0
    244c:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
	DIO_VoidSetPinValue(PORTD,PIN_1,HIGH);
    2450:	83 e0       	ldi	r24, 0x03	; 3
    2452:	61 e0       	ldi	r22, 0x01	; 1
    2454:	41 e0       	ldi	r20, 0x01	; 1
    2456:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
	DIO_VoidSetSpecialPortValue(PORTC , array[index2]);
    245a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    245c:	88 2f       	mov	r24, r24
    245e:	90 e0       	ldi	r25, 0x00	; 0
    2460:	fc 01       	movw	r30, r24
    2462:	ee 51       	subi	r30, 0x1E	; 30
    2464:	fe 4f       	sbci	r31, 0xFE	; 254
    2466:	90 81       	ld	r25, Z
    2468:	82 e0       	ldi	r24, 0x02	; 2
    246a:	69 2f       	mov	r22, r25
    246c:	0e 94 6d 0f 	call	0x1eda	; 0x1eda <DIO_VoidSetSpecialPortValue>
    2470:	80 e0       	ldi	r24, 0x00	; 0
    2472:	90 e0       	ldi	r25, 0x00	; 0
    2474:	a8 e4       	ldi	r26, 0x48	; 72
    2476:	b2 e4       	ldi	r27, 0x42	; 66
    2478:	8b 87       	std	Y+11, r24	; 0x0b
    247a:	9c 87       	std	Y+12, r25	; 0x0c
    247c:	ad 87       	std	Y+13, r26	; 0x0d
    247e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2480:	6b 85       	ldd	r22, Y+11	; 0x0b
    2482:	7c 85       	ldd	r23, Y+12	; 0x0c
    2484:	8d 85       	ldd	r24, Y+13	; 0x0d
    2486:	9e 85       	ldd	r25, Y+14	; 0x0e
    2488:	20 e0       	ldi	r18, 0x00	; 0
    248a:	30 e0       	ldi	r19, 0x00	; 0
    248c:	4a ef       	ldi	r20, 0xFA	; 250
    248e:	54 e4       	ldi	r21, 0x44	; 68
    2490:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2494:	dc 01       	movw	r26, r24
    2496:	cb 01       	movw	r24, r22
    2498:	8f 83       	std	Y+7, r24	; 0x07
    249a:	98 87       	std	Y+8, r25	; 0x08
    249c:	a9 87       	std	Y+9, r26	; 0x09
    249e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    24a0:	6f 81       	ldd	r22, Y+7	; 0x07
    24a2:	78 85       	ldd	r23, Y+8	; 0x08
    24a4:	89 85       	ldd	r24, Y+9	; 0x09
    24a6:	9a 85       	ldd	r25, Y+10	; 0x0a
    24a8:	20 e0       	ldi	r18, 0x00	; 0
    24aa:	30 e0       	ldi	r19, 0x00	; 0
    24ac:	40 e8       	ldi	r20, 0x80	; 128
    24ae:	5f e3       	ldi	r21, 0x3F	; 63
    24b0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    24b4:	88 23       	and	r24, r24
    24b6:	2c f4       	brge	.+10     	; 0x24c2 <print_seven_seg_2_digit+0x1ba>
		__ticks = 1;
    24b8:	81 e0       	ldi	r24, 0x01	; 1
    24ba:	90 e0       	ldi	r25, 0x00	; 0
    24bc:	9e 83       	std	Y+6, r25	; 0x06
    24be:	8d 83       	std	Y+5, r24	; 0x05
    24c0:	3f c0       	rjmp	.+126    	; 0x2540 <print_seven_seg_2_digit+0x238>
	else if (__tmp > 65535)
    24c2:	6f 81       	ldd	r22, Y+7	; 0x07
    24c4:	78 85       	ldd	r23, Y+8	; 0x08
    24c6:	89 85       	ldd	r24, Y+9	; 0x09
    24c8:	9a 85       	ldd	r25, Y+10	; 0x0a
    24ca:	20 e0       	ldi	r18, 0x00	; 0
    24cc:	3f ef       	ldi	r19, 0xFF	; 255
    24ce:	4f e7       	ldi	r20, 0x7F	; 127
    24d0:	57 e4       	ldi	r21, 0x47	; 71
    24d2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    24d6:	18 16       	cp	r1, r24
    24d8:	4c f5       	brge	.+82     	; 0x252c <print_seven_seg_2_digit+0x224>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    24da:	6b 85       	ldd	r22, Y+11	; 0x0b
    24dc:	7c 85       	ldd	r23, Y+12	; 0x0c
    24de:	8d 85       	ldd	r24, Y+13	; 0x0d
    24e0:	9e 85       	ldd	r25, Y+14	; 0x0e
    24e2:	20 e0       	ldi	r18, 0x00	; 0
    24e4:	30 e0       	ldi	r19, 0x00	; 0
    24e6:	40 e2       	ldi	r20, 0x20	; 32
    24e8:	51 e4       	ldi	r21, 0x41	; 65
    24ea:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    24ee:	dc 01       	movw	r26, r24
    24f0:	cb 01       	movw	r24, r22
    24f2:	bc 01       	movw	r22, r24
    24f4:	cd 01       	movw	r24, r26
    24f6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    24fa:	dc 01       	movw	r26, r24
    24fc:	cb 01       	movw	r24, r22
    24fe:	9e 83       	std	Y+6, r25	; 0x06
    2500:	8d 83       	std	Y+5, r24	; 0x05
    2502:	0f c0       	rjmp	.+30     	; 0x2522 <print_seven_seg_2_digit+0x21a>
    2504:	88 ec       	ldi	r24, 0xC8	; 200
    2506:	90 e0       	ldi	r25, 0x00	; 0
    2508:	9c 83       	std	Y+4, r25	; 0x04
    250a:	8b 83       	std	Y+3, r24	; 0x03
    250c:	8b 81       	ldd	r24, Y+3	; 0x03
    250e:	9c 81       	ldd	r25, Y+4	; 0x04
    2510:	01 97       	sbiw	r24, 0x01	; 1
    2512:	f1 f7       	brne	.-4      	; 0x2510 <print_seven_seg_2_digit+0x208>
    2514:	9c 83       	std	Y+4, r25	; 0x04
    2516:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2518:	8d 81       	ldd	r24, Y+5	; 0x05
    251a:	9e 81       	ldd	r25, Y+6	; 0x06
    251c:	01 97       	sbiw	r24, 0x01	; 1
    251e:	9e 83       	std	Y+6, r25	; 0x06
    2520:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2522:	8d 81       	ldd	r24, Y+5	; 0x05
    2524:	9e 81       	ldd	r25, Y+6	; 0x06
    2526:	00 97       	sbiw	r24, 0x00	; 0
    2528:	69 f7       	brne	.-38     	; 0x2504 <print_seven_seg_2_digit+0x1fc>
    252a:	14 c0       	rjmp	.+40     	; 0x2554 <print_seven_seg_2_digit+0x24c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    252c:	6f 81       	ldd	r22, Y+7	; 0x07
    252e:	78 85       	ldd	r23, Y+8	; 0x08
    2530:	89 85       	ldd	r24, Y+9	; 0x09
    2532:	9a 85       	ldd	r25, Y+10	; 0x0a
    2534:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2538:	dc 01       	movw	r26, r24
    253a:	cb 01       	movw	r24, r22
    253c:	9e 83       	std	Y+6, r25	; 0x06
    253e:	8d 83       	std	Y+5, r24	; 0x05
    2540:	8d 81       	ldd	r24, Y+5	; 0x05
    2542:	9e 81       	ldd	r25, Y+6	; 0x06
    2544:	9a 83       	std	Y+2, r25	; 0x02
    2546:	89 83       	std	Y+1, r24	; 0x01
    2548:	89 81       	ldd	r24, Y+1	; 0x01
    254a:	9a 81       	ldd	r25, Y+2	; 0x02
    254c:	01 97       	sbiw	r24, 0x01	; 1
    254e:	f1 f7       	brne	.-4      	; 0x254c <print_seven_seg_2_digit+0x244>
    2550:	9a 83       	std	Y+2, r25	; 0x02
    2552:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(50);


}
    2554:	6f 96       	adiw	r28, 0x1f	; 31
    2556:	0f b6       	in	r0, 0x3f	; 63
    2558:	f8 94       	cli
    255a:	de bf       	out	0x3e, r29	; 62
    255c:	0f be       	out	0x3f, r0	; 63
    255e:	cd bf       	out	0x3d, r28	; 61
    2560:	cf 91       	pop	r28
    2562:	df 91       	pop	r29
    2564:	08 95       	ret

00002566 <SpetialSeven7>:



void SpetialSeven7(uint8 number)
{
    2566:	df 93       	push	r29
    2568:	cf 93       	push	r28
    256a:	0f 92       	push	r0
    256c:	cd b7       	in	r28, 0x3d	; 61
    256e:	de b7       	in	r29, 0x3e	; 62
    2570:	89 83       	std	Y+1, r24	; 0x01

	DIO_VoidSetPinDir(ENABLE_PORT,ENABLE_ONES , OUTPUT);
    2572:	83 e0       	ldi	r24, 0x03	; 3
    2574:	60 e0       	ldi	r22, 0x00	; 0
    2576:	41 e0       	ldi	r20, 0x01	; 1
    2578:	0e 94 bb 0a 	call	0x1576	; 0x1576 <DIO_VoidSetPinDir>

	if(number==1)
    257c:	89 81       	ldd	r24, Y+1	; 0x01
    257e:	81 30       	cpi	r24, 0x01	; 1
    2580:	49 f5       	brne	.+82     	; 0x25d4 <SpetialSeven7+0x6e>
	{

		DIO_VoidSetPinDir(PORTC,PIN_3,OUTPUT);
    2582:	82 e0       	ldi	r24, 0x02	; 2
    2584:	63 e0       	ldi	r22, 0x03	; 3
    2586:	41 e0       	ldi	r20, 0x01	; 1
    2588:	0e 94 bb 0a 	call	0x1576	; 0x1576 <DIO_VoidSetPinDir>
		DIO_VoidSetPinDir(PORTC,PIN_4,OUTPUT);
    258c:	82 e0       	ldi	r24, 0x02	; 2
    258e:	64 e0       	ldi	r22, 0x04	; 4
    2590:	41 e0       	ldi	r20, 0x01	; 1
    2592:	0e 94 bb 0a 	call	0x1576	; 0x1576 <DIO_VoidSetPinDir>

		DIO_VoidSetPinValue(PORTC,PIN_3,INPUT);
    2596:	82 e0       	ldi	r24, 0x02	; 2
    2598:	63 e0       	ldi	r22, 0x03	; 3
    259a:	40 e0       	ldi	r20, 0x00	; 0
    259c:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_4,INPUT);
    25a0:	82 e0       	ldi	r24, 0x02	; 2
    25a2:	64 e0       	ldi	r22, 0x04	; 4
    25a4:	40 e0       	ldi	r20, 0x00	; 0
    25a6:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>

		DIO_VoidSetPinValue(PORTC,PIN_2,OUTPUT);
    25aa:	82 e0       	ldi	r24, 0x02	; 2
    25ac:	62 e0       	ldi	r22, 0x02	; 2
    25ae:	41 e0       	ldi	r20, 0x01	; 1
    25b0:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_5,OUTPUT);
    25b4:	82 e0       	ldi	r24, 0x02	; 2
    25b6:	65 e0       	ldi	r22, 0x05	; 5
    25b8:	41 e0       	ldi	r20, 0x01	; 1
    25ba:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_6,OUTPUT);
    25be:	82 e0       	ldi	r24, 0x02	; 2
    25c0:	66 e0       	ldi	r22, 0x06	; 6
    25c2:	41 e0       	ldi	r20, 0x01	; 1
    25c4:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_7,OUTPUT);
    25c8:	82 e0       	ldi	r24, 0x02	; 2
    25ca:	67 e0       	ldi	r22, 0x07	; 7
    25cc:	41 e0       	ldi	r20, 0x01	; 1
    25ce:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
    25d2:	75 c0       	rjmp	.+234    	; 0x26be <SpetialSeven7+0x158>

	}
	else if (number==2)
    25d4:	89 81       	ldd	r24, Y+1	; 0x01
    25d6:	82 30       	cpi	r24, 0x02	; 2
    25d8:	c1 f5       	brne	.+112    	; 0x264a <SpetialSeven7+0xe4>
	{
		DIO_VoidSetPinDir(PORTC,PIN_2,OUTPUT);
    25da:	82 e0       	ldi	r24, 0x02	; 2
    25dc:	62 e0       	ldi	r22, 0x02	; 2
    25de:	41 e0       	ldi	r20, 0x01	; 1
    25e0:	0e 94 bb 0a 	call	0x1576	; 0x1576 <DIO_VoidSetPinDir>
		DIO_VoidSetPinDir(PORTC,PIN_4,OUTPUT);
    25e4:	82 e0       	ldi	r24, 0x02	; 2
    25e6:	64 e0       	ldi	r22, 0x04	; 4
    25e8:	41 e0       	ldi	r20, 0x01	; 1
    25ea:	0e 94 bb 0a 	call	0x1576	; 0x1576 <DIO_VoidSetPinDir>
		DIO_VoidSetPinDir(PORTC,PIN_5,OUTPUT);
    25ee:	82 e0       	ldi	r24, 0x02	; 2
    25f0:	65 e0       	ldi	r22, 0x05	; 5
    25f2:	41 e0       	ldi	r20, 0x01	; 1
    25f4:	0e 94 bb 0a 	call	0x1576	; 0x1576 <DIO_VoidSetPinDir>
		DIO_VoidSetPinDir(PORTC,PIN_6,OUTPUT);
    25f8:	82 e0       	ldi	r24, 0x02	; 2
    25fa:	66 e0       	ldi	r22, 0x06	; 6
    25fc:	41 e0       	ldi	r20, 0x01	; 1
    25fe:	0e 94 bb 0a 	call	0x1576	; 0x1576 <DIO_VoidSetPinDir>
		DIO_VoidSetPinDir(PORTC,PIN_7,OUTPUT);
    2602:	82 e0       	ldi	r24, 0x02	; 2
    2604:	67 e0       	ldi	r22, 0x07	; 7
    2606:	41 e0       	ldi	r20, 0x01	; 1
    2608:	0e 94 bb 0a 	call	0x1576	; 0x1576 <DIO_VoidSetPinDir>


		DIO_VoidSetPinValue(PORTC,PIN_3,OUTPUT);
    260c:	82 e0       	ldi	r24, 0x02	; 2
    260e:	63 e0       	ldi	r22, 0x03	; 3
    2610:	41 e0       	ldi	r20, 0x01	; 1
    2612:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>

		DIO_VoidSetPinValue(PORTC,PIN_2,INPUT);
    2616:	82 e0       	ldi	r24, 0x02	; 2
    2618:	62 e0       	ldi	r22, 0x02	; 2
    261a:	40 e0       	ldi	r20, 0x00	; 0
    261c:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_4,INPUT);
    2620:	82 e0       	ldi	r24, 0x02	; 2
    2622:	64 e0       	ldi	r22, 0x04	; 4
    2624:	40 e0       	ldi	r20, 0x00	; 0
    2626:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_5,INPUT);
    262a:	82 e0       	ldi	r24, 0x02	; 2
    262c:	65 e0       	ldi	r22, 0x05	; 5
    262e:	40 e0       	ldi	r20, 0x00	; 0
    2630:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_6,INPUT);
    2634:	82 e0       	ldi	r24, 0x02	; 2
    2636:	66 e0       	ldi	r22, 0x06	; 6
    2638:	40 e0       	ldi	r20, 0x00	; 0
    263a:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_7,INPUT);
    263e:	82 e0       	ldi	r24, 0x02	; 2
    2640:	67 e0       	ldi	r22, 0x07	; 7
    2642:	40 e0       	ldi	r20, 0x00	; 0
    2644:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
    2648:	3a c0       	rjmp	.+116    	; 0x26be <SpetialSeven7+0x158>
	}
	else if (number==3)
    264a:	89 81       	ldd	r24, Y+1	; 0x01
    264c:	83 30       	cpi	r24, 0x03	; 3
    264e:	b9 f5       	brne	.+110    	; 0x26be <SpetialSeven7+0x158>
	{
		DIO_VoidSetPinDir(PORTC,PIN_2,OUTPUT);
    2650:	82 e0       	ldi	r24, 0x02	; 2
    2652:	62 e0       	ldi	r22, 0x02	; 2
    2654:	41 e0       	ldi	r20, 0x01	; 1
    2656:	0e 94 bb 0a 	call	0x1576	; 0x1576 <DIO_VoidSetPinDir>
		DIO_VoidSetPinDir(PORTC,PIN_3,OUTPUT);
    265a:	82 e0       	ldi	r24, 0x02	; 2
    265c:	63 e0       	ldi	r22, 0x03	; 3
    265e:	41 e0       	ldi	r20, 0x01	; 1
    2660:	0e 94 bb 0a 	call	0x1576	; 0x1576 <DIO_VoidSetPinDir>
		DIO_VoidSetPinDir(PORTC,PIN_4,OUTPUT);
    2664:	82 e0       	ldi	r24, 0x02	; 2
    2666:	64 e0       	ldi	r22, 0x04	; 4
    2668:	41 e0       	ldi	r20, 0x01	; 1
    266a:	0e 94 bb 0a 	call	0x1576	; 0x1576 <DIO_VoidSetPinDir>
		DIO_VoidSetPinDir(PORTC,PIN_5,OUTPUT);
    266e:	82 e0       	ldi	r24, 0x02	; 2
    2670:	65 e0       	ldi	r22, 0x05	; 5
    2672:	41 e0       	ldi	r20, 0x01	; 1
    2674:	0e 94 bb 0a 	call	0x1576	; 0x1576 <DIO_VoidSetPinDir>
		DIO_VoidSetPinDir(PORTC,PIN_7,OUTPUT);
    2678:	82 e0       	ldi	r24, 0x02	; 2
    267a:	67 e0       	ldi	r22, 0x07	; 7
    267c:	41 e0       	ldi	r20, 0x01	; 1
    267e:	0e 94 bb 0a 	call	0x1576	; 0x1576 <DIO_VoidSetPinDir>


		DIO_VoidSetPinValue(PORTC,PIN_2,INPUT);
    2682:	82 e0       	ldi	r24, 0x02	; 2
    2684:	62 e0       	ldi	r22, 0x02	; 2
    2686:	40 e0       	ldi	r20, 0x00	; 0
    2688:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_3,INPUT);
    268c:	82 e0       	ldi	r24, 0x02	; 2
    268e:	63 e0       	ldi	r22, 0x03	; 3
    2690:	40 e0       	ldi	r20, 0x00	; 0
    2692:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_4,INPUT);
    2696:	82 e0       	ldi	r24, 0x02	; 2
    2698:	64 e0       	ldi	r22, 0x04	; 4
    269a:	40 e0       	ldi	r20, 0x00	; 0
    269c:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
		DIO_VoidSetPinValue(PORTC,PIN_5,INPUT);
    26a0:	82 e0       	ldi	r24, 0x02	; 2
    26a2:	65 e0       	ldi	r22, 0x05	; 5
    26a4:	40 e0       	ldi	r20, 0x00	; 0
    26a6:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>

		DIO_VoidSetPinValue(PORTC,PIN_6,OUTPUT);
    26aa:	82 e0       	ldi	r24, 0x02	; 2
    26ac:	66 e0       	ldi	r22, 0x06	; 6
    26ae:	41 e0       	ldi	r20, 0x01	; 1
    26b0:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>

		DIO_VoidSetPinValue(PORTC,PIN_7,INPUT);
    26b4:	82 e0       	ldi	r24, 0x02	; 2
    26b6:	67 e0       	ldi	r22, 0x07	; 7
    26b8:	40 e0       	ldi	r20, 0x00	; 0
    26ba:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
	}
}
    26be:	0f 90       	pop	r0
    26c0:	cf 91       	pop	r28
    26c2:	df 91       	pop	r29
    26c4:	08 95       	ret

000026c6 <Servo_Init>:
#include "../../MCAL/DIO/Header/Dio_Config.h"

#include "../../MCAL/TIMER1/Header/Timer1_Interface.h"

void Servo_Init(void)
{
    26c6:	df 93       	push	r29
    26c8:	cf 93       	push	r28
    26ca:	cd b7       	in	r28, 0x3d	; 61
    26cc:	de b7       	in	r29, 0x3e	; 62
	DDRD_REG |= (1<<PIN_5);	/* Make OC1A pin as output */
    26ce:	a1 e3       	ldi	r26, 0x31	; 49
    26d0:	b0 e0       	ldi	r27, 0x00	; 0
    26d2:	e1 e3       	ldi	r30, 0x31	; 49
    26d4:	f0 e0       	ldi	r31, 0x00	; 0
    26d6:	80 81       	ld	r24, Z
    26d8:	80 62       	ori	r24, 0x20	; 32
    26da:	8c 93       	st	X, r24
}
    26dc:	cf 91       	pop	r28
    26de:	df 91       	pop	r29
    26e0:	08 95       	ret

000026e2 <Sevro_Degre>:
void Sevro_Degre(uint8 Position)
{
    26e2:	df 93       	push	r29
    26e4:	cf 93       	push	r28
    26e6:	0f 92       	push	r0
    26e8:	cd b7       	in	r28, 0x3d	; 61
    26ea:	de b7       	in	r29, 0x3e	; 62
    26ec:	89 83       	std	Y+1, r24	; 0x01
	if(Position==0)
    26ee:	89 81       	ldd	r24, Y+1	; 0x01
    26f0:	88 23       	and	r24, r24
    26f2:	29 f4       	brne	.+10     	; 0x26fe <Sevro_Degre+0x1c>
	{
		Timer1_Fast_PWM_Init(124);	/* Set Servo shaft at 0 position by 1 ms pulse */
    26f4:	8c e7       	ldi	r24, 0x7C	; 124
    26f6:	90 e0       	ldi	r25, 0x00	; 0
    26f8:	0e 94 13 08 	call	0x1026	; 0x1026 <Timer1_Fast_PWM_Init>
    26fc:	0f c0       	rjmp	.+30     	; 0x271c <Sevro_Degre+0x3a>
	}
	else if(Position==90)
    26fe:	89 81       	ldd	r24, Y+1	; 0x01
    2700:	8a 35       	cpi	r24, 0x5A	; 90
    2702:	29 f4       	brne	.+10     	; 0x270e <Sevro_Degre+0x2c>
	{
		Timer1_Fast_PWM_Init(187);	/* Set Servo shaft at 90 position by 1.5 ms pulse */
    2704:	8b eb       	ldi	r24, 0xBB	; 187
    2706:	90 e0       	ldi	r25, 0x00	; 0
    2708:	0e 94 13 08 	call	0x1026	; 0x1026 <Timer1_Fast_PWM_Init>
    270c:	07 c0       	rjmp	.+14     	; 0x271c <Sevro_Degre+0x3a>
	}
	else if(Position==180)
    270e:	89 81       	ldd	r24, Y+1	; 0x01
    2710:	84 3b       	cpi	r24, 0xB4	; 180
    2712:	21 f4       	brne	.+8      	; 0x271c <Sevro_Degre+0x3a>
	{
		Timer1_Fast_PWM_Init(250);	/* Set Servo shaft at 180 position by 2 ms pulse */
    2714:	8a ef       	ldi	r24, 0xFA	; 250
    2716:	90 e0       	ldi	r25, 0x00	; 0
    2718:	0e 94 13 08 	call	0x1026	; 0x1026 <Timer1_Fast_PWM_Init>
	}
}
    271c:	0f 90       	pop	r0
    271e:	cf 91       	pop	r28
    2720:	df 91       	pop	r29
    2722:	08 95       	ret

00002724 <LED_VoidInit>:



/*******************SET DIERCTION OF PIN SHELL PORT , AND VALUE***************/
void LED_VoidInit(void)
{
    2724:	df 93       	push	r29
    2726:	cf 93       	push	r28
    2728:	cd b7       	in	r28, 0x3d	; 61
    272a:	de b7       	in	r29, 0x3e	; 62
	//DIO_VoidSetSpecialPortDir(LED_PORT,LED_Value);
	DIO_VoidSetPinDir(PORTA,PIN_2,OUTPUT);
    272c:	80 e0       	ldi	r24, 0x00	; 0
    272e:	62 e0       	ldi	r22, 0x02	; 2
    2730:	41 e0       	ldi	r20, 0x01	; 1
    2732:	0e 94 bb 0a 	call	0x1576	; 0x1576 <DIO_VoidSetPinDir>
	DIO_VoidSetPinDir(PORTA,PIN_3,OUTPUT);
    2736:	80 e0       	ldi	r24, 0x00	; 0
    2738:	63 e0       	ldi	r22, 0x03	; 3
    273a:	41 e0       	ldi	r20, 0x01	; 1
    273c:	0e 94 bb 0a 	call	0x1576	; 0x1576 <DIO_VoidSetPinDir>

}
    2740:	cf 91       	pop	r28
    2742:	df 91       	pop	r29
    2744:	08 95       	ret

00002746 <LED_VoidOnLed>:

/******************SET PIN VALUE HIGH TAKE LED COLLER**************************/
void LED_VoidOnLed(uint8 LED_VoidOnLed_Coller)
{
    2746:	df 93       	push	r29
    2748:	cf 93       	push	r28
    274a:	0f 92       	push	r0
    274c:	cd b7       	in	r28, 0x3d	; 61
    274e:	de b7       	in	r29, 0x3e	; 62
    2750:	89 83       	std	Y+1, r24	; 0x01
	DIO_VoidSetPinValue(LED_PORT,LED_VoidOnLed_Coller,HIGH) ;
    2752:	80 e0       	ldi	r24, 0x00	; 0
    2754:	69 81       	ldd	r22, Y+1	; 0x01
    2756:	41 e0       	ldi	r20, 0x01	; 1
    2758:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
}
    275c:	0f 90       	pop	r0
    275e:	cf 91       	pop	r28
    2760:	df 91       	pop	r29
    2762:	08 95       	ret

00002764 <LED_VoidOffLed>:



/*****************SET PIN VALUE LOW TAKE LED COLLER**************************/
void LED_VoidOffLed(uint8 LED_VoidOffLed_Coller)
{
    2764:	df 93       	push	r29
    2766:	cf 93       	push	r28
    2768:	0f 92       	push	r0
    276a:	cd b7       	in	r28, 0x3d	; 61
    276c:	de b7       	in	r29, 0x3e	; 62
    276e:	89 83       	std	Y+1, r24	; 0x01
	DIO_VoidSetPinValue(LED_PORT,LED_VoidOffLed_Coller,LOW) ;
    2770:	80 e0       	ldi	r24, 0x00	; 0
    2772:	69 81       	ldd	r22, Y+1	; 0x01
    2774:	40 e0       	ldi	r20, 0x00	; 0
    2776:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
}
    277a:	0f 90       	pop	r0
    277c:	cf 91       	pop	r28
    277e:	df 91       	pop	r29
    2780:	08 95       	ret

00002782 <LED_VoidToggelLed>:


/*****************SET PIN VALUE ToggeL TAKE LED COLLER**************************/
void LED_VoidToggelLed(uint8 LED_VoidToggeLed_Coller)
{
    2782:	df 93       	push	r29
    2784:	cf 93       	push	r28
    2786:	0f 92       	push	r0
    2788:	cd b7       	in	r28, 0x3d	; 61
    278a:	de b7       	in	r29, 0x3e	; 62
    278c:	89 83       	std	Y+1, r24	; 0x01
	DIO_VoidSetToggelValue(LED_PORT ,LED_VoidToggeLed_Coller);
    278e:	80 e0       	ldi	r24, 0x00	; 0
    2790:	69 81       	ldd	r22, Y+1	; 0x01
    2792:	0e 94 ae 0f 	call	0x1f5c	; 0x1f5c <DIO_VoidSetToggelValue>
}
    2796:	0f 90       	pop	r0
    2798:	cf 91       	pop	r28
    279a:	df 91       	pop	r29
    279c:	08 95       	ret

0000279e <LED_VoidFlashLed>:


/*****************SET PIN VALUE Flash TAKE LED COLLER**************************/
void LED_VoidFlashLed(uint8 LED_VoidFlashLed_Coller)
{
    279e:	df 93       	push	r29
    27a0:	cf 93       	push	r28
    27a2:	cd b7       	in	r28, 0x3d	; 61
    27a4:	de b7       	in	r29, 0x3e	; 62
    27a6:	6d 97       	sbiw	r28, 0x1d	; 29
    27a8:	0f b6       	in	r0, 0x3f	; 63
    27aa:	f8 94       	cli
    27ac:	de bf       	out	0x3e, r29	; 62
    27ae:	0f be       	out	0x3f, r0	; 63
    27b0:	cd bf       	out	0x3d, r28	; 61
    27b2:	8d 8f       	std	Y+29, r24	; 0x1d
	DIO_VoidSetPinValue(LED_PORT,LED_VoidFlashLed_Coller,HIGH) ;
    27b4:	80 e0       	ldi	r24, 0x00	; 0
    27b6:	6d 8d       	ldd	r22, Y+29	; 0x1d
    27b8:	41 e0       	ldi	r20, 0x01	; 1
    27ba:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
    27be:	80 e0       	ldi	r24, 0x00	; 0
    27c0:	90 e0       	ldi	r25, 0x00	; 0
    27c2:	aa ef       	ldi	r26, 0xFA	; 250
    27c4:	b3 e4       	ldi	r27, 0x43	; 67
    27c6:	89 8f       	std	Y+25, r24	; 0x19
    27c8:	9a 8f       	std	Y+26, r25	; 0x1a
    27ca:	ab 8f       	std	Y+27, r26	; 0x1b
    27cc:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    27ce:	69 8d       	ldd	r22, Y+25	; 0x19
    27d0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    27d2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    27d4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    27d6:	20 e0       	ldi	r18, 0x00	; 0
    27d8:	30 e0       	ldi	r19, 0x00	; 0
    27da:	4a ef       	ldi	r20, 0xFA	; 250
    27dc:	54 e4       	ldi	r21, 0x44	; 68
    27de:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    27e2:	dc 01       	movw	r26, r24
    27e4:	cb 01       	movw	r24, r22
    27e6:	8d 8b       	std	Y+21, r24	; 0x15
    27e8:	9e 8b       	std	Y+22, r25	; 0x16
    27ea:	af 8b       	std	Y+23, r26	; 0x17
    27ec:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    27ee:	6d 89       	ldd	r22, Y+21	; 0x15
    27f0:	7e 89       	ldd	r23, Y+22	; 0x16
    27f2:	8f 89       	ldd	r24, Y+23	; 0x17
    27f4:	98 8d       	ldd	r25, Y+24	; 0x18
    27f6:	20 e0       	ldi	r18, 0x00	; 0
    27f8:	30 e0       	ldi	r19, 0x00	; 0
    27fa:	40 e8       	ldi	r20, 0x80	; 128
    27fc:	5f e3       	ldi	r21, 0x3F	; 63
    27fe:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2802:	88 23       	and	r24, r24
    2804:	2c f4       	brge	.+10     	; 0x2810 <LED_VoidFlashLed+0x72>
		__ticks = 1;
    2806:	81 e0       	ldi	r24, 0x01	; 1
    2808:	90 e0       	ldi	r25, 0x00	; 0
    280a:	9c 8b       	std	Y+20, r25	; 0x14
    280c:	8b 8b       	std	Y+19, r24	; 0x13
    280e:	3f c0       	rjmp	.+126    	; 0x288e <LED_VoidFlashLed+0xf0>
	else if (__tmp > 65535)
    2810:	6d 89       	ldd	r22, Y+21	; 0x15
    2812:	7e 89       	ldd	r23, Y+22	; 0x16
    2814:	8f 89       	ldd	r24, Y+23	; 0x17
    2816:	98 8d       	ldd	r25, Y+24	; 0x18
    2818:	20 e0       	ldi	r18, 0x00	; 0
    281a:	3f ef       	ldi	r19, 0xFF	; 255
    281c:	4f e7       	ldi	r20, 0x7F	; 127
    281e:	57 e4       	ldi	r21, 0x47	; 71
    2820:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2824:	18 16       	cp	r1, r24
    2826:	4c f5       	brge	.+82     	; 0x287a <LED_VoidFlashLed+0xdc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2828:	69 8d       	ldd	r22, Y+25	; 0x19
    282a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    282c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    282e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2830:	20 e0       	ldi	r18, 0x00	; 0
    2832:	30 e0       	ldi	r19, 0x00	; 0
    2834:	40 e2       	ldi	r20, 0x20	; 32
    2836:	51 e4       	ldi	r21, 0x41	; 65
    2838:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    283c:	dc 01       	movw	r26, r24
    283e:	cb 01       	movw	r24, r22
    2840:	bc 01       	movw	r22, r24
    2842:	cd 01       	movw	r24, r26
    2844:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2848:	dc 01       	movw	r26, r24
    284a:	cb 01       	movw	r24, r22
    284c:	9c 8b       	std	Y+20, r25	; 0x14
    284e:	8b 8b       	std	Y+19, r24	; 0x13
    2850:	0f c0       	rjmp	.+30     	; 0x2870 <LED_VoidFlashLed+0xd2>
    2852:	88 ec       	ldi	r24, 0xC8	; 200
    2854:	90 e0       	ldi	r25, 0x00	; 0
    2856:	9a 8b       	std	Y+18, r25	; 0x12
    2858:	89 8b       	std	Y+17, r24	; 0x11
    285a:	89 89       	ldd	r24, Y+17	; 0x11
    285c:	9a 89       	ldd	r25, Y+18	; 0x12
    285e:	01 97       	sbiw	r24, 0x01	; 1
    2860:	f1 f7       	brne	.-4      	; 0x285e <LED_VoidFlashLed+0xc0>
    2862:	9a 8b       	std	Y+18, r25	; 0x12
    2864:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2866:	8b 89       	ldd	r24, Y+19	; 0x13
    2868:	9c 89       	ldd	r25, Y+20	; 0x14
    286a:	01 97       	sbiw	r24, 0x01	; 1
    286c:	9c 8b       	std	Y+20, r25	; 0x14
    286e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2870:	8b 89       	ldd	r24, Y+19	; 0x13
    2872:	9c 89       	ldd	r25, Y+20	; 0x14
    2874:	00 97       	sbiw	r24, 0x00	; 0
    2876:	69 f7       	brne	.-38     	; 0x2852 <LED_VoidFlashLed+0xb4>
    2878:	14 c0       	rjmp	.+40     	; 0x28a2 <LED_VoidFlashLed+0x104>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    287a:	6d 89       	ldd	r22, Y+21	; 0x15
    287c:	7e 89       	ldd	r23, Y+22	; 0x16
    287e:	8f 89       	ldd	r24, Y+23	; 0x17
    2880:	98 8d       	ldd	r25, Y+24	; 0x18
    2882:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2886:	dc 01       	movw	r26, r24
    2888:	cb 01       	movw	r24, r22
    288a:	9c 8b       	std	Y+20, r25	; 0x14
    288c:	8b 8b       	std	Y+19, r24	; 0x13
    288e:	8b 89       	ldd	r24, Y+19	; 0x13
    2890:	9c 89       	ldd	r25, Y+20	; 0x14
    2892:	98 8b       	std	Y+16, r25	; 0x10
    2894:	8f 87       	std	Y+15, r24	; 0x0f
    2896:	8f 85       	ldd	r24, Y+15	; 0x0f
    2898:	98 89       	ldd	r25, Y+16	; 0x10
    289a:	01 97       	sbiw	r24, 0x01	; 1
    289c:	f1 f7       	brne	.-4      	; 0x289a <LED_VoidFlashLed+0xfc>
    289e:	98 8b       	std	Y+16, r25	; 0x10
    28a0:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms (500);
	DIO_VoidSetPinValue(LED_PORT,LED_VoidFlashLed_Coller,LOW) ;
    28a2:	80 e0       	ldi	r24, 0x00	; 0
    28a4:	6d 8d       	ldd	r22, Y+29	; 0x1d
    28a6:	40 e0       	ldi	r20, 0x00	; 0
    28a8:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
    28ac:	80 e0       	ldi	r24, 0x00	; 0
    28ae:	90 e0       	ldi	r25, 0x00	; 0
    28b0:	aa ef       	ldi	r26, 0xFA	; 250
    28b2:	b3 e4       	ldi	r27, 0x43	; 67
    28b4:	8b 87       	std	Y+11, r24	; 0x0b
    28b6:	9c 87       	std	Y+12, r25	; 0x0c
    28b8:	ad 87       	std	Y+13, r26	; 0x0d
    28ba:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    28bc:	6b 85       	ldd	r22, Y+11	; 0x0b
    28be:	7c 85       	ldd	r23, Y+12	; 0x0c
    28c0:	8d 85       	ldd	r24, Y+13	; 0x0d
    28c2:	9e 85       	ldd	r25, Y+14	; 0x0e
    28c4:	20 e0       	ldi	r18, 0x00	; 0
    28c6:	30 e0       	ldi	r19, 0x00	; 0
    28c8:	4a ef       	ldi	r20, 0xFA	; 250
    28ca:	54 e4       	ldi	r21, 0x44	; 68
    28cc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    28d0:	dc 01       	movw	r26, r24
    28d2:	cb 01       	movw	r24, r22
    28d4:	8f 83       	std	Y+7, r24	; 0x07
    28d6:	98 87       	std	Y+8, r25	; 0x08
    28d8:	a9 87       	std	Y+9, r26	; 0x09
    28da:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    28dc:	6f 81       	ldd	r22, Y+7	; 0x07
    28de:	78 85       	ldd	r23, Y+8	; 0x08
    28e0:	89 85       	ldd	r24, Y+9	; 0x09
    28e2:	9a 85       	ldd	r25, Y+10	; 0x0a
    28e4:	20 e0       	ldi	r18, 0x00	; 0
    28e6:	30 e0       	ldi	r19, 0x00	; 0
    28e8:	40 e8       	ldi	r20, 0x80	; 128
    28ea:	5f e3       	ldi	r21, 0x3F	; 63
    28ec:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    28f0:	88 23       	and	r24, r24
    28f2:	2c f4       	brge	.+10     	; 0x28fe <LED_VoidFlashLed+0x160>
		__ticks = 1;
    28f4:	81 e0       	ldi	r24, 0x01	; 1
    28f6:	90 e0       	ldi	r25, 0x00	; 0
    28f8:	9e 83       	std	Y+6, r25	; 0x06
    28fa:	8d 83       	std	Y+5, r24	; 0x05
    28fc:	3f c0       	rjmp	.+126    	; 0x297c <LED_VoidFlashLed+0x1de>
	else if (__tmp > 65535)
    28fe:	6f 81       	ldd	r22, Y+7	; 0x07
    2900:	78 85       	ldd	r23, Y+8	; 0x08
    2902:	89 85       	ldd	r24, Y+9	; 0x09
    2904:	9a 85       	ldd	r25, Y+10	; 0x0a
    2906:	20 e0       	ldi	r18, 0x00	; 0
    2908:	3f ef       	ldi	r19, 0xFF	; 255
    290a:	4f e7       	ldi	r20, 0x7F	; 127
    290c:	57 e4       	ldi	r21, 0x47	; 71
    290e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2912:	18 16       	cp	r1, r24
    2914:	4c f5       	brge	.+82     	; 0x2968 <LED_VoidFlashLed+0x1ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2916:	6b 85       	ldd	r22, Y+11	; 0x0b
    2918:	7c 85       	ldd	r23, Y+12	; 0x0c
    291a:	8d 85       	ldd	r24, Y+13	; 0x0d
    291c:	9e 85       	ldd	r25, Y+14	; 0x0e
    291e:	20 e0       	ldi	r18, 0x00	; 0
    2920:	30 e0       	ldi	r19, 0x00	; 0
    2922:	40 e2       	ldi	r20, 0x20	; 32
    2924:	51 e4       	ldi	r21, 0x41	; 65
    2926:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    292a:	dc 01       	movw	r26, r24
    292c:	cb 01       	movw	r24, r22
    292e:	bc 01       	movw	r22, r24
    2930:	cd 01       	movw	r24, r26
    2932:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2936:	dc 01       	movw	r26, r24
    2938:	cb 01       	movw	r24, r22
    293a:	9e 83       	std	Y+6, r25	; 0x06
    293c:	8d 83       	std	Y+5, r24	; 0x05
    293e:	0f c0       	rjmp	.+30     	; 0x295e <LED_VoidFlashLed+0x1c0>
    2940:	88 ec       	ldi	r24, 0xC8	; 200
    2942:	90 e0       	ldi	r25, 0x00	; 0
    2944:	9c 83       	std	Y+4, r25	; 0x04
    2946:	8b 83       	std	Y+3, r24	; 0x03
    2948:	8b 81       	ldd	r24, Y+3	; 0x03
    294a:	9c 81       	ldd	r25, Y+4	; 0x04
    294c:	01 97       	sbiw	r24, 0x01	; 1
    294e:	f1 f7       	brne	.-4      	; 0x294c <LED_VoidFlashLed+0x1ae>
    2950:	9c 83       	std	Y+4, r25	; 0x04
    2952:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2954:	8d 81       	ldd	r24, Y+5	; 0x05
    2956:	9e 81       	ldd	r25, Y+6	; 0x06
    2958:	01 97       	sbiw	r24, 0x01	; 1
    295a:	9e 83       	std	Y+6, r25	; 0x06
    295c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    295e:	8d 81       	ldd	r24, Y+5	; 0x05
    2960:	9e 81       	ldd	r25, Y+6	; 0x06
    2962:	00 97       	sbiw	r24, 0x00	; 0
    2964:	69 f7       	brne	.-38     	; 0x2940 <LED_VoidFlashLed+0x1a2>
    2966:	14 c0       	rjmp	.+40     	; 0x2990 <LED_VoidFlashLed+0x1f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2968:	6f 81       	ldd	r22, Y+7	; 0x07
    296a:	78 85       	ldd	r23, Y+8	; 0x08
    296c:	89 85       	ldd	r24, Y+9	; 0x09
    296e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2970:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2974:	dc 01       	movw	r26, r24
    2976:	cb 01       	movw	r24, r22
    2978:	9e 83       	std	Y+6, r25	; 0x06
    297a:	8d 83       	std	Y+5, r24	; 0x05
    297c:	8d 81       	ldd	r24, Y+5	; 0x05
    297e:	9e 81       	ldd	r25, Y+6	; 0x06
    2980:	9a 83       	std	Y+2, r25	; 0x02
    2982:	89 83       	std	Y+1, r24	; 0x01
    2984:	89 81       	ldd	r24, Y+1	; 0x01
    2986:	9a 81       	ldd	r25, Y+2	; 0x02
    2988:	01 97       	sbiw	r24, 0x01	; 1
    298a:	f1 f7       	brne	.-4      	; 0x2988 <LED_VoidFlashLed+0x1ea>
    298c:	9a 83       	std	Y+2, r25	; 0x02
    298e:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms (500);
}
    2990:	6d 96       	adiw	r28, 0x1d	; 29
    2992:	0f b6       	in	r0, 0x3f	; 63
    2994:	f8 94       	cli
    2996:	de bf       	out	0x3e, r29	; 62
    2998:	0f be       	out	0x3f, r0	; 63
    299a:	cd bf       	out	0x3d, r28	; 61
    299c:	cf 91       	pop	r28
    299e:	df 91       	pop	r29
    29a0:	08 95       	ret

000029a2 <LDR_Range>:

#include "LDR.h"


uint16 LDR_Range(uint16 ADC_Value)
{
    29a2:	df 93       	push	r29
    29a4:	cf 93       	push	r28
    29a6:	00 d0       	rcall	.+0      	; 0x29a8 <LDR_Range+0x6>
    29a8:	00 d0       	rcall	.+0      	; 0x29aa <LDR_Range+0x8>
    29aa:	cd b7       	in	r28, 0x3d	; 61
    29ac:	de b7       	in	r29, 0x3e	; 62
    29ae:	9c 83       	std	Y+4, r25	; 0x04
    29b0:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ReturnValue ;
	if(ADC_Value< (325) )
    29b2:	8b 81       	ldd	r24, Y+3	; 0x03
    29b4:	9c 81       	ldd	r25, Y+4	; 0x04
    29b6:	21 e0       	ldi	r18, 0x01	; 1
    29b8:	85 34       	cpi	r24, 0x45	; 69
    29ba:	92 07       	cpc	r25, r18
    29bc:	18 f4       	brcc	.+6      	; 0x29c4 <LDR_Range+0x22>
	{
		ReturnValue = LOW;
    29be:	1a 82       	std	Y+2, r1	; 0x02
    29c0:	19 82       	std	Y+1, r1	; 0x01
    29c2:	15 c0       	rjmp	.+42     	; 0x29ee <LDR_Range+0x4c>
	}
	else if(ADC_Value>(325) && (ADC_Value< (650) ))
    29c4:	8b 81       	ldd	r24, Y+3	; 0x03
    29c6:	9c 81       	ldd	r25, Y+4	; 0x04
    29c8:	21 e0       	ldi	r18, 0x01	; 1
    29ca:	86 34       	cpi	r24, 0x46	; 70
    29cc:	92 07       	cpc	r25, r18
    29ce:	58 f0       	brcs	.+22     	; 0x29e6 <LDR_Range+0x44>
    29d0:	8b 81       	ldd	r24, Y+3	; 0x03
    29d2:	9c 81       	ldd	r25, Y+4	; 0x04
    29d4:	22 e0       	ldi	r18, 0x02	; 2
    29d6:	8a 38       	cpi	r24, 0x8A	; 138
    29d8:	92 07       	cpc	r25, r18
    29da:	28 f4       	brcc	.+10     	; 0x29e6 <LDR_Range+0x44>
	{
		ReturnValue = HIGH;
    29dc:	81 e0       	ldi	r24, 0x01	; 1
    29de:	90 e0       	ldi	r25, 0x00	; 0
    29e0:	9a 83       	std	Y+2, r25	; 0x02
    29e2:	89 83       	std	Y+1, r24	; 0x01
    29e4:	04 c0       	rjmp	.+8      	; 0x29ee <LDR_Range+0x4c>
	}
	else
	{
		ReturnValue = HIGHHIGH;
    29e6:	82 e0       	ldi	r24, 0x02	; 2
    29e8:	90 e0       	ldi	r25, 0x00	; 0
    29ea:	9a 83       	std	Y+2, r25	; 0x02
    29ec:	89 83       	std	Y+1, r24	; 0x01
	}

	return ReturnValue ;
    29ee:	89 81       	ldd	r24, Y+1	; 0x01
    29f0:	9a 81       	ldd	r25, Y+2	; 0x02
}
    29f2:	0f 90       	pop	r0
    29f4:	0f 90       	pop	r0
    29f6:	0f 90       	pop	r0
    29f8:	0f 90       	pop	r0
    29fa:	cf 91       	pop	r28
    29fc:	df 91       	pop	r29
    29fe:	08 95       	ret

00002a00 <LCD_Init>:

/************************************************************************************/
/************************LCD INITALICATION DDIRECTION OF PIN*************************/
/************************************************************************************/
void LCD_Init(void)
{
    2a00:	df 93       	push	r29
    2a02:	cf 93       	push	r28
    2a04:	cd b7       	in	r28, 0x3d	; 61
    2a06:	de b7       	in	r29, 0x3e	; 62
    2a08:	2e 97       	sbiw	r28, 0x0e	; 14
    2a0a:	0f b6       	in	r0, 0x3f	; 63
    2a0c:	f8 94       	cli
    2a0e:	de bf       	out	0x3e, r29	; 62
    2a10:	0f be       	out	0x3f, r0	; 63
    2a12:	cd bf       	out	0x3d, r28	; 61

#endif


#elif(LCD_TYPE == FOUR_BIT)
	DIO_VoidSetSpecialPortDir(PORT_USED1,PIN_USED_IN_PORT1);
    2a14:	80 e0       	ldi	r24, 0x00	; 0
    2a16:	60 ef       	ldi	r22, 0xF0	; 240
    2a18:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <DIO_VoidSetSpecialPortDir>
	DIO_VoidSetSpecialPortDir(PORT_USED2,PIN_USED_IN_PORT2);
    2a1c:	83 e0       	ldi	r24, 0x03	; 3
    2a1e:	6a e1       	ldi	r22, 0x1A	; 26
    2a20:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <DIO_VoidSetSpecialPortDir>
	LCD_Commands(0x3);
    2a24:	83 e0       	ldi	r24, 0x03	; 3
    2a26:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <LCD_Commands>
	LCD_Commands(0x2);
    2a2a:	82 e0       	ldi	r24, 0x02	; 2
    2a2c:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <LCD_Commands>
	LCD_Commands(DISPLY_OFF_CURSOR_OFF);
    2a30:	88 e0       	ldi	r24, 0x08	; 8
    2a32:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <LCD_Commands>
	LCD_Commands(LINE_2_4BIT);
    2a36:	88 e2       	ldi	r24, 0x28	; 40
    2a38:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <LCD_Commands>
	LCD_Commands(CLEAR);
    2a3c:	81 e0       	ldi	r24, 0x01	; 1
    2a3e:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <LCD_Commands>
	LCD_Commands(CURSOR_OFF);
    2a42:	8c e0       	ldi	r24, 0x0C	; 12
    2a44:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <LCD_Commands>
    2a48:	80 e0       	ldi	r24, 0x00	; 0
    2a4a:	90 e0       	ldi	r25, 0x00	; 0
    2a4c:	a0 ea       	ldi	r26, 0xA0	; 160
    2a4e:	b1 e4       	ldi	r27, 0x41	; 65
    2a50:	8b 87       	std	Y+11, r24	; 0x0b
    2a52:	9c 87       	std	Y+12, r25	; 0x0c
    2a54:	ad 87       	std	Y+13, r26	; 0x0d
    2a56:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2a58:	6b 85       	ldd	r22, Y+11	; 0x0b
    2a5a:	7c 85       	ldd	r23, Y+12	; 0x0c
    2a5c:	8d 85       	ldd	r24, Y+13	; 0x0d
    2a5e:	9e 85       	ldd	r25, Y+14	; 0x0e
    2a60:	20 e0       	ldi	r18, 0x00	; 0
    2a62:	30 e0       	ldi	r19, 0x00	; 0
    2a64:	4a ef       	ldi	r20, 0xFA	; 250
    2a66:	54 e4       	ldi	r21, 0x44	; 68
    2a68:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a6c:	dc 01       	movw	r26, r24
    2a6e:	cb 01       	movw	r24, r22
    2a70:	8f 83       	std	Y+7, r24	; 0x07
    2a72:	98 87       	std	Y+8, r25	; 0x08
    2a74:	a9 87       	std	Y+9, r26	; 0x09
    2a76:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2a78:	6f 81       	ldd	r22, Y+7	; 0x07
    2a7a:	78 85       	ldd	r23, Y+8	; 0x08
    2a7c:	89 85       	ldd	r24, Y+9	; 0x09
    2a7e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2a80:	20 e0       	ldi	r18, 0x00	; 0
    2a82:	30 e0       	ldi	r19, 0x00	; 0
    2a84:	40 e8       	ldi	r20, 0x80	; 128
    2a86:	5f e3       	ldi	r21, 0x3F	; 63
    2a88:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2a8c:	88 23       	and	r24, r24
    2a8e:	2c f4       	brge	.+10     	; 0x2a9a <LCD_Init+0x9a>
		__ticks = 1;
    2a90:	81 e0       	ldi	r24, 0x01	; 1
    2a92:	90 e0       	ldi	r25, 0x00	; 0
    2a94:	9e 83       	std	Y+6, r25	; 0x06
    2a96:	8d 83       	std	Y+5, r24	; 0x05
    2a98:	3f c0       	rjmp	.+126    	; 0x2b18 <LCD_Init+0x118>
	else if (__tmp > 65535)
    2a9a:	6f 81       	ldd	r22, Y+7	; 0x07
    2a9c:	78 85       	ldd	r23, Y+8	; 0x08
    2a9e:	89 85       	ldd	r24, Y+9	; 0x09
    2aa0:	9a 85       	ldd	r25, Y+10	; 0x0a
    2aa2:	20 e0       	ldi	r18, 0x00	; 0
    2aa4:	3f ef       	ldi	r19, 0xFF	; 255
    2aa6:	4f e7       	ldi	r20, 0x7F	; 127
    2aa8:	57 e4       	ldi	r21, 0x47	; 71
    2aaa:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2aae:	18 16       	cp	r1, r24
    2ab0:	4c f5       	brge	.+82     	; 0x2b04 <LCD_Init+0x104>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2ab2:	6b 85       	ldd	r22, Y+11	; 0x0b
    2ab4:	7c 85       	ldd	r23, Y+12	; 0x0c
    2ab6:	8d 85       	ldd	r24, Y+13	; 0x0d
    2ab8:	9e 85       	ldd	r25, Y+14	; 0x0e
    2aba:	20 e0       	ldi	r18, 0x00	; 0
    2abc:	30 e0       	ldi	r19, 0x00	; 0
    2abe:	40 e2       	ldi	r20, 0x20	; 32
    2ac0:	51 e4       	ldi	r21, 0x41	; 65
    2ac2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ac6:	dc 01       	movw	r26, r24
    2ac8:	cb 01       	movw	r24, r22
    2aca:	bc 01       	movw	r22, r24
    2acc:	cd 01       	movw	r24, r26
    2ace:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ad2:	dc 01       	movw	r26, r24
    2ad4:	cb 01       	movw	r24, r22
    2ad6:	9e 83       	std	Y+6, r25	; 0x06
    2ad8:	8d 83       	std	Y+5, r24	; 0x05
    2ada:	0f c0       	rjmp	.+30     	; 0x2afa <LCD_Init+0xfa>
    2adc:	88 ec       	ldi	r24, 0xC8	; 200
    2ade:	90 e0       	ldi	r25, 0x00	; 0
    2ae0:	9c 83       	std	Y+4, r25	; 0x04
    2ae2:	8b 83       	std	Y+3, r24	; 0x03
    2ae4:	8b 81       	ldd	r24, Y+3	; 0x03
    2ae6:	9c 81       	ldd	r25, Y+4	; 0x04
    2ae8:	01 97       	sbiw	r24, 0x01	; 1
    2aea:	f1 f7       	brne	.-4      	; 0x2ae8 <LCD_Init+0xe8>
    2aec:	9c 83       	std	Y+4, r25	; 0x04
    2aee:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2af0:	8d 81       	ldd	r24, Y+5	; 0x05
    2af2:	9e 81       	ldd	r25, Y+6	; 0x06
    2af4:	01 97       	sbiw	r24, 0x01	; 1
    2af6:	9e 83       	std	Y+6, r25	; 0x06
    2af8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2afa:	8d 81       	ldd	r24, Y+5	; 0x05
    2afc:	9e 81       	ldd	r25, Y+6	; 0x06
    2afe:	00 97       	sbiw	r24, 0x00	; 0
    2b00:	69 f7       	brne	.-38     	; 0x2adc <LCD_Init+0xdc>
    2b02:	14 c0       	rjmp	.+40     	; 0x2b2c <LCD_Init+0x12c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2b04:	6f 81       	ldd	r22, Y+7	; 0x07
    2b06:	78 85       	ldd	r23, Y+8	; 0x08
    2b08:	89 85       	ldd	r24, Y+9	; 0x09
    2b0a:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b0c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b10:	dc 01       	movw	r26, r24
    2b12:	cb 01       	movw	r24, r22
    2b14:	9e 83       	std	Y+6, r25	; 0x06
    2b16:	8d 83       	std	Y+5, r24	; 0x05
    2b18:	8d 81       	ldd	r24, Y+5	; 0x05
    2b1a:	9e 81       	ldd	r25, Y+6	; 0x06
    2b1c:	9a 83       	std	Y+2, r25	; 0x02
    2b1e:	89 83       	std	Y+1, r24	; 0x01
    2b20:	89 81       	ldd	r24, Y+1	; 0x01
    2b22:	9a 81       	ldd	r25, Y+2	; 0x02
    2b24:	01 97       	sbiw	r24, 0x01	; 1
    2b26:	f1 f7       	brne	.-4      	; 0x2b24 <LCD_Init+0x124>
    2b28:	9a 83       	std	Y+2, r25	; 0x02
    2b2a:	89 83       	std	Y+1, r24	; 0x01
#endif
	_delay_ms(20);

#endif

}
    2b2c:	2e 96       	adiw	r28, 0x0e	; 14
    2b2e:	0f b6       	in	r0, 0x3f	; 63
    2b30:	f8 94       	cli
    2b32:	de bf       	out	0x3e, r29	; 62
    2b34:	0f be       	out	0x3f, r0	; 63
    2b36:	cd bf       	out	0x3d, r28	; 61
    2b38:	cf 91       	pop	r28
    2b3a:	df 91       	pop	r29
    2b3c:	08 95       	ret

00002b3e <LCD_LOCATION_ROW_COLuM>:
/************************************************************************************/
/************************SLECT LOCATION BY ROW AND COLUM*****************************/
/************************************************************************************/

void LCD_LOCATION_ROW_COLuM(uint8 Row , uint8 Colum)  // ROW 1 OR 2 ********* 16 COLUME ********
{
    2b3e:	df 93       	push	r29
    2b40:	cf 93       	push	r28
    2b42:	00 d0       	rcall	.+0      	; 0x2b44 <LCD_LOCATION_ROW_COLuM+0x6>
    2b44:	00 d0       	rcall	.+0      	; 0x2b46 <LCD_LOCATION_ROW_COLuM+0x8>
    2b46:	cd b7       	in	r28, 0x3d	; 61
    2b48:	de b7       	in	r29, 0x3e	; 62
    2b4a:	89 83       	std	Y+1, r24	; 0x01
    2b4c:	6a 83       	std	Y+2, r22	; 0x02
	switch(Row)
    2b4e:	89 81       	ldd	r24, Y+1	; 0x01
    2b50:	28 2f       	mov	r18, r24
    2b52:	30 e0       	ldi	r19, 0x00	; 0
    2b54:	3c 83       	std	Y+4, r19	; 0x04
    2b56:	2b 83       	std	Y+3, r18	; 0x03
    2b58:	8b 81       	ldd	r24, Y+3	; 0x03
    2b5a:	9c 81       	ldd	r25, Y+4	; 0x04
    2b5c:	81 30       	cpi	r24, 0x01	; 1
    2b5e:	91 05       	cpc	r25, r1
    2b60:	31 f0       	breq	.+12     	; 0x2b6e <LCD_LOCATION_ROW_COLuM+0x30>
    2b62:	2b 81       	ldd	r18, Y+3	; 0x03
    2b64:	3c 81       	ldd	r19, Y+4	; 0x04
    2b66:	22 30       	cpi	r18, 0x02	; 2
    2b68:	31 05       	cpc	r19, r1
    2b6a:	31 f0       	breq	.+12     	; 0x2b78 <LCD_LOCATION_ROW_COLuM+0x3a>
    2b6c:	09 c0       	rjmp	.+18     	; 0x2b80 <LCD_LOCATION_ROW_COLuM+0x42>
	{
	case 1:
		LCD_Commands(ROW_ONE + Colum); //0x82
    2b6e:	8a 81       	ldd	r24, Y+2	; 0x02
    2b70:	80 58       	subi	r24, 0x80	; 128
    2b72:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <LCD_Commands>
    2b76:	04 c0       	rjmp	.+8      	; 0x2b80 <LCD_LOCATION_ROW_COLuM+0x42>
		break;
	case 2:
		LCD_Commands(ROW_TWO + Colum);
    2b78:	8a 81       	ldd	r24, Y+2	; 0x02
    2b7a:	80 54       	subi	r24, 0x40	; 64
    2b7c:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <LCD_Commands>
		break;
	default:
		break;
	}
}
    2b80:	0f 90       	pop	r0
    2b82:	0f 90       	pop	r0
    2b84:	0f 90       	pop	r0
    2b86:	0f 90       	pop	r0
    2b88:	cf 91       	pop	r28
    2b8a:	df 91       	pop	r29
    2b8c:	08 95       	ret

00002b8e <LCD_Commands>:
/************************************************************************************/
/************************SPECAL COMMAND USE WITH LCD*********************************/
/************************************************************************************/

void LCD_Commands(uint8 Command)
{
    2b8e:	df 93       	push	r29
    2b90:	cf 93       	push	r28
    2b92:	cd b7       	in	r28, 0x3d	; 61
    2b94:	de b7       	in	r29, 0x3e	; 62
    2b96:	6d 97       	sbiw	r28, 0x1d	; 29
    2b98:	0f b6       	in	r0, 0x3f	; 63
    2b9a:	f8 94       	cli
    2b9c:	de bf       	out	0x3e, r29	; 62
    2b9e:	0f be       	out	0x3f, r0	; 63
    2ba0:	cd bf       	out	0x3d, r28	; 61
    2ba2:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);



#elif(LCD_TYPE == FOUR_BIT)
	REGISTER_SELECT(COMMAND_MODE);         // Command mode
    2ba4:	a2 e3       	ldi	r26, 0x32	; 50
    2ba6:	b0 e0       	ldi	r27, 0x00	; 0
    2ba8:	e2 e3       	ldi	r30, 0x32	; 50
    2baa:	f0 e0       	ldi	r31, 0x00	; 0
    2bac:	80 81       	ld	r24, Z
    2bae:	8d 7f       	andi	r24, 0xFD	; 253
    2bb0:	8c 93       	st	X, r24

	PIN44(DIO_ReadSegmentOfAddress(Command ,PIN_4 ));
    2bb2:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2bb4:	64 e0       	ldi	r22, 0x04	; 4
    2bb6:	0e 94 2b 10 	call	0x2056	; 0x2056 <DIO_ReadSegmentOfAddress>
    2bba:	88 23       	and	r24, r24
    2bbc:	41 f4       	brne	.+16     	; 0x2bce <LCD_Commands+0x40>
    2bbe:	ab e3       	ldi	r26, 0x3B	; 59
    2bc0:	b0 e0       	ldi	r27, 0x00	; 0
    2bc2:	eb e3       	ldi	r30, 0x3B	; 59
    2bc4:	f0 e0       	ldi	r31, 0x00	; 0
    2bc6:	80 81       	ld	r24, Z
    2bc8:	8f 7e       	andi	r24, 0xEF	; 239
    2bca:	8c 93       	st	X, r24
    2bcc:	07 c0       	rjmp	.+14     	; 0x2bdc <LCD_Commands+0x4e>
    2bce:	ab e3       	ldi	r26, 0x3B	; 59
    2bd0:	b0 e0       	ldi	r27, 0x00	; 0
    2bd2:	eb e3       	ldi	r30, 0x3B	; 59
    2bd4:	f0 e0       	ldi	r31, 0x00	; 0
    2bd6:	80 81       	ld	r24, Z
    2bd8:	80 61       	ori	r24, 0x10	; 16
    2bda:	8c 93       	st	X, r24
	PIN55(DIO_ReadSegmentOfAddress(Command ,PIN_5 ));
    2bdc:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2bde:	65 e0       	ldi	r22, 0x05	; 5
    2be0:	0e 94 2b 10 	call	0x2056	; 0x2056 <DIO_ReadSegmentOfAddress>
    2be4:	88 23       	and	r24, r24
    2be6:	41 f4       	brne	.+16     	; 0x2bf8 <LCD_Commands+0x6a>
    2be8:	ab e3       	ldi	r26, 0x3B	; 59
    2bea:	b0 e0       	ldi	r27, 0x00	; 0
    2bec:	eb e3       	ldi	r30, 0x3B	; 59
    2bee:	f0 e0       	ldi	r31, 0x00	; 0
    2bf0:	80 81       	ld	r24, Z
    2bf2:	8f 7d       	andi	r24, 0xDF	; 223
    2bf4:	8c 93       	st	X, r24
    2bf6:	07 c0       	rjmp	.+14     	; 0x2c06 <LCD_Commands+0x78>
    2bf8:	ab e3       	ldi	r26, 0x3B	; 59
    2bfa:	b0 e0       	ldi	r27, 0x00	; 0
    2bfc:	eb e3       	ldi	r30, 0x3B	; 59
    2bfe:	f0 e0       	ldi	r31, 0x00	; 0
    2c00:	80 81       	ld	r24, Z
    2c02:	80 62       	ori	r24, 0x20	; 32
    2c04:	8c 93       	st	X, r24
	PIN66(DIO_ReadSegmentOfAddress(Command ,PIN_6 ));
    2c06:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2c08:	66 e0       	ldi	r22, 0x06	; 6
    2c0a:	0e 94 2b 10 	call	0x2056	; 0x2056 <DIO_ReadSegmentOfAddress>
    2c0e:	88 23       	and	r24, r24
    2c10:	41 f4       	brne	.+16     	; 0x2c22 <LCD_Commands+0x94>
    2c12:	ab e3       	ldi	r26, 0x3B	; 59
    2c14:	b0 e0       	ldi	r27, 0x00	; 0
    2c16:	eb e3       	ldi	r30, 0x3B	; 59
    2c18:	f0 e0       	ldi	r31, 0x00	; 0
    2c1a:	80 81       	ld	r24, Z
    2c1c:	8f 7b       	andi	r24, 0xBF	; 191
    2c1e:	8c 93       	st	X, r24
    2c20:	07 c0       	rjmp	.+14     	; 0x2c30 <LCD_Commands+0xa2>
    2c22:	ab e3       	ldi	r26, 0x3B	; 59
    2c24:	b0 e0       	ldi	r27, 0x00	; 0
    2c26:	eb e3       	ldi	r30, 0x3B	; 59
    2c28:	f0 e0       	ldi	r31, 0x00	; 0
    2c2a:	80 81       	ld	r24, Z
    2c2c:	80 64       	ori	r24, 0x40	; 64
    2c2e:	8c 93       	st	X, r24
	PIN77(DIO_ReadSegmentOfAddress(Command ,PIN_7 ));
    2c30:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2c32:	67 e0       	ldi	r22, 0x07	; 7
    2c34:	0e 94 2b 10 	call	0x2056	; 0x2056 <DIO_ReadSegmentOfAddress>
    2c38:	88 23       	and	r24, r24
    2c3a:	41 f4       	brne	.+16     	; 0x2c4c <LCD_Commands+0xbe>
    2c3c:	ab e3       	ldi	r26, 0x3B	; 59
    2c3e:	b0 e0       	ldi	r27, 0x00	; 0
    2c40:	eb e3       	ldi	r30, 0x3B	; 59
    2c42:	f0 e0       	ldi	r31, 0x00	; 0
    2c44:	80 81       	ld	r24, Z
    2c46:	8f 77       	andi	r24, 0x7F	; 127
    2c48:	8c 93       	st	X, r24
    2c4a:	07 c0       	rjmp	.+14     	; 0x2c5a <LCD_Commands+0xcc>
    2c4c:	ab e3       	ldi	r26, 0x3B	; 59
    2c4e:	b0 e0       	ldi	r27, 0x00	; 0
    2c50:	eb e3       	ldi	r30, 0x3B	; 59
    2c52:	f0 e0       	ldi	r31, 0x00	; 0
    2c54:	80 81       	ld	r24, Z
    2c56:	80 68       	ori	r24, 0x80	; 128
    2c58:	8c 93       	st	X, r24

	ENABLEMODE(ENABLE_LCD);                // ENABLE_LCD
    2c5a:	a2 e3       	ldi	r26, 0x32	; 50
    2c5c:	b0 e0       	ldi	r27, 0x00	; 0
    2c5e:	e2 e3       	ldi	r30, 0x32	; 50
    2c60:	f0 e0       	ldi	r31, 0x00	; 0
    2c62:	80 81       	ld	r24, Z
    2c64:	80 61       	ori	r24, 0x10	; 16
    2c66:	8c 93       	st	X, r24
    2c68:	80 e0       	ldi	r24, 0x00	; 0
    2c6a:	90 e0       	ldi	r25, 0x00	; 0
    2c6c:	a0 e0       	ldi	r26, 0x00	; 0
    2c6e:	b0 e4       	ldi	r27, 0x40	; 64
    2c70:	89 8f       	std	Y+25, r24	; 0x19
    2c72:	9a 8f       	std	Y+26, r25	; 0x1a
    2c74:	ab 8f       	std	Y+27, r26	; 0x1b
    2c76:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2c78:	69 8d       	ldd	r22, Y+25	; 0x19
    2c7a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2c7c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2c7e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2c80:	20 e0       	ldi	r18, 0x00	; 0
    2c82:	30 e0       	ldi	r19, 0x00	; 0
    2c84:	4a ef       	ldi	r20, 0xFA	; 250
    2c86:	54 e4       	ldi	r21, 0x44	; 68
    2c88:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c8c:	dc 01       	movw	r26, r24
    2c8e:	cb 01       	movw	r24, r22
    2c90:	8d 8b       	std	Y+21, r24	; 0x15
    2c92:	9e 8b       	std	Y+22, r25	; 0x16
    2c94:	af 8b       	std	Y+23, r26	; 0x17
    2c96:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2c98:	6d 89       	ldd	r22, Y+21	; 0x15
    2c9a:	7e 89       	ldd	r23, Y+22	; 0x16
    2c9c:	8f 89       	ldd	r24, Y+23	; 0x17
    2c9e:	98 8d       	ldd	r25, Y+24	; 0x18
    2ca0:	20 e0       	ldi	r18, 0x00	; 0
    2ca2:	30 e0       	ldi	r19, 0x00	; 0
    2ca4:	40 e8       	ldi	r20, 0x80	; 128
    2ca6:	5f e3       	ldi	r21, 0x3F	; 63
    2ca8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2cac:	88 23       	and	r24, r24
    2cae:	2c f4       	brge	.+10     	; 0x2cba <LCD_Commands+0x12c>
		__ticks = 1;
    2cb0:	81 e0       	ldi	r24, 0x01	; 1
    2cb2:	90 e0       	ldi	r25, 0x00	; 0
    2cb4:	9c 8b       	std	Y+20, r25	; 0x14
    2cb6:	8b 8b       	std	Y+19, r24	; 0x13
    2cb8:	3f c0       	rjmp	.+126    	; 0x2d38 <LCD_Commands+0x1aa>
	else if (__tmp > 65535)
    2cba:	6d 89       	ldd	r22, Y+21	; 0x15
    2cbc:	7e 89       	ldd	r23, Y+22	; 0x16
    2cbe:	8f 89       	ldd	r24, Y+23	; 0x17
    2cc0:	98 8d       	ldd	r25, Y+24	; 0x18
    2cc2:	20 e0       	ldi	r18, 0x00	; 0
    2cc4:	3f ef       	ldi	r19, 0xFF	; 255
    2cc6:	4f e7       	ldi	r20, 0x7F	; 127
    2cc8:	57 e4       	ldi	r21, 0x47	; 71
    2cca:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2cce:	18 16       	cp	r1, r24
    2cd0:	4c f5       	brge	.+82     	; 0x2d24 <LCD_Commands+0x196>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2cd2:	69 8d       	ldd	r22, Y+25	; 0x19
    2cd4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2cd6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2cd8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2cda:	20 e0       	ldi	r18, 0x00	; 0
    2cdc:	30 e0       	ldi	r19, 0x00	; 0
    2cde:	40 e2       	ldi	r20, 0x20	; 32
    2ce0:	51 e4       	ldi	r21, 0x41	; 65
    2ce2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ce6:	dc 01       	movw	r26, r24
    2ce8:	cb 01       	movw	r24, r22
    2cea:	bc 01       	movw	r22, r24
    2cec:	cd 01       	movw	r24, r26
    2cee:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2cf2:	dc 01       	movw	r26, r24
    2cf4:	cb 01       	movw	r24, r22
    2cf6:	9c 8b       	std	Y+20, r25	; 0x14
    2cf8:	8b 8b       	std	Y+19, r24	; 0x13
    2cfa:	0f c0       	rjmp	.+30     	; 0x2d1a <LCD_Commands+0x18c>
    2cfc:	88 ec       	ldi	r24, 0xC8	; 200
    2cfe:	90 e0       	ldi	r25, 0x00	; 0
    2d00:	9a 8b       	std	Y+18, r25	; 0x12
    2d02:	89 8b       	std	Y+17, r24	; 0x11
    2d04:	89 89       	ldd	r24, Y+17	; 0x11
    2d06:	9a 89       	ldd	r25, Y+18	; 0x12
    2d08:	01 97       	sbiw	r24, 0x01	; 1
    2d0a:	f1 f7       	brne	.-4      	; 0x2d08 <LCD_Commands+0x17a>
    2d0c:	9a 8b       	std	Y+18, r25	; 0x12
    2d0e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2d10:	8b 89       	ldd	r24, Y+19	; 0x13
    2d12:	9c 89       	ldd	r25, Y+20	; 0x14
    2d14:	01 97       	sbiw	r24, 0x01	; 1
    2d16:	9c 8b       	std	Y+20, r25	; 0x14
    2d18:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2d1a:	8b 89       	ldd	r24, Y+19	; 0x13
    2d1c:	9c 89       	ldd	r25, Y+20	; 0x14
    2d1e:	00 97       	sbiw	r24, 0x00	; 0
    2d20:	69 f7       	brne	.-38     	; 0x2cfc <LCD_Commands+0x16e>
    2d22:	14 c0       	rjmp	.+40     	; 0x2d4c <LCD_Commands+0x1be>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2d24:	6d 89       	ldd	r22, Y+21	; 0x15
    2d26:	7e 89       	ldd	r23, Y+22	; 0x16
    2d28:	8f 89       	ldd	r24, Y+23	; 0x17
    2d2a:	98 8d       	ldd	r25, Y+24	; 0x18
    2d2c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2d30:	dc 01       	movw	r26, r24
    2d32:	cb 01       	movw	r24, r22
    2d34:	9c 8b       	std	Y+20, r25	; 0x14
    2d36:	8b 8b       	std	Y+19, r24	; 0x13
    2d38:	8b 89       	ldd	r24, Y+19	; 0x13
    2d3a:	9c 89       	ldd	r25, Y+20	; 0x14
    2d3c:	98 8b       	std	Y+16, r25	; 0x10
    2d3e:	8f 87       	std	Y+15, r24	; 0x0f
    2d40:	8f 85       	ldd	r24, Y+15	; 0x0f
    2d42:	98 89       	ldd	r25, Y+16	; 0x10
    2d44:	01 97       	sbiw	r24, 0x01	; 1
    2d46:	f1 f7       	brne	.-4      	; 0x2d44 <LCD_Commands+0x1b6>
    2d48:	98 8b       	std	Y+16, r25	; 0x10
    2d4a:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	ENABLEMODE(DISABLE_LCD);               // DISABLE_LCD
    2d4c:	a2 e3       	ldi	r26, 0x32	; 50
    2d4e:	b0 e0       	ldi	r27, 0x00	; 0
    2d50:	e2 e3       	ldi	r30, 0x32	; 50
    2d52:	f0 e0       	ldi	r31, 0x00	; 0
    2d54:	80 81       	ld	r24, Z
    2d56:	8f 7e       	andi	r24, 0xEF	; 239
    2d58:	8c 93       	st	X, r24

	PIN44(DIO_ReadSegmentOfAddress(Command ,PIN_0 ));
    2d5a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2d5c:	60 e0       	ldi	r22, 0x00	; 0
    2d5e:	0e 94 2b 10 	call	0x2056	; 0x2056 <DIO_ReadSegmentOfAddress>
    2d62:	88 23       	and	r24, r24
    2d64:	41 f4       	brne	.+16     	; 0x2d76 <LCD_Commands+0x1e8>
    2d66:	ab e3       	ldi	r26, 0x3B	; 59
    2d68:	b0 e0       	ldi	r27, 0x00	; 0
    2d6a:	eb e3       	ldi	r30, 0x3B	; 59
    2d6c:	f0 e0       	ldi	r31, 0x00	; 0
    2d6e:	80 81       	ld	r24, Z
    2d70:	8f 7e       	andi	r24, 0xEF	; 239
    2d72:	8c 93       	st	X, r24
    2d74:	07 c0       	rjmp	.+14     	; 0x2d84 <LCD_Commands+0x1f6>
    2d76:	ab e3       	ldi	r26, 0x3B	; 59
    2d78:	b0 e0       	ldi	r27, 0x00	; 0
    2d7a:	eb e3       	ldi	r30, 0x3B	; 59
    2d7c:	f0 e0       	ldi	r31, 0x00	; 0
    2d7e:	80 81       	ld	r24, Z
    2d80:	80 61       	ori	r24, 0x10	; 16
    2d82:	8c 93       	st	X, r24
	PIN55(DIO_ReadSegmentOfAddress(Command ,PIN_1 ));
    2d84:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2d86:	61 e0       	ldi	r22, 0x01	; 1
    2d88:	0e 94 2b 10 	call	0x2056	; 0x2056 <DIO_ReadSegmentOfAddress>
    2d8c:	88 23       	and	r24, r24
    2d8e:	41 f4       	brne	.+16     	; 0x2da0 <LCD_Commands+0x212>
    2d90:	ab e3       	ldi	r26, 0x3B	; 59
    2d92:	b0 e0       	ldi	r27, 0x00	; 0
    2d94:	eb e3       	ldi	r30, 0x3B	; 59
    2d96:	f0 e0       	ldi	r31, 0x00	; 0
    2d98:	80 81       	ld	r24, Z
    2d9a:	8f 7d       	andi	r24, 0xDF	; 223
    2d9c:	8c 93       	st	X, r24
    2d9e:	07 c0       	rjmp	.+14     	; 0x2dae <LCD_Commands+0x220>
    2da0:	ab e3       	ldi	r26, 0x3B	; 59
    2da2:	b0 e0       	ldi	r27, 0x00	; 0
    2da4:	eb e3       	ldi	r30, 0x3B	; 59
    2da6:	f0 e0       	ldi	r31, 0x00	; 0
    2da8:	80 81       	ld	r24, Z
    2daa:	80 62       	ori	r24, 0x20	; 32
    2dac:	8c 93       	st	X, r24
	PIN66(DIO_ReadSegmentOfAddress(Command ,PIN_2 ));
    2dae:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2db0:	62 e0       	ldi	r22, 0x02	; 2
    2db2:	0e 94 2b 10 	call	0x2056	; 0x2056 <DIO_ReadSegmentOfAddress>
    2db6:	88 23       	and	r24, r24
    2db8:	41 f4       	brne	.+16     	; 0x2dca <LCD_Commands+0x23c>
    2dba:	ab e3       	ldi	r26, 0x3B	; 59
    2dbc:	b0 e0       	ldi	r27, 0x00	; 0
    2dbe:	eb e3       	ldi	r30, 0x3B	; 59
    2dc0:	f0 e0       	ldi	r31, 0x00	; 0
    2dc2:	80 81       	ld	r24, Z
    2dc4:	8f 7b       	andi	r24, 0xBF	; 191
    2dc6:	8c 93       	st	X, r24
    2dc8:	07 c0       	rjmp	.+14     	; 0x2dd8 <LCD_Commands+0x24a>
    2dca:	ab e3       	ldi	r26, 0x3B	; 59
    2dcc:	b0 e0       	ldi	r27, 0x00	; 0
    2dce:	eb e3       	ldi	r30, 0x3B	; 59
    2dd0:	f0 e0       	ldi	r31, 0x00	; 0
    2dd2:	80 81       	ld	r24, Z
    2dd4:	80 64       	ori	r24, 0x40	; 64
    2dd6:	8c 93       	st	X, r24
	PIN77(DIO_ReadSegmentOfAddress(Command ,PIN_3 ));
    2dd8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2dda:	63 e0       	ldi	r22, 0x03	; 3
    2ddc:	0e 94 2b 10 	call	0x2056	; 0x2056 <DIO_ReadSegmentOfAddress>
    2de0:	88 23       	and	r24, r24
    2de2:	41 f4       	brne	.+16     	; 0x2df4 <LCD_Commands+0x266>
    2de4:	ab e3       	ldi	r26, 0x3B	; 59
    2de6:	b0 e0       	ldi	r27, 0x00	; 0
    2de8:	eb e3       	ldi	r30, 0x3B	; 59
    2dea:	f0 e0       	ldi	r31, 0x00	; 0
    2dec:	80 81       	ld	r24, Z
    2dee:	8f 77       	andi	r24, 0x7F	; 127
    2df0:	8c 93       	st	X, r24
    2df2:	07 c0       	rjmp	.+14     	; 0x2e02 <LCD_Commands+0x274>
    2df4:	ab e3       	ldi	r26, 0x3B	; 59
    2df6:	b0 e0       	ldi	r27, 0x00	; 0
    2df8:	eb e3       	ldi	r30, 0x3B	; 59
    2dfa:	f0 e0       	ldi	r31, 0x00	; 0
    2dfc:	80 81       	ld	r24, Z
    2dfe:	80 68       	ori	r24, 0x80	; 128
    2e00:	8c 93       	st	X, r24

	ENABLEMODE(ENABLE_LCD);					// ENABLE_LCD
    2e02:	a2 e3       	ldi	r26, 0x32	; 50
    2e04:	b0 e0       	ldi	r27, 0x00	; 0
    2e06:	e2 e3       	ldi	r30, 0x32	; 50
    2e08:	f0 e0       	ldi	r31, 0x00	; 0
    2e0a:	80 81       	ld	r24, Z
    2e0c:	80 61       	ori	r24, 0x10	; 16
    2e0e:	8c 93       	st	X, r24
    2e10:	80 e0       	ldi	r24, 0x00	; 0
    2e12:	90 e0       	ldi	r25, 0x00	; 0
    2e14:	a0 e0       	ldi	r26, 0x00	; 0
    2e16:	b0 e4       	ldi	r27, 0x40	; 64
    2e18:	8b 87       	std	Y+11, r24	; 0x0b
    2e1a:	9c 87       	std	Y+12, r25	; 0x0c
    2e1c:	ad 87       	std	Y+13, r26	; 0x0d
    2e1e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2e20:	6b 85       	ldd	r22, Y+11	; 0x0b
    2e22:	7c 85       	ldd	r23, Y+12	; 0x0c
    2e24:	8d 85       	ldd	r24, Y+13	; 0x0d
    2e26:	9e 85       	ldd	r25, Y+14	; 0x0e
    2e28:	20 e0       	ldi	r18, 0x00	; 0
    2e2a:	30 e0       	ldi	r19, 0x00	; 0
    2e2c:	4a ef       	ldi	r20, 0xFA	; 250
    2e2e:	54 e4       	ldi	r21, 0x44	; 68
    2e30:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e34:	dc 01       	movw	r26, r24
    2e36:	cb 01       	movw	r24, r22
    2e38:	8f 83       	std	Y+7, r24	; 0x07
    2e3a:	98 87       	std	Y+8, r25	; 0x08
    2e3c:	a9 87       	std	Y+9, r26	; 0x09
    2e3e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2e40:	6f 81       	ldd	r22, Y+7	; 0x07
    2e42:	78 85       	ldd	r23, Y+8	; 0x08
    2e44:	89 85       	ldd	r24, Y+9	; 0x09
    2e46:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e48:	20 e0       	ldi	r18, 0x00	; 0
    2e4a:	30 e0       	ldi	r19, 0x00	; 0
    2e4c:	40 e8       	ldi	r20, 0x80	; 128
    2e4e:	5f e3       	ldi	r21, 0x3F	; 63
    2e50:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2e54:	88 23       	and	r24, r24
    2e56:	2c f4       	brge	.+10     	; 0x2e62 <LCD_Commands+0x2d4>
		__ticks = 1;
    2e58:	81 e0       	ldi	r24, 0x01	; 1
    2e5a:	90 e0       	ldi	r25, 0x00	; 0
    2e5c:	9e 83       	std	Y+6, r25	; 0x06
    2e5e:	8d 83       	std	Y+5, r24	; 0x05
    2e60:	3f c0       	rjmp	.+126    	; 0x2ee0 <LCD_Commands+0x352>
	else if (__tmp > 65535)
    2e62:	6f 81       	ldd	r22, Y+7	; 0x07
    2e64:	78 85       	ldd	r23, Y+8	; 0x08
    2e66:	89 85       	ldd	r24, Y+9	; 0x09
    2e68:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e6a:	20 e0       	ldi	r18, 0x00	; 0
    2e6c:	3f ef       	ldi	r19, 0xFF	; 255
    2e6e:	4f e7       	ldi	r20, 0x7F	; 127
    2e70:	57 e4       	ldi	r21, 0x47	; 71
    2e72:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2e76:	18 16       	cp	r1, r24
    2e78:	4c f5       	brge	.+82     	; 0x2ecc <LCD_Commands+0x33e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2e7a:	6b 85       	ldd	r22, Y+11	; 0x0b
    2e7c:	7c 85       	ldd	r23, Y+12	; 0x0c
    2e7e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2e80:	9e 85       	ldd	r25, Y+14	; 0x0e
    2e82:	20 e0       	ldi	r18, 0x00	; 0
    2e84:	30 e0       	ldi	r19, 0x00	; 0
    2e86:	40 e2       	ldi	r20, 0x20	; 32
    2e88:	51 e4       	ldi	r21, 0x41	; 65
    2e8a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e8e:	dc 01       	movw	r26, r24
    2e90:	cb 01       	movw	r24, r22
    2e92:	bc 01       	movw	r22, r24
    2e94:	cd 01       	movw	r24, r26
    2e96:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e9a:	dc 01       	movw	r26, r24
    2e9c:	cb 01       	movw	r24, r22
    2e9e:	9e 83       	std	Y+6, r25	; 0x06
    2ea0:	8d 83       	std	Y+5, r24	; 0x05
    2ea2:	0f c0       	rjmp	.+30     	; 0x2ec2 <LCD_Commands+0x334>
    2ea4:	88 ec       	ldi	r24, 0xC8	; 200
    2ea6:	90 e0       	ldi	r25, 0x00	; 0
    2ea8:	9c 83       	std	Y+4, r25	; 0x04
    2eaa:	8b 83       	std	Y+3, r24	; 0x03
    2eac:	8b 81       	ldd	r24, Y+3	; 0x03
    2eae:	9c 81       	ldd	r25, Y+4	; 0x04
    2eb0:	01 97       	sbiw	r24, 0x01	; 1
    2eb2:	f1 f7       	brne	.-4      	; 0x2eb0 <LCD_Commands+0x322>
    2eb4:	9c 83       	std	Y+4, r25	; 0x04
    2eb6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2eb8:	8d 81       	ldd	r24, Y+5	; 0x05
    2eba:	9e 81       	ldd	r25, Y+6	; 0x06
    2ebc:	01 97       	sbiw	r24, 0x01	; 1
    2ebe:	9e 83       	std	Y+6, r25	; 0x06
    2ec0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2ec2:	8d 81       	ldd	r24, Y+5	; 0x05
    2ec4:	9e 81       	ldd	r25, Y+6	; 0x06
    2ec6:	00 97       	sbiw	r24, 0x00	; 0
    2ec8:	69 f7       	brne	.-38     	; 0x2ea4 <LCD_Commands+0x316>
    2eca:	14 c0       	rjmp	.+40     	; 0x2ef4 <LCD_Commands+0x366>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2ecc:	6f 81       	ldd	r22, Y+7	; 0x07
    2ece:	78 85       	ldd	r23, Y+8	; 0x08
    2ed0:	89 85       	ldd	r24, Y+9	; 0x09
    2ed2:	9a 85       	ldd	r25, Y+10	; 0x0a
    2ed4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ed8:	dc 01       	movw	r26, r24
    2eda:	cb 01       	movw	r24, r22
    2edc:	9e 83       	std	Y+6, r25	; 0x06
    2ede:	8d 83       	std	Y+5, r24	; 0x05
    2ee0:	8d 81       	ldd	r24, Y+5	; 0x05
    2ee2:	9e 81       	ldd	r25, Y+6	; 0x06
    2ee4:	9a 83       	std	Y+2, r25	; 0x02
    2ee6:	89 83       	std	Y+1, r24	; 0x01
    2ee8:	89 81       	ldd	r24, Y+1	; 0x01
    2eea:	9a 81       	ldd	r25, Y+2	; 0x02
    2eec:	01 97       	sbiw	r24, 0x01	; 1
    2eee:	f1 f7       	brne	.-4      	; 0x2eec <LCD_Commands+0x35e>
    2ef0:	9a 83       	std	Y+2, r25	; 0x02
    2ef2:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	ENABLEMODE(DISABLE_LCD);  				// DISABLE_LCD
    2ef4:	a2 e3       	ldi	r26, 0x32	; 50
    2ef6:	b0 e0       	ldi	r27, 0x00	; 0
    2ef8:	e2 e3       	ldi	r30, 0x32	; 50
    2efa:	f0 e0       	ldi	r31, 0x00	; 0
    2efc:	80 81       	ld	r24, Z
    2efe:	8f 7e       	andi	r24, 0xEF	; 239
    2f00:	8c 93       	st	X, r24
#endif

}
    2f02:	6d 96       	adiw	r28, 0x1d	; 29
    2f04:	0f b6       	in	r0, 0x3f	; 63
    2f06:	f8 94       	cli
    2f08:	de bf       	out	0x3e, r29	; 62
    2f0a:	0f be       	out	0x3f, r0	; 63
    2f0c:	cd bf       	out	0x3d, r28	; 61
    2f0e:	cf 91       	pop	r28
    2f10:	df 91       	pop	r29
    2f12:	08 95       	ret

00002f14 <LCD_Write_Caracter>:
/************************************************************************************/
/************************DISPLY CARACTER ON LCD**************************************/
/************************************************************************************/

void LCD_Write_Caracter(uint8 Caracter)
{
    2f14:	df 93       	push	r29
    2f16:	cf 93       	push	r28
    2f18:	cd b7       	in	r28, 0x3d	; 61
    2f1a:	de b7       	in	r29, 0x3e	; 62
    2f1c:	6d 97       	sbiw	r28, 0x1d	; 29
    2f1e:	0f b6       	in	r0, 0x3f	; 63
    2f20:	f8 94       	cli
    2f22:	de bf       	out	0x3e, r29	; 62
    2f24:	0f be       	out	0x3f, r0	; 63
    2f26:	cd bf       	out	0x3d, r28	; 61
    2f28:	8d 8f       	std	Y+29, r24	; 0x1d
		_delay_ms(1);


#elif(LCD_TYPE == FOUR_BIT)

	REGISTER_SELECT(DATA_MODE);           // DATA_MODE
    2f2a:	a2 e3       	ldi	r26, 0x32	; 50
    2f2c:	b0 e0       	ldi	r27, 0x00	; 0
    2f2e:	e2 e3       	ldi	r30, 0x32	; 50
    2f30:	f0 e0       	ldi	r31, 0x00	; 0
    2f32:	80 81       	ld	r24, Z
    2f34:	82 60       	ori	r24, 0x02	; 2
    2f36:	8c 93       	st	X, r24

	PIN44(DIO_ReadSegmentOfAddress(Caracter ,PIN_4 ));
    2f38:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2f3a:	64 e0       	ldi	r22, 0x04	; 4
    2f3c:	0e 94 2b 10 	call	0x2056	; 0x2056 <DIO_ReadSegmentOfAddress>
    2f40:	88 23       	and	r24, r24
    2f42:	41 f4       	brne	.+16     	; 0x2f54 <LCD_Write_Caracter+0x40>
    2f44:	ab e3       	ldi	r26, 0x3B	; 59
    2f46:	b0 e0       	ldi	r27, 0x00	; 0
    2f48:	eb e3       	ldi	r30, 0x3B	; 59
    2f4a:	f0 e0       	ldi	r31, 0x00	; 0
    2f4c:	80 81       	ld	r24, Z
    2f4e:	8f 7e       	andi	r24, 0xEF	; 239
    2f50:	8c 93       	st	X, r24
    2f52:	07 c0       	rjmp	.+14     	; 0x2f62 <LCD_Write_Caracter+0x4e>
    2f54:	ab e3       	ldi	r26, 0x3B	; 59
    2f56:	b0 e0       	ldi	r27, 0x00	; 0
    2f58:	eb e3       	ldi	r30, 0x3B	; 59
    2f5a:	f0 e0       	ldi	r31, 0x00	; 0
    2f5c:	80 81       	ld	r24, Z
    2f5e:	80 61       	ori	r24, 0x10	; 16
    2f60:	8c 93       	st	X, r24
	PIN55(DIO_ReadSegmentOfAddress(Caracter ,PIN_5 ));
    2f62:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2f64:	65 e0       	ldi	r22, 0x05	; 5
    2f66:	0e 94 2b 10 	call	0x2056	; 0x2056 <DIO_ReadSegmentOfAddress>
    2f6a:	88 23       	and	r24, r24
    2f6c:	41 f4       	brne	.+16     	; 0x2f7e <LCD_Write_Caracter+0x6a>
    2f6e:	ab e3       	ldi	r26, 0x3B	; 59
    2f70:	b0 e0       	ldi	r27, 0x00	; 0
    2f72:	eb e3       	ldi	r30, 0x3B	; 59
    2f74:	f0 e0       	ldi	r31, 0x00	; 0
    2f76:	80 81       	ld	r24, Z
    2f78:	8f 7d       	andi	r24, 0xDF	; 223
    2f7a:	8c 93       	st	X, r24
    2f7c:	07 c0       	rjmp	.+14     	; 0x2f8c <LCD_Write_Caracter+0x78>
    2f7e:	ab e3       	ldi	r26, 0x3B	; 59
    2f80:	b0 e0       	ldi	r27, 0x00	; 0
    2f82:	eb e3       	ldi	r30, 0x3B	; 59
    2f84:	f0 e0       	ldi	r31, 0x00	; 0
    2f86:	80 81       	ld	r24, Z
    2f88:	80 62       	ori	r24, 0x20	; 32
    2f8a:	8c 93       	st	X, r24
	PIN66(DIO_ReadSegmentOfAddress(Caracter ,PIN_6 ));
    2f8c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2f8e:	66 e0       	ldi	r22, 0x06	; 6
    2f90:	0e 94 2b 10 	call	0x2056	; 0x2056 <DIO_ReadSegmentOfAddress>
    2f94:	88 23       	and	r24, r24
    2f96:	41 f4       	brne	.+16     	; 0x2fa8 <LCD_Write_Caracter+0x94>
    2f98:	ab e3       	ldi	r26, 0x3B	; 59
    2f9a:	b0 e0       	ldi	r27, 0x00	; 0
    2f9c:	eb e3       	ldi	r30, 0x3B	; 59
    2f9e:	f0 e0       	ldi	r31, 0x00	; 0
    2fa0:	80 81       	ld	r24, Z
    2fa2:	8f 7b       	andi	r24, 0xBF	; 191
    2fa4:	8c 93       	st	X, r24
    2fa6:	07 c0       	rjmp	.+14     	; 0x2fb6 <LCD_Write_Caracter+0xa2>
    2fa8:	ab e3       	ldi	r26, 0x3B	; 59
    2faa:	b0 e0       	ldi	r27, 0x00	; 0
    2fac:	eb e3       	ldi	r30, 0x3B	; 59
    2fae:	f0 e0       	ldi	r31, 0x00	; 0
    2fb0:	80 81       	ld	r24, Z
    2fb2:	80 64       	ori	r24, 0x40	; 64
    2fb4:	8c 93       	st	X, r24
	PIN77(DIO_ReadSegmentOfAddress(Caracter ,PIN_7 ));
    2fb6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2fb8:	67 e0       	ldi	r22, 0x07	; 7
    2fba:	0e 94 2b 10 	call	0x2056	; 0x2056 <DIO_ReadSegmentOfAddress>
    2fbe:	88 23       	and	r24, r24
    2fc0:	41 f4       	brne	.+16     	; 0x2fd2 <LCD_Write_Caracter+0xbe>
    2fc2:	ab e3       	ldi	r26, 0x3B	; 59
    2fc4:	b0 e0       	ldi	r27, 0x00	; 0
    2fc6:	eb e3       	ldi	r30, 0x3B	; 59
    2fc8:	f0 e0       	ldi	r31, 0x00	; 0
    2fca:	80 81       	ld	r24, Z
    2fcc:	8f 77       	andi	r24, 0x7F	; 127
    2fce:	8c 93       	st	X, r24
    2fd0:	07 c0       	rjmp	.+14     	; 0x2fe0 <LCD_Write_Caracter+0xcc>
    2fd2:	ab e3       	ldi	r26, 0x3B	; 59
    2fd4:	b0 e0       	ldi	r27, 0x00	; 0
    2fd6:	eb e3       	ldi	r30, 0x3B	; 59
    2fd8:	f0 e0       	ldi	r31, 0x00	; 0
    2fda:	80 81       	ld	r24, Z
    2fdc:	80 68       	ori	r24, 0x80	; 128
    2fde:	8c 93       	st	X, r24

	ENABLEMODE(ENABLE_LCD);                // ENABLE_LCD
    2fe0:	a2 e3       	ldi	r26, 0x32	; 50
    2fe2:	b0 e0       	ldi	r27, 0x00	; 0
    2fe4:	e2 e3       	ldi	r30, 0x32	; 50
    2fe6:	f0 e0       	ldi	r31, 0x00	; 0
    2fe8:	80 81       	ld	r24, Z
    2fea:	80 61       	ori	r24, 0x10	; 16
    2fec:	8c 93       	st	X, r24
    2fee:	80 e0       	ldi	r24, 0x00	; 0
    2ff0:	90 e0       	ldi	r25, 0x00	; 0
    2ff2:	a0 e0       	ldi	r26, 0x00	; 0
    2ff4:	b0 e4       	ldi	r27, 0x40	; 64
    2ff6:	89 8f       	std	Y+25, r24	; 0x19
    2ff8:	9a 8f       	std	Y+26, r25	; 0x1a
    2ffa:	ab 8f       	std	Y+27, r26	; 0x1b
    2ffc:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2ffe:	69 8d       	ldd	r22, Y+25	; 0x19
    3000:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3002:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3004:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3006:	20 e0       	ldi	r18, 0x00	; 0
    3008:	30 e0       	ldi	r19, 0x00	; 0
    300a:	4a ef       	ldi	r20, 0xFA	; 250
    300c:	54 e4       	ldi	r21, 0x44	; 68
    300e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3012:	dc 01       	movw	r26, r24
    3014:	cb 01       	movw	r24, r22
    3016:	8d 8b       	std	Y+21, r24	; 0x15
    3018:	9e 8b       	std	Y+22, r25	; 0x16
    301a:	af 8b       	std	Y+23, r26	; 0x17
    301c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    301e:	6d 89       	ldd	r22, Y+21	; 0x15
    3020:	7e 89       	ldd	r23, Y+22	; 0x16
    3022:	8f 89       	ldd	r24, Y+23	; 0x17
    3024:	98 8d       	ldd	r25, Y+24	; 0x18
    3026:	20 e0       	ldi	r18, 0x00	; 0
    3028:	30 e0       	ldi	r19, 0x00	; 0
    302a:	40 e8       	ldi	r20, 0x80	; 128
    302c:	5f e3       	ldi	r21, 0x3F	; 63
    302e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3032:	88 23       	and	r24, r24
    3034:	2c f4       	brge	.+10     	; 0x3040 <LCD_Write_Caracter+0x12c>
		__ticks = 1;
    3036:	81 e0       	ldi	r24, 0x01	; 1
    3038:	90 e0       	ldi	r25, 0x00	; 0
    303a:	9c 8b       	std	Y+20, r25	; 0x14
    303c:	8b 8b       	std	Y+19, r24	; 0x13
    303e:	3f c0       	rjmp	.+126    	; 0x30be <LCD_Write_Caracter+0x1aa>
	else if (__tmp > 65535)
    3040:	6d 89       	ldd	r22, Y+21	; 0x15
    3042:	7e 89       	ldd	r23, Y+22	; 0x16
    3044:	8f 89       	ldd	r24, Y+23	; 0x17
    3046:	98 8d       	ldd	r25, Y+24	; 0x18
    3048:	20 e0       	ldi	r18, 0x00	; 0
    304a:	3f ef       	ldi	r19, 0xFF	; 255
    304c:	4f e7       	ldi	r20, 0x7F	; 127
    304e:	57 e4       	ldi	r21, 0x47	; 71
    3050:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3054:	18 16       	cp	r1, r24
    3056:	4c f5       	brge	.+82     	; 0x30aa <LCD_Write_Caracter+0x196>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3058:	69 8d       	ldd	r22, Y+25	; 0x19
    305a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    305c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    305e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3060:	20 e0       	ldi	r18, 0x00	; 0
    3062:	30 e0       	ldi	r19, 0x00	; 0
    3064:	40 e2       	ldi	r20, 0x20	; 32
    3066:	51 e4       	ldi	r21, 0x41	; 65
    3068:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    306c:	dc 01       	movw	r26, r24
    306e:	cb 01       	movw	r24, r22
    3070:	bc 01       	movw	r22, r24
    3072:	cd 01       	movw	r24, r26
    3074:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3078:	dc 01       	movw	r26, r24
    307a:	cb 01       	movw	r24, r22
    307c:	9c 8b       	std	Y+20, r25	; 0x14
    307e:	8b 8b       	std	Y+19, r24	; 0x13
    3080:	0f c0       	rjmp	.+30     	; 0x30a0 <LCD_Write_Caracter+0x18c>
    3082:	88 ec       	ldi	r24, 0xC8	; 200
    3084:	90 e0       	ldi	r25, 0x00	; 0
    3086:	9a 8b       	std	Y+18, r25	; 0x12
    3088:	89 8b       	std	Y+17, r24	; 0x11
    308a:	89 89       	ldd	r24, Y+17	; 0x11
    308c:	9a 89       	ldd	r25, Y+18	; 0x12
    308e:	01 97       	sbiw	r24, 0x01	; 1
    3090:	f1 f7       	brne	.-4      	; 0x308e <LCD_Write_Caracter+0x17a>
    3092:	9a 8b       	std	Y+18, r25	; 0x12
    3094:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3096:	8b 89       	ldd	r24, Y+19	; 0x13
    3098:	9c 89       	ldd	r25, Y+20	; 0x14
    309a:	01 97       	sbiw	r24, 0x01	; 1
    309c:	9c 8b       	std	Y+20, r25	; 0x14
    309e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    30a0:	8b 89       	ldd	r24, Y+19	; 0x13
    30a2:	9c 89       	ldd	r25, Y+20	; 0x14
    30a4:	00 97       	sbiw	r24, 0x00	; 0
    30a6:	69 f7       	brne	.-38     	; 0x3082 <LCD_Write_Caracter+0x16e>
    30a8:	14 c0       	rjmp	.+40     	; 0x30d2 <LCD_Write_Caracter+0x1be>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    30aa:	6d 89       	ldd	r22, Y+21	; 0x15
    30ac:	7e 89       	ldd	r23, Y+22	; 0x16
    30ae:	8f 89       	ldd	r24, Y+23	; 0x17
    30b0:	98 8d       	ldd	r25, Y+24	; 0x18
    30b2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    30b6:	dc 01       	movw	r26, r24
    30b8:	cb 01       	movw	r24, r22
    30ba:	9c 8b       	std	Y+20, r25	; 0x14
    30bc:	8b 8b       	std	Y+19, r24	; 0x13
    30be:	8b 89       	ldd	r24, Y+19	; 0x13
    30c0:	9c 89       	ldd	r25, Y+20	; 0x14
    30c2:	98 8b       	std	Y+16, r25	; 0x10
    30c4:	8f 87       	std	Y+15, r24	; 0x0f
    30c6:	8f 85       	ldd	r24, Y+15	; 0x0f
    30c8:	98 89       	ldd	r25, Y+16	; 0x10
    30ca:	01 97       	sbiw	r24, 0x01	; 1
    30cc:	f1 f7       	brne	.-4      	; 0x30ca <LCD_Write_Caracter+0x1b6>
    30ce:	98 8b       	std	Y+16, r25	; 0x10
    30d0:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	ENABLEMODE(DISABLE_LCD);               // DISABLE_LCD
    30d2:	a2 e3       	ldi	r26, 0x32	; 50
    30d4:	b0 e0       	ldi	r27, 0x00	; 0
    30d6:	e2 e3       	ldi	r30, 0x32	; 50
    30d8:	f0 e0       	ldi	r31, 0x00	; 0
    30da:	80 81       	ld	r24, Z
    30dc:	8f 7e       	andi	r24, 0xEF	; 239
    30de:	8c 93       	st	X, r24

	PIN44(DIO_ReadSegmentOfAddress(Caracter ,PIN_0 ));
    30e0:	8d 8d       	ldd	r24, Y+29	; 0x1d
    30e2:	60 e0       	ldi	r22, 0x00	; 0
    30e4:	0e 94 2b 10 	call	0x2056	; 0x2056 <DIO_ReadSegmentOfAddress>
    30e8:	88 23       	and	r24, r24
    30ea:	41 f4       	brne	.+16     	; 0x30fc <LCD_Write_Caracter+0x1e8>
    30ec:	ab e3       	ldi	r26, 0x3B	; 59
    30ee:	b0 e0       	ldi	r27, 0x00	; 0
    30f0:	eb e3       	ldi	r30, 0x3B	; 59
    30f2:	f0 e0       	ldi	r31, 0x00	; 0
    30f4:	80 81       	ld	r24, Z
    30f6:	8f 7e       	andi	r24, 0xEF	; 239
    30f8:	8c 93       	st	X, r24
    30fa:	07 c0       	rjmp	.+14     	; 0x310a <LCD_Write_Caracter+0x1f6>
    30fc:	ab e3       	ldi	r26, 0x3B	; 59
    30fe:	b0 e0       	ldi	r27, 0x00	; 0
    3100:	eb e3       	ldi	r30, 0x3B	; 59
    3102:	f0 e0       	ldi	r31, 0x00	; 0
    3104:	80 81       	ld	r24, Z
    3106:	80 61       	ori	r24, 0x10	; 16
    3108:	8c 93       	st	X, r24
	PIN55(DIO_ReadSegmentOfAddress(Caracter ,PIN_1 ));
    310a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    310c:	61 e0       	ldi	r22, 0x01	; 1
    310e:	0e 94 2b 10 	call	0x2056	; 0x2056 <DIO_ReadSegmentOfAddress>
    3112:	88 23       	and	r24, r24
    3114:	41 f4       	brne	.+16     	; 0x3126 <LCD_Write_Caracter+0x212>
    3116:	ab e3       	ldi	r26, 0x3B	; 59
    3118:	b0 e0       	ldi	r27, 0x00	; 0
    311a:	eb e3       	ldi	r30, 0x3B	; 59
    311c:	f0 e0       	ldi	r31, 0x00	; 0
    311e:	80 81       	ld	r24, Z
    3120:	8f 7d       	andi	r24, 0xDF	; 223
    3122:	8c 93       	st	X, r24
    3124:	07 c0       	rjmp	.+14     	; 0x3134 <LCD_Write_Caracter+0x220>
    3126:	ab e3       	ldi	r26, 0x3B	; 59
    3128:	b0 e0       	ldi	r27, 0x00	; 0
    312a:	eb e3       	ldi	r30, 0x3B	; 59
    312c:	f0 e0       	ldi	r31, 0x00	; 0
    312e:	80 81       	ld	r24, Z
    3130:	80 62       	ori	r24, 0x20	; 32
    3132:	8c 93       	st	X, r24
	PIN66(DIO_ReadSegmentOfAddress(Caracter ,PIN_2 ));
    3134:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3136:	62 e0       	ldi	r22, 0x02	; 2
    3138:	0e 94 2b 10 	call	0x2056	; 0x2056 <DIO_ReadSegmentOfAddress>
    313c:	88 23       	and	r24, r24
    313e:	41 f4       	brne	.+16     	; 0x3150 <LCD_Write_Caracter+0x23c>
    3140:	ab e3       	ldi	r26, 0x3B	; 59
    3142:	b0 e0       	ldi	r27, 0x00	; 0
    3144:	eb e3       	ldi	r30, 0x3B	; 59
    3146:	f0 e0       	ldi	r31, 0x00	; 0
    3148:	80 81       	ld	r24, Z
    314a:	8f 7b       	andi	r24, 0xBF	; 191
    314c:	8c 93       	st	X, r24
    314e:	07 c0       	rjmp	.+14     	; 0x315e <LCD_Write_Caracter+0x24a>
    3150:	ab e3       	ldi	r26, 0x3B	; 59
    3152:	b0 e0       	ldi	r27, 0x00	; 0
    3154:	eb e3       	ldi	r30, 0x3B	; 59
    3156:	f0 e0       	ldi	r31, 0x00	; 0
    3158:	80 81       	ld	r24, Z
    315a:	80 64       	ori	r24, 0x40	; 64
    315c:	8c 93       	st	X, r24
	PIN77(DIO_ReadSegmentOfAddress(Caracter ,PIN_3 ));
    315e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3160:	63 e0       	ldi	r22, 0x03	; 3
    3162:	0e 94 2b 10 	call	0x2056	; 0x2056 <DIO_ReadSegmentOfAddress>
    3166:	88 23       	and	r24, r24
    3168:	41 f4       	brne	.+16     	; 0x317a <LCD_Write_Caracter+0x266>
    316a:	ab e3       	ldi	r26, 0x3B	; 59
    316c:	b0 e0       	ldi	r27, 0x00	; 0
    316e:	eb e3       	ldi	r30, 0x3B	; 59
    3170:	f0 e0       	ldi	r31, 0x00	; 0
    3172:	80 81       	ld	r24, Z
    3174:	8f 77       	andi	r24, 0x7F	; 127
    3176:	8c 93       	st	X, r24
    3178:	07 c0       	rjmp	.+14     	; 0x3188 <LCD_Write_Caracter+0x274>
    317a:	ab e3       	ldi	r26, 0x3B	; 59
    317c:	b0 e0       	ldi	r27, 0x00	; 0
    317e:	eb e3       	ldi	r30, 0x3B	; 59
    3180:	f0 e0       	ldi	r31, 0x00	; 0
    3182:	80 81       	ld	r24, Z
    3184:	80 68       	ori	r24, 0x80	; 128
    3186:	8c 93       	st	X, r24

	ENABLEMODE(ENABLE_LCD);					// ENABLE_LCD
    3188:	a2 e3       	ldi	r26, 0x32	; 50
    318a:	b0 e0       	ldi	r27, 0x00	; 0
    318c:	e2 e3       	ldi	r30, 0x32	; 50
    318e:	f0 e0       	ldi	r31, 0x00	; 0
    3190:	80 81       	ld	r24, Z
    3192:	80 61       	ori	r24, 0x10	; 16
    3194:	8c 93       	st	X, r24
    3196:	80 e0       	ldi	r24, 0x00	; 0
    3198:	90 e0       	ldi	r25, 0x00	; 0
    319a:	a0 e0       	ldi	r26, 0x00	; 0
    319c:	b0 e4       	ldi	r27, 0x40	; 64
    319e:	8b 87       	std	Y+11, r24	; 0x0b
    31a0:	9c 87       	std	Y+12, r25	; 0x0c
    31a2:	ad 87       	std	Y+13, r26	; 0x0d
    31a4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    31a6:	6b 85       	ldd	r22, Y+11	; 0x0b
    31a8:	7c 85       	ldd	r23, Y+12	; 0x0c
    31aa:	8d 85       	ldd	r24, Y+13	; 0x0d
    31ac:	9e 85       	ldd	r25, Y+14	; 0x0e
    31ae:	20 e0       	ldi	r18, 0x00	; 0
    31b0:	30 e0       	ldi	r19, 0x00	; 0
    31b2:	4a ef       	ldi	r20, 0xFA	; 250
    31b4:	54 e4       	ldi	r21, 0x44	; 68
    31b6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    31ba:	dc 01       	movw	r26, r24
    31bc:	cb 01       	movw	r24, r22
    31be:	8f 83       	std	Y+7, r24	; 0x07
    31c0:	98 87       	std	Y+8, r25	; 0x08
    31c2:	a9 87       	std	Y+9, r26	; 0x09
    31c4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    31c6:	6f 81       	ldd	r22, Y+7	; 0x07
    31c8:	78 85       	ldd	r23, Y+8	; 0x08
    31ca:	89 85       	ldd	r24, Y+9	; 0x09
    31cc:	9a 85       	ldd	r25, Y+10	; 0x0a
    31ce:	20 e0       	ldi	r18, 0x00	; 0
    31d0:	30 e0       	ldi	r19, 0x00	; 0
    31d2:	40 e8       	ldi	r20, 0x80	; 128
    31d4:	5f e3       	ldi	r21, 0x3F	; 63
    31d6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    31da:	88 23       	and	r24, r24
    31dc:	2c f4       	brge	.+10     	; 0x31e8 <LCD_Write_Caracter+0x2d4>
		__ticks = 1;
    31de:	81 e0       	ldi	r24, 0x01	; 1
    31e0:	90 e0       	ldi	r25, 0x00	; 0
    31e2:	9e 83       	std	Y+6, r25	; 0x06
    31e4:	8d 83       	std	Y+5, r24	; 0x05
    31e6:	3f c0       	rjmp	.+126    	; 0x3266 <LCD_Write_Caracter+0x352>
	else if (__tmp > 65535)
    31e8:	6f 81       	ldd	r22, Y+7	; 0x07
    31ea:	78 85       	ldd	r23, Y+8	; 0x08
    31ec:	89 85       	ldd	r24, Y+9	; 0x09
    31ee:	9a 85       	ldd	r25, Y+10	; 0x0a
    31f0:	20 e0       	ldi	r18, 0x00	; 0
    31f2:	3f ef       	ldi	r19, 0xFF	; 255
    31f4:	4f e7       	ldi	r20, 0x7F	; 127
    31f6:	57 e4       	ldi	r21, 0x47	; 71
    31f8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    31fc:	18 16       	cp	r1, r24
    31fe:	4c f5       	brge	.+82     	; 0x3252 <LCD_Write_Caracter+0x33e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3200:	6b 85       	ldd	r22, Y+11	; 0x0b
    3202:	7c 85       	ldd	r23, Y+12	; 0x0c
    3204:	8d 85       	ldd	r24, Y+13	; 0x0d
    3206:	9e 85       	ldd	r25, Y+14	; 0x0e
    3208:	20 e0       	ldi	r18, 0x00	; 0
    320a:	30 e0       	ldi	r19, 0x00	; 0
    320c:	40 e2       	ldi	r20, 0x20	; 32
    320e:	51 e4       	ldi	r21, 0x41	; 65
    3210:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3214:	dc 01       	movw	r26, r24
    3216:	cb 01       	movw	r24, r22
    3218:	bc 01       	movw	r22, r24
    321a:	cd 01       	movw	r24, r26
    321c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3220:	dc 01       	movw	r26, r24
    3222:	cb 01       	movw	r24, r22
    3224:	9e 83       	std	Y+6, r25	; 0x06
    3226:	8d 83       	std	Y+5, r24	; 0x05
    3228:	0f c0       	rjmp	.+30     	; 0x3248 <LCD_Write_Caracter+0x334>
    322a:	88 ec       	ldi	r24, 0xC8	; 200
    322c:	90 e0       	ldi	r25, 0x00	; 0
    322e:	9c 83       	std	Y+4, r25	; 0x04
    3230:	8b 83       	std	Y+3, r24	; 0x03
    3232:	8b 81       	ldd	r24, Y+3	; 0x03
    3234:	9c 81       	ldd	r25, Y+4	; 0x04
    3236:	01 97       	sbiw	r24, 0x01	; 1
    3238:	f1 f7       	brne	.-4      	; 0x3236 <LCD_Write_Caracter+0x322>
    323a:	9c 83       	std	Y+4, r25	; 0x04
    323c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    323e:	8d 81       	ldd	r24, Y+5	; 0x05
    3240:	9e 81       	ldd	r25, Y+6	; 0x06
    3242:	01 97       	sbiw	r24, 0x01	; 1
    3244:	9e 83       	std	Y+6, r25	; 0x06
    3246:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3248:	8d 81       	ldd	r24, Y+5	; 0x05
    324a:	9e 81       	ldd	r25, Y+6	; 0x06
    324c:	00 97       	sbiw	r24, 0x00	; 0
    324e:	69 f7       	brne	.-38     	; 0x322a <LCD_Write_Caracter+0x316>
    3250:	14 c0       	rjmp	.+40     	; 0x327a <LCD_Write_Caracter+0x366>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3252:	6f 81       	ldd	r22, Y+7	; 0x07
    3254:	78 85       	ldd	r23, Y+8	; 0x08
    3256:	89 85       	ldd	r24, Y+9	; 0x09
    3258:	9a 85       	ldd	r25, Y+10	; 0x0a
    325a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    325e:	dc 01       	movw	r26, r24
    3260:	cb 01       	movw	r24, r22
    3262:	9e 83       	std	Y+6, r25	; 0x06
    3264:	8d 83       	std	Y+5, r24	; 0x05
    3266:	8d 81       	ldd	r24, Y+5	; 0x05
    3268:	9e 81       	ldd	r25, Y+6	; 0x06
    326a:	9a 83       	std	Y+2, r25	; 0x02
    326c:	89 83       	std	Y+1, r24	; 0x01
    326e:	89 81       	ldd	r24, Y+1	; 0x01
    3270:	9a 81       	ldd	r25, Y+2	; 0x02
    3272:	01 97       	sbiw	r24, 0x01	; 1
    3274:	f1 f7       	brne	.-4      	; 0x3272 <LCD_Write_Caracter+0x35e>
    3276:	9a 83       	std	Y+2, r25	; 0x02
    3278:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	ENABLEMODE(DISABLE_LCD);
    327a:	a2 e3       	ldi	r26, 0x32	; 50
    327c:	b0 e0       	ldi	r27, 0x00	; 0
    327e:	e2 e3       	ldi	r30, 0x32	; 50
    3280:	f0 e0       	ldi	r31, 0x00	; 0
    3282:	80 81       	ld	r24, Z
    3284:	8f 7e       	andi	r24, 0xEF	; 239
    3286:	8c 93       	st	X, r24
  #endif// DISABLE_LCD
}
    3288:	6d 96       	adiw	r28, 0x1d	; 29
    328a:	0f b6       	in	r0, 0x3f	; 63
    328c:	f8 94       	cli
    328e:	de bf       	out	0x3e, r29	; 62
    3290:	0f be       	out	0x3f, r0	; 63
    3292:	cd bf       	out	0x3d, r28	; 61
    3294:	cf 91       	pop	r28
    3296:	df 91       	pop	r29
    3298:	08 95       	ret

0000329a <LCD_Write_String>:
/************************************************************************************/
/*****************************DISPLY STRING ON LCD***********************************/
/************************************************************************************/

void LCD_Write_String(uint8 Data[])
{
    329a:	df 93       	push	r29
    329c:	cf 93       	push	r28
    329e:	00 d0       	rcall	.+0      	; 0x32a0 <LCD_Write_String+0x6>
    32a0:	0f 92       	push	r0
    32a2:	cd b7       	in	r28, 0x3d	; 61
    32a4:	de b7       	in	r29, 0x3e	; 62
    32a6:	9b 83       	std	Y+3, r25	; 0x03
    32a8:	8a 83       	std	Y+2, r24	; 0x02
	//uint8 Size = sizeof(Data)/sizeof(Data[0]);
	for(uint8 i=0 ; Data[i]!='\0' ; i++)
    32aa:	19 82       	std	Y+1, r1	; 0x01
    32ac:	0e c0       	rjmp	.+28     	; 0x32ca <LCD_Write_String+0x30>
	{
		LCD_Write_Caracter(Data[i]);
    32ae:	89 81       	ldd	r24, Y+1	; 0x01
    32b0:	28 2f       	mov	r18, r24
    32b2:	30 e0       	ldi	r19, 0x00	; 0
    32b4:	8a 81       	ldd	r24, Y+2	; 0x02
    32b6:	9b 81       	ldd	r25, Y+3	; 0x03
    32b8:	fc 01       	movw	r30, r24
    32ba:	e2 0f       	add	r30, r18
    32bc:	f3 1f       	adc	r31, r19
    32be:	80 81       	ld	r24, Z
    32c0:	0e 94 8a 17 	call	0x2f14	; 0x2f14 <LCD_Write_Caracter>
/************************************************************************************/

void LCD_Write_String(uint8 Data[])
{
	//uint8 Size = sizeof(Data)/sizeof(Data[0]);
	for(uint8 i=0 ; Data[i]!='\0' ; i++)
    32c4:	89 81       	ldd	r24, Y+1	; 0x01
    32c6:	8f 5f       	subi	r24, 0xFF	; 255
    32c8:	89 83       	std	Y+1, r24	; 0x01
    32ca:	89 81       	ldd	r24, Y+1	; 0x01
    32cc:	28 2f       	mov	r18, r24
    32ce:	30 e0       	ldi	r19, 0x00	; 0
    32d0:	8a 81       	ldd	r24, Y+2	; 0x02
    32d2:	9b 81       	ldd	r25, Y+3	; 0x03
    32d4:	fc 01       	movw	r30, r24
    32d6:	e2 0f       	add	r30, r18
    32d8:	f3 1f       	adc	r31, r19
    32da:	80 81       	ld	r24, Z
    32dc:	88 23       	and	r24, r24
    32de:	39 f7       	brne	.-50     	; 0x32ae <LCD_Write_String+0x14>
	{
		LCD_Write_Caracter(Data[i]);
	}

}
    32e0:	0f 90       	pop	r0
    32e2:	0f 90       	pop	r0
    32e4:	0f 90       	pop	r0
    32e6:	cf 91       	pop	r28
    32e8:	df 91       	pop	r29
    32ea:	08 95       	ret

000032ec <Lcd_Clear>:
//////////////////////////////////////////////////////////////////////////////////////


/*****************************CLEAR ALL LCD****************************************/
void Lcd_Clear(void)
{
    32ec:	df 93       	push	r29
    32ee:	cf 93       	push	r28
    32f0:	cd b7       	in	r28, 0x3d	; 61
    32f2:	de b7       	in	r29, 0x3e	; 62
	LCD_Commands(CLEAR);
    32f4:	81 e0       	ldi	r24, 0x01	; 1
    32f6:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <LCD_Commands>
}
    32fa:	cf 91       	pop	r28
    32fc:	df 91       	pop	r29
    32fe:	08 95       	ret

00003300 <SET_CGRAM>:



/**********************Saving New Drowing Varable In CGRAM ON LCD****************/
void SET_CGRAM(uint8 location , uint8 *Array)
{
    3300:	df 93       	push	r29
    3302:	cf 93       	push	r28
    3304:	cd b7       	in	r28, 0x3d	; 61
    3306:	de b7       	in	r29, 0x3e	; 62
    3308:	a0 97       	sbiw	r28, 0x20	; 32
    330a:	0f b6       	in	r0, 0x3f	; 63
    330c:	f8 94       	cli
    330e:	de bf       	out	0x3e, r29	; 62
    3310:	0f be       	out	0x3f, r0	; 63
    3312:	cd bf       	out	0x3d, r28	; 61
    3314:	8e 8f       	std	Y+30, r24	; 0x1e
    3316:	78 a3       	std	Y+32, r23	; 0x20
    3318:	6f 8f       	std	Y+31, r22	; 0x1f
	LCD_Commands(CGRAM+(location*8));
    331a:	8e 8d       	ldd	r24, Y+30	; 0x1e
    331c:	88 2f       	mov	r24, r24
    331e:	90 e0       	ldi	r25, 0x00	; 0
    3320:	08 96       	adiw	r24, 0x08	; 8
    3322:	88 0f       	add	r24, r24
    3324:	99 1f       	adc	r25, r25
    3326:	88 0f       	add	r24, r24
    3328:	99 1f       	adc	r25, r25
    332a:	88 0f       	add	r24, r24
    332c:	99 1f       	adc	r25, r25
    332e:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <LCD_Commands>

	for(uint8 i=0 ; i<8 ; i++)
    3332:	1d 8e       	std	Y+29, r1	; 0x1d
    3334:	80 c0       	rjmp	.+256    	; 0x3436 <SET_CGRAM+0x136>
	{
		LCD_Write_Caracter(Array[i]);
    3336:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3338:	28 2f       	mov	r18, r24
    333a:	30 e0       	ldi	r19, 0x00	; 0
    333c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    333e:	98 a1       	ldd	r25, Y+32	; 0x20
    3340:	fc 01       	movw	r30, r24
    3342:	e2 0f       	add	r30, r18
    3344:	f3 1f       	adc	r31, r19
    3346:	80 81       	ld	r24, Z
    3348:	0e 94 8a 17 	call	0x2f14	; 0x2f14 <LCD_Write_Caracter>
    334c:	80 e0       	ldi	r24, 0x00	; 0
    334e:	90 e0       	ldi	r25, 0x00	; 0
    3350:	a0 e0       	ldi	r26, 0x00	; 0
    3352:	b0 e4       	ldi	r27, 0x40	; 64
    3354:	89 8f       	std	Y+25, r24	; 0x19
    3356:	9a 8f       	std	Y+26, r25	; 0x1a
    3358:	ab 8f       	std	Y+27, r26	; 0x1b
    335a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    335c:	69 8d       	ldd	r22, Y+25	; 0x19
    335e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3360:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3362:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3364:	20 e0       	ldi	r18, 0x00	; 0
    3366:	30 e0       	ldi	r19, 0x00	; 0
    3368:	4a ef       	ldi	r20, 0xFA	; 250
    336a:	54 e4       	ldi	r21, 0x44	; 68
    336c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3370:	dc 01       	movw	r26, r24
    3372:	cb 01       	movw	r24, r22
    3374:	8d 8b       	std	Y+21, r24	; 0x15
    3376:	9e 8b       	std	Y+22, r25	; 0x16
    3378:	af 8b       	std	Y+23, r26	; 0x17
    337a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    337c:	6d 89       	ldd	r22, Y+21	; 0x15
    337e:	7e 89       	ldd	r23, Y+22	; 0x16
    3380:	8f 89       	ldd	r24, Y+23	; 0x17
    3382:	98 8d       	ldd	r25, Y+24	; 0x18
    3384:	20 e0       	ldi	r18, 0x00	; 0
    3386:	30 e0       	ldi	r19, 0x00	; 0
    3388:	40 e8       	ldi	r20, 0x80	; 128
    338a:	5f e3       	ldi	r21, 0x3F	; 63
    338c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3390:	88 23       	and	r24, r24
    3392:	2c f4       	brge	.+10     	; 0x339e <SET_CGRAM+0x9e>
		__ticks = 1;
    3394:	81 e0       	ldi	r24, 0x01	; 1
    3396:	90 e0       	ldi	r25, 0x00	; 0
    3398:	9c 8b       	std	Y+20, r25	; 0x14
    339a:	8b 8b       	std	Y+19, r24	; 0x13
    339c:	3f c0       	rjmp	.+126    	; 0x341c <SET_CGRAM+0x11c>
	else if (__tmp > 65535)
    339e:	6d 89       	ldd	r22, Y+21	; 0x15
    33a0:	7e 89       	ldd	r23, Y+22	; 0x16
    33a2:	8f 89       	ldd	r24, Y+23	; 0x17
    33a4:	98 8d       	ldd	r25, Y+24	; 0x18
    33a6:	20 e0       	ldi	r18, 0x00	; 0
    33a8:	3f ef       	ldi	r19, 0xFF	; 255
    33aa:	4f e7       	ldi	r20, 0x7F	; 127
    33ac:	57 e4       	ldi	r21, 0x47	; 71
    33ae:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    33b2:	18 16       	cp	r1, r24
    33b4:	4c f5       	brge	.+82     	; 0x3408 <SET_CGRAM+0x108>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    33b6:	69 8d       	ldd	r22, Y+25	; 0x19
    33b8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    33ba:	8b 8d       	ldd	r24, Y+27	; 0x1b
    33bc:	9c 8d       	ldd	r25, Y+28	; 0x1c
    33be:	20 e0       	ldi	r18, 0x00	; 0
    33c0:	30 e0       	ldi	r19, 0x00	; 0
    33c2:	40 e2       	ldi	r20, 0x20	; 32
    33c4:	51 e4       	ldi	r21, 0x41	; 65
    33c6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    33ca:	dc 01       	movw	r26, r24
    33cc:	cb 01       	movw	r24, r22
    33ce:	bc 01       	movw	r22, r24
    33d0:	cd 01       	movw	r24, r26
    33d2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33d6:	dc 01       	movw	r26, r24
    33d8:	cb 01       	movw	r24, r22
    33da:	9c 8b       	std	Y+20, r25	; 0x14
    33dc:	8b 8b       	std	Y+19, r24	; 0x13
    33de:	0f c0       	rjmp	.+30     	; 0x33fe <SET_CGRAM+0xfe>
    33e0:	88 ec       	ldi	r24, 0xC8	; 200
    33e2:	90 e0       	ldi	r25, 0x00	; 0
    33e4:	9a 8b       	std	Y+18, r25	; 0x12
    33e6:	89 8b       	std	Y+17, r24	; 0x11
    33e8:	89 89       	ldd	r24, Y+17	; 0x11
    33ea:	9a 89       	ldd	r25, Y+18	; 0x12
    33ec:	01 97       	sbiw	r24, 0x01	; 1
    33ee:	f1 f7       	brne	.-4      	; 0x33ec <SET_CGRAM+0xec>
    33f0:	9a 8b       	std	Y+18, r25	; 0x12
    33f2:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    33f4:	8b 89       	ldd	r24, Y+19	; 0x13
    33f6:	9c 89       	ldd	r25, Y+20	; 0x14
    33f8:	01 97       	sbiw	r24, 0x01	; 1
    33fa:	9c 8b       	std	Y+20, r25	; 0x14
    33fc:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    33fe:	8b 89       	ldd	r24, Y+19	; 0x13
    3400:	9c 89       	ldd	r25, Y+20	; 0x14
    3402:	00 97       	sbiw	r24, 0x00	; 0
    3404:	69 f7       	brne	.-38     	; 0x33e0 <SET_CGRAM+0xe0>
    3406:	14 c0       	rjmp	.+40     	; 0x3430 <SET_CGRAM+0x130>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3408:	6d 89       	ldd	r22, Y+21	; 0x15
    340a:	7e 89       	ldd	r23, Y+22	; 0x16
    340c:	8f 89       	ldd	r24, Y+23	; 0x17
    340e:	98 8d       	ldd	r25, Y+24	; 0x18
    3410:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3414:	dc 01       	movw	r26, r24
    3416:	cb 01       	movw	r24, r22
    3418:	9c 8b       	std	Y+20, r25	; 0x14
    341a:	8b 8b       	std	Y+19, r24	; 0x13
    341c:	8b 89       	ldd	r24, Y+19	; 0x13
    341e:	9c 89       	ldd	r25, Y+20	; 0x14
    3420:	98 8b       	std	Y+16, r25	; 0x10
    3422:	8f 87       	std	Y+15, r24	; 0x0f
    3424:	8f 85       	ldd	r24, Y+15	; 0x0f
    3426:	98 89       	ldd	r25, Y+16	; 0x10
    3428:	01 97       	sbiw	r24, 0x01	; 1
    342a:	f1 f7       	brne	.-4      	; 0x3428 <SET_CGRAM+0x128>
    342c:	98 8b       	std	Y+16, r25	; 0x10
    342e:	8f 87       	std	Y+15, r24	; 0x0f
/**********************Saving New Drowing Varable In CGRAM ON LCD****************/
void SET_CGRAM(uint8 location , uint8 *Array)
{
	LCD_Commands(CGRAM+(location*8));

	for(uint8 i=0 ; i<8 ; i++)
    3430:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3432:	8f 5f       	subi	r24, 0xFF	; 255
    3434:	8d 8f       	std	Y+29, r24	; 0x1d
    3436:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3438:	88 30       	cpi	r24, 0x08	; 8
    343a:	08 f4       	brcc	.+2      	; 0x343e <SET_CGRAM+0x13e>
    343c:	7c cf       	rjmp	.-264    	; 0x3336 <SET_CGRAM+0x36>
    343e:	80 e0       	ldi	r24, 0x00	; 0
    3440:	90 e0       	ldi	r25, 0x00	; 0
    3442:	a0 ea       	ldi	r26, 0xA0	; 160
    3444:	b1 e4       	ldi	r27, 0x41	; 65
    3446:	8b 87       	std	Y+11, r24	; 0x0b
    3448:	9c 87       	std	Y+12, r25	; 0x0c
    344a:	ad 87       	std	Y+13, r26	; 0x0d
    344c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    344e:	6b 85       	ldd	r22, Y+11	; 0x0b
    3450:	7c 85       	ldd	r23, Y+12	; 0x0c
    3452:	8d 85       	ldd	r24, Y+13	; 0x0d
    3454:	9e 85       	ldd	r25, Y+14	; 0x0e
    3456:	20 e0       	ldi	r18, 0x00	; 0
    3458:	30 e0       	ldi	r19, 0x00	; 0
    345a:	4a ef       	ldi	r20, 0xFA	; 250
    345c:	54 e4       	ldi	r21, 0x44	; 68
    345e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3462:	dc 01       	movw	r26, r24
    3464:	cb 01       	movw	r24, r22
    3466:	8f 83       	std	Y+7, r24	; 0x07
    3468:	98 87       	std	Y+8, r25	; 0x08
    346a:	a9 87       	std	Y+9, r26	; 0x09
    346c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    346e:	6f 81       	ldd	r22, Y+7	; 0x07
    3470:	78 85       	ldd	r23, Y+8	; 0x08
    3472:	89 85       	ldd	r24, Y+9	; 0x09
    3474:	9a 85       	ldd	r25, Y+10	; 0x0a
    3476:	20 e0       	ldi	r18, 0x00	; 0
    3478:	30 e0       	ldi	r19, 0x00	; 0
    347a:	40 e8       	ldi	r20, 0x80	; 128
    347c:	5f e3       	ldi	r21, 0x3F	; 63
    347e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3482:	88 23       	and	r24, r24
    3484:	2c f4       	brge	.+10     	; 0x3490 <SET_CGRAM+0x190>
		__ticks = 1;
    3486:	81 e0       	ldi	r24, 0x01	; 1
    3488:	90 e0       	ldi	r25, 0x00	; 0
    348a:	9e 83       	std	Y+6, r25	; 0x06
    348c:	8d 83       	std	Y+5, r24	; 0x05
    348e:	3f c0       	rjmp	.+126    	; 0x350e <SET_CGRAM+0x20e>
	else if (__tmp > 65535)
    3490:	6f 81       	ldd	r22, Y+7	; 0x07
    3492:	78 85       	ldd	r23, Y+8	; 0x08
    3494:	89 85       	ldd	r24, Y+9	; 0x09
    3496:	9a 85       	ldd	r25, Y+10	; 0x0a
    3498:	20 e0       	ldi	r18, 0x00	; 0
    349a:	3f ef       	ldi	r19, 0xFF	; 255
    349c:	4f e7       	ldi	r20, 0x7F	; 127
    349e:	57 e4       	ldi	r21, 0x47	; 71
    34a0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    34a4:	18 16       	cp	r1, r24
    34a6:	4c f5       	brge	.+82     	; 0x34fa <SET_CGRAM+0x1fa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    34a8:	6b 85       	ldd	r22, Y+11	; 0x0b
    34aa:	7c 85       	ldd	r23, Y+12	; 0x0c
    34ac:	8d 85       	ldd	r24, Y+13	; 0x0d
    34ae:	9e 85       	ldd	r25, Y+14	; 0x0e
    34b0:	20 e0       	ldi	r18, 0x00	; 0
    34b2:	30 e0       	ldi	r19, 0x00	; 0
    34b4:	40 e2       	ldi	r20, 0x20	; 32
    34b6:	51 e4       	ldi	r21, 0x41	; 65
    34b8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    34bc:	dc 01       	movw	r26, r24
    34be:	cb 01       	movw	r24, r22
    34c0:	bc 01       	movw	r22, r24
    34c2:	cd 01       	movw	r24, r26
    34c4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    34c8:	dc 01       	movw	r26, r24
    34ca:	cb 01       	movw	r24, r22
    34cc:	9e 83       	std	Y+6, r25	; 0x06
    34ce:	8d 83       	std	Y+5, r24	; 0x05
    34d0:	0f c0       	rjmp	.+30     	; 0x34f0 <SET_CGRAM+0x1f0>
    34d2:	88 ec       	ldi	r24, 0xC8	; 200
    34d4:	90 e0       	ldi	r25, 0x00	; 0
    34d6:	9c 83       	std	Y+4, r25	; 0x04
    34d8:	8b 83       	std	Y+3, r24	; 0x03
    34da:	8b 81       	ldd	r24, Y+3	; 0x03
    34dc:	9c 81       	ldd	r25, Y+4	; 0x04
    34de:	01 97       	sbiw	r24, 0x01	; 1
    34e0:	f1 f7       	brne	.-4      	; 0x34de <SET_CGRAM+0x1de>
    34e2:	9c 83       	std	Y+4, r25	; 0x04
    34e4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    34e6:	8d 81       	ldd	r24, Y+5	; 0x05
    34e8:	9e 81       	ldd	r25, Y+6	; 0x06
    34ea:	01 97       	sbiw	r24, 0x01	; 1
    34ec:	9e 83       	std	Y+6, r25	; 0x06
    34ee:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    34f0:	8d 81       	ldd	r24, Y+5	; 0x05
    34f2:	9e 81       	ldd	r25, Y+6	; 0x06
    34f4:	00 97       	sbiw	r24, 0x00	; 0
    34f6:	69 f7       	brne	.-38     	; 0x34d2 <SET_CGRAM+0x1d2>
    34f8:	14 c0       	rjmp	.+40     	; 0x3522 <SET_CGRAM+0x222>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    34fa:	6f 81       	ldd	r22, Y+7	; 0x07
    34fc:	78 85       	ldd	r23, Y+8	; 0x08
    34fe:	89 85       	ldd	r24, Y+9	; 0x09
    3500:	9a 85       	ldd	r25, Y+10	; 0x0a
    3502:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3506:	dc 01       	movw	r26, r24
    3508:	cb 01       	movw	r24, r22
    350a:	9e 83       	std	Y+6, r25	; 0x06
    350c:	8d 83       	std	Y+5, r24	; 0x05
    350e:	8d 81       	ldd	r24, Y+5	; 0x05
    3510:	9e 81       	ldd	r25, Y+6	; 0x06
    3512:	9a 83       	std	Y+2, r25	; 0x02
    3514:	89 83       	std	Y+1, r24	; 0x01
    3516:	89 81       	ldd	r24, Y+1	; 0x01
    3518:	9a 81       	ldd	r25, Y+2	; 0x02
    351a:	01 97       	sbiw	r24, 0x01	; 1
    351c:	f1 f7       	brne	.-4      	; 0x351a <SET_CGRAM+0x21a>
    351e:	9a 83       	std	Y+2, r25	; 0x02
    3520:	89 83       	std	Y+1, r24	; 0x01
		LCD_Write_Caracter(Array[i]);
		_delay_ms(2);
	}
	// LCD_Commands(0x80);
	_delay_ms(20);
}
    3522:	a0 96       	adiw	r28, 0x20	; 32
    3524:	0f b6       	in	r0, 0x3f	; 63
    3526:	f8 94       	cli
    3528:	de bf       	out	0x3e, r29	; 62
    352a:	0f be       	out	0x3f, r0	; 63
    352c:	cd bf       	out	0x3d, r28	; 61
    352e:	cf 91       	pop	r28
    3530:	df 91       	pop	r29
    3532:	08 95       	ret

00003534 <LCD_Write_Number>:
/************************************************************************************/
/*****************************DISPLY NUMBER ON LCD***********************************/
/************************************************************************************/

void LCD_Write_Number(uint32 Number)
{
    3534:	0f 93       	push	r16
    3536:	1f 93       	push	r17
    3538:	df 93       	push	r29
    353a:	cf 93       	push	r28
    353c:	cd b7       	in	r28, 0x3d	; 61
    353e:	de b7       	in	r29, 0x3e	; 62
    3540:	2f 97       	sbiw	r28, 0x0f	; 15
    3542:	0f b6       	in	r0, 0x3f	; 63
    3544:	f8 94       	cli
    3546:	de bf       	out	0x3e, r29	; 62
    3548:	0f be       	out	0x3f, r0	; 63
    354a:	cd bf       	out	0x3d, r28	; 61
    354c:	6c 87       	std	Y+12, r22	; 0x0c
    354e:	7d 87       	std	Y+13, r23	; 0x0d
    3550:	8e 87       	std	Y+14, r24	; 0x0e
    3552:	9f 87       	std	Y+15, r25	; 0x0f

	sint8 txt[10] = {0};
    3554:	8a e0       	ldi	r24, 0x0A	; 10
    3556:	fe 01       	movw	r30, r28
    3558:	32 96       	adiw	r30, 0x02	; 2
    355a:	df 01       	movw	r26, r30
    355c:	98 2f       	mov	r25, r24
    355e:	1d 92       	st	X+, r1
    3560:	9a 95       	dec	r25
    3562:	e9 f7       	brne	.-6      	; 0x355e <LCD_Write_Number+0x2a>
	sint8 i = 0;
    3564:	19 82       	std	Y+1, r1	; 0x01
	if(Number == 0)
    3566:	8c 85       	ldd	r24, Y+12	; 0x0c
    3568:	9d 85       	ldd	r25, Y+13	; 0x0d
    356a:	ae 85       	ldd	r26, Y+14	; 0x0e
    356c:	bf 85       	ldd	r27, Y+15	; 0x0f
    356e:	00 97       	sbiw	r24, 0x00	; 0
    3570:	a1 05       	cpc	r26, r1
    3572:	b1 05       	cpc	r27, r1
    3574:	21 f4       	brne	.+8      	; 0x357e <LCD_Write_Number+0x4a>
	{
		LCD_Write_Caracter('0');
    3576:	80 e3       	ldi	r24, 0x30	; 48
    3578:	0e 94 8a 17 	call	0x2f14	; 0x2f14 <LCD_Write_Caracter>
    357c:	51 c0       	rjmp	.+162    	; 0x3620 <LCD_Write_Number+0xec>
		return;
	}

	for (i = 0; Number != 0; i++ )
    357e:	19 82       	std	Y+1, r1	; 0x01
    3580:	30 c0       	rjmp	.+96     	; 0x35e2 <LCD_Write_Number+0xae>
	{
		txt[i] = Number%10 + 48;    // 25%10  == 5                (48+5 (Ascie code) =  5
    3582:	89 81       	ldd	r24, Y+1	; 0x01
    3584:	08 2f       	mov	r16, r24
    3586:	11 27       	eor	r17, r17
    3588:	07 fd       	sbrc	r16, 7
    358a:	10 95       	com	r17
    358c:	8c 85       	ldd	r24, Y+12	; 0x0c
    358e:	9d 85       	ldd	r25, Y+13	; 0x0d
    3590:	ae 85       	ldd	r26, Y+14	; 0x0e
    3592:	bf 85       	ldd	r27, Y+15	; 0x0f
    3594:	2a e0       	ldi	r18, 0x0A	; 10
    3596:	30 e0       	ldi	r19, 0x00	; 0
    3598:	40 e0       	ldi	r20, 0x00	; 0
    359a:	50 e0       	ldi	r21, 0x00	; 0
    359c:	bc 01       	movw	r22, r24
    359e:	cd 01       	movw	r24, r26
    35a0:	0e 94 48 27 	call	0x4e90	; 0x4e90 <__udivmodsi4>
    35a4:	dc 01       	movw	r26, r24
    35a6:	cb 01       	movw	r24, r22
    35a8:	80 5d       	subi	r24, 0xD0	; 208
    35aa:	28 2f       	mov	r18, r24
    35ac:	ce 01       	movw	r24, r28
    35ae:	02 96       	adiw	r24, 0x02	; 2
    35b0:	fc 01       	movw	r30, r24
    35b2:	e0 0f       	add	r30, r16
    35b4:	f1 1f       	adc	r31, r17
    35b6:	20 83       	st	Z, r18
		Number = Number  / 10 ;     // 25/10  == 2.5
    35b8:	8c 85       	ldd	r24, Y+12	; 0x0c
    35ba:	9d 85       	ldd	r25, Y+13	; 0x0d
    35bc:	ae 85       	ldd	r26, Y+14	; 0x0e
    35be:	bf 85       	ldd	r27, Y+15	; 0x0f
    35c0:	2a e0       	ldi	r18, 0x0A	; 10
    35c2:	30 e0       	ldi	r19, 0x00	; 0
    35c4:	40 e0       	ldi	r20, 0x00	; 0
    35c6:	50 e0       	ldi	r21, 0x00	; 0
    35c8:	bc 01       	movw	r22, r24
    35ca:	cd 01       	movw	r24, r26
    35cc:	0e 94 48 27 	call	0x4e90	; 0x4e90 <__udivmodsi4>
    35d0:	da 01       	movw	r26, r20
    35d2:	c9 01       	movw	r24, r18
    35d4:	8c 87       	std	Y+12, r24	; 0x0c
    35d6:	9d 87       	std	Y+13, r25	; 0x0d
    35d8:	ae 87       	std	Y+14, r26	; 0x0e
    35da:	bf 87       	std	Y+15, r27	; 0x0f
	{
		LCD_Write_Caracter('0');
		return;
	}

	for (i = 0; Number != 0; i++ )
    35dc:	89 81       	ldd	r24, Y+1	; 0x01
    35de:	8f 5f       	subi	r24, 0xFF	; 255
    35e0:	89 83       	std	Y+1, r24	; 0x01
    35e2:	8c 85       	ldd	r24, Y+12	; 0x0c
    35e4:	9d 85       	ldd	r25, Y+13	; 0x0d
    35e6:	ae 85       	ldd	r26, Y+14	; 0x0e
    35e8:	bf 85       	ldd	r27, Y+15	; 0x0f
    35ea:	00 97       	sbiw	r24, 0x00	; 0
    35ec:	a1 05       	cpc	r26, r1
    35ee:	b1 05       	cpc	r27, r1
    35f0:	41 f6       	brne	.-112    	; 0x3582 <LCD_Write_Number+0x4e>
	{
		txt[i] = Number%10 + 48;    // 25%10  == 5                (48+5 (Ascie code) =  5
		Number = Number  / 10 ;     // 25/10  == 2.5
	}

	i--;
    35f2:	89 81       	ldd	r24, Y+1	; 0x01
    35f4:	81 50       	subi	r24, 0x01	; 1
    35f6:	89 83       	std	Y+1, r24	; 0x01
    35f8:	10 c0       	rjmp	.+32     	; 0x361a <LCD_Write_Number+0xe6>
	while(i >= 0)
	{
		LCD_Write_Caracter(txt[i]);  //25
    35fa:	89 81       	ldd	r24, Y+1	; 0x01
    35fc:	28 2f       	mov	r18, r24
    35fe:	33 27       	eor	r19, r19
    3600:	27 fd       	sbrc	r18, 7
    3602:	30 95       	com	r19
    3604:	ce 01       	movw	r24, r28
    3606:	02 96       	adiw	r24, 0x02	; 2
    3608:	fc 01       	movw	r30, r24
    360a:	e2 0f       	add	r30, r18
    360c:	f3 1f       	adc	r31, r19
    360e:	80 81       	ld	r24, Z
    3610:	0e 94 8a 17 	call	0x2f14	; 0x2f14 <LCD_Write_Caracter>
		i--;
    3614:	89 81       	ldd	r24, Y+1	; 0x01
    3616:	81 50       	subi	r24, 0x01	; 1
    3618:	89 83       	std	Y+1, r24	; 0x01
		txt[i] = Number%10 + 48;    // 25%10  == 5                (48+5 (Ascie code) =  5
		Number = Number  / 10 ;     // 25/10  == 2.5
	}

	i--;
	while(i >= 0)
    361a:	89 81       	ldd	r24, Y+1	; 0x01
    361c:	88 23       	and	r24, r24
    361e:	6c f7       	brge	.-38     	; 0x35fa <LCD_Write_Number+0xc6>
	{
		LCD_Write_Caracter(txt[i]);  //25
		i--;
	}
	//return txt ;
}
    3620:	2f 96       	adiw	r28, 0x0f	; 15
    3622:	0f b6       	in	r0, 0x3f	; 63
    3624:	f8 94       	cli
    3626:	de bf       	out	0x3e, r29	; 62
    3628:	0f be       	out	0x3f, r0	; 63
    362a:	cd bf       	out	0x3d, r28	; 61
    362c:	cf 91       	pop	r28
    362e:	df 91       	pop	r29
    3630:	1f 91       	pop	r17
    3632:	0f 91       	pop	r16
    3634:	08 95       	ret

00003636 <CLCD_voidWriteNumber>:




uint8 CLCD_voidWriteNumber(uint32 Copy_u8Number)
{
    3636:	df 93       	push	r29
    3638:	cf 93       	push	r28
    363a:	cd b7       	in	r28, 0x3d	; 61
    363c:	de b7       	in	r29, 0x3e	; 62
    363e:	61 97       	sbiw	r28, 0x11	; 17
    3640:	0f b6       	in	r0, 0x3f	; 63
    3642:	f8 94       	cli
    3644:	de bf       	out	0x3e, r29	; 62
    3646:	0f be       	out	0x3f, r0	; 63
    3648:	cd bf       	out	0x3d, r28	; 61
    364a:	6e 87       	std	Y+14, r22	; 0x0e
    364c:	7f 87       	std	Y+15, r23	; 0x0f
    364e:	88 8b       	std	Y+16, r24	; 0x10
    3650:	99 8b       	std	Y+17, r25	; 0x11

	uint8 Local_u8SplitNum;
		uint8 Local_u8Counter=0;
    3652:	1a 82       	std	Y+2, r1	; 0x02
		uint8 Local_u8Array[10];
		uint8 returnnuber =  Copy_u8Number ;
    3654:	8e 85       	ldd	r24, Y+14	; 0x0e
    3656:	89 83       	std	Y+1, r24	; 0x01
		if(Copy_u8Number == 0)
    3658:	8e 85       	ldd	r24, Y+14	; 0x0e
    365a:	9f 85       	ldd	r25, Y+15	; 0x0f
    365c:	a8 89       	ldd	r26, Y+16	; 0x10
    365e:	b9 89       	ldd	r27, Y+17	; 0x11
    3660:	00 97       	sbiw	r24, 0x00	; 0
    3662:	a1 05       	cpc	r26, r1
    3664:	b1 05       	cpc	r27, r1
    3666:	99 f5       	brne	.+102    	; 0x36ce <CLCD_voidWriteNumber+0x98>
		{
			LCD_Write_Caracter(Copy_u8Number+0x30);
    3668:	8e 85       	ldd	r24, Y+14	; 0x0e
    366a:	80 5d       	subi	r24, 0xD0	; 208
    366c:	0e 94 8a 17 	call	0x2f14	; 0x2f14 <LCD_Write_Caracter>
    3670:	4c c0       	rjmp	.+152    	; 0x370a <CLCD_voidWriteNumber+0xd4>
		}
		else
		{
			while(Copy_u8Number >0)
			{
				Local_u8SplitNum = (Copy_u8Number % 10);
    3672:	8e 85       	ldd	r24, Y+14	; 0x0e
    3674:	9f 85       	ldd	r25, Y+15	; 0x0f
    3676:	a8 89       	ldd	r26, Y+16	; 0x10
    3678:	b9 89       	ldd	r27, Y+17	; 0x11
    367a:	2a e0       	ldi	r18, 0x0A	; 10
    367c:	30 e0       	ldi	r19, 0x00	; 0
    367e:	40 e0       	ldi	r20, 0x00	; 0
    3680:	50 e0       	ldi	r21, 0x00	; 0
    3682:	bc 01       	movw	r22, r24
    3684:	cd 01       	movw	r24, r26
    3686:	0e 94 48 27 	call	0x4e90	; 0x4e90 <__udivmodsi4>
    368a:	dc 01       	movw	r26, r24
    368c:	cb 01       	movw	r24, r22
    368e:	8b 83       	std	Y+3, r24	; 0x03
				Local_u8Array[Local_u8Counter]=Local_u8SplitNum;
    3690:	8a 81       	ldd	r24, Y+2	; 0x02
    3692:	28 2f       	mov	r18, r24
    3694:	30 e0       	ldi	r19, 0x00	; 0
    3696:	ce 01       	movw	r24, r28
    3698:	04 96       	adiw	r24, 0x04	; 4
    369a:	fc 01       	movw	r30, r24
    369c:	e2 0f       	add	r30, r18
    369e:	f3 1f       	adc	r31, r19
    36a0:	8b 81       	ldd	r24, Y+3	; 0x03
    36a2:	80 83       	st	Z, r24
				Copy_u8Number = Copy_u8Number/10;
    36a4:	8e 85       	ldd	r24, Y+14	; 0x0e
    36a6:	9f 85       	ldd	r25, Y+15	; 0x0f
    36a8:	a8 89       	ldd	r26, Y+16	; 0x10
    36aa:	b9 89       	ldd	r27, Y+17	; 0x11
    36ac:	2a e0       	ldi	r18, 0x0A	; 10
    36ae:	30 e0       	ldi	r19, 0x00	; 0
    36b0:	40 e0       	ldi	r20, 0x00	; 0
    36b2:	50 e0       	ldi	r21, 0x00	; 0
    36b4:	bc 01       	movw	r22, r24
    36b6:	cd 01       	movw	r24, r26
    36b8:	0e 94 48 27 	call	0x4e90	; 0x4e90 <__udivmodsi4>
    36bc:	da 01       	movw	r26, r20
    36be:	c9 01       	movw	r24, r18
    36c0:	8e 87       	std	Y+14, r24	; 0x0e
    36c2:	9f 87       	std	Y+15, r25	; 0x0f
    36c4:	a8 8b       	std	Y+16, r26	; 0x10
    36c6:	b9 8b       	std	Y+17, r27	; 0x11
				Local_u8Counter++;
    36c8:	8a 81       	ldd	r24, Y+2	; 0x02
    36ca:	8f 5f       	subi	r24, 0xFF	; 255
    36cc:	8a 83       	std	Y+2, r24	; 0x02
		{
			LCD_Write_Caracter(Copy_u8Number+0x30);
		}
		else
		{
			while(Copy_u8Number >0)
    36ce:	8e 85       	ldd	r24, Y+14	; 0x0e
    36d0:	9f 85       	ldd	r25, Y+15	; 0x0f
    36d2:	a8 89       	ldd	r26, Y+16	; 0x10
    36d4:	b9 89       	ldd	r27, Y+17	; 0x11
    36d6:	00 97       	sbiw	r24, 0x00	; 0
    36d8:	a1 05       	cpc	r26, r1
    36da:	b1 05       	cpc	r27, r1
    36dc:	51 f6       	brne	.-108    	; 0x3672 <CLCD_voidWriteNumber+0x3c>
				Local_u8SplitNum = (Copy_u8Number % 10);
				Local_u8Array[Local_u8Counter]=Local_u8SplitNum;
				Copy_u8Number = Copy_u8Number/10;
				Local_u8Counter++;
			}
			for(Local_u8Counter=Local_u8Counter-1 ; Local_u8Counter>=0 ; Local_u8Counter--)
    36de:	8a 81       	ldd	r24, Y+2	; 0x02
    36e0:	81 50       	subi	r24, 0x01	; 1
    36e2:	8a 83       	std	Y+2, r24	; 0x02
			{
				LCD_Write_Caracter(Local_u8Array[Local_u8Counter]+0x30);
    36e4:	8a 81       	ldd	r24, Y+2	; 0x02
    36e6:	28 2f       	mov	r18, r24
    36e8:	30 e0       	ldi	r19, 0x00	; 0
    36ea:	ce 01       	movw	r24, r28
    36ec:	04 96       	adiw	r24, 0x04	; 4
    36ee:	fc 01       	movw	r30, r24
    36f0:	e2 0f       	add	r30, r18
    36f2:	f3 1f       	adc	r31, r19
    36f4:	80 81       	ld	r24, Z
    36f6:	80 5d       	subi	r24, 0xD0	; 208
    36f8:	0e 94 8a 17 	call	0x2f14	; 0x2f14 <LCD_Write_Caracter>
				if(Local_u8Counter == 0)
    36fc:	8a 81       	ldd	r24, Y+2	; 0x02
    36fe:	88 23       	and	r24, r24
    3700:	21 f0       	breq	.+8      	; 0x370a <CLCD_voidWriteNumber+0xd4>
				Local_u8SplitNum = (Copy_u8Number % 10);
				Local_u8Array[Local_u8Counter]=Local_u8SplitNum;
				Copy_u8Number = Copy_u8Number/10;
				Local_u8Counter++;
			}
			for(Local_u8Counter=Local_u8Counter-1 ; Local_u8Counter>=0 ; Local_u8Counter--)
    3702:	8a 81       	ldd	r24, Y+2	; 0x02
    3704:	81 50       	subi	r24, 0x01	; 1
    3706:	8a 83       	std	Y+2, r24	; 0x02
    3708:	ed cf       	rjmp	.-38     	; 0x36e4 <CLCD_voidWriteNumber+0xae>
					break;
				}
			}

		}
		return returnnuber ;
    370a:	89 81       	ldd	r24, Y+1	; 0x01
}
    370c:	61 96       	adiw	r28, 0x11	; 17
    370e:	0f b6       	in	r0, 0x3f	; 63
    3710:	f8 94       	cli
    3712:	de bf       	out	0x3e, r29	; 62
    3714:	0f be       	out	0x3f, r0	; 63
    3716:	cd bf       	out	0x3d, r28	; 61
    3718:	cf 91       	pop	r28
    371a:	df 91       	pop	r29
    371c:	08 95       	ret

0000371e <KPD_u8adjust4x4KPD>:
#include "util/delay.h"

static uint8 KPD_u8adjust4x4KPD(uint8 KPD_u8CopyRowColNum);

static uint8 KPD_u8adjust4x4KPD(uint8 KPD_u8CopyRowColNum)
{
    371e:	df 93       	push	r29
    3720:	cf 93       	push	r28
    3722:	00 d0       	rcall	.+0      	; 0x3724 <KPD_u8adjust4x4KPD+0x6>
    3724:	00 d0       	rcall	.+0      	; 0x3726 <KPD_u8adjust4x4KPD+0x8>
    3726:	cd b7       	in	r28, 0x3d	; 61
    3728:	de b7       	in	r29, 0x3e	; 62
    372a:	89 83       	std	Y+1, r24	; 0x01
	switch (KPD_u8CopyRowColNum)
    372c:	89 81       	ldd	r24, Y+1	; 0x01
    372e:	28 2f       	mov	r18, r24
    3730:	30 e0       	ldi	r19, 0x00	; 0
    3732:	3c 83       	std	Y+4, r19	; 0x04
    3734:	2b 83       	std	Y+3, r18	; 0x03
    3736:	8b 81       	ldd	r24, Y+3	; 0x03
    3738:	9c 81       	ldd	r25, Y+4	; 0x04
    373a:	88 30       	cpi	r24, 0x08	; 8
    373c:	91 05       	cpc	r25, r1
    373e:	09 f4       	brne	.+2      	; 0x3742 <KPD_u8adjust4x4KPD+0x24>
    3740:	70 c0       	rjmp	.+224    	; 0x3822 <KPD_u8adjust4x4KPD+0x104>
    3742:	2b 81       	ldd	r18, Y+3	; 0x03
    3744:	3c 81       	ldd	r19, Y+4	; 0x04
    3746:	29 30       	cpi	r18, 0x09	; 9
    3748:	31 05       	cpc	r19, r1
    374a:	5c f5       	brge	.+86     	; 0x37a2 <KPD_u8adjust4x4KPD+0x84>
    374c:	8b 81       	ldd	r24, Y+3	; 0x03
    374e:	9c 81       	ldd	r25, Y+4	; 0x04
    3750:	84 30       	cpi	r24, 0x04	; 4
    3752:	91 05       	cpc	r25, r1
    3754:	09 f4       	brne	.+2      	; 0x3758 <KPD_u8adjust4x4KPD+0x3a>
    3756:	59 c0       	rjmp	.+178    	; 0x380a <KPD_u8adjust4x4KPD+0xec>
    3758:	2b 81       	ldd	r18, Y+3	; 0x03
    375a:	3c 81       	ldd	r19, Y+4	; 0x04
    375c:	25 30       	cpi	r18, 0x05	; 5
    375e:	31 05       	cpc	r19, r1
    3760:	9c f4       	brge	.+38     	; 0x3788 <KPD_u8adjust4x4KPD+0x6a>
    3762:	8b 81       	ldd	r24, Y+3	; 0x03
    3764:	9c 81       	ldd	r25, Y+4	; 0x04
    3766:	82 30       	cpi	r24, 0x02	; 2
    3768:	91 05       	cpc	r25, r1
    376a:	09 f4       	brne	.+2      	; 0x376e <KPD_u8adjust4x4KPD+0x50>
    376c:	48 c0       	rjmp	.+144    	; 0x37fe <KPD_u8adjust4x4KPD+0xe0>
    376e:	2b 81       	ldd	r18, Y+3	; 0x03
    3770:	3c 81       	ldd	r19, Y+4	; 0x04
    3772:	23 30       	cpi	r18, 0x03	; 3
    3774:	31 05       	cpc	r19, r1
    3776:	0c f0       	brlt	.+2      	; 0x377a <KPD_u8adjust4x4KPD+0x5c>
    3778:	45 c0       	rjmp	.+138    	; 0x3804 <KPD_u8adjust4x4KPD+0xe6>
    377a:	8b 81       	ldd	r24, Y+3	; 0x03
    377c:	9c 81       	ldd	r25, Y+4	; 0x04
    377e:	81 30       	cpi	r24, 0x01	; 1
    3780:	91 05       	cpc	r25, r1
    3782:	09 f4       	brne	.+2      	; 0x3786 <KPD_u8adjust4x4KPD+0x68>
    3784:	39 c0       	rjmp	.+114    	; 0x37f8 <KPD_u8adjust4x4KPD+0xda>
    3786:	67 c0       	rjmp	.+206    	; 0x3856 <KPD_u8adjust4x4KPD+0x138>
    3788:	2b 81       	ldd	r18, Y+3	; 0x03
    378a:	3c 81       	ldd	r19, Y+4	; 0x04
    378c:	26 30       	cpi	r18, 0x06	; 6
    378e:	31 05       	cpc	r19, r1
    3790:	09 f4       	brne	.+2      	; 0x3794 <KPD_u8adjust4x4KPD+0x76>
    3792:	41 c0       	rjmp	.+130    	; 0x3816 <KPD_u8adjust4x4KPD+0xf8>
    3794:	8b 81       	ldd	r24, Y+3	; 0x03
    3796:	9c 81       	ldd	r25, Y+4	; 0x04
    3798:	87 30       	cpi	r24, 0x07	; 7
    379a:	91 05       	cpc	r25, r1
    379c:	0c f0       	brlt	.+2      	; 0x37a0 <KPD_u8adjust4x4KPD+0x82>
    379e:	3e c0       	rjmp	.+124    	; 0x381c <KPD_u8adjust4x4KPD+0xfe>
    37a0:	37 c0       	rjmp	.+110    	; 0x3810 <KPD_u8adjust4x4KPD+0xf2>
    37a2:	2b 81       	ldd	r18, Y+3	; 0x03
    37a4:	3c 81       	ldd	r19, Y+4	; 0x04
    37a6:	2c 30       	cpi	r18, 0x0C	; 12
    37a8:	31 05       	cpc	r19, r1
    37aa:	09 f4       	brne	.+2      	; 0x37ae <KPD_u8adjust4x4KPD+0x90>
    37ac:	46 c0       	rjmp	.+140    	; 0x383a <KPD_u8adjust4x4KPD+0x11c>
    37ae:	8b 81       	ldd	r24, Y+3	; 0x03
    37b0:	9c 81       	ldd	r25, Y+4	; 0x04
    37b2:	8d 30       	cpi	r24, 0x0D	; 13
    37b4:	91 05       	cpc	r25, r1
    37b6:	5c f4       	brge	.+22     	; 0x37ce <KPD_u8adjust4x4KPD+0xb0>
    37b8:	2b 81       	ldd	r18, Y+3	; 0x03
    37ba:	3c 81       	ldd	r19, Y+4	; 0x04
    37bc:	2a 30       	cpi	r18, 0x0A	; 10
    37be:	31 05       	cpc	r19, r1
    37c0:	b1 f1       	breq	.+108    	; 0x382e <KPD_u8adjust4x4KPD+0x110>
    37c2:	8b 81       	ldd	r24, Y+3	; 0x03
    37c4:	9c 81       	ldd	r25, Y+4	; 0x04
    37c6:	8b 30       	cpi	r24, 0x0B	; 11
    37c8:	91 05       	cpc	r25, r1
    37ca:	a4 f5       	brge	.+104    	; 0x3834 <KPD_u8adjust4x4KPD+0x116>
    37cc:	2d c0       	rjmp	.+90     	; 0x3828 <KPD_u8adjust4x4KPD+0x10a>
    37ce:	2b 81       	ldd	r18, Y+3	; 0x03
    37d0:	3c 81       	ldd	r19, Y+4	; 0x04
    37d2:	2e 30       	cpi	r18, 0x0E	; 14
    37d4:	31 05       	cpc	r19, r1
    37d6:	b9 f1       	breq	.+110    	; 0x3846 <KPD_u8adjust4x4KPD+0x128>
    37d8:	8b 81       	ldd	r24, Y+3	; 0x03
    37da:	9c 81       	ldd	r25, Y+4	; 0x04
    37dc:	8e 30       	cpi	r24, 0x0E	; 14
    37de:	91 05       	cpc	r25, r1
    37e0:	7c f1       	brlt	.+94     	; 0x3840 <KPD_u8adjust4x4KPD+0x122>
    37e2:	2b 81       	ldd	r18, Y+3	; 0x03
    37e4:	3c 81       	ldd	r19, Y+4	; 0x04
    37e6:	2f 30       	cpi	r18, 0x0F	; 15
    37e8:	31 05       	cpc	r19, r1
    37ea:	79 f1       	breq	.+94     	; 0x384a <KPD_u8adjust4x4KPD+0x12c>
    37ec:	8b 81       	ldd	r24, Y+3	; 0x03
    37ee:	9c 81       	ldd	r25, Y+4	; 0x04
    37f0:	80 31       	cpi	r24, 0x10	; 16
    37f2:	91 05       	cpc	r25, r1
    37f4:	69 f1       	breq	.+90     	; 0x3850 <KPD_u8adjust4x4KPD+0x132>
    37f6:	2f c0       	rjmp	.+94     	; 0x3856 <KPD_u8adjust4x4KPD+0x138>
	{
		case 1	: return 7	  ; break;
    37f8:	97 e0       	ldi	r25, 0x07	; 7
    37fa:	9a 83       	std	Y+2, r25	; 0x02
    37fc:	2e c0       	rjmp	.+92     	; 0x385a <KPD_u8adjust4x4KPD+0x13c>
		case 2	: return 8	  ; break;
    37fe:	28 e0       	ldi	r18, 0x08	; 8
    3800:	2a 83       	std	Y+2, r18	; 0x02
    3802:	2b c0       	rjmp	.+86     	; 0x385a <KPD_u8adjust4x4KPD+0x13c>
		case 3	: return 9	  ; break;
    3804:	39 e0       	ldi	r19, 0x09	; 9
    3806:	3a 83       	std	Y+2, r19	; 0x02
    3808:	28 c0       	rjmp	.+80     	; 0x385a <KPD_u8adjust4x4KPD+0x13c>
		case 4	: return '/'  ; break; //0x2F
    380a:	8f e2       	ldi	r24, 0x2F	; 47
    380c:	8a 83       	std	Y+2, r24	; 0x02
    380e:	25 c0       	rjmp	.+74     	; 0x385a <KPD_u8adjust4x4KPD+0x13c>
		case 5	: return 4	  ; break;
    3810:	94 e0       	ldi	r25, 0x04	; 4
    3812:	9a 83       	std	Y+2, r25	; 0x02
    3814:	22 c0       	rjmp	.+68     	; 0x385a <KPD_u8adjust4x4KPD+0x13c>
		case 6	: return 5	  ; break;
    3816:	25 e0       	ldi	r18, 0x05	; 5
    3818:	2a 83       	std	Y+2, r18	; 0x02
    381a:	1f c0       	rjmp	.+62     	; 0x385a <KPD_u8adjust4x4KPD+0x13c>
		case 7	: return 6	  ; break;
    381c:	36 e0       	ldi	r19, 0x06	; 6
    381e:	3a 83       	std	Y+2, r19	; 0x02
    3820:	1c c0       	rjmp	.+56     	; 0x385a <KPD_u8adjust4x4KPD+0x13c>
		case 8	: return 42  ; break; //0x2A
    3822:	8a e2       	ldi	r24, 0x2A	; 42
    3824:	8a 83       	std	Y+2, r24	; 0x02
    3826:	19 c0       	rjmp	.+50     	; 0x385a <KPD_u8adjust4x4KPD+0x13c>
		case 9	: return 1	  ; break;
    3828:	91 e0       	ldi	r25, 0x01	; 1
    382a:	9a 83       	std	Y+2, r25	; 0x02
    382c:	16 c0       	rjmp	.+44     	; 0x385a <KPD_u8adjust4x4KPD+0x13c>
		case 10 : return 2	  ; break;
    382e:	22 e0       	ldi	r18, 0x02	; 2
    3830:	2a 83       	std	Y+2, r18	; 0x02
    3832:	13 c0       	rjmp	.+38     	; 0x385a <KPD_u8adjust4x4KPD+0x13c>
		case 11 : return 3	  ; break;
    3834:	33 e0       	ldi	r19, 0x03	; 3
    3836:	3a 83       	std	Y+2, r19	; 0x02
    3838:	10 c0       	rjmp	.+32     	; 0x385a <KPD_u8adjust4x4KPD+0x13c>
		case 12 : return '-'  ; break;//0x2D
    383a:	8d e2       	ldi	r24, 0x2D	; 45
    383c:	8a 83       	std	Y+2, r24	; 0x02
    383e:	0d c0       	rjmp	.+26     	; 0x385a <KPD_u8adjust4x4KPD+0x13c>
		case 13 : return 'C'  ; break;
    3840:	93 e4       	ldi	r25, 0x43	; 67
    3842:	9a 83       	std	Y+2, r25	; 0x02
    3844:	0a c0       	rjmp	.+20     	; 0x385a <KPD_u8adjust4x4KPD+0x13c>
		case 14 : return 0    ; break;
    3846:	1a 82       	std	Y+2, r1	; 0x02
    3848:	08 c0       	rjmp	.+16     	; 0x385a <KPD_u8adjust4x4KPD+0x13c>
		case 15 : return '='  ; break; //0x3D
    384a:	2d e3       	ldi	r18, 0x3D	; 61
    384c:	2a 83       	std	Y+2, r18	; 0x02
    384e:	05 c0       	rjmp	.+10     	; 0x385a <KPD_u8adjust4x4KPD+0x13c>
		case 16 : return '+'  ; break; //0x2B
    3850:	3b e2       	ldi	r19, 0x2B	; 43
    3852:	3a 83       	std	Y+2, r19	; 0x02
    3854:	02 c0       	rjmp	.+4      	; 0x385a <KPD_u8adjust4x4KPD+0x13c>
		default : return '%';
    3856:	85 e2       	ldi	r24, 0x25	; 37
    3858:	8a 83       	std	Y+2, r24	; 0x02
    385a:	8a 81       	ldd	r24, Y+2	; 0x02
	}
}
    385c:	0f 90       	pop	r0
    385e:	0f 90       	pop	r0
    3860:	0f 90       	pop	r0
    3862:	0f 90       	pop	r0
    3864:	cf 91       	pop	r28
    3866:	df 91       	pop	r29
    3868:	08 95       	ret

0000386a <KEYBAD_ReturnData>:

uint8 KEYBAD_ReturnData(void)
{
    386a:	df 93       	push	r29
    386c:	cf 93       	push	r28
    386e:	cd b7       	in	r28, 0x3d	; 61
    3870:	de b7       	in	r29, 0x3e	; 62
    3872:	60 97       	sbiw	r28, 0x10	; 16
    3874:	0f b6       	in	r0, 0x3f	; 63
    3876:	f8 94       	cli
    3878:	de bf       	out	0x3e, r29	; 62
    387a:	0f be       	out	0x3f, r0	; 63
    387c:	cd bf       	out	0x3d, r28	; 61

	uint8 row , colume ;
	while(1)
	{

		for(colume = 0 ; colume<4 ; colume++)
    387e:	1f 86       	std	Y+15, r1	; 0x0f
    3880:	ba c0       	rjmp	.+372    	; 0x39f6 <KEYBAD_ReturnData+0x18c>
		{
			DIO_VoidSetSpecialPortDir(PORT_USE1,(0b00010000<<colume)) ;
    3882:	8f 85       	ldd	r24, Y+15	; 0x0f
    3884:	28 2f       	mov	r18, r24
    3886:	30 e0       	ldi	r19, 0x00	; 0
    3888:	80 e1       	ldi	r24, 0x10	; 16
    388a:	90 e0       	ldi	r25, 0x00	; 0
    388c:	02 c0       	rjmp	.+4      	; 0x3892 <KEYBAD_ReturnData+0x28>
    388e:	88 0f       	add	r24, r24
    3890:	99 1f       	adc	r25, r25
    3892:	2a 95       	dec	r18
    3894:	e2 f7       	brpl	.-8      	; 0x388e <KEYBAD_ReturnData+0x24>
    3896:	98 2f       	mov	r25, r24
    3898:	81 e0       	ldi	r24, 0x01	; 1
    389a:	69 2f       	mov	r22, r25
    389c:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <DIO_VoidSetSpecialPortDir>
			DIO_VoidSetSpecialPortValue(PORT_USE1,(~(0b00010000<<colume))) ;
    38a0:	8f 85       	ldd	r24, Y+15	; 0x0f
    38a2:	28 2f       	mov	r18, r24
    38a4:	30 e0       	ldi	r19, 0x00	; 0
    38a6:	80 e1       	ldi	r24, 0x10	; 16
    38a8:	90 e0       	ldi	r25, 0x00	; 0
    38aa:	02 c0       	rjmp	.+4      	; 0x38b0 <KEYBAD_ReturnData+0x46>
    38ac:	88 0f       	add	r24, r24
    38ae:	99 1f       	adc	r25, r25
    38b0:	2a 95       	dec	r18
    38b2:	e2 f7       	brpl	.-8      	; 0x38ac <KEYBAD_ReturnData+0x42>
    38b4:	98 2f       	mov	r25, r24
    38b6:	90 95       	com	r25
    38b8:	81 e0       	ldi	r24, 0x01	; 1
    38ba:	69 2f       	mov	r22, r25
    38bc:	0e 94 6d 0f 	call	0x1eda	; 0x1eda <DIO_VoidSetSpecialPortValue>

			for(row = 0 ; row<4 ; row++)
    38c0:	18 8a       	std	Y+16, r1	; 0x10
    38c2:	92 c0       	rjmp	.+292    	; 0x39e8 <KEYBAD_ReturnData+0x17e>
			{
				if(DIO_ReadPinValue(PORT_USE1,row) == 0)
    38c4:	81 e0       	ldi	r24, 0x01	; 1
    38c6:	68 89       	ldd	r22, Y+16	; 0x10
    38c8:	0e 94 9f 0c 	call	0x193e	; 0x193e <DIO_ReadPinValue>
    38cc:	88 23       	and	r24, r24
    38ce:	09 f0       	breq	.+2      	; 0x38d2 <KEYBAD_ReturnData+0x68>
    38d0:	88 c0       	rjmp	.+272    	; 0x39e2 <KEYBAD_ReturnData+0x178>
    38d2:	80 e0       	ldi	r24, 0x00	; 0
    38d4:	90 e0       	ldi	r25, 0x00	; 0
    38d6:	a0 ef       	ldi	r26, 0xF0	; 240
    38d8:	b1 e4       	ldi	r27, 0x41	; 65
    38da:	8b 87       	std	Y+11, r24	; 0x0b
    38dc:	9c 87       	std	Y+12, r25	; 0x0c
    38de:	ad 87       	std	Y+13, r26	; 0x0d
    38e0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    38e2:	6b 85       	ldd	r22, Y+11	; 0x0b
    38e4:	7c 85       	ldd	r23, Y+12	; 0x0c
    38e6:	8d 85       	ldd	r24, Y+13	; 0x0d
    38e8:	9e 85       	ldd	r25, Y+14	; 0x0e
    38ea:	20 e0       	ldi	r18, 0x00	; 0
    38ec:	30 e0       	ldi	r19, 0x00	; 0
    38ee:	4a ef       	ldi	r20, 0xFA	; 250
    38f0:	54 e4       	ldi	r21, 0x44	; 68
    38f2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    38f6:	dc 01       	movw	r26, r24
    38f8:	cb 01       	movw	r24, r22
    38fa:	8f 83       	std	Y+7, r24	; 0x07
    38fc:	98 87       	std	Y+8, r25	; 0x08
    38fe:	a9 87       	std	Y+9, r26	; 0x09
    3900:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3902:	6f 81       	ldd	r22, Y+7	; 0x07
    3904:	78 85       	ldd	r23, Y+8	; 0x08
    3906:	89 85       	ldd	r24, Y+9	; 0x09
    3908:	9a 85       	ldd	r25, Y+10	; 0x0a
    390a:	20 e0       	ldi	r18, 0x00	; 0
    390c:	30 e0       	ldi	r19, 0x00	; 0
    390e:	40 e8       	ldi	r20, 0x80	; 128
    3910:	5f e3       	ldi	r21, 0x3F	; 63
    3912:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3916:	88 23       	and	r24, r24
    3918:	2c f4       	brge	.+10     	; 0x3924 <KEYBAD_ReturnData+0xba>
		__ticks = 1;
    391a:	81 e0       	ldi	r24, 0x01	; 1
    391c:	90 e0       	ldi	r25, 0x00	; 0
    391e:	9e 83       	std	Y+6, r25	; 0x06
    3920:	8d 83       	std	Y+5, r24	; 0x05
    3922:	3f c0       	rjmp	.+126    	; 0x39a2 <KEYBAD_ReturnData+0x138>
	else if (__tmp > 65535)
    3924:	6f 81       	ldd	r22, Y+7	; 0x07
    3926:	78 85       	ldd	r23, Y+8	; 0x08
    3928:	89 85       	ldd	r24, Y+9	; 0x09
    392a:	9a 85       	ldd	r25, Y+10	; 0x0a
    392c:	20 e0       	ldi	r18, 0x00	; 0
    392e:	3f ef       	ldi	r19, 0xFF	; 255
    3930:	4f e7       	ldi	r20, 0x7F	; 127
    3932:	57 e4       	ldi	r21, 0x47	; 71
    3934:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3938:	18 16       	cp	r1, r24
    393a:	4c f5       	brge	.+82     	; 0x398e <KEYBAD_ReturnData+0x124>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    393c:	6b 85       	ldd	r22, Y+11	; 0x0b
    393e:	7c 85       	ldd	r23, Y+12	; 0x0c
    3940:	8d 85       	ldd	r24, Y+13	; 0x0d
    3942:	9e 85       	ldd	r25, Y+14	; 0x0e
    3944:	20 e0       	ldi	r18, 0x00	; 0
    3946:	30 e0       	ldi	r19, 0x00	; 0
    3948:	40 e2       	ldi	r20, 0x20	; 32
    394a:	51 e4       	ldi	r21, 0x41	; 65
    394c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3950:	dc 01       	movw	r26, r24
    3952:	cb 01       	movw	r24, r22
    3954:	bc 01       	movw	r22, r24
    3956:	cd 01       	movw	r24, r26
    3958:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    395c:	dc 01       	movw	r26, r24
    395e:	cb 01       	movw	r24, r22
    3960:	9e 83       	std	Y+6, r25	; 0x06
    3962:	8d 83       	std	Y+5, r24	; 0x05
    3964:	0f c0       	rjmp	.+30     	; 0x3984 <KEYBAD_ReturnData+0x11a>
    3966:	88 ec       	ldi	r24, 0xC8	; 200
    3968:	90 e0       	ldi	r25, 0x00	; 0
    396a:	9c 83       	std	Y+4, r25	; 0x04
    396c:	8b 83       	std	Y+3, r24	; 0x03
    396e:	8b 81       	ldd	r24, Y+3	; 0x03
    3970:	9c 81       	ldd	r25, Y+4	; 0x04
    3972:	01 97       	sbiw	r24, 0x01	; 1
    3974:	f1 f7       	brne	.-4      	; 0x3972 <KEYBAD_ReturnData+0x108>
    3976:	9c 83       	std	Y+4, r25	; 0x04
    3978:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    397a:	8d 81       	ldd	r24, Y+5	; 0x05
    397c:	9e 81       	ldd	r25, Y+6	; 0x06
    397e:	01 97       	sbiw	r24, 0x01	; 1
    3980:	9e 83       	std	Y+6, r25	; 0x06
    3982:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3984:	8d 81       	ldd	r24, Y+5	; 0x05
    3986:	9e 81       	ldd	r25, Y+6	; 0x06
    3988:	00 97       	sbiw	r24, 0x00	; 0
    398a:	69 f7       	brne	.-38     	; 0x3966 <KEYBAD_ReturnData+0xfc>
    398c:	14 c0       	rjmp	.+40     	; 0x39b6 <KEYBAD_ReturnData+0x14c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    398e:	6f 81       	ldd	r22, Y+7	; 0x07
    3990:	78 85       	ldd	r23, Y+8	; 0x08
    3992:	89 85       	ldd	r24, Y+9	; 0x09
    3994:	9a 85       	ldd	r25, Y+10	; 0x0a
    3996:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    399a:	dc 01       	movw	r26, r24
    399c:	cb 01       	movw	r24, r22
    399e:	9e 83       	std	Y+6, r25	; 0x06
    39a0:	8d 83       	std	Y+5, r24	; 0x05
    39a2:	8d 81       	ldd	r24, Y+5	; 0x05
    39a4:	9e 81       	ldd	r25, Y+6	; 0x06
    39a6:	9a 83       	std	Y+2, r25	; 0x02
    39a8:	89 83       	std	Y+1, r24	; 0x01
    39aa:	89 81       	ldd	r24, Y+1	; 0x01
    39ac:	9a 81       	ldd	r25, Y+2	; 0x02
    39ae:	01 97       	sbiw	r24, 0x01	; 1
    39b0:	f1 f7       	brne	.-4      	; 0x39ae <KEYBAD_ReturnData+0x144>
    39b2:	9a 83       	std	Y+2, r25	; 0x02
    39b4:	89 83       	std	Y+1, r24	; 0x01
				{
                    _delay_ms(30);
					return  KPD_u8adjust4x4KPD((row*4)+colume+1) ;
    39b6:	88 89       	ldd	r24, Y+16	; 0x10
    39b8:	88 2f       	mov	r24, r24
    39ba:	90 e0       	ldi	r25, 0x00	; 0
    39bc:	88 0f       	add	r24, r24
    39be:	99 1f       	adc	r25, r25
    39c0:	88 0f       	add	r24, r24
    39c2:	99 1f       	adc	r25, r25
    39c4:	98 2f       	mov	r25, r24
    39c6:	8f 85       	ldd	r24, Y+15	; 0x0f
    39c8:	89 0f       	add	r24, r25
    39ca:	8f 5f       	subi	r24, 0xFF	; 255
    39cc:	0e 94 8f 1b 	call	0x371e	; 0x371e <KPD_u8adjust4x4KPD>
				}

			}
		}
	}
}
    39d0:	60 96       	adiw	r28, 0x10	; 16
    39d2:	0f b6       	in	r0, 0x3f	; 63
    39d4:	f8 94       	cli
    39d6:	de bf       	out	0x3e, r29	; 62
    39d8:	0f be       	out	0x3f, r0	; 63
    39da:	cd bf       	out	0x3d, r28	; 61
    39dc:	cf 91       	pop	r28
    39de:	df 91       	pop	r29
    39e0:	08 95       	ret
		for(colume = 0 ; colume<4 ; colume++)
		{
			DIO_VoidSetSpecialPortDir(PORT_USE1,(0b00010000<<colume)) ;
			DIO_VoidSetSpecialPortValue(PORT_USE1,(~(0b00010000<<colume))) ;

			for(row = 0 ; row<4 ; row++)
    39e2:	88 89       	ldd	r24, Y+16	; 0x10
    39e4:	8f 5f       	subi	r24, 0xFF	; 255
    39e6:	88 8b       	std	Y+16, r24	; 0x10
    39e8:	88 89       	ldd	r24, Y+16	; 0x10
    39ea:	84 30       	cpi	r24, 0x04	; 4
    39ec:	08 f4       	brcc	.+2      	; 0x39f0 <KEYBAD_ReturnData+0x186>
    39ee:	6a cf       	rjmp	.-300    	; 0x38c4 <KEYBAD_ReturnData+0x5a>

	uint8 row , colume ;
	while(1)
	{

		for(colume = 0 ; colume<4 ; colume++)
    39f0:	8f 85       	ldd	r24, Y+15	; 0x0f
    39f2:	8f 5f       	subi	r24, 0xFF	; 255
    39f4:	8f 87       	std	Y+15, r24	; 0x0f
    39f6:	8f 85       	ldd	r24, Y+15	; 0x0f
    39f8:	84 30       	cpi	r24, 0x04	; 4
    39fa:	08 f4       	brcc	.+2      	; 0x39fe <KEYBAD_ReturnData+0x194>
    39fc:	42 cf       	rjmp	.-380    	; 0x3882 <KEYBAD_ReturnData+0x18>
    39fe:	3f cf       	rjmp	.-386    	; 0x387e <KEYBAD_ReturnData+0x14>

00003a00 <EEPROM_writeByte>:
#include <util/delay.h>

#define SLA_W	0b10100000
#define SLA_R	0b10100001 
uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    3a00:	df 93       	push	r29
    3a02:	cf 93       	push	r28
    3a04:	cd b7       	in	r28, 0x3d	; 61
    3a06:	de b7       	in	r29, 0x3e	; 62
    3a08:	63 97       	sbiw	r28, 0x13	; 19
    3a0a:	0f b6       	in	r0, 0x3f	; 63
    3a0c:	f8 94       	cli
    3a0e:	de bf       	out	0x3e, r29	; 62
    3a10:	0f be       	out	0x3f, r0	; 63
    3a12:	cd bf       	out	0x3d, r28	; 61
    3a14:	99 8b       	std	Y+17, r25	; 0x11
    3a16:	88 8b       	std	Y+16, r24	; 0x10
    3a18:	6a 8b       	std	Y+18, r22	; 0x12
	//u8 CombinedAddress = (SLA_W) | (u8) ( ( (u16addr) & (u16)(0x0300) )>> 7);
	
	uint8 Local_u8AddressPacket;
 	Local_u8AddressPacket = EEPROM_FIXED_ADDRESS | (A2_CONNECTION <<2) | (uint8)(u16addr >>8);
    3a1a:	88 89       	ldd	r24, Y+16	; 0x10
    3a1c:	99 89       	ldd	r25, Y+17	; 0x11
    3a1e:	89 2f       	mov	r24, r25
    3a20:	99 27       	eor	r25, r25
    3a22:	80 65       	ori	r24, 0x50	; 80
    3a24:	8f 87       	std	Y+15, r24	; 0x0f
	/*if 24C02 :
	 * 	Local_u8AddressPacket = EEPROM_FIXED_ADDRESS | A2_CONNECTION <<2 | A1_CONNECTION <<1 | A0_CONNECTION;
	 */
	/* Send the Start Bit */
	 TWI_SendStartCondition();
    3a26:	0e 94 83 08 	call	0x1106	; 0x1106 <TWI_SendStartCondition>
	/*check error status*/
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
	
	 TWI_SendSlaveAddressWithWrite(Local_u8AddressPacket);
    3a2a:	8f 85       	ldd	r24, Y+15	; 0x0f
    3a2c:	0e 94 d7 08 	call	0x11ae	; 0x11ae <TWI_SendSlaveAddressWithWrite>
	 /*check error status*/		 
    /* Send the required memory location address */
	 TWI_MasterWriteDataByte((uint8)u16addr);
    3a30:	88 89       	ldd	r24, Y+16	; 0x10
    3a32:	0e 94 47 09 	call	0x128e	; 0x128e <TWI_MasterWriteDataByte>
	 /*check error status*/
    /* write byte to eeprom */
	 TWI_MasterWriteDataByte(u8data);
    3a36:	8a 89       	ldd	r24, Y+18	; 0x12
    3a38:	0e 94 47 09 	call	0x128e	; 0x128e <TWI_MasterWriteDataByte>
	 /*check error status*/
    /* Send the Stop Bit */
	 TWI_SendStopCondition();
    3a3c:	0e 94 ce 09 	call	0x139c	; 0x139c <TWI_SendStopCondition>
    3a40:	80 e0       	ldi	r24, 0x00	; 0
    3a42:	90 e0       	ldi	r25, 0x00	; 0
    3a44:	a0 e2       	ldi	r26, 0x20	; 32
    3a46:	b1 e4       	ldi	r27, 0x41	; 65
    3a48:	8b 87       	std	Y+11, r24	; 0x0b
    3a4a:	9c 87       	std	Y+12, r25	; 0x0c
    3a4c:	ad 87       	std	Y+13, r26	; 0x0d
    3a4e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3a50:	6b 85       	ldd	r22, Y+11	; 0x0b
    3a52:	7c 85       	ldd	r23, Y+12	; 0x0c
    3a54:	8d 85       	ldd	r24, Y+13	; 0x0d
    3a56:	9e 85       	ldd	r25, Y+14	; 0x0e
    3a58:	20 e0       	ldi	r18, 0x00	; 0
    3a5a:	30 e0       	ldi	r19, 0x00	; 0
    3a5c:	4a ef       	ldi	r20, 0xFA	; 250
    3a5e:	54 e4       	ldi	r21, 0x44	; 68
    3a60:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3a64:	dc 01       	movw	r26, r24
    3a66:	cb 01       	movw	r24, r22
    3a68:	8f 83       	std	Y+7, r24	; 0x07
    3a6a:	98 87       	std	Y+8, r25	; 0x08
    3a6c:	a9 87       	std	Y+9, r26	; 0x09
    3a6e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3a70:	6f 81       	ldd	r22, Y+7	; 0x07
    3a72:	78 85       	ldd	r23, Y+8	; 0x08
    3a74:	89 85       	ldd	r24, Y+9	; 0x09
    3a76:	9a 85       	ldd	r25, Y+10	; 0x0a
    3a78:	20 e0       	ldi	r18, 0x00	; 0
    3a7a:	30 e0       	ldi	r19, 0x00	; 0
    3a7c:	40 e8       	ldi	r20, 0x80	; 128
    3a7e:	5f e3       	ldi	r21, 0x3F	; 63
    3a80:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3a84:	88 23       	and	r24, r24
    3a86:	2c f4       	brge	.+10     	; 0x3a92 <EEPROM_writeByte+0x92>
		__ticks = 1;
    3a88:	81 e0       	ldi	r24, 0x01	; 1
    3a8a:	90 e0       	ldi	r25, 0x00	; 0
    3a8c:	9e 83       	std	Y+6, r25	; 0x06
    3a8e:	8d 83       	std	Y+5, r24	; 0x05
    3a90:	3f c0       	rjmp	.+126    	; 0x3b10 <EEPROM_writeByte+0x110>
	else if (__tmp > 65535)
    3a92:	6f 81       	ldd	r22, Y+7	; 0x07
    3a94:	78 85       	ldd	r23, Y+8	; 0x08
    3a96:	89 85       	ldd	r24, Y+9	; 0x09
    3a98:	9a 85       	ldd	r25, Y+10	; 0x0a
    3a9a:	20 e0       	ldi	r18, 0x00	; 0
    3a9c:	3f ef       	ldi	r19, 0xFF	; 255
    3a9e:	4f e7       	ldi	r20, 0x7F	; 127
    3aa0:	57 e4       	ldi	r21, 0x47	; 71
    3aa2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3aa6:	18 16       	cp	r1, r24
    3aa8:	4c f5       	brge	.+82     	; 0x3afc <EEPROM_writeByte+0xfc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3aaa:	6b 85       	ldd	r22, Y+11	; 0x0b
    3aac:	7c 85       	ldd	r23, Y+12	; 0x0c
    3aae:	8d 85       	ldd	r24, Y+13	; 0x0d
    3ab0:	9e 85       	ldd	r25, Y+14	; 0x0e
    3ab2:	20 e0       	ldi	r18, 0x00	; 0
    3ab4:	30 e0       	ldi	r19, 0x00	; 0
    3ab6:	40 e2       	ldi	r20, 0x20	; 32
    3ab8:	51 e4       	ldi	r21, 0x41	; 65
    3aba:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3abe:	dc 01       	movw	r26, r24
    3ac0:	cb 01       	movw	r24, r22
    3ac2:	bc 01       	movw	r22, r24
    3ac4:	cd 01       	movw	r24, r26
    3ac6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3aca:	dc 01       	movw	r26, r24
    3acc:	cb 01       	movw	r24, r22
    3ace:	9e 83       	std	Y+6, r25	; 0x06
    3ad0:	8d 83       	std	Y+5, r24	; 0x05
    3ad2:	0f c0       	rjmp	.+30     	; 0x3af2 <EEPROM_writeByte+0xf2>
    3ad4:	88 ec       	ldi	r24, 0xC8	; 200
    3ad6:	90 e0       	ldi	r25, 0x00	; 0
    3ad8:	9c 83       	std	Y+4, r25	; 0x04
    3ada:	8b 83       	std	Y+3, r24	; 0x03
    3adc:	8b 81       	ldd	r24, Y+3	; 0x03
    3ade:	9c 81       	ldd	r25, Y+4	; 0x04
    3ae0:	01 97       	sbiw	r24, 0x01	; 1
    3ae2:	f1 f7       	brne	.-4      	; 0x3ae0 <EEPROM_writeByte+0xe0>
    3ae4:	9c 83       	std	Y+4, r25	; 0x04
    3ae6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3ae8:	8d 81       	ldd	r24, Y+5	; 0x05
    3aea:	9e 81       	ldd	r25, Y+6	; 0x06
    3aec:	01 97       	sbiw	r24, 0x01	; 1
    3aee:	9e 83       	std	Y+6, r25	; 0x06
    3af0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3af2:	8d 81       	ldd	r24, Y+5	; 0x05
    3af4:	9e 81       	ldd	r25, Y+6	; 0x06
    3af6:	00 97       	sbiw	r24, 0x00	; 0
    3af8:	69 f7       	brne	.-38     	; 0x3ad4 <EEPROM_writeByte+0xd4>
    3afa:	14 c0       	rjmp	.+40     	; 0x3b24 <EEPROM_writeByte+0x124>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3afc:	6f 81       	ldd	r22, Y+7	; 0x07
    3afe:	78 85       	ldd	r23, Y+8	; 0x08
    3b00:	89 85       	ldd	r24, Y+9	; 0x09
    3b02:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b04:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3b08:	dc 01       	movw	r26, r24
    3b0a:	cb 01       	movw	r24, r22
    3b0c:	9e 83       	std	Y+6, r25	; 0x06
    3b0e:	8d 83       	std	Y+5, r24	; 0x05
    3b10:	8d 81       	ldd	r24, Y+5	; 0x05
    3b12:	9e 81       	ldd	r25, Y+6	; 0x06
    3b14:	9a 83       	std	Y+2, r25	; 0x02
    3b16:	89 83       	std	Y+1, r24	; 0x01
    3b18:	89 81       	ldd	r24, Y+1	; 0x01
    3b1a:	9a 81       	ldd	r25, Y+2	; 0x02
    3b1c:	01 97       	sbiw	r24, 0x01	; 1
    3b1e:	f1 f7       	brne	.-4      	; 0x3b1c <EEPROM_writeByte+0x11c>
    3b20:	9a 83       	std	Y+2, r25	; 0x02
    3b22:	89 83       	std	Y+1, r24	; 0x01
	 /*Delay until the write cycle is finished*/
	 _delay_ms(10);
}
    3b24:	63 96       	adiw	r28, 0x13	; 19
    3b26:	0f b6       	in	r0, 0x3f	; 63
    3b28:	f8 94       	cli
    3b2a:	de bf       	out	0x3e, r29	; 62
    3b2c:	0f be       	out	0x3f, r0	; 63
    3b2e:	cd bf       	out	0x3d, r28	; 61
    3b30:	cf 91       	pop	r28
    3b32:	df 91       	pop	r29
    3b34:	08 95       	ret

00003b36 <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    3b36:	df 93       	push	r29
    3b38:	cf 93       	push	r28
    3b3a:	00 d0       	rcall	.+0      	; 0x3b3c <EEPROM_readByte+0x6>
    3b3c:	00 d0       	rcall	.+0      	; 0x3b3e <EEPROM_readByte+0x8>
    3b3e:	00 d0       	rcall	.+0      	; 0x3b40 <EEPROM_readByte+0xa>
    3b40:	cd b7       	in	r28, 0x3d	; 61
    3b42:	de b7       	in	r29, 0x3e	; 62
    3b44:	9b 83       	std	Y+3, r25	; 0x03
    3b46:	8a 83       	std	Y+2, r24	; 0x02
    3b48:	7d 83       	std	Y+5, r23	; 0x05
    3b4a:	6c 83       	std	Y+4, r22	; 0x04
	//u8 CombinedAddress = (SLA_R) | (u8) ( ( (u16addr) & (u16)(0x0300) )>> 7);
	
	uint8 Local_u8AddressPacket;
	Local_u8AddressPacket = EEPROM_FIXED_ADDRESS | (A2_CONNECTION <<2) | (uint8)(u16addr >>8);
    3b4c:	8a 81       	ldd	r24, Y+2	; 0x02
    3b4e:	9b 81       	ldd	r25, Y+3	; 0x03
    3b50:	89 2f       	mov	r24, r25
    3b52:	99 27       	eor	r25, r25
    3b54:	80 65       	ori	r24, 0x50	; 80
    3b56:	89 83       	std	Y+1, r24	; 0x01
	/*if 24C02 :
	 * 	Local_u8AddressPacket = EEPROM_FIXED_ADDRESS | A2_CONNECTION <<2 | A1_CONNECTION <<1 | A0_CONNECTION;
	 */

	/* Send the Start Bit */
	   TWI_SendStartCondition();
    3b58:	0e 94 83 08 	call	0x1106	; 0x1106 <TWI_SendStartCondition>
	 /*check error status*/
       /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
	   TWI_SendSlaveAddressWithWrite(Local_u8AddressPacket);
    3b5c:	89 81       	ldd	r24, Y+1	; 0x01
    3b5e:	0e 94 d7 08 	call	0x11ae	; 0x11ae <TWI_SendSlaveAddressWithWrite>
	 /*check error status*/
        /* Send the required memory location address */
	   TWI_MasterWriteDataByte((uint8)u16addr);
    3b62:	8a 81       	ldd	r24, Y+2	; 0x02
    3b64:	0e 94 47 09 	call	0x128e	; 0x128e <TWI_MasterWriteDataByte>
	 /*check error status*/
    /* Send the Repeated Start Bit */
	   TWI_SendRepeatedStart();
    3b68:	0e 94 ad 08 	call	0x115a	; 0x115a <TWI_SendRepeatedStart>
	 /*check error status*/	
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
	   TWI_SendSlaveAddressWithRead(Local_u8AddressPacket);
    3b6c:	89 81       	ldd	r24, Y+1	; 0x01
    3b6e:	0e 94 0f 09 	call	0x121e	; 0x121e <TWI_SendSlaveAddressWithRead>
	 /*check error status*/
    /* Read Byte from Memory without send ACK */
	   TWI_MasterReadDataByte(u8data);
    3b72:	8c 81       	ldd	r24, Y+4	; 0x04
    3b74:	9d 81       	ldd	r25, Y+5	; 0x05
    3b76:	0e 94 70 09 	call	0x12e0	; 0x12e0 <TWI_MasterReadDataByte>
	 /*check error status*/
    /* Send the Stop Bit */
	 TWI_SendStopCondition();
    3b7a:	0e 94 ce 09 	call	0x139c	; 0x139c <TWI_SendStopCondition>
}
    3b7e:	26 96       	adiw	r28, 0x06	; 6
    3b80:	0f b6       	in	r0, 0x3f	; 63
    3b82:	f8 94       	cli
    3b84:	de bf       	out	0x3e, r29	; 62
    3b86:	0f be       	out	0x3f, r0	; 63
    3b88:	cd bf       	out	0x3d, r28	; 61
    3b8a:	cf 91       	pop	r28
    3b8c:	df 91       	pop	r29
    3b8e:	08 95       	ret

00003b90 <DC_Init>:
#include "../../MCAL/DIO/Header/Dio_Config.h"
#include "../../MCAL/DIO/Header/Dio_Private.h"
#include "DC.h"

void DC_Init(void)
{
    3b90:	df 93       	push	r29
    3b92:	cf 93       	push	r28
    3b94:	cd b7       	in	r28, 0x3d	; 61
    3b96:	de b7       	in	r29, 0x3e	; 62
	DDRD_REG |= (1<<PIN_6);	 /* Make OC1A pin as output */
    3b98:	a1 e3       	ldi	r26, 0x31	; 49
    3b9a:	b0 e0       	ldi	r27, 0x00	; 0
    3b9c:	e1 e3       	ldi	r30, 0x31	; 49
    3b9e:	f0 e0       	ldi	r31, 0x00	; 0
    3ba0:	80 81       	ld	r24, Z
    3ba2:	80 64       	ori	r24, 0x40	; 64
    3ba4:	8c 93       	st	X, r24
}
    3ba6:	cf 91       	pop	r28
    3ba8:	df 91       	pop	r29
    3baa:	08 95       	ret

00003bac <DC_ON_OFF>:
void DC_ON_OFF(uint8 State)
{
    3bac:	df 93       	push	r29
    3bae:	cf 93       	push	r28
    3bb0:	0f 92       	push	r0
    3bb2:	cd b7       	in	r28, 0x3d	; 61
    3bb4:	de b7       	in	r29, 0x3e	; 62
    3bb6:	89 83       	std	Y+1, r24	; 0x01
	if(State==ON)
    3bb8:	89 81       	ldd	r24, Y+1	; 0x01
    3bba:	88 23       	and	r24, r24
    3bbc:	31 f4       	brne	.+12     	; 0x3bca <DC_ON_OFF+0x1e>
	{
		DIO_VoidSetPinValue(PORTD,PIN_6,HIGH);
    3bbe:	83 e0       	ldi	r24, 0x03	; 3
    3bc0:	66 e0       	ldi	r22, 0x06	; 6
    3bc2:	41 e0       	ldi	r20, 0x01	; 1
    3bc4:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
    3bc8:	08 c0       	rjmp	.+16     	; 0x3bda <DC_ON_OFF+0x2e>
	}
	else if(State==OFF)
    3bca:	89 81       	ldd	r24, Y+1	; 0x01
    3bcc:	81 30       	cpi	r24, 0x01	; 1
    3bce:	29 f4       	brne	.+10     	; 0x3bda <DC_ON_OFF+0x2e>
	{
		DIO_VoidSetPinValue(PORTD,PIN_6,LOW);
    3bd0:	83 e0       	ldi	r24, 0x03	; 3
    3bd2:	66 e0       	ldi	r22, 0x06	; 6
    3bd4:	40 e0       	ldi	r20, 0x00	; 0
    3bd6:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
	}
}
    3bda:	0f 90       	pop	r0
    3bdc:	cf 91       	pop	r28
    3bde:	df 91       	pop	r29
    3be0:	08 95       	ret

00003be2 <BUZZER_Init>:
#include "../../MCAL/DIO/Header/Dio_Config.h"
#include "../../MCAL/DIO/Header/Dio_Private.h"
#include "BUZZER.h"

void BUZZER_Init(void)
{
    3be2:	df 93       	push	r29
    3be4:	cf 93       	push	r28
    3be6:	cd b7       	in	r28, 0x3d	; 61
    3be8:	de b7       	in	r29, 0x3e	; 62
	DDRD_REG |= (1<<PIN_7);	 /* Make OC1A pin as output */
    3bea:	a1 e3       	ldi	r26, 0x31	; 49
    3bec:	b0 e0       	ldi	r27, 0x00	; 0
    3bee:	e1 e3       	ldi	r30, 0x31	; 49
    3bf0:	f0 e0       	ldi	r31, 0x00	; 0
    3bf2:	80 81       	ld	r24, Z
    3bf4:	80 68       	ori	r24, 0x80	; 128
    3bf6:	8c 93       	st	X, r24
}
    3bf8:	cf 91       	pop	r28
    3bfa:	df 91       	pop	r29
    3bfc:	08 95       	ret

00003bfe <BUZZER_ON_OFF>:
void BUZZER_ON_OFF(uint8 State)
{
    3bfe:	df 93       	push	r29
    3c00:	cf 93       	push	r28
    3c02:	0f 92       	push	r0
    3c04:	cd b7       	in	r28, 0x3d	; 61
    3c06:	de b7       	in	r29, 0x3e	; 62
    3c08:	89 83       	std	Y+1, r24	; 0x01
	if(State==ON)
    3c0a:	89 81       	ldd	r24, Y+1	; 0x01
    3c0c:	88 23       	and	r24, r24
    3c0e:	31 f4       	brne	.+12     	; 0x3c1c <BUZZER_ON_OFF+0x1e>
	{
		DIO_VoidSetPinValue(PORTD,PIN_7,HIGH);
    3c10:	83 e0       	ldi	r24, 0x03	; 3
    3c12:	67 e0       	ldi	r22, 0x07	; 7
    3c14:	41 e0       	ldi	r20, 0x01	; 1
    3c16:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
    3c1a:	08 c0       	rjmp	.+16     	; 0x3c2c <BUZZER_ON_OFF+0x2e>
	}
	else if(State==OFF)
    3c1c:	89 81       	ldd	r24, Y+1	; 0x01
    3c1e:	81 30       	cpi	r24, 0x01	; 1
    3c20:	29 f4       	brne	.+10     	; 0x3c2c <BUZZER_ON_OFF+0x2e>
	{
		DIO_VoidSetPinValue(PORTD,PIN_7,LOW);
    3c22:	83 e0       	ldi	r24, 0x03	; 3
    3c24:	67 e0       	ldi	r22, 0x07	; 7
    3c26:	40 e0       	ldi	r20, 0x00	; 0
    3c28:	0e 94 ad 0b 	call	0x175a	; 0x175a <DIO_VoidSetPinValue>
	}
}
    3c2c:	0f 90       	pop	r0
    3c2e:	cf 91       	pop	r28
    3c30:	df 91       	pop	r29
    3c32:	08 95       	ret

00003c34 <project>:
#include "APP.h"

int keybad_System(void);
uint8 TOKEYBAD =0 ;
void project(void)
{
    3c34:	df 93       	push	r29
    3c36:	cf 93       	push	r28
    3c38:	00 d0       	rcall	.+0      	; 0x3c3a <project+0x6>
    3c3a:	0f 92       	push	r0
    3c3c:	cd b7       	in	r28, 0x3d	; 61
    3c3e:	de b7       	in	r29, 0x3e	; 62

	LCD_Init();
    3c40:	0e 94 00 15 	call	0x2a00	; 0x2a00 <LCD_Init>
	LED_VoidInit();
    3c44:	0e 94 92 13 	call	0x2724	; 0x2724 <LED_VoidInit>
	ADC_init();
    3c48:	0e 94 45 10 	call	0x208a	; 0x208a <ADC_init>
	DC_Init();
    3c4c:	0e 94 c8 1d 	call	0x3b90	; 0x3b90 <DC_Init>
	BUZZER_Init();
    3c50:	0e 94 f1 1d 	call	0x3be2	; 0x3be2 <BUZZER_Init>
	GIE_VoidEnable();
    3c54:	0e 94 e3 09 	call	0x13c6	; 0x13c6 <GIE_VoidEnable>
	EXT_INT_Void_INT0_Init();
    3c58:	0e 94 ff 09 	call	0x13fe	; 0x13fe <EXT_INT_Void_INT0_Init>
	Servo_Init();
    3c5c:	0e 94 63 13 	call	0x26c6	; 0x26c6 <Servo_Init>


	Seven_Segment_Pin_00(ON);
    3c60:	80 e0       	ldi	r24, 0x00	; 0
    3c62:	0e 94 36 11 	call	0x226c	; 0x226c <Seven_Segment_Pin_00>


	uint8 ADC_DataReturnA0 ; // Channel of ldr sensor
	uint8 ADC_DataReturnA1 ; // Channel of Temprither sensor

	LCD_Commands(0X80);
    3c66:	80 e8       	ldi	r24, 0x80	; 128
    3c68:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <LCD_Commands>
	CLCD_voidWriteNumber(10);
    3c6c:	6a e0       	ldi	r22, 0x0A	; 10
    3c6e:	70 e0       	ldi	r23, 0x00	; 0
    3c70:	80 e0       	ldi	r24, 0x00	; 0
    3c72:	90 e0       	ldi	r25, 0x00	; 0
    3c74:	0e 94 1b 1b 	call	0x3636	; 0x3636 <CLCD_voidWriteNumber>
	uint8 temp ;
	while(1)
	{


		BUZZER_ON_OFF(ON);
    3c78:	80 e0       	ldi	r24, 0x00	; 0
    3c7a:	0e 94 ff 1d 	call	0x3bfe	; 0x3bfe <BUZZER_ON_OFF>

		/**
		 * @braif keybad
		 */
		LCD_Commands(0X80);
    3c7e:	80 e8       	ldi	r24, 0x80	; 128
    3c80:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <LCD_Commands>
		LCD_Write_String("Brightness = ");
    3c84:	80 e6       	ldi	r24, 0x60	; 96
    3c86:	90 e0       	ldi	r25, 0x00	; 0
    3c88:	0e 94 4d 19 	call	0x329a	; 0x329a <LCD_Write_String>
		CLCD_voidWriteNumber(ADC_readChannel(0));
    3c8c:	80 e0       	ldi	r24, 0x00	; 0
    3c8e:	0e 94 56 10 	call	0x20ac	; 0x20ac <ADC_readChannel>
    3c92:	cc 01       	movw	r24, r24
    3c94:	a0 e0       	ldi	r26, 0x00	; 0
    3c96:	b0 e0       	ldi	r27, 0x00	; 0
    3c98:	bc 01       	movw	r22, r24
    3c9a:	cd 01       	movw	r24, r26
    3c9c:	0e 94 1b 1b 	call	0x3636	; 0x3636 <CLCD_voidWriteNumber>

		LCD_Commands(0Xc0);
    3ca0:	80 ec       	ldi	r24, 0xC0	; 192
    3ca2:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <LCD_Commands>
		LCD_Write_String("Temprechar = ");
    3ca6:	8e e6       	ldi	r24, 0x6E	; 110
    3ca8:	90 e0       	ldi	r25, 0x00	; 0
    3caa:	0e 94 4d 19 	call	0x329a	; 0x329a <LCD_Write_String>
		CLCD_voidWriteNumber(ADC_readChannel(1)/2);
    3cae:	81 e0       	ldi	r24, 0x01	; 1
    3cb0:	0e 94 56 10 	call	0x20ac	; 0x20ac <ADC_readChannel>
    3cb4:	96 95       	lsr	r25
    3cb6:	87 95       	ror	r24
    3cb8:	cc 01       	movw	r24, r24
    3cba:	a0 e0       	ldi	r26, 0x00	; 0
    3cbc:	b0 e0       	ldi	r27, 0x00	; 0
    3cbe:	bc 01       	movw	r22, r24
    3cc0:	cd 01       	movw	r24, r26
    3cc2:	0e 94 1b 1b 	call	0x3636	; 0x3636 <CLCD_voidWriteNumber>



		Seven_Segment_Pin_0(OFF);
    3cc6:	81 e0       	ldi	r24, 0x01	; 1
    3cc8:	0e 94 00 11 	call	0x2200	; 0x2200 <Seven_Segment_Pin_0>
					{

					}
		 */

		if( (LDR_Range(ADC_readChannel(0))) == LOW)// LDR SENSOR
    3ccc:	80 e0       	ldi	r24, 0x00	; 0
    3cce:	0e 94 56 10 	call	0x20ac	; 0x20ac <ADC_readChannel>
    3cd2:	0e 94 d1 14 	call	0x29a2	; 0x29a2 <LDR_Range>
    3cd6:	00 97       	sbiw	r24, 0x00	; 0
    3cd8:	39 f4       	brne	.+14     	; 0x3ce8 <project+0xb4>
		{
			LED_VoidOffLed(LED_ONEA2);
    3cda:	82 e0       	ldi	r24, 0x02	; 2
    3cdc:	0e 94 b2 13 	call	0x2764	; 0x2764 <LED_VoidOffLed>
			LED_VoidOffLed(LED_TWOA3);
    3ce0:	83 e0       	ldi	r24, 0x03	; 3
    3ce2:	0e 94 b2 13 	call	0x2764	; 0x2764 <LED_VoidOffLed>
    3ce6:	1a c0       	rjmp	.+52     	; 0x3d1c <project+0xe8>
		}
		else if(  (LDR_Range(ADC_readChannel(0))) == HIGH)
    3ce8:	80 e0       	ldi	r24, 0x00	; 0
    3cea:	0e 94 56 10 	call	0x20ac	; 0x20ac <ADC_readChannel>
    3cee:	0e 94 d1 14 	call	0x29a2	; 0x29a2 <LDR_Range>
    3cf2:	81 30       	cpi	r24, 0x01	; 1
    3cf4:	91 05       	cpc	r25, r1
    3cf6:	39 f4       	brne	.+14     	; 0x3d06 <project+0xd2>
		{
			LED_VoidOnLed(LED_ONEA2);
    3cf8:	82 e0       	ldi	r24, 0x02	; 2
    3cfa:	0e 94 a3 13 	call	0x2746	; 0x2746 <LED_VoidOnLed>
			LED_VoidOffLed(LED_TWOA3);
    3cfe:	83 e0       	ldi	r24, 0x03	; 3
    3d00:	0e 94 b2 13 	call	0x2764	; 0x2764 <LED_VoidOffLed>
    3d04:	0b c0       	rjmp	.+22     	; 0x3d1c <project+0xe8>
		}
		else if((LDR_Range(ADC_readChannel(0))) == HIGHHIGH)
    3d06:	80 e0       	ldi	r24, 0x00	; 0
    3d08:	0e 94 56 10 	call	0x20ac	; 0x20ac <ADC_readChannel>
    3d0c:	0e 94 d1 14 	call	0x29a2	; 0x29a2 <LDR_Range>
    3d10:	82 30       	cpi	r24, 0x02	; 2
    3d12:	91 05       	cpc	r25, r1
    3d14:	19 f4       	brne	.+6      	; 0x3d1c <project+0xe8>
		{
			LED_VoidOnLed(LED_TWOA3);
    3d16:	83 e0       	ldi	r24, 0x03	; 3
    3d18:	0e 94 a3 13 	call	0x2746	; 0x2746 <LED_VoidOnLed>
		}



		temp = ADC_readChannel(1) ;
    3d1c:	81 e0       	ldi	r24, 0x01	; 1
    3d1e:	0e 94 56 10 	call	0x20ac	; 0x20ac <ADC_readChannel>
    3d22:	89 83       	std	Y+1, r24	; 0x01
		if(temp > 30*2 )
    3d24:	89 81       	ldd	r24, Y+1	; 0x01
    3d26:	8d 33       	cpi	r24, 0x3D	; 61
    3d28:	18 f0       	brcs	.+6      	; 0x3d30 <project+0xfc>
		{
			DC_ON_OFF(ON);
    3d2a:	80 e0       	ldi	r24, 0x00	; 0
    3d2c:	0e 94 d6 1d 	call	0x3bac	; 0x3bac <DC_ON_OFF>
		}
		if(temp > (30*2)+5 )
    3d30:	89 81       	ldd	r24, Y+1	; 0x01
    3d32:	82 34       	cpi	r24, 0x42	; 66
    3d34:	30 f0       	brcs	.+12     	; 0x3d42 <project+0x10e>
		{
			DC_ON_OFF(ON);
    3d36:	80 e0       	ldi	r24, 0x00	; 0
    3d38:	0e 94 d6 1d 	call	0x3bac	; 0x3bac <DC_ON_OFF>
			BUZZER_ON_OFF(ON);
    3d3c:	80 e0       	ldi	r24, 0x00	; 0
    3d3e:	0e 94 ff 1d 	call	0x3bfe	; 0x3bfe <BUZZER_ON_OFF>
		}
		if (temp < 30*2)
    3d42:	89 81       	ldd	r24, Y+1	; 0x01
    3d44:	8c 33       	cpi	r24, 0x3C	; 60
    3d46:	08 f0       	brcs	.+2      	; 0x3d4a <project+0x116>
    3d48:	97 cf       	rjmp	.-210    	; 0x3c78 <project+0x44>
		{
			DC_ON_OFF(OFF);
    3d4a:	81 e0       	ldi	r24, 0x01	; 1
    3d4c:	0e 94 d6 1d 	call	0x3bac	; 0x3bac <DC_ON_OFF>
    3d50:	93 cf       	rjmp	.-218    	; 0x3c78 <project+0x44>

00003d52 <__vector_1>:
}


void __vector_1(void) __attribute__((signal));
void __vector_1(void)
{
    3d52:	1f 92       	push	r1
    3d54:	0f 92       	push	r0
    3d56:	0f b6       	in	r0, 0x3f	; 63
    3d58:	0f 92       	push	r0
    3d5a:	11 24       	eor	r1, r1
    3d5c:	2f 93       	push	r18
    3d5e:	3f 93       	push	r19
    3d60:	4f 93       	push	r20
    3d62:	5f 93       	push	r21
    3d64:	6f 93       	push	r22
    3d66:	7f 93       	push	r23
    3d68:	8f 93       	push	r24
    3d6a:	9f 93       	push	r25
    3d6c:	af 93       	push	r26
    3d6e:	bf 93       	push	r27
    3d70:	ef 93       	push	r30
    3d72:	ff 93       	push	r31
    3d74:	df 93       	push	r29
    3d76:	cf 93       	push	r28
    3d78:	cd b7       	in	r28, 0x3d	; 61
    3d7a:	de b7       	in	r29, 0x3e	; 62
	Lcd_Clear();
    3d7c:	0e 94 76 19 	call	0x32ec	; 0x32ec <Lcd_Clear>
	keybad_System();
    3d80:	0e 94 d5 1e 	call	0x3daa	; 0x3daa <keybad_System>
}
    3d84:	cf 91       	pop	r28
    3d86:	df 91       	pop	r29
    3d88:	ff 91       	pop	r31
    3d8a:	ef 91       	pop	r30
    3d8c:	bf 91       	pop	r27
    3d8e:	af 91       	pop	r26
    3d90:	9f 91       	pop	r25
    3d92:	8f 91       	pop	r24
    3d94:	7f 91       	pop	r23
    3d96:	6f 91       	pop	r22
    3d98:	5f 91       	pop	r21
    3d9a:	4f 91       	pop	r20
    3d9c:	3f 91       	pop	r19
    3d9e:	2f 91       	pop	r18
    3da0:	0f 90       	pop	r0
    3da2:	0f be       	out	0x3f, r0	; 63
    3da4:	0f 90       	pop	r0
    3da6:	1f 90       	pop	r1
    3da8:	18 95       	reti

00003daa <keybad_System>:




int keybad_System(void)
{
    3daa:	0f 93       	push	r16
    3dac:	1f 93       	push	r17
    3dae:	df 93       	push	r29
    3db0:	cf 93       	push	r28
    3db2:	cd b7       	in	r28, 0x3d	; 61
    3db4:	de b7       	in	r29, 0x3e	; 62
    3db6:	c3 58       	subi	r28, 0x83	; 131
    3db8:	d0 40       	sbci	r29, 0x00	; 0
    3dba:	0f b6       	in	r0, 0x3f	; 63
    3dbc:	f8 94       	cli
    3dbe:	de bf       	out	0x3e, r29	; 62
    3dc0:	0f be       	out	0x3f, r0	; 63
    3dc2:	cd bf       	out	0x3d, r28	; 61
	LCD_Init();
    3dc4:	0e 94 00 15 	call	0x2a00	; 0x2a00 <LCD_Init>
	while(1)
	{
		uint8 Flag1=0 ;
    3dc8:	fe 01       	movw	r30, r28
    3dca:	e5 58       	subi	r30, 0x85	; 133
    3dcc:	ff 4f       	sbci	r31, 0xFF	; 255
    3dce:	10 82       	st	Z, r1
		static Counter = 0 ;
		LCD_Commands(0X80);
    3dd0:	80 e8       	ldi	r24, 0x80	; 128
    3dd2:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <LCD_Commands>
		LCD_Write_String("Enter your PASS");
    3dd6:	8c e7       	ldi	r24, 0x7C	; 124
    3dd8:	90 e0       	ldi	r25, 0x00	; 0
    3dda:	0e 94 4d 19 	call	0x329a	; 0x329a <LCD_Write_String>

		uint16 PASS , Sum ;
		float32 DIGIT ;

		LCD_Commands(0XC0);
    3dde:	80 ec       	ldi	r24, 0xC0	; 192
    3de0:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <LCD_Commands>
		PASS = KEYBAD_ReturnData();
    3de4:	0e 94 35 1c 	call	0x386a	; 0x386a <KEYBAD_ReturnData>
    3de8:	fe 01       	movw	r30, r28
    3dea:	e7 58       	subi	r30, 0x87	; 135
    3dec:	ff 4f       	sbci	r31, 0xFF	; 255
    3dee:	88 2f       	mov	r24, r24
    3df0:	90 e0       	ldi	r25, 0x00	; 0
    3df2:	91 83       	std	Z+1, r25	; 0x01
    3df4:	80 83       	st	Z, r24
    3df6:	fe 01       	movw	r30, r28
    3df8:	e3 59       	subi	r30, 0x93	; 147
    3dfa:	ff 4f       	sbci	r31, 0xFF	; 255
    3dfc:	80 e0       	ldi	r24, 0x00	; 0
    3dfe:	90 e0       	ldi	r25, 0x00	; 0
    3e00:	aa e7       	ldi	r26, 0x7A	; 122
    3e02:	b3 e4       	ldi	r27, 0x43	; 67
    3e04:	80 83       	st	Z, r24
    3e06:	91 83       	std	Z+1, r25	; 0x01
    3e08:	a2 83       	std	Z+2, r26	; 0x02
    3e0a:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3e0c:	8e 01       	movw	r16, r28
    3e0e:	07 59       	subi	r16, 0x97	; 151
    3e10:	1f 4f       	sbci	r17, 0xFF	; 255
    3e12:	fe 01       	movw	r30, r28
    3e14:	e3 59       	subi	r30, 0x93	; 147
    3e16:	ff 4f       	sbci	r31, 0xFF	; 255
    3e18:	60 81       	ld	r22, Z
    3e1a:	71 81       	ldd	r23, Z+1	; 0x01
    3e1c:	82 81       	ldd	r24, Z+2	; 0x02
    3e1e:	93 81       	ldd	r25, Z+3	; 0x03
    3e20:	20 e0       	ldi	r18, 0x00	; 0
    3e22:	30 e0       	ldi	r19, 0x00	; 0
    3e24:	4a ef       	ldi	r20, 0xFA	; 250
    3e26:	54 e4       	ldi	r21, 0x44	; 68
    3e28:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3e2c:	dc 01       	movw	r26, r24
    3e2e:	cb 01       	movw	r24, r22
    3e30:	f8 01       	movw	r30, r16
    3e32:	80 83       	st	Z, r24
    3e34:	91 83       	std	Z+1, r25	; 0x01
    3e36:	a2 83       	std	Z+2, r26	; 0x02
    3e38:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3e3a:	fe 01       	movw	r30, r28
    3e3c:	e7 59       	subi	r30, 0x97	; 151
    3e3e:	ff 4f       	sbci	r31, 0xFF	; 255
    3e40:	60 81       	ld	r22, Z
    3e42:	71 81       	ldd	r23, Z+1	; 0x01
    3e44:	82 81       	ldd	r24, Z+2	; 0x02
    3e46:	93 81       	ldd	r25, Z+3	; 0x03
    3e48:	20 e0       	ldi	r18, 0x00	; 0
    3e4a:	30 e0       	ldi	r19, 0x00	; 0
    3e4c:	40 e8       	ldi	r20, 0x80	; 128
    3e4e:	5f e3       	ldi	r21, 0x3F	; 63
    3e50:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3e54:	88 23       	and	r24, r24
    3e56:	44 f4       	brge	.+16     	; 0x3e68 <keybad_System+0xbe>
		__ticks = 1;
    3e58:	fe 01       	movw	r30, r28
    3e5a:	e9 59       	subi	r30, 0x99	; 153
    3e5c:	ff 4f       	sbci	r31, 0xFF	; 255
    3e5e:	81 e0       	ldi	r24, 0x01	; 1
    3e60:	90 e0       	ldi	r25, 0x00	; 0
    3e62:	91 83       	std	Z+1, r25	; 0x01
    3e64:	80 83       	st	Z, r24
    3e66:	64 c0       	rjmp	.+200    	; 0x3f30 <keybad_System+0x186>
	else if (__tmp > 65535)
    3e68:	fe 01       	movw	r30, r28
    3e6a:	e7 59       	subi	r30, 0x97	; 151
    3e6c:	ff 4f       	sbci	r31, 0xFF	; 255
    3e6e:	60 81       	ld	r22, Z
    3e70:	71 81       	ldd	r23, Z+1	; 0x01
    3e72:	82 81       	ldd	r24, Z+2	; 0x02
    3e74:	93 81       	ldd	r25, Z+3	; 0x03
    3e76:	20 e0       	ldi	r18, 0x00	; 0
    3e78:	3f ef       	ldi	r19, 0xFF	; 255
    3e7a:	4f e7       	ldi	r20, 0x7F	; 127
    3e7c:	57 e4       	ldi	r21, 0x47	; 71
    3e7e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3e82:	18 16       	cp	r1, r24
    3e84:	0c f0       	brlt	.+2      	; 0x3e88 <keybad_System+0xde>
    3e86:	43 c0       	rjmp	.+134    	; 0x3f0e <keybad_System+0x164>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3e88:	fe 01       	movw	r30, r28
    3e8a:	e3 59       	subi	r30, 0x93	; 147
    3e8c:	ff 4f       	sbci	r31, 0xFF	; 255
    3e8e:	60 81       	ld	r22, Z
    3e90:	71 81       	ldd	r23, Z+1	; 0x01
    3e92:	82 81       	ldd	r24, Z+2	; 0x02
    3e94:	93 81       	ldd	r25, Z+3	; 0x03
    3e96:	20 e0       	ldi	r18, 0x00	; 0
    3e98:	30 e0       	ldi	r19, 0x00	; 0
    3e9a:	40 e2       	ldi	r20, 0x20	; 32
    3e9c:	51 e4       	ldi	r21, 0x41	; 65
    3e9e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3ea2:	dc 01       	movw	r26, r24
    3ea4:	cb 01       	movw	r24, r22
    3ea6:	8e 01       	movw	r16, r28
    3ea8:	09 59       	subi	r16, 0x99	; 153
    3eaa:	1f 4f       	sbci	r17, 0xFF	; 255
    3eac:	bc 01       	movw	r22, r24
    3eae:	cd 01       	movw	r24, r26
    3eb0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3eb4:	dc 01       	movw	r26, r24
    3eb6:	cb 01       	movw	r24, r22
    3eb8:	f8 01       	movw	r30, r16
    3eba:	91 83       	std	Z+1, r25	; 0x01
    3ebc:	80 83       	st	Z, r24
    3ebe:	1f c0       	rjmp	.+62     	; 0x3efe <keybad_System+0x154>
    3ec0:	fe 01       	movw	r30, r28
    3ec2:	eb 59       	subi	r30, 0x9B	; 155
    3ec4:	ff 4f       	sbci	r31, 0xFF	; 255
    3ec6:	88 ec       	ldi	r24, 0xC8	; 200
    3ec8:	90 e0       	ldi	r25, 0x00	; 0
    3eca:	91 83       	std	Z+1, r25	; 0x01
    3ecc:	80 83       	st	Z, r24
    3ece:	fe 01       	movw	r30, r28
    3ed0:	eb 59       	subi	r30, 0x9B	; 155
    3ed2:	ff 4f       	sbci	r31, 0xFF	; 255
    3ed4:	80 81       	ld	r24, Z
    3ed6:	91 81       	ldd	r25, Z+1	; 0x01
    3ed8:	01 97       	sbiw	r24, 0x01	; 1
    3eda:	f1 f7       	brne	.-4      	; 0x3ed8 <keybad_System+0x12e>
    3edc:	fe 01       	movw	r30, r28
    3ede:	eb 59       	subi	r30, 0x9B	; 155
    3ee0:	ff 4f       	sbci	r31, 0xFF	; 255
    3ee2:	91 83       	std	Z+1, r25	; 0x01
    3ee4:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3ee6:	de 01       	movw	r26, r28
    3ee8:	a9 59       	subi	r26, 0x99	; 153
    3eea:	bf 4f       	sbci	r27, 0xFF	; 255
    3eec:	fe 01       	movw	r30, r28
    3eee:	e9 59       	subi	r30, 0x99	; 153
    3ef0:	ff 4f       	sbci	r31, 0xFF	; 255
    3ef2:	80 81       	ld	r24, Z
    3ef4:	91 81       	ldd	r25, Z+1	; 0x01
    3ef6:	01 97       	sbiw	r24, 0x01	; 1
    3ef8:	11 96       	adiw	r26, 0x01	; 1
    3efa:	9c 93       	st	X, r25
    3efc:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3efe:	fe 01       	movw	r30, r28
    3f00:	e9 59       	subi	r30, 0x99	; 153
    3f02:	ff 4f       	sbci	r31, 0xFF	; 255
    3f04:	80 81       	ld	r24, Z
    3f06:	91 81       	ldd	r25, Z+1	; 0x01
    3f08:	00 97       	sbiw	r24, 0x00	; 0
    3f0a:	d1 f6       	brne	.-76     	; 0x3ec0 <keybad_System+0x116>
    3f0c:	27 c0       	rjmp	.+78     	; 0x3f5c <keybad_System+0x1b2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3f0e:	8e 01       	movw	r16, r28
    3f10:	09 59       	subi	r16, 0x99	; 153
    3f12:	1f 4f       	sbci	r17, 0xFF	; 255
    3f14:	fe 01       	movw	r30, r28
    3f16:	e7 59       	subi	r30, 0x97	; 151
    3f18:	ff 4f       	sbci	r31, 0xFF	; 255
    3f1a:	60 81       	ld	r22, Z
    3f1c:	71 81       	ldd	r23, Z+1	; 0x01
    3f1e:	82 81       	ldd	r24, Z+2	; 0x02
    3f20:	93 81       	ldd	r25, Z+3	; 0x03
    3f22:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3f26:	dc 01       	movw	r26, r24
    3f28:	cb 01       	movw	r24, r22
    3f2a:	f8 01       	movw	r30, r16
    3f2c:	91 83       	std	Z+1, r25	; 0x01
    3f2e:	80 83       	st	Z, r24
    3f30:	de 01       	movw	r26, r28
    3f32:	ad 59       	subi	r26, 0x9D	; 157
    3f34:	bf 4f       	sbci	r27, 0xFF	; 255
    3f36:	fe 01       	movw	r30, r28
    3f38:	e9 59       	subi	r30, 0x99	; 153
    3f3a:	ff 4f       	sbci	r31, 0xFF	; 255
    3f3c:	80 81       	ld	r24, Z
    3f3e:	91 81       	ldd	r25, Z+1	; 0x01
    3f40:	8d 93       	st	X+, r24
    3f42:	9c 93       	st	X, r25
    3f44:	fe 01       	movw	r30, r28
    3f46:	ed 59       	subi	r30, 0x9D	; 157
    3f48:	ff 4f       	sbci	r31, 0xFF	; 255
    3f4a:	80 81       	ld	r24, Z
    3f4c:	91 81       	ldd	r25, Z+1	; 0x01
    3f4e:	01 97       	sbiw	r24, 0x01	; 1
    3f50:	f1 f7       	brne	.-4      	; 0x3f4e <keybad_System+0x1a4>
    3f52:	fe 01       	movw	r30, r28
    3f54:	ed 59       	subi	r30, 0x9D	; 157
    3f56:	ff 4f       	sbci	r31, 0xFF	; 255
    3f58:	91 83       	std	Z+1, r25	; 0x01
    3f5a:	80 83       	st	Z, r24
		_delay_ms(250);

		CLCD_voidWriteNumber(PASS);
    3f5c:	fe 01       	movw	r30, r28
    3f5e:	e7 58       	subi	r30, 0x87	; 135
    3f60:	ff 4f       	sbci	r31, 0xFF	; 255
    3f62:	80 81       	ld	r24, Z
    3f64:	91 81       	ldd	r25, Z+1	; 0x01
    3f66:	cc 01       	movw	r24, r24
    3f68:	a0 e0       	ldi	r26, 0x00	; 0
    3f6a:	b0 e0       	ldi	r27, 0x00	; 0
    3f6c:	bc 01       	movw	r22, r24
    3f6e:	cd 01       	movw	r24, r26
    3f70:	0e 94 1b 1b 	call	0x3636	; 0x3636 <CLCD_voidWriteNumber>


		if(PASS==61)
    3f74:	fe 01       	movw	r30, r28
    3f76:	e7 58       	subi	r30, 0x87	; 135
    3f78:	ff 4f       	sbci	r31, 0xFF	; 255
    3f7a:	80 81       	ld	r24, Z
    3f7c:	91 81       	ldd	r25, Z+1	; 0x01
    3f7e:	8d 33       	cpi	r24, 0x3D	; 61
    3f80:	91 05       	cpc	r25, r1
    3f82:	09 f0       	breq	.+2      	; 0x3f86 <keybad_System+0x1dc>
    3f84:	05 c4       	rjmp	.+2058   	; 0x4790 <keybad_System+0x9e6>
		{
			Lcd_Clear();
    3f86:	0e 94 76 19 	call	0x32ec	; 0x32ec <Lcd_Clear>
			LCD_Commands(0X80);
    3f8a:	80 e8       	ldi	r24, 0x80	; 128
    3f8c:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <LCD_Commands>
			LCD_Write_String("SET PASS 4 DIGIT");
    3f90:	8c e8       	ldi	r24, 0x8C	; 140
    3f92:	90 e0       	ldi	r25, 0x00	; 0
    3f94:	0e 94 4d 19 	call	0x329a	; 0x329a <LCD_Write_String>
			LCD_Commands(0Xc0);
    3f98:	80 ec       	ldi	r24, 0xC0	; 192
    3f9a:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <LCD_Commands>
			for(uint8 i=0 ; i<4 ; i++)
    3f9e:	fe 01       	movw	r30, r28
    3fa0:	ee 58       	subi	r30, 0x8E	; 142
    3fa2:	ff 4f       	sbci	r31, 0xFF	; 255
    3fa4:	10 82       	st	Z, r1
    3fa6:	fd c0       	rjmp	.+506    	; 0x41a2 <keybad_System+0x3f8>
			{
				PASS = KEYBAD_ReturnData() ;
    3fa8:	0e 94 35 1c 	call	0x386a	; 0x386a <KEYBAD_ReturnData>
    3fac:	fe 01       	movw	r30, r28
    3fae:	e7 58       	subi	r30, 0x87	; 135
    3fb0:	ff 4f       	sbci	r31, 0xFF	; 255
    3fb2:	88 2f       	mov	r24, r24
    3fb4:	90 e0       	ldi	r25, 0x00	; 0
    3fb6:	91 83       	std	Z+1, r25	; 0x01
    3fb8:	80 83       	st	Z, r24
    3fba:	fe 01       	movw	r30, r28
    3fbc:	e1 5a       	subi	r30, 0xA1	; 161
    3fbe:	ff 4f       	sbci	r31, 0xFF	; 255
    3fc0:	80 e0       	ldi	r24, 0x00	; 0
    3fc2:	90 e0       	ldi	r25, 0x00	; 0
    3fc4:	aa e7       	ldi	r26, 0x7A	; 122
    3fc6:	b3 e4       	ldi	r27, 0x43	; 67
    3fc8:	80 83       	st	Z, r24
    3fca:	91 83       	std	Z+1, r25	; 0x01
    3fcc:	a2 83       	std	Z+2, r26	; 0x02
    3fce:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3fd0:	8e 01       	movw	r16, r28
    3fd2:	05 5a       	subi	r16, 0xA5	; 165
    3fd4:	1f 4f       	sbci	r17, 0xFF	; 255
    3fd6:	fe 01       	movw	r30, r28
    3fd8:	e1 5a       	subi	r30, 0xA1	; 161
    3fda:	ff 4f       	sbci	r31, 0xFF	; 255
    3fdc:	60 81       	ld	r22, Z
    3fde:	71 81       	ldd	r23, Z+1	; 0x01
    3fe0:	82 81       	ldd	r24, Z+2	; 0x02
    3fe2:	93 81       	ldd	r25, Z+3	; 0x03
    3fe4:	20 e0       	ldi	r18, 0x00	; 0
    3fe6:	30 e0       	ldi	r19, 0x00	; 0
    3fe8:	4a ef       	ldi	r20, 0xFA	; 250
    3fea:	54 e4       	ldi	r21, 0x44	; 68
    3fec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3ff0:	dc 01       	movw	r26, r24
    3ff2:	cb 01       	movw	r24, r22
    3ff4:	f8 01       	movw	r30, r16
    3ff6:	80 83       	st	Z, r24
    3ff8:	91 83       	std	Z+1, r25	; 0x01
    3ffa:	a2 83       	std	Z+2, r26	; 0x02
    3ffc:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3ffe:	fe 01       	movw	r30, r28
    4000:	e5 5a       	subi	r30, 0xA5	; 165
    4002:	ff 4f       	sbci	r31, 0xFF	; 255
    4004:	60 81       	ld	r22, Z
    4006:	71 81       	ldd	r23, Z+1	; 0x01
    4008:	82 81       	ldd	r24, Z+2	; 0x02
    400a:	93 81       	ldd	r25, Z+3	; 0x03
    400c:	20 e0       	ldi	r18, 0x00	; 0
    400e:	30 e0       	ldi	r19, 0x00	; 0
    4010:	40 e8       	ldi	r20, 0x80	; 128
    4012:	5f e3       	ldi	r21, 0x3F	; 63
    4014:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4018:	88 23       	and	r24, r24
    401a:	44 f4       	brge	.+16     	; 0x402c <keybad_System+0x282>
		__ticks = 1;
    401c:	fe 01       	movw	r30, r28
    401e:	e7 5a       	subi	r30, 0xA7	; 167
    4020:	ff 4f       	sbci	r31, 0xFF	; 255
    4022:	81 e0       	ldi	r24, 0x01	; 1
    4024:	90 e0       	ldi	r25, 0x00	; 0
    4026:	91 83       	std	Z+1, r25	; 0x01
    4028:	80 83       	st	Z, r24
    402a:	64 c0       	rjmp	.+200    	; 0x40f4 <keybad_System+0x34a>
	else if (__tmp > 65535)
    402c:	fe 01       	movw	r30, r28
    402e:	e5 5a       	subi	r30, 0xA5	; 165
    4030:	ff 4f       	sbci	r31, 0xFF	; 255
    4032:	60 81       	ld	r22, Z
    4034:	71 81       	ldd	r23, Z+1	; 0x01
    4036:	82 81       	ldd	r24, Z+2	; 0x02
    4038:	93 81       	ldd	r25, Z+3	; 0x03
    403a:	20 e0       	ldi	r18, 0x00	; 0
    403c:	3f ef       	ldi	r19, 0xFF	; 255
    403e:	4f e7       	ldi	r20, 0x7F	; 127
    4040:	57 e4       	ldi	r21, 0x47	; 71
    4042:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4046:	18 16       	cp	r1, r24
    4048:	0c f0       	brlt	.+2      	; 0x404c <keybad_System+0x2a2>
    404a:	43 c0       	rjmp	.+134    	; 0x40d2 <keybad_System+0x328>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    404c:	fe 01       	movw	r30, r28
    404e:	e1 5a       	subi	r30, 0xA1	; 161
    4050:	ff 4f       	sbci	r31, 0xFF	; 255
    4052:	60 81       	ld	r22, Z
    4054:	71 81       	ldd	r23, Z+1	; 0x01
    4056:	82 81       	ldd	r24, Z+2	; 0x02
    4058:	93 81       	ldd	r25, Z+3	; 0x03
    405a:	20 e0       	ldi	r18, 0x00	; 0
    405c:	30 e0       	ldi	r19, 0x00	; 0
    405e:	40 e2       	ldi	r20, 0x20	; 32
    4060:	51 e4       	ldi	r21, 0x41	; 65
    4062:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4066:	dc 01       	movw	r26, r24
    4068:	cb 01       	movw	r24, r22
    406a:	8e 01       	movw	r16, r28
    406c:	07 5a       	subi	r16, 0xA7	; 167
    406e:	1f 4f       	sbci	r17, 0xFF	; 255
    4070:	bc 01       	movw	r22, r24
    4072:	cd 01       	movw	r24, r26
    4074:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4078:	dc 01       	movw	r26, r24
    407a:	cb 01       	movw	r24, r22
    407c:	f8 01       	movw	r30, r16
    407e:	91 83       	std	Z+1, r25	; 0x01
    4080:	80 83       	st	Z, r24
    4082:	1f c0       	rjmp	.+62     	; 0x40c2 <keybad_System+0x318>
    4084:	fe 01       	movw	r30, r28
    4086:	e9 5a       	subi	r30, 0xA9	; 169
    4088:	ff 4f       	sbci	r31, 0xFF	; 255
    408a:	88 ec       	ldi	r24, 0xC8	; 200
    408c:	90 e0       	ldi	r25, 0x00	; 0
    408e:	91 83       	std	Z+1, r25	; 0x01
    4090:	80 83       	st	Z, r24
    4092:	fe 01       	movw	r30, r28
    4094:	e9 5a       	subi	r30, 0xA9	; 169
    4096:	ff 4f       	sbci	r31, 0xFF	; 255
    4098:	80 81       	ld	r24, Z
    409a:	91 81       	ldd	r25, Z+1	; 0x01
    409c:	01 97       	sbiw	r24, 0x01	; 1
    409e:	f1 f7       	brne	.-4      	; 0x409c <keybad_System+0x2f2>
    40a0:	fe 01       	movw	r30, r28
    40a2:	e9 5a       	subi	r30, 0xA9	; 169
    40a4:	ff 4f       	sbci	r31, 0xFF	; 255
    40a6:	91 83       	std	Z+1, r25	; 0x01
    40a8:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    40aa:	de 01       	movw	r26, r28
    40ac:	a7 5a       	subi	r26, 0xA7	; 167
    40ae:	bf 4f       	sbci	r27, 0xFF	; 255
    40b0:	fe 01       	movw	r30, r28
    40b2:	e7 5a       	subi	r30, 0xA7	; 167
    40b4:	ff 4f       	sbci	r31, 0xFF	; 255
    40b6:	80 81       	ld	r24, Z
    40b8:	91 81       	ldd	r25, Z+1	; 0x01
    40ba:	01 97       	sbiw	r24, 0x01	; 1
    40bc:	11 96       	adiw	r26, 0x01	; 1
    40be:	9c 93       	st	X, r25
    40c0:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    40c2:	fe 01       	movw	r30, r28
    40c4:	e7 5a       	subi	r30, 0xA7	; 167
    40c6:	ff 4f       	sbci	r31, 0xFF	; 255
    40c8:	80 81       	ld	r24, Z
    40ca:	91 81       	ldd	r25, Z+1	; 0x01
    40cc:	00 97       	sbiw	r24, 0x00	; 0
    40ce:	d1 f6       	brne	.-76     	; 0x4084 <keybad_System+0x2da>
    40d0:	27 c0       	rjmp	.+78     	; 0x4120 <keybad_System+0x376>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    40d2:	8e 01       	movw	r16, r28
    40d4:	07 5a       	subi	r16, 0xA7	; 167
    40d6:	1f 4f       	sbci	r17, 0xFF	; 255
    40d8:	fe 01       	movw	r30, r28
    40da:	e5 5a       	subi	r30, 0xA5	; 165
    40dc:	ff 4f       	sbci	r31, 0xFF	; 255
    40de:	60 81       	ld	r22, Z
    40e0:	71 81       	ldd	r23, Z+1	; 0x01
    40e2:	82 81       	ldd	r24, Z+2	; 0x02
    40e4:	93 81       	ldd	r25, Z+3	; 0x03
    40e6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    40ea:	dc 01       	movw	r26, r24
    40ec:	cb 01       	movw	r24, r22
    40ee:	f8 01       	movw	r30, r16
    40f0:	91 83       	std	Z+1, r25	; 0x01
    40f2:	80 83       	st	Z, r24
    40f4:	de 01       	movw	r26, r28
    40f6:	ab 5a       	subi	r26, 0xAB	; 171
    40f8:	bf 4f       	sbci	r27, 0xFF	; 255
    40fa:	fe 01       	movw	r30, r28
    40fc:	e7 5a       	subi	r30, 0xA7	; 167
    40fe:	ff 4f       	sbci	r31, 0xFF	; 255
    4100:	80 81       	ld	r24, Z
    4102:	91 81       	ldd	r25, Z+1	; 0x01
    4104:	8d 93       	st	X+, r24
    4106:	9c 93       	st	X, r25
    4108:	fe 01       	movw	r30, r28
    410a:	eb 5a       	subi	r30, 0xAB	; 171
    410c:	ff 4f       	sbci	r31, 0xFF	; 255
    410e:	80 81       	ld	r24, Z
    4110:	91 81       	ldd	r25, Z+1	; 0x01
    4112:	01 97       	sbiw	r24, 0x01	; 1
    4114:	f1 f7       	brne	.-4      	; 0x4112 <keybad_System+0x368>
    4116:	fe 01       	movw	r30, r28
    4118:	eb 5a       	subi	r30, 0xAB	; 171
    411a:	ff 4f       	sbci	r31, 0xFF	; 255
    411c:	91 83       	std	Z+1, r25	; 0x01
    411e:	80 83       	st	Z, r24
				_delay_ms(250);
				CLCD_voidWriteNumber(PASS);
    4120:	fe 01       	movw	r30, r28
    4122:	e7 58       	subi	r30, 0x87	; 135
    4124:	ff 4f       	sbci	r31, 0xFF	; 255
    4126:	80 81       	ld	r24, Z
    4128:	91 81       	ldd	r25, Z+1	; 0x01
    412a:	cc 01       	movw	r24, r24
    412c:	a0 e0       	ldi	r26, 0x00	; 0
    412e:	b0 e0       	ldi	r27, 0x00	; 0
    4130:	bc 01       	movw	r22, r24
    4132:	cd 01       	movw	r24, r26
    4134:	0e 94 1b 1b 	call	0x3636	; 0x3636 <CLCD_voidWriteNumber>
				if(PASS>=0 && PASS<=9)
    4138:	fe 01       	movw	r30, r28
    413a:	e7 58       	subi	r30, 0x87	; 135
    413c:	ff 4f       	sbci	r31, 0xFF	; 255
    413e:	80 81       	ld	r24, Z
    4140:	91 81       	ldd	r25, Z+1	; 0x01
    4142:	8a 30       	cpi	r24, 0x0A	; 10
    4144:	91 05       	cpc	r25, r1
    4146:	e8 f4       	brcc	.+58     	; 0x4182 <keybad_System+0x3d8>
				{
					Sum = Sum*10 + PASS;
    4148:	fe 01       	movw	r30, r28
    414a:	e9 58       	subi	r30, 0x89	; 137
    414c:	ff 4f       	sbci	r31, 0xFF	; 255
    414e:	80 81       	ld	r24, Z
    4150:	91 81       	ldd	r25, Z+1	; 0x01
    4152:	9c 01       	movw	r18, r24
    4154:	22 0f       	add	r18, r18
    4156:	33 1f       	adc	r19, r19
    4158:	c9 01       	movw	r24, r18
    415a:	88 0f       	add	r24, r24
    415c:	99 1f       	adc	r25, r25
    415e:	88 0f       	add	r24, r24
    4160:	99 1f       	adc	r25, r25
    4162:	28 0f       	add	r18, r24
    4164:	39 1f       	adc	r19, r25
    4166:	de 01       	movw	r26, r28
    4168:	a9 58       	subi	r26, 0x89	; 137
    416a:	bf 4f       	sbci	r27, 0xFF	; 255
    416c:	fe 01       	movw	r30, r28
    416e:	e7 58       	subi	r30, 0x87	; 135
    4170:	ff 4f       	sbci	r31, 0xFF	; 255
    4172:	80 81       	ld	r24, Z
    4174:	91 81       	ldd	r25, Z+1	; 0x01
    4176:	82 0f       	add	r24, r18
    4178:	93 1f       	adc	r25, r19
    417a:	11 96       	adiw	r26, 0x01	; 1
    417c:	9c 93       	st	X, r25
    417e:	8e 93       	st	-X, r24
    4180:	07 c0       	rjmp	.+14     	; 0x4190 <keybad_System+0x3e6>
				}
				else
				{
					LCD_Commands(0X80);
    4182:	80 e8       	ldi	r24, 0x80	; 128
    4184:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <LCD_Commands>
					LCD_Write_String("Your Input Is Wrong");
    4188:	8d e9       	ldi	r24, 0x9D	; 157
    418a:	90 e0       	ldi	r25, 0x00	; 0
    418c:	0e 94 4d 19 	call	0x329a	; 0x329a <LCD_Write_String>
		{
			Lcd_Clear();
			LCD_Commands(0X80);
			LCD_Write_String("SET PASS 4 DIGIT");
			LCD_Commands(0Xc0);
			for(uint8 i=0 ; i<4 ; i++)
    4190:	de 01       	movw	r26, r28
    4192:	ae 58       	subi	r26, 0x8E	; 142
    4194:	bf 4f       	sbci	r27, 0xFF	; 255
    4196:	fe 01       	movw	r30, r28
    4198:	ee 58       	subi	r30, 0x8E	; 142
    419a:	ff 4f       	sbci	r31, 0xFF	; 255
    419c:	80 81       	ld	r24, Z
    419e:	8f 5f       	subi	r24, 0xFF	; 255
    41a0:	8c 93       	st	X, r24
    41a2:	fe 01       	movw	r30, r28
    41a4:	ee 58       	subi	r30, 0x8E	; 142
    41a6:	ff 4f       	sbci	r31, 0xFF	; 255
    41a8:	80 81       	ld	r24, Z
    41aa:	84 30       	cpi	r24, 0x04	; 4
    41ac:	08 f4       	brcc	.+2      	; 0x41b0 <keybad_System+0x406>
    41ae:	fc ce       	rjmp	.-520    	; 0x3fa8 <keybad_System+0x1fe>
    41b0:	fe 01       	movw	r30, r28
    41b2:	ef 5a       	subi	r30, 0xAF	; 175
    41b4:	ff 4f       	sbci	r31, 0xFF	; 255
    41b6:	80 e0       	ldi	r24, 0x00	; 0
    41b8:	90 e0       	ldi	r25, 0x00	; 0
    41ba:	aa e7       	ldi	r26, 0x7A	; 122
    41bc:	b4 e4       	ldi	r27, 0x44	; 68
    41be:	80 83       	st	Z, r24
    41c0:	91 83       	std	Z+1, r25	; 0x01
    41c2:	a2 83       	std	Z+2, r26	; 0x02
    41c4:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    41c6:	8e 01       	movw	r16, r28
    41c8:	03 5b       	subi	r16, 0xB3	; 179
    41ca:	1f 4f       	sbci	r17, 0xFF	; 255
    41cc:	fe 01       	movw	r30, r28
    41ce:	ef 5a       	subi	r30, 0xAF	; 175
    41d0:	ff 4f       	sbci	r31, 0xFF	; 255
    41d2:	60 81       	ld	r22, Z
    41d4:	71 81       	ldd	r23, Z+1	; 0x01
    41d6:	82 81       	ldd	r24, Z+2	; 0x02
    41d8:	93 81       	ldd	r25, Z+3	; 0x03
    41da:	20 e0       	ldi	r18, 0x00	; 0
    41dc:	30 e0       	ldi	r19, 0x00	; 0
    41de:	4a ef       	ldi	r20, 0xFA	; 250
    41e0:	54 e4       	ldi	r21, 0x44	; 68
    41e2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    41e6:	dc 01       	movw	r26, r24
    41e8:	cb 01       	movw	r24, r22
    41ea:	f8 01       	movw	r30, r16
    41ec:	80 83       	st	Z, r24
    41ee:	91 83       	std	Z+1, r25	; 0x01
    41f0:	a2 83       	std	Z+2, r26	; 0x02
    41f2:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    41f4:	fe 01       	movw	r30, r28
    41f6:	e3 5b       	subi	r30, 0xB3	; 179
    41f8:	ff 4f       	sbci	r31, 0xFF	; 255
    41fa:	60 81       	ld	r22, Z
    41fc:	71 81       	ldd	r23, Z+1	; 0x01
    41fe:	82 81       	ldd	r24, Z+2	; 0x02
    4200:	93 81       	ldd	r25, Z+3	; 0x03
    4202:	20 e0       	ldi	r18, 0x00	; 0
    4204:	30 e0       	ldi	r19, 0x00	; 0
    4206:	40 e8       	ldi	r20, 0x80	; 128
    4208:	5f e3       	ldi	r21, 0x3F	; 63
    420a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    420e:	88 23       	and	r24, r24
    4210:	44 f4       	brge	.+16     	; 0x4222 <keybad_System+0x478>
		__ticks = 1;
    4212:	fe 01       	movw	r30, r28
    4214:	e5 5b       	subi	r30, 0xB5	; 181
    4216:	ff 4f       	sbci	r31, 0xFF	; 255
    4218:	81 e0       	ldi	r24, 0x01	; 1
    421a:	90 e0       	ldi	r25, 0x00	; 0
    421c:	91 83       	std	Z+1, r25	; 0x01
    421e:	80 83       	st	Z, r24
    4220:	64 c0       	rjmp	.+200    	; 0x42ea <keybad_System+0x540>
	else if (__tmp > 65535)
    4222:	fe 01       	movw	r30, r28
    4224:	e3 5b       	subi	r30, 0xB3	; 179
    4226:	ff 4f       	sbci	r31, 0xFF	; 255
    4228:	60 81       	ld	r22, Z
    422a:	71 81       	ldd	r23, Z+1	; 0x01
    422c:	82 81       	ldd	r24, Z+2	; 0x02
    422e:	93 81       	ldd	r25, Z+3	; 0x03
    4230:	20 e0       	ldi	r18, 0x00	; 0
    4232:	3f ef       	ldi	r19, 0xFF	; 255
    4234:	4f e7       	ldi	r20, 0x7F	; 127
    4236:	57 e4       	ldi	r21, 0x47	; 71
    4238:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    423c:	18 16       	cp	r1, r24
    423e:	0c f0       	brlt	.+2      	; 0x4242 <keybad_System+0x498>
    4240:	43 c0       	rjmp	.+134    	; 0x42c8 <keybad_System+0x51e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4242:	fe 01       	movw	r30, r28
    4244:	ef 5a       	subi	r30, 0xAF	; 175
    4246:	ff 4f       	sbci	r31, 0xFF	; 255
    4248:	60 81       	ld	r22, Z
    424a:	71 81       	ldd	r23, Z+1	; 0x01
    424c:	82 81       	ldd	r24, Z+2	; 0x02
    424e:	93 81       	ldd	r25, Z+3	; 0x03
    4250:	20 e0       	ldi	r18, 0x00	; 0
    4252:	30 e0       	ldi	r19, 0x00	; 0
    4254:	40 e2       	ldi	r20, 0x20	; 32
    4256:	51 e4       	ldi	r21, 0x41	; 65
    4258:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    425c:	dc 01       	movw	r26, r24
    425e:	cb 01       	movw	r24, r22
    4260:	8e 01       	movw	r16, r28
    4262:	05 5b       	subi	r16, 0xB5	; 181
    4264:	1f 4f       	sbci	r17, 0xFF	; 255
    4266:	bc 01       	movw	r22, r24
    4268:	cd 01       	movw	r24, r26
    426a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    426e:	dc 01       	movw	r26, r24
    4270:	cb 01       	movw	r24, r22
    4272:	f8 01       	movw	r30, r16
    4274:	91 83       	std	Z+1, r25	; 0x01
    4276:	80 83       	st	Z, r24
    4278:	1f c0       	rjmp	.+62     	; 0x42b8 <keybad_System+0x50e>
    427a:	fe 01       	movw	r30, r28
    427c:	e7 5b       	subi	r30, 0xB7	; 183
    427e:	ff 4f       	sbci	r31, 0xFF	; 255
    4280:	88 ec       	ldi	r24, 0xC8	; 200
    4282:	90 e0       	ldi	r25, 0x00	; 0
    4284:	91 83       	std	Z+1, r25	; 0x01
    4286:	80 83       	st	Z, r24
    4288:	fe 01       	movw	r30, r28
    428a:	e7 5b       	subi	r30, 0xB7	; 183
    428c:	ff 4f       	sbci	r31, 0xFF	; 255
    428e:	80 81       	ld	r24, Z
    4290:	91 81       	ldd	r25, Z+1	; 0x01
    4292:	01 97       	sbiw	r24, 0x01	; 1
    4294:	f1 f7       	brne	.-4      	; 0x4292 <keybad_System+0x4e8>
    4296:	fe 01       	movw	r30, r28
    4298:	e7 5b       	subi	r30, 0xB7	; 183
    429a:	ff 4f       	sbci	r31, 0xFF	; 255
    429c:	91 83       	std	Z+1, r25	; 0x01
    429e:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    42a0:	de 01       	movw	r26, r28
    42a2:	a5 5b       	subi	r26, 0xB5	; 181
    42a4:	bf 4f       	sbci	r27, 0xFF	; 255
    42a6:	fe 01       	movw	r30, r28
    42a8:	e5 5b       	subi	r30, 0xB5	; 181
    42aa:	ff 4f       	sbci	r31, 0xFF	; 255
    42ac:	80 81       	ld	r24, Z
    42ae:	91 81       	ldd	r25, Z+1	; 0x01
    42b0:	01 97       	sbiw	r24, 0x01	; 1
    42b2:	11 96       	adiw	r26, 0x01	; 1
    42b4:	9c 93       	st	X, r25
    42b6:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    42b8:	fe 01       	movw	r30, r28
    42ba:	e5 5b       	subi	r30, 0xB5	; 181
    42bc:	ff 4f       	sbci	r31, 0xFF	; 255
    42be:	80 81       	ld	r24, Z
    42c0:	91 81       	ldd	r25, Z+1	; 0x01
    42c2:	00 97       	sbiw	r24, 0x00	; 0
    42c4:	d1 f6       	brne	.-76     	; 0x427a <keybad_System+0x4d0>
    42c6:	27 c0       	rjmp	.+78     	; 0x4316 <keybad_System+0x56c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    42c8:	8e 01       	movw	r16, r28
    42ca:	05 5b       	subi	r16, 0xB5	; 181
    42cc:	1f 4f       	sbci	r17, 0xFF	; 255
    42ce:	fe 01       	movw	r30, r28
    42d0:	e3 5b       	subi	r30, 0xB3	; 179
    42d2:	ff 4f       	sbci	r31, 0xFF	; 255
    42d4:	60 81       	ld	r22, Z
    42d6:	71 81       	ldd	r23, Z+1	; 0x01
    42d8:	82 81       	ldd	r24, Z+2	; 0x02
    42da:	93 81       	ldd	r25, Z+3	; 0x03
    42dc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    42e0:	dc 01       	movw	r26, r24
    42e2:	cb 01       	movw	r24, r22
    42e4:	f8 01       	movw	r30, r16
    42e6:	91 83       	std	Z+1, r25	; 0x01
    42e8:	80 83       	st	Z, r24
    42ea:	de 01       	movw	r26, r28
    42ec:	a9 5b       	subi	r26, 0xB9	; 185
    42ee:	bf 4f       	sbci	r27, 0xFF	; 255
    42f0:	fe 01       	movw	r30, r28
    42f2:	e5 5b       	subi	r30, 0xB5	; 181
    42f4:	ff 4f       	sbci	r31, 0xFF	; 255
    42f6:	80 81       	ld	r24, Z
    42f8:	91 81       	ldd	r25, Z+1	; 0x01
    42fa:	8d 93       	st	X+, r24
    42fc:	9c 93       	st	X, r25
    42fe:	fe 01       	movw	r30, r28
    4300:	e9 5b       	subi	r30, 0xB9	; 185
    4302:	ff 4f       	sbci	r31, 0xFF	; 255
    4304:	80 81       	ld	r24, Z
    4306:	91 81       	ldd	r25, Z+1	; 0x01
    4308:	01 97       	sbiw	r24, 0x01	; 1
    430a:	f1 f7       	brne	.-4      	; 0x4308 <keybad_System+0x55e>
    430c:	fe 01       	movw	r30, r28
    430e:	e9 5b       	subi	r30, 0xB9	; 185
    4310:	ff 4f       	sbci	r31, 0xFF	; 255
    4312:	91 83       	std	Z+1, r25	; 0x01
    4314:	80 83       	st	Z, r24
					LCD_Commands(0X80);
					LCD_Write_String("Your Input Is Wrong");
				}
			}
			_delay_ms(1000);
			Lcd_Clear();
    4316:	0e 94 76 19 	call	0x32ec	; 0x32ec <Lcd_Clear>
			LCD_Commands(0X80);
    431a:	80 e8       	ldi	r24, 0x80	; 128
    431c:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <LCD_Commands>
			CLCD_voidWriteNumber(Sum);
    4320:	fe 01       	movw	r30, r28
    4322:	e9 58       	subi	r30, 0x89	; 137
    4324:	ff 4f       	sbci	r31, 0xFF	; 255
    4326:	80 81       	ld	r24, Z
    4328:	91 81       	ldd	r25, Z+1	; 0x01
    432a:	cc 01       	movw	r24, r24
    432c:	a0 e0       	ldi	r26, 0x00	; 0
    432e:	b0 e0       	ldi	r27, 0x00	; 0
    4330:	bc 01       	movw	r22, r24
    4332:	cd 01       	movw	r24, r26
    4334:	0e 94 1b 1b 	call	0x3636	; 0x3636 <CLCD_voidWriteNumber>

			DIGIT = Sum ;
    4338:	8e 01       	movw	r16, r28
    433a:	0d 58       	subi	r16, 0x8D	; 141
    433c:	1f 4f       	sbci	r17, 0xFF	; 255
    433e:	fe 01       	movw	r30, r28
    4340:	e9 58       	subi	r30, 0x89	; 137
    4342:	ff 4f       	sbci	r31, 0xFF	; 255
    4344:	80 81       	ld	r24, Z
    4346:	91 81       	ldd	r25, Z+1	; 0x01
    4348:	cc 01       	movw	r24, r24
    434a:	a0 e0       	ldi	r26, 0x00	; 0
    434c:	b0 e0       	ldi	r27, 0x00	; 0
    434e:	bc 01       	movw	r22, r24
    4350:	cd 01       	movw	r24, r26
    4352:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    4356:	dc 01       	movw	r26, r24
    4358:	cb 01       	movw	r24, r22
    435a:	f8 01       	movw	r30, r16
    435c:	80 83       	st	Z, r24
    435e:	91 83       	std	Z+1, r25	; 0x01
    4360:	a2 83       	std	Z+2, r26	; 0x02
    4362:	b3 83       	std	Z+3, r27	; 0x03
			if(DIGIT>8000)
    4364:	fe 01       	movw	r30, r28
    4366:	ed 58       	subi	r30, 0x8D	; 141
    4368:	ff 4f       	sbci	r31, 0xFF	; 255
    436a:	60 81       	ld	r22, Z
    436c:	71 81       	ldd	r23, Z+1	; 0x01
    436e:	82 81       	ldd	r24, Z+2	; 0x02
    4370:	93 81       	ldd	r25, Z+3	; 0x03
    4372:	20 e0       	ldi	r18, 0x00	; 0
    4374:	30 e0       	ldi	r19, 0x00	; 0
    4376:	4a ef       	ldi	r20, 0xFA	; 250
    4378:	55 e4       	ldi	r21, 0x45	; 69
    437a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    437e:	18 16       	cp	r1, r24
    4380:	ec f4       	brge	.+58     	; 0x43bc <keybad_System+0x612>
			{
				DIGIT /= 40 ;
    4382:	8e 01       	movw	r16, r28
    4384:	0d 58       	subi	r16, 0x8D	; 141
    4386:	1f 4f       	sbci	r17, 0xFF	; 255
    4388:	fe 01       	movw	r30, r28
    438a:	ed 58       	subi	r30, 0x8D	; 141
    438c:	ff 4f       	sbci	r31, 0xFF	; 255
    438e:	60 81       	ld	r22, Z
    4390:	71 81       	ldd	r23, Z+1	; 0x01
    4392:	82 81       	ldd	r24, Z+2	; 0x02
    4394:	93 81       	ldd	r25, Z+3	; 0x03
    4396:	20 e0       	ldi	r18, 0x00	; 0
    4398:	30 e0       	ldi	r19, 0x00	; 0
    439a:	40 e2       	ldi	r20, 0x20	; 32
    439c:	52 e4       	ldi	r21, 0x42	; 66
    439e:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    43a2:	dc 01       	movw	r26, r24
    43a4:	cb 01       	movw	r24, r22
    43a6:	f8 01       	movw	r30, r16
    43a8:	80 83       	st	Z, r24
    43aa:	91 83       	std	Z+1, r25	; 0x01
    43ac:	a2 83       	std	Z+2, r26	; 0x02
    43ae:	b3 83       	std	Z+3, r27	; 0x03
				Flag1=1;
    43b0:	fe 01       	movw	r30, r28
    43b2:	e5 58       	subi	r30, 0x85	; 133
    43b4:	ff 4f       	sbci	r31, 0xFF	; 255
    43b6:	81 e0       	ldi	r24, 0x01	; 1
    43b8:	80 83       	st	Z, r24
    43ba:	52 c1       	rjmp	.+676    	; 0x4660 <keybad_System+0x8b6>
			}
			else if(DIGIT>5000&& DIGIT<8000)
    43bc:	cf 57       	subi	r28, 0x7F	; 127
    43be:	df 4f       	sbci	r29, 0xFF	; 255
    43c0:	18 82       	st	Y, r1
    43c2:	c1 58       	subi	r28, 0x81	; 129
    43c4:	d0 40       	sbci	r29, 0x00	; 0
    43c6:	fe 01       	movw	r30, r28
    43c8:	ed 58       	subi	r30, 0x8D	; 141
    43ca:	ff 4f       	sbci	r31, 0xFF	; 255
    43cc:	60 81       	ld	r22, Z
    43ce:	71 81       	ldd	r23, Z+1	; 0x01
    43d0:	82 81       	ldd	r24, Z+2	; 0x02
    43d2:	93 81       	ldd	r25, Z+3	; 0x03
    43d4:	20 e0       	ldi	r18, 0x00	; 0
    43d6:	30 e4       	ldi	r19, 0x40	; 64
    43d8:	4c e9       	ldi	r20, 0x9C	; 156
    43da:	55 e4       	ldi	r21, 0x45	; 69
    43dc:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    43e0:	18 16       	cp	r1, r24
    43e2:	34 f4       	brge	.+12     	; 0x43f0 <keybad_System+0x646>
    43e4:	f1 e0       	ldi	r31, 0x01	; 1
    43e6:	cf 57       	subi	r28, 0x7F	; 127
    43e8:	df 4f       	sbci	r29, 0xFF	; 255
    43ea:	f8 83       	st	Y, r31
    43ec:	c1 58       	subi	r28, 0x81	; 129
    43ee:	d0 40       	sbci	r29, 0x00	; 0
    43f0:	81 e0       	ldi	r24, 0x01	; 1
    43f2:	cf 57       	subi	r28, 0x7F	; 127
    43f4:	df 4f       	sbci	r29, 0xFF	; 255
    43f6:	28 81       	ld	r18, Y
    43f8:	c1 58       	subi	r28, 0x81	; 129
    43fa:	d0 40       	sbci	r29, 0x00	; 0
    43fc:	82 27       	eor	r24, r18
    43fe:	88 23       	and	r24, r24
    4400:	09 f0       	breq	.+2      	; 0x4404 <keybad_System+0x65a>
    4402:	40 c0       	rjmp	.+128    	; 0x4484 <keybad_System+0x6da>
    4404:	c0 58       	subi	r28, 0x80	; 128
    4406:	df 4f       	sbci	r29, 0xFF	; 255
    4408:	18 82       	st	Y, r1
    440a:	c0 58       	subi	r28, 0x80	; 128
    440c:	d0 40       	sbci	r29, 0x00	; 0
    440e:	fe 01       	movw	r30, r28
    4410:	ed 58       	subi	r30, 0x8D	; 141
    4412:	ff 4f       	sbci	r31, 0xFF	; 255
    4414:	60 81       	ld	r22, Z
    4416:	71 81       	ldd	r23, Z+1	; 0x01
    4418:	82 81       	ldd	r24, Z+2	; 0x02
    441a:	93 81       	ldd	r25, Z+3	; 0x03
    441c:	20 e0       	ldi	r18, 0x00	; 0
    441e:	30 e0       	ldi	r19, 0x00	; 0
    4420:	4a ef       	ldi	r20, 0xFA	; 250
    4422:	55 e4       	ldi	r21, 0x45	; 69
    4424:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4428:	88 23       	and	r24, r24
    442a:	34 f4       	brge	.+12     	; 0x4438 <keybad_System+0x68e>
    442c:	81 e0       	ldi	r24, 0x01	; 1
    442e:	c0 58       	subi	r28, 0x80	; 128
    4430:	df 4f       	sbci	r29, 0xFF	; 255
    4432:	88 83       	st	Y, r24
    4434:	c0 58       	subi	r28, 0x80	; 128
    4436:	d0 40       	sbci	r29, 0x00	; 0
    4438:	81 e0       	ldi	r24, 0x01	; 1
    443a:	c0 58       	subi	r28, 0x80	; 128
    443c:	df 4f       	sbci	r29, 0xFF	; 255
    443e:	98 81       	ld	r25, Y
    4440:	c0 58       	subi	r28, 0x80	; 128
    4442:	d0 40       	sbci	r29, 0x00	; 0
    4444:	89 27       	eor	r24, r25
    4446:	88 23       	and	r24, r24
    4448:	e9 f4       	brne	.+58     	; 0x4484 <keybad_System+0x6da>
			{
				DIGIT /= 36 ;
    444a:	8e 01       	movw	r16, r28
    444c:	0d 58       	subi	r16, 0x8D	; 141
    444e:	1f 4f       	sbci	r17, 0xFF	; 255
    4450:	fe 01       	movw	r30, r28
    4452:	ed 58       	subi	r30, 0x8D	; 141
    4454:	ff 4f       	sbci	r31, 0xFF	; 255
    4456:	60 81       	ld	r22, Z
    4458:	71 81       	ldd	r23, Z+1	; 0x01
    445a:	82 81       	ldd	r24, Z+2	; 0x02
    445c:	93 81       	ldd	r25, Z+3	; 0x03
    445e:	20 e0       	ldi	r18, 0x00	; 0
    4460:	30 e0       	ldi	r19, 0x00	; 0
    4462:	40 e1       	ldi	r20, 0x10	; 16
    4464:	52 e4       	ldi	r21, 0x42	; 66
    4466:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    446a:	dc 01       	movw	r26, r24
    446c:	cb 01       	movw	r24, r22
    446e:	f8 01       	movw	r30, r16
    4470:	80 83       	st	Z, r24
    4472:	91 83       	std	Z+1, r25	; 0x01
    4474:	a2 83       	std	Z+2, r26	; 0x02
    4476:	b3 83       	std	Z+3, r27	; 0x03
				Flag1=2;
    4478:	fe 01       	movw	r30, r28
    447a:	e5 58       	subi	r30, 0x85	; 133
    447c:	ff 4f       	sbci	r31, 0xFF	; 255
    447e:	82 e0       	ldi	r24, 0x02	; 2
    4480:	80 83       	st	Z, r24
    4482:	ee c0       	rjmp	.+476    	; 0x4660 <keybad_System+0x8b6>
			}
			else if(DIGIT>5000&& DIGIT<8000)
    4484:	c1 58       	subi	r28, 0x81	; 129
    4486:	df 4f       	sbci	r29, 0xFF	; 255
    4488:	18 82       	st	Y, r1
    448a:	cf 57       	subi	r28, 0x7F	; 127
    448c:	d0 40       	sbci	r29, 0x00	; 0
    448e:	fe 01       	movw	r30, r28
    4490:	ed 58       	subi	r30, 0x8D	; 141
    4492:	ff 4f       	sbci	r31, 0xFF	; 255
    4494:	60 81       	ld	r22, Z
    4496:	71 81       	ldd	r23, Z+1	; 0x01
    4498:	82 81       	ldd	r24, Z+2	; 0x02
    449a:	93 81       	ldd	r25, Z+3	; 0x03
    449c:	20 e0       	ldi	r18, 0x00	; 0
    449e:	30 e4       	ldi	r19, 0x40	; 64
    44a0:	4c e9       	ldi	r20, 0x9C	; 156
    44a2:	55 e4       	ldi	r21, 0x45	; 69
    44a4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    44a8:	18 16       	cp	r1, r24
    44aa:	34 f4       	brge	.+12     	; 0x44b8 <keybad_System+0x70e>
    44ac:	f1 e0       	ldi	r31, 0x01	; 1
    44ae:	c1 58       	subi	r28, 0x81	; 129
    44b0:	df 4f       	sbci	r29, 0xFF	; 255
    44b2:	f8 83       	st	Y, r31
    44b4:	cf 57       	subi	r28, 0x7F	; 127
    44b6:	d0 40       	sbci	r29, 0x00	; 0
    44b8:	81 e0       	ldi	r24, 0x01	; 1
    44ba:	c1 58       	subi	r28, 0x81	; 129
    44bc:	df 4f       	sbci	r29, 0xFF	; 255
    44be:	28 81       	ld	r18, Y
    44c0:	cf 57       	subi	r28, 0x7F	; 127
    44c2:	d0 40       	sbci	r29, 0x00	; 0
    44c4:	82 27       	eor	r24, r18
    44c6:	88 23       	and	r24, r24
    44c8:	d1 f5       	brne	.+116    	; 0x453e <keybad_System+0x794>
    44ca:	ef 96       	adiw	r28, 0x3f	; 63
    44cc:	1f ae       	std	Y+63, r1	; 0x3f
    44ce:	ef 97       	sbiw	r28, 0x3f	; 63
    44d0:	fe 01       	movw	r30, r28
    44d2:	ed 58       	subi	r30, 0x8D	; 141
    44d4:	ff 4f       	sbci	r31, 0xFF	; 255
    44d6:	60 81       	ld	r22, Z
    44d8:	71 81       	ldd	r23, Z+1	; 0x01
    44da:	82 81       	ldd	r24, Z+2	; 0x02
    44dc:	93 81       	ldd	r25, Z+3	; 0x03
    44de:	20 e0       	ldi	r18, 0x00	; 0
    44e0:	30 e0       	ldi	r19, 0x00	; 0
    44e2:	4a ef       	ldi	r20, 0xFA	; 250
    44e4:	55 e4       	ldi	r21, 0x45	; 69
    44e6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    44ea:	88 23       	and	r24, r24
    44ec:	24 f4       	brge	.+8      	; 0x44f6 <keybad_System+0x74c>
    44ee:	81 e0       	ldi	r24, 0x01	; 1
    44f0:	ef 96       	adiw	r28, 0x3f	; 63
    44f2:	8f af       	std	Y+63, r24	; 0x3f
    44f4:	ef 97       	sbiw	r28, 0x3f	; 63
    44f6:	81 e0       	ldi	r24, 0x01	; 1
    44f8:	ef 96       	adiw	r28, 0x3f	; 63
    44fa:	9f ad       	ldd	r25, Y+63	; 0x3f
    44fc:	ef 97       	sbiw	r28, 0x3f	; 63
    44fe:	89 27       	eor	r24, r25
    4500:	88 23       	and	r24, r24
    4502:	e9 f4       	brne	.+58     	; 0x453e <keybad_System+0x794>
			{
				DIGIT /= 32 ;
    4504:	8e 01       	movw	r16, r28
    4506:	0d 58       	subi	r16, 0x8D	; 141
    4508:	1f 4f       	sbci	r17, 0xFF	; 255
    450a:	fe 01       	movw	r30, r28
    450c:	ed 58       	subi	r30, 0x8D	; 141
    450e:	ff 4f       	sbci	r31, 0xFF	; 255
    4510:	60 81       	ld	r22, Z
    4512:	71 81       	ldd	r23, Z+1	; 0x01
    4514:	82 81       	ldd	r24, Z+2	; 0x02
    4516:	93 81       	ldd	r25, Z+3	; 0x03
    4518:	20 e0       	ldi	r18, 0x00	; 0
    451a:	30 e0       	ldi	r19, 0x00	; 0
    451c:	40 e0       	ldi	r20, 0x00	; 0
    451e:	52 e4       	ldi	r21, 0x42	; 66
    4520:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    4524:	dc 01       	movw	r26, r24
    4526:	cb 01       	movw	r24, r22
    4528:	f8 01       	movw	r30, r16
    452a:	80 83       	st	Z, r24
    452c:	91 83       	std	Z+1, r25	; 0x01
    452e:	a2 83       	std	Z+2, r26	; 0x02
    4530:	b3 83       	std	Z+3, r27	; 0x03
				Flag1=3;
    4532:	fe 01       	movw	r30, r28
    4534:	e5 58       	subi	r30, 0x85	; 133
    4536:	ff 4f       	sbci	r31, 0xFF	; 255
    4538:	83 e0       	ldi	r24, 0x03	; 3
    453a:	80 83       	st	Z, r24
    453c:	91 c0       	rjmp	.+290    	; 0x4660 <keybad_System+0x8b6>
			}
			else if(DIGIT>2000&& DIGIT<5000)
    453e:	ee 96       	adiw	r28, 0x3e	; 62
    4540:	1f ae       	std	Y+63, r1	; 0x3f
    4542:	ee 97       	sbiw	r28, 0x3e	; 62
    4544:	fe 01       	movw	r30, r28
    4546:	ed 58       	subi	r30, 0x8D	; 141
    4548:	ff 4f       	sbci	r31, 0xFF	; 255
    454a:	60 81       	ld	r22, Z
    454c:	71 81       	ldd	r23, Z+1	; 0x01
    454e:	82 81       	ldd	r24, Z+2	; 0x02
    4550:	93 81       	ldd	r25, Z+3	; 0x03
    4552:	20 e0       	ldi	r18, 0x00	; 0
    4554:	30 e0       	ldi	r19, 0x00	; 0
    4556:	4a ef       	ldi	r20, 0xFA	; 250
    4558:	54 e4       	ldi	r21, 0x44	; 68
    455a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    455e:	18 16       	cp	r1, r24
    4560:	24 f4       	brge	.+8      	; 0x456a <keybad_System+0x7c0>
    4562:	f1 e0       	ldi	r31, 0x01	; 1
    4564:	ee 96       	adiw	r28, 0x3e	; 62
    4566:	ff af       	std	Y+63, r31	; 0x3f
    4568:	ee 97       	sbiw	r28, 0x3e	; 62
    456a:	81 e0       	ldi	r24, 0x01	; 1
    456c:	ee 96       	adiw	r28, 0x3e	; 62
    456e:	2f ad       	ldd	r18, Y+63	; 0x3f
    4570:	ee 97       	sbiw	r28, 0x3e	; 62
    4572:	82 27       	eor	r24, r18
    4574:	88 23       	and	r24, r24
    4576:	d1 f5       	brne	.+116    	; 0x45ec <keybad_System+0x842>
    4578:	ed 96       	adiw	r28, 0x3d	; 61
    457a:	1f ae       	std	Y+63, r1	; 0x3f
    457c:	ed 97       	sbiw	r28, 0x3d	; 61
    457e:	fe 01       	movw	r30, r28
    4580:	ed 58       	subi	r30, 0x8D	; 141
    4582:	ff 4f       	sbci	r31, 0xFF	; 255
    4584:	60 81       	ld	r22, Z
    4586:	71 81       	ldd	r23, Z+1	; 0x01
    4588:	82 81       	ldd	r24, Z+2	; 0x02
    458a:	93 81       	ldd	r25, Z+3	; 0x03
    458c:	20 e0       	ldi	r18, 0x00	; 0
    458e:	30 e4       	ldi	r19, 0x40	; 64
    4590:	4c e9       	ldi	r20, 0x9C	; 156
    4592:	55 e4       	ldi	r21, 0x45	; 69
    4594:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4598:	88 23       	and	r24, r24
    459a:	24 f4       	brge	.+8      	; 0x45a4 <keybad_System+0x7fa>
    459c:	81 e0       	ldi	r24, 0x01	; 1
    459e:	ed 96       	adiw	r28, 0x3d	; 61
    45a0:	8f af       	std	Y+63, r24	; 0x3f
    45a2:	ed 97       	sbiw	r28, 0x3d	; 61
    45a4:	81 e0       	ldi	r24, 0x01	; 1
    45a6:	ed 96       	adiw	r28, 0x3d	; 61
    45a8:	9f ad       	ldd	r25, Y+63	; 0x3f
    45aa:	ed 97       	sbiw	r28, 0x3d	; 61
    45ac:	89 27       	eor	r24, r25
    45ae:	88 23       	and	r24, r24
    45b0:	e9 f4       	brne	.+58     	; 0x45ec <keybad_System+0x842>
			{
				DIGIT /= 20 ;
    45b2:	8e 01       	movw	r16, r28
    45b4:	0d 58       	subi	r16, 0x8D	; 141
    45b6:	1f 4f       	sbci	r17, 0xFF	; 255
    45b8:	fe 01       	movw	r30, r28
    45ba:	ed 58       	subi	r30, 0x8D	; 141
    45bc:	ff 4f       	sbci	r31, 0xFF	; 255
    45be:	60 81       	ld	r22, Z
    45c0:	71 81       	ldd	r23, Z+1	; 0x01
    45c2:	82 81       	ldd	r24, Z+2	; 0x02
    45c4:	93 81       	ldd	r25, Z+3	; 0x03
    45c6:	20 e0       	ldi	r18, 0x00	; 0
    45c8:	30 e0       	ldi	r19, 0x00	; 0
    45ca:	40 ea       	ldi	r20, 0xA0	; 160
    45cc:	51 e4       	ldi	r21, 0x41	; 65
    45ce:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    45d2:	dc 01       	movw	r26, r24
    45d4:	cb 01       	movw	r24, r22
    45d6:	f8 01       	movw	r30, r16
    45d8:	80 83       	st	Z, r24
    45da:	91 83       	std	Z+1, r25	; 0x01
    45dc:	a2 83       	std	Z+2, r26	; 0x02
    45de:	b3 83       	std	Z+3, r27	; 0x03
				Flag1=4;
    45e0:	fe 01       	movw	r30, r28
    45e2:	e5 58       	subi	r30, 0x85	; 133
    45e4:	ff 4f       	sbci	r31, 0xFF	; 255
    45e6:	84 e0       	ldi	r24, 0x04	; 4
    45e8:	80 83       	st	Z, r24
    45ea:	3a c0       	rjmp	.+116    	; 0x4660 <keybad_System+0x8b6>
			}
			else if(DIGIT>999 && DIGIT<2000)
    45ec:	fe 01       	movw	r30, r28
    45ee:	ed 58       	subi	r30, 0x8D	; 141
    45f0:	ff 4f       	sbci	r31, 0xFF	; 255
    45f2:	60 81       	ld	r22, Z
    45f4:	71 81       	ldd	r23, Z+1	; 0x01
    45f6:	82 81       	ldd	r24, Z+2	; 0x02
    45f8:	93 81       	ldd	r25, Z+3	; 0x03
    45fa:	20 e0       	ldi	r18, 0x00	; 0
    45fc:	30 ec       	ldi	r19, 0xC0	; 192
    45fe:	49 e7       	ldi	r20, 0x79	; 121
    4600:	54 e4       	ldi	r21, 0x44	; 68
    4602:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4606:	18 16       	cp	r1, r24
    4608:	5c f5       	brge	.+86     	; 0x4660 <keybad_System+0x8b6>
    460a:	fe 01       	movw	r30, r28
    460c:	ed 58       	subi	r30, 0x8D	; 141
    460e:	ff 4f       	sbci	r31, 0xFF	; 255
    4610:	60 81       	ld	r22, Z
    4612:	71 81       	ldd	r23, Z+1	; 0x01
    4614:	82 81       	ldd	r24, Z+2	; 0x02
    4616:	93 81       	ldd	r25, Z+3	; 0x03
    4618:	20 e0       	ldi	r18, 0x00	; 0
    461a:	30 e0       	ldi	r19, 0x00	; 0
    461c:	4a ef       	ldi	r20, 0xFA	; 250
    461e:	54 e4       	ldi	r21, 0x44	; 68
    4620:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4624:	88 23       	and	r24, r24
    4626:	e4 f4       	brge	.+56     	; 0x4660 <keybad_System+0x8b6>
			{
				DIGIT /= 10 ;
    4628:	8e 01       	movw	r16, r28
    462a:	0d 58       	subi	r16, 0x8D	; 141
    462c:	1f 4f       	sbci	r17, 0xFF	; 255
    462e:	fe 01       	movw	r30, r28
    4630:	ed 58       	subi	r30, 0x8D	; 141
    4632:	ff 4f       	sbci	r31, 0xFF	; 255
    4634:	60 81       	ld	r22, Z
    4636:	71 81       	ldd	r23, Z+1	; 0x01
    4638:	82 81       	ldd	r24, Z+2	; 0x02
    463a:	93 81       	ldd	r25, Z+3	; 0x03
    463c:	20 e0       	ldi	r18, 0x00	; 0
    463e:	30 e0       	ldi	r19, 0x00	; 0
    4640:	40 e2       	ldi	r20, 0x20	; 32
    4642:	51 e4       	ldi	r21, 0x41	; 65
    4644:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    4648:	dc 01       	movw	r26, r24
    464a:	cb 01       	movw	r24, r22
    464c:	f8 01       	movw	r30, r16
    464e:	80 83       	st	Z, r24
    4650:	91 83       	std	Z+1, r25	; 0x01
    4652:	a2 83       	std	Z+2, r26	; 0x02
    4654:	b3 83       	std	Z+3, r27	; 0x03
				Flag1=5;
    4656:	fe 01       	movw	r30, r28
    4658:	e5 58       	subi	r30, 0x85	; 133
    465a:	ff 4f       	sbci	r31, 0xFF	; 255
    465c:	85 e0       	ldi	r24, 0x05	; 5
    465e:	80 83       	st	Z, r24
			 */

			// EEPROM_writeByte(DIGIT);


			if(Flag1==1)
    4660:	fe 01       	movw	r30, r28
    4662:	e5 58       	subi	r30, 0x85	; 133
    4664:	ff 4f       	sbci	r31, 0xFF	; 255
    4666:	80 81       	ld	r24, Z
    4668:	81 30       	cpi	r24, 0x01	; 1
    466a:	c1 f4       	brne	.+48     	; 0x469c <keybad_System+0x8f2>
			{
				DIGIT *= 40 ;
    466c:	8e 01       	movw	r16, r28
    466e:	0d 58       	subi	r16, 0x8D	; 141
    4670:	1f 4f       	sbci	r17, 0xFF	; 255
    4672:	fe 01       	movw	r30, r28
    4674:	ed 58       	subi	r30, 0x8D	; 141
    4676:	ff 4f       	sbci	r31, 0xFF	; 255
    4678:	60 81       	ld	r22, Z
    467a:	71 81       	ldd	r23, Z+1	; 0x01
    467c:	82 81       	ldd	r24, Z+2	; 0x02
    467e:	93 81       	ldd	r25, Z+3	; 0x03
    4680:	20 e0       	ldi	r18, 0x00	; 0
    4682:	30 e0       	ldi	r19, 0x00	; 0
    4684:	40 e2       	ldi	r20, 0x20	; 32
    4686:	52 e4       	ldi	r21, 0x42	; 66
    4688:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    468c:	dc 01       	movw	r26, r24
    468e:	cb 01       	movw	r24, r22
    4690:	f8 01       	movw	r30, r16
    4692:	80 83       	st	Z, r24
    4694:	91 83       	std	Z+1, r25	; 0x01
    4696:	a2 83       	std	Z+2, r26	; 0x02
    4698:	b3 83       	std	Z+3, r27	; 0x03
    469a:	77 c0       	rjmp	.+238    	; 0x478a <keybad_System+0x9e0>

			}
			else if(Flag1==2)
    469c:	fe 01       	movw	r30, r28
    469e:	e5 58       	subi	r30, 0x85	; 133
    46a0:	ff 4f       	sbci	r31, 0xFF	; 255
    46a2:	80 81       	ld	r24, Z
    46a4:	82 30       	cpi	r24, 0x02	; 2
    46a6:	c1 f4       	brne	.+48     	; 0x46d8 <keybad_System+0x92e>
			{
				DIGIT *= 36 ;
    46a8:	8e 01       	movw	r16, r28
    46aa:	0d 58       	subi	r16, 0x8D	; 141
    46ac:	1f 4f       	sbci	r17, 0xFF	; 255
    46ae:	fe 01       	movw	r30, r28
    46b0:	ed 58       	subi	r30, 0x8D	; 141
    46b2:	ff 4f       	sbci	r31, 0xFF	; 255
    46b4:	60 81       	ld	r22, Z
    46b6:	71 81       	ldd	r23, Z+1	; 0x01
    46b8:	82 81       	ldd	r24, Z+2	; 0x02
    46ba:	93 81       	ldd	r25, Z+3	; 0x03
    46bc:	20 e0       	ldi	r18, 0x00	; 0
    46be:	30 e0       	ldi	r19, 0x00	; 0
    46c0:	40 e1       	ldi	r20, 0x10	; 16
    46c2:	52 e4       	ldi	r21, 0x42	; 66
    46c4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    46c8:	dc 01       	movw	r26, r24
    46ca:	cb 01       	movw	r24, r22
    46cc:	f8 01       	movw	r30, r16
    46ce:	80 83       	st	Z, r24
    46d0:	91 83       	std	Z+1, r25	; 0x01
    46d2:	a2 83       	std	Z+2, r26	; 0x02
    46d4:	b3 83       	std	Z+3, r27	; 0x03
    46d6:	59 c0       	rjmp	.+178    	; 0x478a <keybad_System+0x9e0>
			}
			else if(Flag1==3)
    46d8:	fe 01       	movw	r30, r28
    46da:	e5 58       	subi	r30, 0x85	; 133
    46dc:	ff 4f       	sbci	r31, 0xFF	; 255
    46de:	80 81       	ld	r24, Z
    46e0:	83 30       	cpi	r24, 0x03	; 3
    46e2:	c1 f4       	brne	.+48     	; 0x4714 <keybad_System+0x96a>
			{
				DIGIT *= 32 ;
    46e4:	8e 01       	movw	r16, r28
    46e6:	0d 58       	subi	r16, 0x8D	; 141
    46e8:	1f 4f       	sbci	r17, 0xFF	; 255
    46ea:	fe 01       	movw	r30, r28
    46ec:	ed 58       	subi	r30, 0x8D	; 141
    46ee:	ff 4f       	sbci	r31, 0xFF	; 255
    46f0:	60 81       	ld	r22, Z
    46f2:	71 81       	ldd	r23, Z+1	; 0x01
    46f4:	82 81       	ldd	r24, Z+2	; 0x02
    46f6:	93 81       	ldd	r25, Z+3	; 0x03
    46f8:	20 e0       	ldi	r18, 0x00	; 0
    46fa:	30 e0       	ldi	r19, 0x00	; 0
    46fc:	40 e0       	ldi	r20, 0x00	; 0
    46fe:	52 e4       	ldi	r21, 0x42	; 66
    4700:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4704:	dc 01       	movw	r26, r24
    4706:	cb 01       	movw	r24, r22
    4708:	f8 01       	movw	r30, r16
    470a:	80 83       	st	Z, r24
    470c:	91 83       	std	Z+1, r25	; 0x01
    470e:	a2 83       	std	Z+2, r26	; 0x02
    4710:	b3 83       	std	Z+3, r27	; 0x03
    4712:	3b c0       	rjmp	.+118    	; 0x478a <keybad_System+0x9e0>
			}
			else if(Flag1==4)
    4714:	fe 01       	movw	r30, r28
    4716:	e5 58       	subi	r30, 0x85	; 133
    4718:	ff 4f       	sbci	r31, 0xFF	; 255
    471a:	80 81       	ld	r24, Z
    471c:	84 30       	cpi	r24, 0x04	; 4
    471e:	c1 f4       	brne	.+48     	; 0x4750 <keybad_System+0x9a6>
			{
				DIGIT *= 20 ;
    4720:	8e 01       	movw	r16, r28
    4722:	0d 58       	subi	r16, 0x8D	; 141
    4724:	1f 4f       	sbci	r17, 0xFF	; 255
    4726:	fe 01       	movw	r30, r28
    4728:	ed 58       	subi	r30, 0x8D	; 141
    472a:	ff 4f       	sbci	r31, 0xFF	; 255
    472c:	60 81       	ld	r22, Z
    472e:	71 81       	ldd	r23, Z+1	; 0x01
    4730:	82 81       	ldd	r24, Z+2	; 0x02
    4732:	93 81       	ldd	r25, Z+3	; 0x03
    4734:	20 e0       	ldi	r18, 0x00	; 0
    4736:	30 e0       	ldi	r19, 0x00	; 0
    4738:	40 ea       	ldi	r20, 0xA0	; 160
    473a:	51 e4       	ldi	r21, 0x41	; 65
    473c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4740:	dc 01       	movw	r26, r24
    4742:	cb 01       	movw	r24, r22
    4744:	f8 01       	movw	r30, r16
    4746:	80 83       	st	Z, r24
    4748:	91 83       	std	Z+1, r25	; 0x01
    474a:	a2 83       	std	Z+2, r26	; 0x02
    474c:	b3 83       	std	Z+3, r27	; 0x03
    474e:	1d c0       	rjmp	.+58     	; 0x478a <keybad_System+0x9e0>
			}
			else if(Flag1==5)
    4750:	fe 01       	movw	r30, r28
    4752:	e5 58       	subi	r30, 0x85	; 133
    4754:	ff 4f       	sbci	r31, 0xFF	; 255
    4756:	80 81       	ld	r24, Z
    4758:	85 30       	cpi	r24, 0x05	; 5
    475a:	b9 f4       	brne	.+46     	; 0x478a <keybad_System+0x9e0>
			{
				DIGIT *= 10 ;
    475c:	8e 01       	movw	r16, r28
    475e:	0d 58       	subi	r16, 0x8D	; 141
    4760:	1f 4f       	sbci	r17, 0xFF	; 255
    4762:	fe 01       	movw	r30, r28
    4764:	ed 58       	subi	r30, 0x8D	; 141
    4766:	ff 4f       	sbci	r31, 0xFF	; 255
    4768:	60 81       	ld	r22, Z
    476a:	71 81       	ldd	r23, Z+1	; 0x01
    476c:	82 81       	ldd	r24, Z+2	; 0x02
    476e:	93 81       	ldd	r25, Z+3	; 0x03
    4770:	20 e0       	ldi	r18, 0x00	; 0
    4772:	30 e0       	ldi	r19, 0x00	; 0
    4774:	40 e2       	ldi	r20, 0x20	; 32
    4776:	51 e4       	ldi	r21, 0x41	; 65
    4778:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    477c:	dc 01       	movw	r26, r24
    477e:	cb 01       	movw	r24, r22
    4780:	f8 01       	movw	r30, r16
    4782:	80 83       	st	Z, r24
    4784:	91 83       	std	Z+1, r25	; 0x01
    4786:	a2 83       	std	Z+2, r26	; 0x02
    4788:	b3 83       	std	Z+3, r27	; 0x03
			}

			Lcd_Clear();
    478a:	0e 94 76 19 	call	0x32ec	; 0x32ec <Lcd_Clear>
    478e:	68 c3       	rjmp	.+1744   	; 0x4e60 <keybad_System+0x10b6>
			break ;

		}
		else if(PASS>=0 && PASS<=9 && PASS!=43 && PASS!=42 && PASS!=45 && PASS!=46 && PASS!=67 && PASS!=61 ) // Check is ok or nok
    4790:	fe 01       	movw	r30, r28
    4792:	e7 58       	subi	r30, 0x87	; 135
    4794:	ff 4f       	sbci	r31, 0xFF	; 255
    4796:	80 81       	ld	r24, Z
    4798:	91 81       	ldd	r25, Z+1	; 0x01
    479a:	8a 30       	cpi	r24, 0x0A	; 10
    479c:	91 05       	cpc	r25, r1
    479e:	08 f0       	brcs	.+2      	; 0x47a2 <keybad_System+0x9f8>
    47a0:	13 cb       	rjmp	.-2522   	; 0x3dc8 <keybad_System+0x1e>
    47a2:	fe 01       	movw	r30, r28
    47a4:	e7 58       	subi	r30, 0x87	; 135
    47a6:	ff 4f       	sbci	r31, 0xFF	; 255
    47a8:	80 81       	ld	r24, Z
    47aa:	91 81       	ldd	r25, Z+1	; 0x01
    47ac:	8b 32       	cpi	r24, 0x2B	; 43
    47ae:	91 05       	cpc	r25, r1
    47b0:	09 f4       	brne	.+2      	; 0x47b4 <keybad_System+0xa0a>
    47b2:	0a cb       	rjmp	.-2540   	; 0x3dc8 <keybad_System+0x1e>
    47b4:	fe 01       	movw	r30, r28
    47b6:	e7 58       	subi	r30, 0x87	; 135
    47b8:	ff 4f       	sbci	r31, 0xFF	; 255
    47ba:	80 81       	ld	r24, Z
    47bc:	91 81       	ldd	r25, Z+1	; 0x01
    47be:	8a 32       	cpi	r24, 0x2A	; 42
    47c0:	91 05       	cpc	r25, r1
    47c2:	09 f4       	brne	.+2      	; 0x47c6 <keybad_System+0xa1c>
    47c4:	01 cb       	rjmp	.-2558   	; 0x3dc8 <keybad_System+0x1e>
    47c6:	fe 01       	movw	r30, r28
    47c8:	e7 58       	subi	r30, 0x87	; 135
    47ca:	ff 4f       	sbci	r31, 0xFF	; 255
    47cc:	80 81       	ld	r24, Z
    47ce:	91 81       	ldd	r25, Z+1	; 0x01
    47d0:	8d 32       	cpi	r24, 0x2D	; 45
    47d2:	91 05       	cpc	r25, r1
    47d4:	09 f4       	brne	.+2      	; 0x47d8 <keybad_System+0xa2e>
    47d6:	f8 ca       	rjmp	.-2576   	; 0x3dc8 <keybad_System+0x1e>
    47d8:	fe 01       	movw	r30, r28
    47da:	e7 58       	subi	r30, 0x87	; 135
    47dc:	ff 4f       	sbci	r31, 0xFF	; 255
    47de:	80 81       	ld	r24, Z
    47e0:	91 81       	ldd	r25, Z+1	; 0x01
    47e2:	8e 32       	cpi	r24, 0x2E	; 46
    47e4:	91 05       	cpc	r25, r1
    47e6:	09 f4       	brne	.+2      	; 0x47ea <keybad_System+0xa40>
    47e8:	ef ca       	rjmp	.-2594   	; 0x3dc8 <keybad_System+0x1e>
    47ea:	fe 01       	movw	r30, r28
    47ec:	e7 58       	subi	r30, 0x87	; 135
    47ee:	ff 4f       	sbci	r31, 0xFF	; 255
    47f0:	80 81       	ld	r24, Z
    47f2:	91 81       	ldd	r25, Z+1	; 0x01
    47f4:	83 34       	cpi	r24, 0x43	; 67
    47f6:	91 05       	cpc	r25, r1
    47f8:	09 f4       	brne	.+2      	; 0x47fc <keybad_System+0xa52>
    47fa:	e6 ca       	rjmp	.-2612   	; 0x3dc8 <keybad_System+0x1e>
    47fc:	fe 01       	movw	r30, r28
    47fe:	e7 58       	subi	r30, 0x87	; 135
    4800:	ff 4f       	sbci	r31, 0xFF	; 255
    4802:	80 81       	ld	r24, Z
    4804:	91 81       	ldd	r25, Z+1	; 0x01
    4806:	8d 33       	cpi	r24, 0x3D	; 61
    4808:	91 05       	cpc	r25, r1
    480a:	09 f4       	brne	.+2      	; 0x480e <keybad_System+0xa64>
    480c:	dd ca       	rjmp	.-2630   	; 0x3dc8 <keybad_System+0x1e>
		{
			LCD_Commands(0XC1);
    480e:	81 ec       	ldi	r24, 0xC1	; 193
    4810:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <LCD_Commands>
			Sum = PASS;
    4814:	de 01       	movw	r26, r28
    4816:	a9 58       	subi	r26, 0x89	; 137
    4818:	bf 4f       	sbci	r27, 0xFF	; 255
    481a:	fe 01       	movw	r30, r28
    481c:	e7 58       	subi	r30, 0x87	; 135
    481e:	ff 4f       	sbci	r31, 0xFF	; 255
    4820:	80 81       	ld	r24, Z
    4822:	91 81       	ldd	r25, Z+1	; 0x01
    4824:	11 96       	adiw	r26, 0x01	; 1
    4826:	9c 93       	st	X, r25
    4828:	8e 93       	st	-X, r24
			for(uint8 i=0 ; i<3 ; i++)
    482a:	fe 01       	movw	r30, r28
    482c:	ef 58       	subi	r30, 0x8F	; 143
    482e:	ff 4f       	sbci	r31, 0xFF	; 255
    4830:	10 82       	st	Z, r1
    4832:	cf c0       	rjmp	.+414    	; 0x49d2 <keybad_System+0xc28>
			{
				PASS = KEYBAD_ReturnData() ;
    4834:	0e 94 35 1c 	call	0x386a	; 0x386a <KEYBAD_ReturnData>
    4838:	fe 01       	movw	r30, r28
    483a:	e7 58       	subi	r30, 0x87	; 135
    483c:	ff 4f       	sbci	r31, 0xFF	; 255
    483e:	88 2f       	mov	r24, r24
    4840:	90 e0       	ldi	r25, 0x00	; 0
    4842:	91 83       	std	Z+1, r25	; 0x01
    4844:	80 83       	st	Z, r24
    4846:	fe 01       	movw	r30, r28
    4848:	ed 5b       	subi	r30, 0xBD	; 189
    484a:	ff 4f       	sbci	r31, 0xFF	; 255
    484c:	80 e0       	ldi	r24, 0x00	; 0
    484e:	90 e0       	ldi	r25, 0x00	; 0
    4850:	aa e7       	ldi	r26, 0x7A	; 122
    4852:	b3 e4       	ldi	r27, 0x43	; 67
    4854:	80 83       	st	Z, r24
    4856:	91 83       	std	Z+1, r25	; 0x01
    4858:	a2 83       	std	Z+2, r26	; 0x02
    485a:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    485c:	8e 01       	movw	r16, r28
    485e:	01 5c       	subi	r16, 0xC1	; 193
    4860:	1f 4f       	sbci	r17, 0xFF	; 255
    4862:	fe 01       	movw	r30, r28
    4864:	ed 5b       	subi	r30, 0xBD	; 189
    4866:	ff 4f       	sbci	r31, 0xFF	; 255
    4868:	60 81       	ld	r22, Z
    486a:	71 81       	ldd	r23, Z+1	; 0x01
    486c:	82 81       	ldd	r24, Z+2	; 0x02
    486e:	93 81       	ldd	r25, Z+3	; 0x03
    4870:	20 e0       	ldi	r18, 0x00	; 0
    4872:	30 e0       	ldi	r19, 0x00	; 0
    4874:	4a ef       	ldi	r20, 0xFA	; 250
    4876:	54 e4       	ldi	r21, 0x44	; 68
    4878:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    487c:	dc 01       	movw	r26, r24
    487e:	cb 01       	movw	r24, r22
    4880:	f8 01       	movw	r30, r16
    4882:	80 83       	st	Z, r24
    4884:	91 83       	std	Z+1, r25	; 0x01
    4886:	a2 83       	std	Z+2, r26	; 0x02
    4888:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    488a:	fe 01       	movw	r30, r28
    488c:	ff 96       	adiw	r30, 0x3f	; 63
    488e:	60 81       	ld	r22, Z
    4890:	71 81       	ldd	r23, Z+1	; 0x01
    4892:	82 81       	ldd	r24, Z+2	; 0x02
    4894:	93 81       	ldd	r25, Z+3	; 0x03
    4896:	20 e0       	ldi	r18, 0x00	; 0
    4898:	30 e0       	ldi	r19, 0x00	; 0
    489a:	40 e8       	ldi	r20, 0x80	; 128
    489c:	5f e3       	ldi	r21, 0x3F	; 63
    489e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    48a2:	88 23       	and	r24, r24
    48a4:	2c f4       	brge	.+10     	; 0x48b0 <keybad_System+0xb06>
		__ticks = 1;
    48a6:	81 e0       	ldi	r24, 0x01	; 1
    48a8:	90 e0       	ldi	r25, 0x00	; 0
    48aa:	9e af       	std	Y+62, r25	; 0x3e
    48ac:	8d af       	std	Y+61, r24	; 0x3d
    48ae:	46 c0       	rjmp	.+140    	; 0x493c <keybad_System+0xb92>
	else if (__tmp > 65535)
    48b0:	fe 01       	movw	r30, r28
    48b2:	ff 96       	adiw	r30, 0x3f	; 63
    48b4:	60 81       	ld	r22, Z
    48b6:	71 81       	ldd	r23, Z+1	; 0x01
    48b8:	82 81       	ldd	r24, Z+2	; 0x02
    48ba:	93 81       	ldd	r25, Z+3	; 0x03
    48bc:	20 e0       	ldi	r18, 0x00	; 0
    48be:	3f ef       	ldi	r19, 0xFF	; 255
    48c0:	4f e7       	ldi	r20, 0x7F	; 127
    48c2:	57 e4       	ldi	r21, 0x47	; 71
    48c4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    48c8:	18 16       	cp	r1, r24
    48ca:	64 f5       	brge	.+88     	; 0x4924 <keybad_System+0xb7a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    48cc:	fe 01       	movw	r30, r28
    48ce:	ed 5b       	subi	r30, 0xBD	; 189
    48d0:	ff 4f       	sbci	r31, 0xFF	; 255
    48d2:	60 81       	ld	r22, Z
    48d4:	71 81       	ldd	r23, Z+1	; 0x01
    48d6:	82 81       	ldd	r24, Z+2	; 0x02
    48d8:	93 81       	ldd	r25, Z+3	; 0x03
    48da:	20 e0       	ldi	r18, 0x00	; 0
    48dc:	30 e0       	ldi	r19, 0x00	; 0
    48de:	40 e2       	ldi	r20, 0x20	; 32
    48e0:	51 e4       	ldi	r21, 0x41	; 65
    48e2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    48e6:	dc 01       	movw	r26, r24
    48e8:	cb 01       	movw	r24, r22
    48ea:	bc 01       	movw	r22, r24
    48ec:	cd 01       	movw	r24, r26
    48ee:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    48f2:	dc 01       	movw	r26, r24
    48f4:	cb 01       	movw	r24, r22
    48f6:	9e af       	std	Y+62, r25	; 0x3e
    48f8:	8d af       	std	Y+61, r24	; 0x3d
    48fa:	0f c0       	rjmp	.+30     	; 0x491a <keybad_System+0xb70>
    48fc:	88 ec       	ldi	r24, 0xC8	; 200
    48fe:	90 e0       	ldi	r25, 0x00	; 0
    4900:	9c af       	std	Y+60, r25	; 0x3c
    4902:	8b af       	std	Y+59, r24	; 0x3b
    4904:	8b ad       	ldd	r24, Y+59	; 0x3b
    4906:	9c ad       	ldd	r25, Y+60	; 0x3c
    4908:	01 97       	sbiw	r24, 0x01	; 1
    490a:	f1 f7       	brne	.-4      	; 0x4908 <keybad_System+0xb5e>
    490c:	9c af       	std	Y+60, r25	; 0x3c
    490e:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4910:	8d ad       	ldd	r24, Y+61	; 0x3d
    4912:	9e ad       	ldd	r25, Y+62	; 0x3e
    4914:	01 97       	sbiw	r24, 0x01	; 1
    4916:	9e af       	std	Y+62, r25	; 0x3e
    4918:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    491a:	8d ad       	ldd	r24, Y+61	; 0x3d
    491c:	9e ad       	ldd	r25, Y+62	; 0x3e
    491e:	00 97       	sbiw	r24, 0x00	; 0
    4920:	69 f7       	brne	.-38     	; 0x48fc <keybad_System+0xb52>
    4922:	16 c0       	rjmp	.+44     	; 0x4950 <keybad_System+0xba6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4924:	fe 01       	movw	r30, r28
    4926:	ff 96       	adiw	r30, 0x3f	; 63
    4928:	60 81       	ld	r22, Z
    492a:	71 81       	ldd	r23, Z+1	; 0x01
    492c:	82 81       	ldd	r24, Z+2	; 0x02
    492e:	93 81       	ldd	r25, Z+3	; 0x03
    4930:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4934:	dc 01       	movw	r26, r24
    4936:	cb 01       	movw	r24, r22
    4938:	9e af       	std	Y+62, r25	; 0x3e
    493a:	8d af       	std	Y+61, r24	; 0x3d
    493c:	8d ad       	ldd	r24, Y+61	; 0x3d
    493e:	9e ad       	ldd	r25, Y+62	; 0x3e
    4940:	9a af       	std	Y+58, r25	; 0x3a
    4942:	89 af       	std	Y+57, r24	; 0x39
    4944:	89 ad       	ldd	r24, Y+57	; 0x39
    4946:	9a ad       	ldd	r25, Y+58	; 0x3a
    4948:	01 97       	sbiw	r24, 0x01	; 1
    494a:	f1 f7       	brne	.-4      	; 0x4948 <keybad_System+0xb9e>
    494c:	9a af       	std	Y+58, r25	; 0x3a
    494e:	89 af       	std	Y+57, r24	; 0x39
				_delay_ms(250);
				CLCD_voidWriteNumber(PASS);
    4950:	fe 01       	movw	r30, r28
    4952:	e7 58       	subi	r30, 0x87	; 135
    4954:	ff 4f       	sbci	r31, 0xFF	; 255
    4956:	80 81       	ld	r24, Z
    4958:	91 81       	ldd	r25, Z+1	; 0x01
    495a:	cc 01       	movw	r24, r24
    495c:	a0 e0       	ldi	r26, 0x00	; 0
    495e:	b0 e0       	ldi	r27, 0x00	; 0
    4960:	bc 01       	movw	r22, r24
    4962:	cd 01       	movw	r24, r26
    4964:	0e 94 1b 1b 	call	0x3636	; 0x3636 <CLCD_voidWriteNumber>
				if(PASS>=0 && PASS<=9)
    4968:	fe 01       	movw	r30, r28
    496a:	e7 58       	subi	r30, 0x87	; 135
    496c:	ff 4f       	sbci	r31, 0xFF	; 255
    496e:	80 81       	ld	r24, Z
    4970:	91 81       	ldd	r25, Z+1	; 0x01
    4972:	8a 30       	cpi	r24, 0x0A	; 10
    4974:	91 05       	cpc	r25, r1
    4976:	e8 f4       	brcc	.+58     	; 0x49b2 <keybad_System+0xc08>
				{
					Sum = Sum*10 + PASS;
    4978:	fe 01       	movw	r30, r28
    497a:	e9 58       	subi	r30, 0x89	; 137
    497c:	ff 4f       	sbci	r31, 0xFF	; 255
    497e:	80 81       	ld	r24, Z
    4980:	91 81       	ldd	r25, Z+1	; 0x01
    4982:	9c 01       	movw	r18, r24
    4984:	22 0f       	add	r18, r18
    4986:	33 1f       	adc	r19, r19
    4988:	c9 01       	movw	r24, r18
    498a:	88 0f       	add	r24, r24
    498c:	99 1f       	adc	r25, r25
    498e:	88 0f       	add	r24, r24
    4990:	99 1f       	adc	r25, r25
    4992:	28 0f       	add	r18, r24
    4994:	39 1f       	adc	r19, r25
    4996:	de 01       	movw	r26, r28
    4998:	a9 58       	subi	r26, 0x89	; 137
    499a:	bf 4f       	sbci	r27, 0xFF	; 255
    499c:	fe 01       	movw	r30, r28
    499e:	e7 58       	subi	r30, 0x87	; 135
    49a0:	ff 4f       	sbci	r31, 0xFF	; 255
    49a2:	80 81       	ld	r24, Z
    49a4:	91 81       	ldd	r25, Z+1	; 0x01
    49a6:	82 0f       	add	r24, r18
    49a8:	93 1f       	adc	r25, r19
    49aa:	11 96       	adiw	r26, 0x01	; 1
    49ac:	9c 93       	st	X, r25
    49ae:	8e 93       	st	-X, r24
    49b0:	07 c0       	rjmp	.+14     	; 0x49c0 <keybad_System+0xc16>
				}
				else
				{
					LCD_Commands(0X80);
    49b2:	80 e8       	ldi	r24, 0x80	; 128
    49b4:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <LCD_Commands>
					LCD_Write_String("Your Input Is Wrong");
    49b8:	8d e9       	ldi	r24, 0x9D	; 157
    49ba:	90 e0       	ldi	r25, 0x00	; 0
    49bc:	0e 94 4d 19 	call	0x329a	; 0x329a <LCD_Write_String>
		}
		else if(PASS>=0 && PASS<=9 && PASS!=43 && PASS!=42 && PASS!=45 && PASS!=46 && PASS!=67 && PASS!=61 ) // Check is ok or nok
		{
			LCD_Commands(0XC1);
			Sum = PASS;
			for(uint8 i=0 ; i<3 ; i++)
    49c0:	de 01       	movw	r26, r28
    49c2:	af 58       	subi	r26, 0x8F	; 143
    49c4:	bf 4f       	sbci	r27, 0xFF	; 255
    49c6:	fe 01       	movw	r30, r28
    49c8:	ef 58       	subi	r30, 0x8F	; 143
    49ca:	ff 4f       	sbci	r31, 0xFF	; 255
    49cc:	80 81       	ld	r24, Z
    49ce:	8f 5f       	subi	r24, 0xFF	; 255
    49d0:	8c 93       	st	X, r24
    49d2:	fe 01       	movw	r30, r28
    49d4:	ef 58       	subi	r30, 0x8F	; 143
    49d6:	ff 4f       	sbci	r31, 0xFF	; 255
    49d8:	80 81       	ld	r24, Z
    49da:	83 30       	cpi	r24, 0x03	; 3
    49dc:	08 f4       	brcc	.+2      	; 0x49e0 <keybad_System+0xc36>
    49de:	2a cf       	rjmp	.-428    	; 0x4834 <keybad_System+0xa8a>
				{
					LCD_Commands(0X80);
					LCD_Write_String("Your Input Is Wrong");
				}
			}
			if(Sum==9999)
    49e0:	fe 01       	movw	r30, r28
    49e2:	e9 58       	subi	r30, 0x89	; 137
    49e4:	ff 4f       	sbci	r31, 0xFF	; 255
    49e6:	80 81       	ld	r24, Z
    49e8:	91 81       	ldd	r25, Z+1	; 0x01
    49ea:	f7 e2       	ldi	r31, 0x27	; 39
    49ec:	8f 30       	cpi	r24, 0x0F	; 15
    49ee:	9f 07       	cpc	r25, r31
    49f0:	09 f0       	breq	.+2      	; 0x49f4 <keybad_System+0xc4a>
    49f2:	f2 c0       	rjmp	.+484    	; 0x4bd8 <keybad_System+0xe2e>
			{
				Sevro_Degre(0);
    49f4:	80 e0       	ldi	r24, 0x00	; 0
    49f6:	0e 94 71 13 	call	0x26e2	; 0x26e2 <Sevro_Degre>
    49fa:	80 e0       	ldi	r24, 0x00	; 0
    49fc:	90 e0       	ldi	r25, 0x00	; 0
    49fe:	aa ef       	ldi	r26, 0xFA	; 250
    4a00:	b3 e4       	ldi	r27, 0x43	; 67
    4a02:	8d ab       	std	Y+53, r24	; 0x35
    4a04:	9e ab       	std	Y+54, r25	; 0x36
    4a06:	af ab       	std	Y+55, r26	; 0x37
    4a08:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4a0a:	6d a9       	ldd	r22, Y+53	; 0x35
    4a0c:	7e a9       	ldd	r23, Y+54	; 0x36
    4a0e:	8f a9       	ldd	r24, Y+55	; 0x37
    4a10:	98 ad       	ldd	r25, Y+56	; 0x38
    4a12:	20 e0       	ldi	r18, 0x00	; 0
    4a14:	30 e0       	ldi	r19, 0x00	; 0
    4a16:	4a ef       	ldi	r20, 0xFA	; 250
    4a18:	54 e4       	ldi	r21, 0x44	; 68
    4a1a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4a1e:	dc 01       	movw	r26, r24
    4a20:	cb 01       	movw	r24, r22
    4a22:	89 ab       	std	Y+49, r24	; 0x31
    4a24:	9a ab       	std	Y+50, r25	; 0x32
    4a26:	ab ab       	std	Y+51, r26	; 0x33
    4a28:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    4a2a:	69 a9       	ldd	r22, Y+49	; 0x31
    4a2c:	7a a9       	ldd	r23, Y+50	; 0x32
    4a2e:	8b a9       	ldd	r24, Y+51	; 0x33
    4a30:	9c a9       	ldd	r25, Y+52	; 0x34
    4a32:	20 e0       	ldi	r18, 0x00	; 0
    4a34:	30 e0       	ldi	r19, 0x00	; 0
    4a36:	40 e8       	ldi	r20, 0x80	; 128
    4a38:	5f e3       	ldi	r21, 0x3F	; 63
    4a3a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4a3e:	88 23       	and	r24, r24
    4a40:	2c f4       	brge	.+10     	; 0x4a4c <keybad_System+0xca2>
		__ticks = 1;
    4a42:	81 e0       	ldi	r24, 0x01	; 1
    4a44:	90 e0       	ldi	r25, 0x00	; 0
    4a46:	98 ab       	std	Y+48, r25	; 0x30
    4a48:	8f a7       	std	Y+47, r24	; 0x2f
    4a4a:	3f c0       	rjmp	.+126    	; 0x4aca <keybad_System+0xd20>
	else if (__tmp > 65535)
    4a4c:	69 a9       	ldd	r22, Y+49	; 0x31
    4a4e:	7a a9       	ldd	r23, Y+50	; 0x32
    4a50:	8b a9       	ldd	r24, Y+51	; 0x33
    4a52:	9c a9       	ldd	r25, Y+52	; 0x34
    4a54:	20 e0       	ldi	r18, 0x00	; 0
    4a56:	3f ef       	ldi	r19, 0xFF	; 255
    4a58:	4f e7       	ldi	r20, 0x7F	; 127
    4a5a:	57 e4       	ldi	r21, 0x47	; 71
    4a5c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4a60:	18 16       	cp	r1, r24
    4a62:	4c f5       	brge	.+82     	; 0x4ab6 <keybad_System+0xd0c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4a64:	6d a9       	ldd	r22, Y+53	; 0x35
    4a66:	7e a9       	ldd	r23, Y+54	; 0x36
    4a68:	8f a9       	ldd	r24, Y+55	; 0x37
    4a6a:	98 ad       	ldd	r25, Y+56	; 0x38
    4a6c:	20 e0       	ldi	r18, 0x00	; 0
    4a6e:	30 e0       	ldi	r19, 0x00	; 0
    4a70:	40 e2       	ldi	r20, 0x20	; 32
    4a72:	51 e4       	ldi	r21, 0x41	; 65
    4a74:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4a78:	dc 01       	movw	r26, r24
    4a7a:	cb 01       	movw	r24, r22
    4a7c:	bc 01       	movw	r22, r24
    4a7e:	cd 01       	movw	r24, r26
    4a80:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4a84:	dc 01       	movw	r26, r24
    4a86:	cb 01       	movw	r24, r22
    4a88:	98 ab       	std	Y+48, r25	; 0x30
    4a8a:	8f a7       	std	Y+47, r24	; 0x2f
    4a8c:	0f c0       	rjmp	.+30     	; 0x4aac <keybad_System+0xd02>
    4a8e:	88 ec       	ldi	r24, 0xC8	; 200
    4a90:	90 e0       	ldi	r25, 0x00	; 0
    4a92:	9e a7       	std	Y+46, r25	; 0x2e
    4a94:	8d a7       	std	Y+45, r24	; 0x2d
    4a96:	8d a5       	ldd	r24, Y+45	; 0x2d
    4a98:	9e a5       	ldd	r25, Y+46	; 0x2e
    4a9a:	01 97       	sbiw	r24, 0x01	; 1
    4a9c:	f1 f7       	brne	.-4      	; 0x4a9a <keybad_System+0xcf0>
    4a9e:	9e a7       	std	Y+46, r25	; 0x2e
    4aa0:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4aa2:	8f a5       	ldd	r24, Y+47	; 0x2f
    4aa4:	98 a9       	ldd	r25, Y+48	; 0x30
    4aa6:	01 97       	sbiw	r24, 0x01	; 1
    4aa8:	98 ab       	std	Y+48, r25	; 0x30
    4aaa:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4aac:	8f a5       	ldd	r24, Y+47	; 0x2f
    4aae:	98 a9       	ldd	r25, Y+48	; 0x30
    4ab0:	00 97       	sbiw	r24, 0x00	; 0
    4ab2:	69 f7       	brne	.-38     	; 0x4a8e <keybad_System+0xce4>
    4ab4:	14 c0       	rjmp	.+40     	; 0x4ade <keybad_System+0xd34>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4ab6:	69 a9       	ldd	r22, Y+49	; 0x31
    4ab8:	7a a9       	ldd	r23, Y+50	; 0x32
    4aba:	8b a9       	ldd	r24, Y+51	; 0x33
    4abc:	9c a9       	ldd	r25, Y+52	; 0x34
    4abe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4ac2:	dc 01       	movw	r26, r24
    4ac4:	cb 01       	movw	r24, r22
    4ac6:	98 ab       	std	Y+48, r25	; 0x30
    4ac8:	8f a7       	std	Y+47, r24	; 0x2f
    4aca:	8f a5       	ldd	r24, Y+47	; 0x2f
    4acc:	98 a9       	ldd	r25, Y+48	; 0x30
    4ace:	9c a7       	std	Y+44, r25	; 0x2c
    4ad0:	8b a7       	std	Y+43, r24	; 0x2b
    4ad2:	8b a5       	ldd	r24, Y+43	; 0x2b
    4ad4:	9c a5       	ldd	r25, Y+44	; 0x2c
    4ad6:	01 97       	sbiw	r24, 0x01	; 1
    4ad8:	f1 f7       	brne	.-4      	; 0x4ad6 <keybad_System+0xd2c>
    4ada:	9c a7       	std	Y+44, r25	; 0x2c
    4adc:	8b a7       	std	Y+43, r24	; 0x2b
				_delay_ms(500);
				Sevro_Degre(90);
    4ade:	8a e5       	ldi	r24, 0x5A	; 90
    4ae0:	0e 94 71 13 	call	0x26e2	; 0x26e2 <Sevro_Degre>
    4ae4:	80 e0       	ldi	r24, 0x00	; 0
    4ae6:	90 e0       	ldi	r25, 0x00	; 0
    4ae8:	aa ef       	ldi	r26, 0xFA	; 250
    4aea:	b3 e4       	ldi	r27, 0x43	; 67
    4aec:	8f a3       	std	Y+39, r24	; 0x27
    4aee:	98 a7       	std	Y+40, r25	; 0x28
    4af0:	a9 a7       	std	Y+41, r26	; 0x29
    4af2:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4af4:	6f a1       	ldd	r22, Y+39	; 0x27
    4af6:	78 a5       	ldd	r23, Y+40	; 0x28
    4af8:	89 a5       	ldd	r24, Y+41	; 0x29
    4afa:	9a a5       	ldd	r25, Y+42	; 0x2a
    4afc:	20 e0       	ldi	r18, 0x00	; 0
    4afe:	30 e0       	ldi	r19, 0x00	; 0
    4b00:	4a ef       	ldi	r20, 0xFA	; 250
    4b02:	54 e4       	ldi	r21, 0x44	; 68
    4b04:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4b08:	dc 01       	movw	r26, r24
    4b0a:	cb 01       	movw	r24, r22
    4b0c:	8b a3       	std	Y+35, r24	; 0x23
    4b0e:	9c a3       	std	Y+36, r25	; 0x24
    4b10:	ad a3       	std	Y+37, r26	; 0x25
    4b12:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    4b14:	6b a1       	ldd	r22, Y+35	; 0x23
    4b16:	7c a1       	ldd	r23, Y+36	; 0x24
    4b18:	8d a1       	ldd	r24, Y+37	; 0x25
    4b1a:	9e a1       	ldd	r25, Y+38	; 0x26
    4b1c:	20 e0       	ldi	r18, 0x00	; 0
    4b1e:	30 e0       	ldi	r19, 0x00	; 0
    4b20:	40 e8       	ldi	r20, 0x80	; 128
    4b22:	5f e3       	ldi	r21, 0x3F	; 63
    4b24:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4b28:	88 23       	and	r24, r24
    4b2a:	2c f4       	brge	.+10     	; 0x4b36 <keybad_System+0xd8c>
		__ticks = 1;
    4b2c:	81 e0       	ldi	r24, 0x01	; 1
    4b2e:	90 e0       	ldi	r25, 0x00	; 0
    4b30:	9a a3       	std	Y+34, r25	; 0x22
    4b32:	89 a3       	std	Y+33, r24	; 0x21
    4b34:	3f c0       	rjmp	.+126    	; 0x4bb4 <keybad_System+0xe0a>
	else if (__tmp > 65535)
    4b36:	6b a1       	ldd	r22, Y+35	; 0x23
    4b38:	7c a1       	ldd	r23, Y+36	; 0x24
    4b3a:	8d a1       	ldd	r24, Y+37	; 0x25
    4b3c:	9e a1       	ldd	r25, Y+38	; 0x26
    4b3e:	20 e0       	ldi	r18, 0x00	; 0
    4b40:	3f ef       	ldi	r19, 0xFF	; 255
    4b42:	4f e7       	ldi	r20, 0x7F	; 127
    4b44:	57 e4       	ldi	r21, 0x47	; 71
    4b46:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4b4a:	18 16       	cp	r1, r24
    4b4c:	4c f5       	brge	.+82     	; 0x4ba0 <keybad_System+0xdf6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4b4e:	6f a1       	ldd	r22, Y+39	; 0x27
    4b50:	78 a5       	ldd	r23, Y+40	; 0x28
    4b52:	89 a5       	ldd	r24, Y+41	; 0x29
    4b54:	9a a5       	ldd	r25, Y+42	; 0x2a
    4b56:	20 e0       	ldi	r18, 0x00	; 0
    4b58:	30 e0       	ldi	r19, 0x00	; 0
    4b5a:	40 e2       	ldi	r20, 0x20	; 32
    4b5c:	51 e4       	ldi	r21, 0x41	; 65
    4b5e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4b62:	dc 01       	movw	r26, r24
    4b64:	cb 01       	movw	r24, r22
    4b66:	bc 01       	movw	r22, r24
    4b68:	cd 01       	movw	r24, r26
    4b6a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4b6e:	dc 01       	movw	r26, r24
    4b70:	cb 01       	movw	r24, r22
    4b72:	9a a3       	std	Y+34, r25	; 0x22
    4b74:	89 a3       	std	Y+33, r24	; 0x21
    4b76:	0f c0       	rjmp	.+30     	; 0x4b96 <keybad_System+0xdec>
    4b78:	88 ec       	ldi	r24, 0xC8	; 200
    4b7a:	90 e0       	ldi	r25, 0x00	; 0
    4b7c:	98 a3       	std	Y+32, r25	; 0x20
    4b7e:	8f 8f       	std	Y+31, r24	; 0x1f
    4b80:	8f 8d       	ldd	r24, Y+31	; 0x1f
    4b82:	98 a1       	ldd	r25, Y+32	; 0x20
    4b84:	01 97       	sbiw	r24, 0x01	; 1
    4b86:	f1 f7       	brne	.-4      	; 0x4b84 <keybad_System+0xdda>
    4b88:	98 a3       	std	Y+32, r25	; 0x20
    4b8a:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4b8c:	89 a1       	ldd	r24, Y+33	; 0x21
    4b8e:	9a a1       	ldd	r25, Y+34	; 0x22
    4b90:	01 97       	sbiw	r24, 0x01	; 1
    4b92:	9a a3       	std	Y+34, r25	; 0x22
    4b94:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4b96:	89 a1       	ldd	r24, Y+33	; 0x21
    4b98:	9a a1       	ldd	r25, Y+34	; 0x22
    4b9a:	00 97       	sbiw	r24, 0x00	; 0
    4b9c:	69 f7       	brne	.-38     	; 0x4b78 <keybad_System+0xdce>
    4b9e:	14 c0       	rjmp	.+40     	; 0x4bc8 <keybad_System+0xe1e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4ba0:	6b a1       	ldd	r22, Y+35	; 0x23
    4ba2:	7c a1       	ldd	r23, Y+36	; 0x24
    4ba4:	8d a1       	ldd	r24, Y+37	; 0x25
    4ba6:	9e a1       	ldd	r25, Y+38	; 0x26
    4ba8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4bac:	dc 01       	movw	r26, r24
    4bae:	cb 01       	movw	r24, r22
    4bb0:	9a a3       	std	Y+34, r25	; 0x22
    4bb2:	89 a3       	std	Y+33, r24	; 0x21
    4bb4:	89 a1       	ldd	r24, Y+33	; 0x21
    4bb6:	9a a1       	ldd	r25, Y+34	; 0x22
    4bb8:	9e 8f       	std	Y+30, r25	; 0x1e
    4bba:	8d 8f       	std	Y+29, r24	; 0x1d
    4bbc:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4bbe:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4bc0:	01 97       	sbiw	r24, 0x01	; 1
    4bc2:	f1 f7       	brne	.-4      	; 0x4bc0 <keybad_System+0xe16>
    4bc4:	9e 8f       	std	Y+30, r25	; 0x1e
    4bc6:	8d 8f       	std	Y+29, r24	; 0x1d
				_delay_ms(500);
				Sevro_Degre(0);
    4bc8:	80 e0       	ldi	r24, 0x00	; 0
    4bca:	0e 94 71 13 	call	0x26e2	; 0x26e2 <Sevro_Degre>
				Counter=0;
    4bce:	10 92 f0 01 	sts	0x01F0, r1
    4bd2:	10 92 ef 01 	sts	0x01EF, r1
    4bd6:	a2 c0       	rjmp	.+324    	; 0x4d1c <keybad_System+0xf72>
			}
			else if(Sum!=9999)
    4bd8:	fe 01       	movw	r30, r28
    4bda:	e9 58       	subi	r30, 0x89	; 137
    4bdc:	ff 4f       	sbci	r31, 0xFF	; 255
    4bde:	80 81       	ld	r24, Z
    4be0:	91 81       	ldd	r25, Z+1	; 0x01
    4be2:	27 e2       	ldi	r18, 0x27	; 39
    4be4:	8f 30       	cpi	r24, 0x0F	; 15
    4be6:	92 07       	cpc	r25, r18
    4be8:	09 f4       	brne	.+2      	; 0x4bec <keybad_System+0xe42>
    4bea:	98 c0       	rjmp	.+304    	; 0x4d1c <keybad_System+0xf72>
			{
				Counter++;
    4bec:	80 91 ef 01 	lds	r24, 0x01EF
    4bf0:	90 91 f0 01 	lds	r25, 0x01F0
    4bf4:	01 96       	adiw	r24, 0x01	; 1
    4bf6:	90 93 f0 01 	sts	0x01F0, r25
    4bfa:	80 93 ef 01 	sts	0x01EF, r24
				SpetialSeven7(Counter);
    4bfe:	80 91 ef 01 	lds	r24, 0x01EF
    4c02:	90 91 f0 01 	lds	r25, 0x01F0
    4c06:	0e 94 b3 12 	call	0x2566	; 0x2566 <SpetialSeven7>
				LCD_Commands(0X80);
    4c0a:	80 e8       	ldi	r24, 0x80	; 128
    4c0c:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <LCD_Commands>
				LCD_Write_String("Wrong PASS ");
    4c10:	81 eb       	ldi	r24, 0xB1	; 177
    4c12:	90 e0       	ldi	r25, 0x00	; 0
    4c14:	0e 94 4d 19 	call	0x329a	; 0x329a <LCD_Write_String>
				LCD_Commands(0XC0);
    4c18:	80 ec       	ldi	r24, 0xC0	; 192
    4c1a:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <LCD_Commands>
				LCD_Write_String("TRY AGAIN ");
    4c1e:	8d eb       	ldi	r24, 0xBD	; 189
    4c20:	90 e0       	ldi	r25, 0x00	; 0
    4c22:	0e 94 4d 19 	call	0x329a	; 0x329a <LCD_Write_String>
    4c26:	80 e0       	ldi	r24, 0x00	; 0
    4c28:	90 e0       	ldi	r25, 0x00	; 0
    4c2a:	af e2       	ldi	r26, 0x2F	; 47
    4c2c:	b4 e4       	ldi	r27, 0x44	; 68
    4c2e:	89 8f       	std	Y+25, r24	; 0x19
    4c30:	9a 8f       	std	Y+26, r25	; 0x1a
    4c32:	ab 8f       	std	Y+27, r26	; 0x1b
    4c34:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4c36:	69 8d       	ldd	r22, Y+25	; 0x19
    4c38:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4c3a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4c3c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4c3e:	20 e0       	ldi	r18, 0x00	; 0
    4c40:	30 e0       	ldi	r19, 0x00	; 0
    4c42:	4a ef       	ldi	r20, 0xFA	; 250
    4c44:	54 e4       	ldi	r21, 0x44	; 68
    4c46:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4c4a:	dc 01       	movw	r26, r24
    4c4c:	cb 01       	movw	r24, r22
    4c4e:	8d 8b       	std	Y+21, r24	; 0x15
    4c50:	9e 8b       	std	Y+22, r25	; 0x16
    4c52:	af 8b       	std	Y+23, r26	; 0x17
    4c54:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    4c56:	6d 89       	ldd	r22, Y+21	; 0x15
    4c58:	7e 89       	ldd	r23, Y+22	; 0x16
    4c5a:	8f 89       	ldd	r24, Y+23	; 0x17
    4c5c:	98 8d       	ldd	r25, Y+24	; 0x18
    4c5e:	20 e0       	ldi	r18, 0x00	; 0
    4c60:	30 e0       	ldi	r19, 0x00	; 0
    4c62:	40 e8       	ldi	r20, 0x80	; 128
    4c64:	5f e3       	ldi	r21, 0x3F	; 63
    4c66:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4c6a:	88 23       	and	r24, r24
    4c6c:	2c f4       	brge	.+10     	; 0x4c78 <keybad_System+0xece>
		__ticks = 1;
    4c6e:	81 e0       	ldi	r24, 0x01	; 1
    4c70:	90 e0       	ldi	r25, 0x00	; 0
    4c72:	9c 8b       	std	Y+20, r25	; 0x14
    4c74:	8b 8b       	std	Y+19, r24	; 0x13
    4c76:	3f c0       	rjmp	.+126    	; 0x4cf6 <keybad_System+0xf4c>
	else if (__tmp > 65535)
    4c78:	6d 89       	ldd	r22, Y+21	; 0x15
    4c7a:	7e 89       	ldd	r23, Y+22	; 0x16
    4c7c:	8f 89       	ldd	r24, Y+23	; 0x17
    4c7e:	98 8d       	ldd	r25, Y+24	; 0x18
    4c80:	20 e0       	ldi	r18, 0x00	; 0
    4c82:	3f ef       	ldi	r19, 0xFF	; 255
    4c84:	4f e7       	ldi	r20, 0x7F	; 127
    4c86:	57 e4       	ldi	r21, 0x47	; 71
    4c88:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4c8c:	18 16       	cp	r1, r24
    4c8e:	4c f5       	brge	.+82     	; 0x4ce2 <keybad_System+0xf38>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4c90:	69 8d       	ldd	r22, Y+25	; 0x19
    4c92:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4c94:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4c96:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4c98:	20 e0       	ldi	r18, 0x00	; 0
    4c9a:	30 e0       	ldi	r19, 0x00	; 0
    4c9c:	40 e2       	ldi	r20, 0x20	; 32
    4c9e:	51 e4       	ldi	r21, 0x41	; 65
    4ca0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4ca4:	dc 01       	movw	r26, r24
    4ca6:	cb 01       	movw	r24, r22
    4ca8:	bc 01       	movw	r22, r24
    4caa:	cd 01       	movw	r24, r26
    4cac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4cb0:	dc 01       	movw	r26, r24
    4cb2:	cb 01       	movw	r24, r22
    4cb4:	9c 8b       	std	Y+20, r25	; 0x14
    4cb6:	8b 8b       	std	Y+19, r24	; 0x13
    4cb8:	0f c0       	rjmp	.+30     	; 0x4cd8 <keybad_System+0xf2e>
    4cba:	88 ec       	ldi	r24, 0xC8	; 200
    4cbc:	90 e0       	ldi	r25, 0x00	; 0
    4cbe:	9a 8b       	std	Y+18, r25	; 0x12
    4cc0:	89 8b       	std	Y+17, r24	; 0x11
    4cc2:	89 89       	ldd	r24, Y+17	; 0x11
    4cc4:	9a 89       	ldd	r25, Y+18	; 0x12
    4cc6:	01 97       	sbiw	r24, 0x01	; 1
    4cc8:	f1 f7       	brne	.-4      	; 0x4cc6 <keybad_System+0xf1c>
    4cca:	9a 8b       	std	Y+18, r25	; 0x12
    4ccc:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4cce:	8b 89       	ldd	r24, Y+19	; 0x13
    4cd0:	9c 89       	ldd	r25, Y+20	; 0x14
    4cd2:	01 97       	sbiw	r24, 0x01	; 1
    4cd4:	9c 8b       	std	Y+20, r25	; 0x14
    4cd6:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4cd8:	8b 89       	ldd	r24, Y+19	; 0x13
    4cda:	9c 89       	ldd	r25, Y+20	; 0x14
    4cdc:	00 97       	sbiw	r24, 0x00	; 0
    4cde:	69 f7       	brne	.-38     	; 0x4cba <keybad_System+0xf10>
    4ce0:	14 c0       	rjmp	.+40     	; 0x4d0a <keybad_System+0xf60>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4ce2:	6d 89       	ldd	r22, Y+21	; 0x15
    4ce4:	7e 89       	ldd	r23, Y+22	; 0x16
    4ce6:	8f 89       	ldd	r24, Y+23	; 0x17
    4ce8:	98 8d       	ldd	r25, Y+24	; 0x18
    4cea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4cee:	dc 01       	movw	r26, r24
    4cf0:	cb 01       	movw	r24, r22
    4cf2:	9c 8b       	std	Y+20, r25	; 0x14
    4cf4:	8b 8b       	std	Y+19, r24	; 0x13
    4cf6:	8b 89       	ldd	r24, Y+19	; 0x13
    4cf8:	9c 89       	ldd	r25, Y+20	; 0x14
    4cfa:	98 8b       	std	Y+16, r25	; 0x10
    4cfc:	8f 87       	std	Y+15, r24	; 0x0f
    4cfe:	8f 85       	ldd	r24, Y+15	; 0x0f
    4d00:	98 89       	ldd	r25, Y+16	; 0x10
    4d02:	01 97       	sbiw	r24, 0x01	; 1
    4d04:	f1 f7       	brne	.-4      	; 0x4d02 <keybad_System+0xf58>
    4d06:	98 8b       	std	Y+16, r25	; 0x10
    4d08:	8f 87       	std	Y+15, r24	; 0x0f

				_delay_ms(700);

				Lcd_Clear();
    4d0a:	0e 94 76 19 	call	0x32ec	; 0x32ec <Lcd_Clear>

				LCD_Commands(0X80);
    4d0e:	80 e8       	ldi	r24, 0x80	; 128
    4d10:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <LCD_Commands>
				LCD_Write_String("Enter your PASS");
    4d14:	8c e7       	ldi	r24, 0x7C	; 124
    4d16:	90 e0       	ldi	r25, 0x00	; 0
    4d18:	0e 94 4d 19 	call	0x329a	; 0x329a <LCD_Write_String>

			}

			if(Counter==0 || Counter==3)
    4d1c:	80 91 ef 01 	lds	r24, 0x01EF
    4d20:	90 91 f0 01 	lds	r25, 0x01F0
    4d24:	00 97       	sbiw	r24, 0x00	; 0
    4d26:	41 f0       	breq	.+16     	; 0x4d38 <keybad_System+0xf8e>
    4d28:	80 91 ef 01 	lds	r24, 0x01EF
    4d2c:	90 91 f0 01 	lds	r25, 0x01F0
    4d30:	83 30       	cpi	r24, 0x03	; 3
    4d32:	91 05       	cpc	r25, r1
    4d34:	09 f0       	breq	.+2      	; 0x4d38 <keybad_System+0xf8e>
    4d36:	48 c8       	rjmp	.-3952   	; 0x3dc8 <keybad_System+0x1e>
			{
				if(Counter==3)
    4d38:	80 91 ef 01 	lds	r24, 0x01EF
    4d3c:	90 91 f0 01 	lds	r25, 0x01F0
    4d40:	83 30       	cpi	r24, 0x03	; 3
    4d42:	91 05       	cpc	r25, r1
    4d44:	09 f0       	breq	.+2      	; 0x4d48 <keybad_System+0xf9e>
    4d46:	8a c0       	rjmp	.+276    	; 0x4e5c <keybad_System+0x10b2>
				{
					Lcd_Clear();
    4d48:	0e 94 76 19 	call	0x32ec	; 0x32ec <Lcd_Clear>
					LCD_Commands(0X80);
    4d4c:	80 e8       	ldi	r24, 0x80	; 128
    4d4e:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <LCD_Commands>
					LCD_Commands(0XC0);
    4d52:	80 ec       	ldi	r24, 0xC0	; 192
    4d54:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <LCD_Commands>
					LCD_Write_String("TRY LATER....... ");
    4d58:	88 ec       	ldi	r24, 0xC8	; 200
    4d5a:	90 e0       	ldi	r25, 0x00	; 0
    4d5c:	0e 94 4d 19 	call	0x329a	; 0x329a <LCD_Write_String>

					BUZZER_ON_OFF(ON);
    4d60:	80 e0       	ldi	r24, 0x00	; 0
    4d62:	0e 94 ff 1d 	call	0x3bfe	; 0x3bfe <BUZZER_ON_OFF>
    4d66:	80 e0       	ldi	r24, 0x00	; 0
    4d68:	90 e0       	ldi	r25, 0x00	; 0
    4d6a:	af e2       	ldi	r26, 0x2F	; 47
    4d6c:	b4 e4       	ldi	r27, 0x44	; 68
    4d6e:	8b 87       	std	Y+11, r24	; 0x0b
    4d70:	9c 87       	std	Y+12, r25	; 0x0c
    4d72:	ad 87       	std	Y+13, r26	; 0x0d
    4d74:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4d76:	6b 85       	ldd	r22, Y+11	; 0x0b
    4d78:	7c 85       	ldd	r23, Y+12	; 0x0c
    4d7a:	8d 85       	ldd	r24, Y+13	; 0x0d
    4d7c:	9e 85       	ldd	r25, Y+14	; 0x0e
    4d7e:	20 e0       	ldi	r18, 0x00	; 0
    4d80:	30 e0       	ldi	r19, 0x00	; 0
    4d82:	4a ef       	ldi	r20, 0xFA	; 250
    4d84:	54 e4       	ldi	r21, 0x44	; 68
    4d86:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4d8a:	dc 01       	movw	r26, r24
    4d8c:	cb 01       	movw	r24, r22
    4d8e:	8f 83       	std	Y+7, r24	; 0x07
    4d90:	98 87       	std	Y+8, r25	; 0x08
    4d92:	a9 87       	std	Y+9, r26	; 0x09
    4d94:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4d96:	6f 81       	ldd	r22, Y+7	; 0x07
    4d98:	78 85       	ldd	r23, Y+8	; 0x08
    4d9a:	89 85       	ldd	r24, Y+9	; 0x09
    4d9c:	9a 85       	ldd	r25, Y+10	; 0x0a
    4d9e:	20 e0       	ldi	r18, 0x00	; 0
    4da0:	30 e0       	ldi	r19, 0x00	; 0
    4da2:	40 e8       	ldi	r20, 0x80	; 128
    4da4:	5f e3       	ldi	r21, 0x3F	; 63
    4da6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4daa:	88 23       	and	r24, r24
    4dac:	2c f4       	brge	.+10     	; 0x4db8 <keybad_System+0x100e>
		__ticks = 1;
    4dae:	81 e0       	ldi	r24, 0x01	; 1
    4db0:	90 e0       	ldi	r25, 0x00	; 0
    4db2:	9e 83       	std	Y+6, r25	; 0x06
    4db4:	8d 83       	std	Y+5, r24	; 0x05
    4db6:	3f c0       	rjmp	.+126    	; 0x4e36 <keybad_System+0x108c>
	else if (__tmp > 65535)
    4db8:	6f 81       	ldd	r22, Y+7	; 0x07
    4dba:	78 85       	ldd	r23, Y+8	; 0x08
    4dbc:	89 85       	ldd	r24, Y+9	; 0x09
    4dbe:	9a 85       	ldd	r25, Y+10	; 0x0a
    4dc0:	20 e0       	ldi	r18, 0x00	; 0
    4dc2:	3f ef       	ldi	r19, 0xFF	; 255
    4dc4:	4f e7       	ldi	r20, 0x7F	; 127
    4dc6:	57 e4       	ldi	r21, 0x47	; 71
    4dc8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4dcc:	18 16       	cp	r1, r24
    4dce:	4c f5       	brge	.+82     	; 0x4e22 <keybad_System+0x1078>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4dd0:	6b 85       	ldd	r22, Y+11	; 0x0b
    4dd2:	7c 85       	ldd	r23, Y+12	; 0x0c
    4dd4:	8d 85       	ldd	r24, Y+13	; 0x0d
    4dd6:	9e 85       	ldd	r25, Y+14	; 0x0e
    4dd8:	20 e0       	ldi	r18, 0x00	; 0
    4dda:	30 e0       	ldi	r19, 0x00	; 0
    4ddc:	40 e2       	ldi	r20, 0x20	; 32
    4dde:	51 e4       	ldi	r21, 0x41	; 65
    4de0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4de4:	dc 01       	movw	r26, r24
    4de6:	cb 01       	movw	r24, r22
    4de8:	bc 01       	movw	r22, r24
    4dea:	cd 01       	movw	r24, r26
    4dec:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4df0:	dc 01       	movw	r26, r24
    4df2:	cb 01       	movw	r24, r22
    4df4:	9e 83       	std	Y+6, r25	; 0x06
    4df6:	8d 83       	std	Y+5, r24	; 0x05
    4df8:	0f c0       	rjmp	.+30     	; 0x4e18 <keybad_System+0x106e>
    4dfa:	88 ec       	ldi	r24, 0xC8	; 200
    4dfc:	90 e0       	ldi	r25, 0x00	; 0
    4dfe:	9c 83       	std	Y+4, r25	; 0x04
    4e00:	8b 83       	std	Y+3, r24	; 0x03
    4e02:	8b 81       	ldd	r24, Y+3	; 0x03
    4e04:	9c 81       	ldd	r25, Y+4	; 0x04
    4e06:	01 97       	sbiw	r24, 0x01	; 1
    4e08:	f1 f7       	brne	.-4      	; 0x4e06 <keybad_System+0x105c>
    4e0a:	9c 83       	std	Y+4, r25	; 0x04
    4e0c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4e0e:	8d 81       	ldd	r24, Y+5	; 0x05
    4e10:	9e 81       	ldd	r25, Y+6	; 0x06
    4e12:	01 97       	sbiw	r24, 0x01	; 1
    4e14:	9e 83       	std	Y+6, r25	; 0x06
    4e16:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4e18:	8d 81       	ldd	r24, Y+5	; 0x05
    4e1a:	9e 81       	ldd	r25, Y+6	; 0x06
    4e1c:	00 97       	sbiw	r24, 0x00	; 0
    4e1e:	69 f7       	brne	.-38     	; 0x4dfa <keybad_System+0x1050>
    4e20:	14 c0       	rjmp	.+40     	; 0x4e4a <keybad_System+0x10a0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4e22:	6f 81       	ldd	r22, Y+7	; 0x07
    4e24:	78 85       	ldd	r23, Y+8	; 0x08
    4e26:	89 85       	ldd	r24, Y+9	; 0x09
    4e28:	9a 85       	ldd	r25, Y+10	; 0x0a
    4e2a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4e2e:	dc 01       	movw	r26, r24
    4e30:	cb 01       	movw	r24, r22
    4e32:	9e 83       	std	Y+6, r25	; 0x06
    4e34:	8d 83       	std	Y+5, r24	; 0x05
    4e36:	8d 81       	ldd	r24, Y+5	; 0x05
    4e38:	9e 81       	ldd	r25, Y+6	; 0x06
    4e3a:	9a 83       	std	Y+2, r25	; 0x02
    4e3c:	89 83       	std	Y+1, r24	; 0x01
    4e3e:	89 81       	ldd	r24, Y+1	; 0x01
    4e40:	9a 81       	ldd	r25, Y+2	; 0x02
    4e42:	01 97       	sbiw	r24, 0x01	; 1
    4e44:	f1 f7       	brne	.-4      	; 0x4e42 <keybad_System+0x1098>
    4e46:	9a 83       	std	Y+2, r25	; 0x02
    4e48:	89 83       	std	Y+1, r24	; 0x01

					_delay_ms(700);

					Lcd_Clear();
    4e4a:	0e 94 76 19 	call	0x32ec	; 0x32ec <Lcd_Clear>

					LCD_Commands(0X80);
    4e4e:	80 e8       	ldi	r24, 0x80	; 128
    4e50:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <LCD_Commands>
					LCD_Write_String("Enter your PASS");
    4e54:	8c e7       	ldi	r24, 0x7C	; 124
    4e56:	90 e0       	ldi	r25, 0x00	; 0
    4e58:	0e 94 4d 19 	call	0x329a	; 0x329a <LCD_Write_String>


				}
				Lcd_Clear();
    4e5c:	0e 94 76 19 	call	0x32ec	; 0x32ec <Lcd_Clear>
		}
	}



}
    4e60:	cd 57       	subi	r28, 0x7D	; 125
    4e62:	df 4f       	sbci	r29, 0xFF	; 255
    4e64:	0f b6       	in	r0, 0x3f	; 63
    4e66:	f8 94       	cli
    4e68:	de bf       	out	0x3e, r29	; 62
    4e6a:	0f be       	out	0x3f, r0	; 63
    4e6c:	cd bf       	out	0x3d, r28	; 61
    4e6e:	cf 91       	pop	r28
    4e70:	df 91       	pop	r29
    4e72:	1f 91       	pop	r17
    4e74:	0f 91       	pop	r16
    4e76:	08 95       	ret

00004e78 <__udivmodqi4>:
    4e78:	99 1b       	sub	r25, r25
    4e7a:	79 e0       	ldi	r23, 0x09	; 9
    4e7c:	04 c0       	rjmp	.+8      	; 0x4e86 <__udivmodqi4_ep>

00004e7e <__udivmodqi4_loop>:
    4e7e:	99 1f       	adc	r25, r25
    4e80:	96 17       	cp	r25, r22
    4e82:	08 f0       	brcs	.+2      	; 0x4e86 <__udivmodqi4_ep>
    4e84:	96 1b       	sub	r25, r22

00004e86 <__udivmodqi4_ep>:
    4e86:	88 1f       	adc	r24, r24
    4e88:	7a 95       	dec	r23
    4e8a:	c9 f7       	brne	.-14     	; 0x4e7e <__udivmodqi4_loop>
    4e8c:	80 95       	com	r24
    4e8e:	08 95       	ret

00004e90 <__udivmodsi4>:
    4e90:	a1 e2       	ldi	r26, 0x21	; 33
    4e92:	1a 2e       	mov	r1, r26
    4e94:	aa 1b       	sub	r26, r26
    4e96:	bb 1b       	sub	r27, r27
    4e98:	fd 01       	movw	r30, r26
    4e9a:	0d c0       	rjmp	.+26     	; 0x4eb6 <__udivmodsi4_ep>

00004e9c <__udivmodsi4_loop>:
    4e9c:	aa 1f       	adc	r26, r26
    4e9e:	bb 1f       	adc	r27, r27
    4ea0:	ee 1f       	adc	r30, r30
    4ea2:	ff 1f       	adc	r31, r31
    4ea4:	a2 17       	cp	r26, r18
    4ea6:	b3 07       	cpc	r27, r19
    4ea8:	e4 07       	cpc	r30, r20
    4eaa:	f5 07       	cpc	r31, r21
    4eac:	20 f0       	brcs	.+8      	; 0x4eb6 <__udivmodsi4_ep>
    4eae:	a2 1b       	sub	r26, r18
    4eb0:	b3 0b       	sbc	r27, r19
    4eb2:	e4 0b       	sbc	r30, r20
    4eb4:	f5 0b       	sbc	r31, r21

00004eb6 <__udivmodsi4_ep>:
    4eb6:	66 1f       	adc	r22, r22
    4eb8:	77 1f       	adc	r23, r23
    4eba:	88 1f       	adc	r24, r24
    4ebc:	99 1f       	adc	r25, r25
    4ebe:	1a 94       	dec	r1
    4ec0:	69 f7       	brne	.-38     	; 0x4e9c <__udivmodsi4_loop>
    4ec2:	60 95       	com	r22
    4ec4:	70 95       	com	r23
    4ec6:	80 95       	com	r24
    4ec8:	90 95       	com	r25
    4eca:	9b 01       	movw	r18, r22
    4ecc:	ac 01       	movw	r20, r24
    4ece:	bd 01       	movw	r22, r26
    4ed0:	cf 01       	movw	r24, r30
    4ed2:	08 95       	ret

00004ed4 <__prologue_saves__>:
    4ed4:	2f 92       	push	r2
    4ed6:	3f 92       	push	r3
    4ed8:	4f 92       	push	r4
    4eda:	5f 92       	push	r5
    4edc:	6f 92       	push	r6
    4ede:	7f 92       	push	r7
    4ee0:	8f 92       	push	r8
    4ee2:	9f 92       	push	r9
    4ee4:	af 92       	push	r10
    4ee6:	bf 92       	push	r11
    4ee8:	cf 92       	push	r12
    4eea:	df 92       	push	r13
    4eec:	ef 92       	push	r14
    4eee:	ff 92       	push	r15
    4ef0:	0f 93       	push	r16
    4ef2:	1f 93       	push	r17
    4ef4:	cf 93       	push	r28
    4ef6:	df 93       	push	r29
    4ef8:	cd b7       	in	r28, 0x3d	; 61
    4efa:	de b7       	in	r29, 0x3e	; 62
    4efc:	ca 1b       	sub	r28, r26
    4efe:	db 0b       	sbc	r29, r27
    4f00:	0f b6       	in	r0, 0x3f	; 63
    4f02:	f8 94       	cli
    4f04:	de bf       	out	0x3e, r29	; 62
    4f06:	0f be       	out	0x3f, r0	; 63
    4f08:	cd bf       	out	0x3d, r28	; 61
    4f0a:	09 94       	ijmp

00004f0c <__epilogue_restores__>:
    4f0c:	2a 88       	ldd	r2, Y+18	; 0x12
    4f0e:	39 88       	ldd	r3, Y+17	; 0x11
    4f10:	48 88       	ldd	r4, Y+16	; 0x10
    4f12:	5f 84       	ldd	r5, Y+15	; 0x0f
    4f14:	6e 84       	ldd	r6, Y+14	; 0x0e
    4f16:	7d 84       	ldd	r7, Y+13	; 0x0d
    4f18:	8c 84       	ldd	r8, Y+12	; 0x0c
    4f1a:	9b 84       	ldd	r9, Y+11	; 0x0b
    4f1c:	aa 84       	ldd	r10, Y+10	; 0x0a
    4f1e:	b9 84       	ldd	r11, Y+9	; 0x09
    4f20:	c8 84       	ldd	r12, Y+8	; 0x08
    4f22:	df 80       	ldd	r13, Y+7	; 0x07
    4f24:	ee 80       	ldd	r14, Y+6	; 0x06
    4f26:	fd 80       	ldd	r15, Y+5	; 0x05
    4f28:	0c 81       	ldd	r16, Y+4	; 0x04
    4f2a:	1b 81       	ldd	r17, Y+3	; 0x03
    4f2c:	aa 81       	ldd	r26, Y+2	; 0x02
    4f2e:	b9 81       	ldd	r27, Y+1	; 0x01
    4f30:	ce 0f       	add	r28, r30
    4f32:	d1 1d       	adc	r29, r1
    4f34:	0f b6       	in	r0, 0x3f	; 63
    4f36:	f8 94       	cli
    4f38:	de bf       	out	0x3e, r29	; 62
    4f3a:	0f be       	out	0x3f, r0	; 63
    4f3c:	cd bf       	out	0x3d, r28	; 61
    4f3e:	ed 01       	movw	r28, r26
    4f40:	08 95       	ret

00004f42 <_exit>:
    4f42:	f8 94       	cli

00004f44 <__stop_program>:
    4f44:	ff cf       	rjmp	.-2      	; 0x4f44 <__stop_program>
