{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 14:30:36 2016 " "Info: Processing started: Wed Nov 23 14:30:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sigma_delta -c sigma_delta --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sigma_delta -c sigma_delta --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Info: Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "vme_service_clock " "Warning: Clock Setting \"vme_service_clock\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "fast_clock " "Warning: Clock Setting \"fast_clock\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|PS_DFF_1:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|PS_DFF_1:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|PS_DFF_1:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|inst10 " "Info: Detected gated clock \"CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|inst10\" as buffer" {  } { { "CL_ALTLVDS_Input.bdf" "" { Schematic "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/CL_ALTLVDS_Input.bdf" { { 1576 4152 4216 1624 "inst10" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|PS_Compare_8:inst5\|lpm_compare:lpm_compare_component\|cmpr_kgi:auto_generated\|alb_dffe\[0\] " "Info: Detected ripple clock \"CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|PS_Compare_8:inst5\|lpm_compare:lpm_compare_component\|cmpr_kgi:auto_generated\|alb_dffe\[0\]\" as buffer" {  } { { "db/cmpr_kgi.tdf" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cmpr_kgi.tdf" 31 10 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|PS_Compare_8:inst5\|lpm_compare:lpm_compare_component\|cmpr_kgi:auto_generated\|alb_dffe\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|wire_tx_clk0\[0\] register CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|txreg\[0\] register CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|tx_0~data_in_reg 23.723 ns " "Info: Slack time is 23.723 ns for clock \"CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|wire_tx_clk0\[0\]\" between source register \"CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|txreg\[0\]\" and destination register \"CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|tx_0~data_in_reg\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.534 ns + Largest register register " "Info: + Largest register to register requirement is 24.534 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "27.000 ns + " "Info: + Setup relationship between source and destination is 27.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 27.000 ns " "Info: + Latch edge is 27.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|wire_tx_clk0\[0\] 4.000 ns -1.000 ns  50 " "Info: Clock period of Destination clock \"CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|wire_tx_clk0\[0\]\" is 4.000 ns with  offset of -1.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns -90.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of -90.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 7 " "Info: Multicycle Setup factor for Destination register is 7" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0 32.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.746 ns + Largest " "Info: + Largest clock skew is -1.746 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|wire_tx_clk0\[0\] destination -1.515 ns + Shortest register " "Info: + Shortest clock path from clock \"CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|wire_tx_clk0\[0\]\" to destination register is -1.515 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|wire_tx_clk0\[0\]  -5.848 ns + Early " "Info: + Early clock latency of clock \"CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|wire_tx_clk0\[0\]\" is -5.848 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-5.848 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0] CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0] } "NODE_NAME" } } { "db/cl_altlvds_tx_1_lvds_tx3.v" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cl_altlvds_tx_1_lvds_tx3.v" 50 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -5.848 ns CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|wire_tx_clk0\[0\] 1 CLK PLL_8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -5.848 ns; Loc. = PLL_8; Fanout = 2; CLK Node = 'CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|wire_tx_clk0\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0] } "NODE_NAME" } } { "db/cl_altlvds_tx_1_lvds_tx3.v" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cl_altlvds_tx_1_lvds_tx3.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.950 ns) + CELL(1.296 ns) -1.602 ns CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|tx_0~load_reg 2 REG SERDESTX_X0_Y21_N5 1 " "Info: 2: + IC(2.950 ns) + CELL(1.296 ns) = -1.602 ns; Loc. = SERDESTX_X0_Y21_N5; Fanout = 1; REG Node = 'CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|tx_0~load_reg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.246 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0] CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~load_reg } "NODE_NAME" } } { "db/cl_altlvds_tx_1_lvds_tx3.v" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cl_altlvds_tx_1_lvds_tx3.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.087 ns) -1.515 ns CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|tx_0~data_in_reg 3 REG SERDESTX_X0_Y21_N5 0 " "Info: 3: + IC(0.000 ns) + CELL(0.087 ns) = -1.515 ns; Loc. = SERDESTX_X0_Y21_N5; Fanout = 0; REG Node = 'CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|tx_0~data_in_reg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.087 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~load_reg CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg } "NODE_NAME" } } { "db/cl_altlvds_tx_1_lvds_tx3.v" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cl_altlvds_tx_1_lvds_tx3.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.383 ns ( 31.92 % ) " "Info: Total cell delay = 1.383 ns ( 31.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.950 ns ( 68.08 % ) " "Info: Total interconnect delay = 2.950 ns ( 68.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-1.515 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0] CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~load_reg CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-1.515 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0] {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~load_reg {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg {} } { 0.000ns 2.950ns 0.000ns } { 0.000ns 1.296ns 0.087ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0 source 0.231 ns - Longest register " "Info: - Longest clock path from clock \"CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0\" to source register is 0.231 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0  -4.178 ns + Late " "Info: + Late clock latency of clock \"CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0\" is -4.178 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-4.178 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -4.178 ns CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -4.178 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.085 ns) + CELL(0.000 ns) -2.093 ns CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G1 22 " "Info: 2: + IC(2.085 ns) + CELL(0.000 ns) = -2.093 ns; Loc. = CLKCTRL_G1; Fanout = 22; COMB Node = 'CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.085 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.828 ns) 0.231 ns CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|txreg\[0\] 3 REG LCFF_X7_Y21_N17 1 " "Info: 3: + IC(1.496 ns) + CELL(0.828 ns) = 0.231 ns; Loc. = LCFF_X7_Y21_N17; Fanout = 1; REG Node = 'CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|txreg\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.324 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[0] } "NODE_NAME" } } { "db/cl_altlvds_tx_1_lvds_tx3.v" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cl_altlvds_tx_1_lvds_tx3.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.828 ns ( 18.78 % ) " "Info: Total cell delay = 0.828 ns ( 18.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.581 ns ( 81.22 % ) " "Info: Total interconnect delay = 3.581 ns ( 81.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.231 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.231 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 {} CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[0] {} } { 0.000ns 2.085ns 1.496ns } { 0.000ns 0.000ns 0.828ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-1.515 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0] CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~load_reg CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-1.515 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0] {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~load_reg {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg {} } { 0.000ns 2.950ns 0.000ns } { 0.000ns 1.296ns 0.087ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.231 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.231 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 {} CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[0] {} } { 0.000ns 2.085ns 1.496ns } { 0.000ns 0.000ns 0.828ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.127 ns - " "Info: - Micro clock to output delay of source is 0.127 ns" {  } { { "db/cl_altlvds_tx_1_lvds_tx3.v" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cl_altlvds_tx_1_lvds_tx3.v" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.593 ns - " "Info: - Micro setup delay of destination is 0.593 ns" {  } { { "db/cl_altlvds_tx_1_lvds_tx3.v" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cl_altlvds_tx_1_lvds_tx3.v" 83 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-1.515 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0] CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~load_reg CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-1.515 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0] {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~load_reg {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg {} } { 0.000ns 2.950ns 0.000ns } { 0.000ns 1.296ns 0.087ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.231 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.231 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 {} CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[0] {} } { 0.000ns 2.085ns 1.496ns } { 0.000ns 0.000ns 0.828ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.811 ns - Longest register register " "Info: - Longest register to register delay is 0.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|txreg\[0\] 1 REG LCFF_X7_Y21_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y21_N17; Fanout = 1; REG Node = 'CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|txreg\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[0] } "NODE_NAME" } } { "db/cl_altlvds_tx_1_lvds_tx3.v" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cl_altlvds_tx_1_lvds_tx3.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.116 ns) 0.811 ns CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|tx_0~data_in_reg 2 REG SERDESTX_X0_Y21_N5 0 " "Info: 2: + IC(0.695 ns) + CELL(0.116 ns) = 0.811 ns; Loc. = SERDESTX_X0_Y21_N5; Fanout = 0; REG Node = 'CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|tx_0~data_in_reg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.811 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[0] CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg } "NODE_NAME" } } { "db/cl_altlvds_tx_1_lvds_tx3.v" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cl_altlvds_tx_1_lvds_tx3.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.116 ns ( 14.30 % ) " "Info: Total cell delay = 0.116 ns ( 14.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.695 ns ( 85.70 % ) " "Info: Total interconnect delay = 0.695 ns ( 85.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.811 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[0] CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.811 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[0] {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg {} } { 0.000ns 0.695ns } { 0.000ns 0.116ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-1.515 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0] CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~load_reg CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-1.515 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0] {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~load_reg {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg {} } { 0.000ns 2.950ns 0.000ns } { 0.000ns 1.296ns 0.087ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.231 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.231 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 {} CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[0] {} } { 0.000ns 2.085ns 1.496ns } { 0.000ns 0.000ns 0.828ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.811 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[0] CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.811 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[0] {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg {} } { 0.000ns 0.695ns } { 0.000ns 0.116ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0 register CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_DFF_16:inst11\|lpm_ff:lpm_ff_component\|dffs\[5\] register CL_TOP:inst\|CL_DFF_8:inst124\|lpm_ff:lpm_ff_component\|dffs\[1\] 2.304 ns " "Info: Slack time is 2.304 ns for clock \"CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0\" between source register \"CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_DFF_16:inst11\|lpm_ff:lpm_ff_component\|dffs\[5\]\" and destination register \"CL_TOP:inst\|CL_DFF_8:inst124\|lpm_ff:lpm_ff_component\|dffs\[1\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.826 ns + Largest register register " "Info: + Largest register to register requirement is 3.826 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.000 ns + " "Info: + Setup relationship between source and destination is 8.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.000 ns " "Info: + Latch edge is 8.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0 32.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst82\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst82\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.926 ns + Largest " "Info: + Largest clock skew is -3.926 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0 destination 0.237 ns + Shortest register " "Info: + Shortest clock path from clock \"CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0\" to destination register is 0.237 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0  -4.178 ns + Early " "Info: + Early clock latency of clock \"CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0\" is -4.178 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-4.178 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -4.178 ns CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -4.178 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.085 ns) + CELL(0.000 ns) -2.093 ns CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G1 22 " "Info: 2: + IC(2.085 ns) + CELL(0.000 ns) = -2.093 ns; Loc. = CLKCTRL_G1; Fanout = 22; COMB Node = 'CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.085 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.502 ns) + CELL(0.828 ns) 0.237 ns CL_TOP:inst\|CL_DFF_8:inst124\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X16_Y22_N21 1 " "Info: 3: + IC(1.502 ns) + CELL(0.828 ns) = 0.237 ns; Loc. = LCFF_X16_Y22_N21; Fanout = 1; REG Node = 'CL_TOP:inst\|CL_DFF_8:inst124\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.330 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_DFF_8:inst124|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.828 ns ( 18.75 % ) " "Info: Total cell delay = 0.828 ns ( 18.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.587 ns ( 81.25 % ) " "Info: Total interconnect delay = 3.587 ns ( 81.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.237 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_DFF_8:inst124|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.237 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 {} CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_DFF_8:inst124|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 2.085ns 1.502ns } { 0.000ns 0.000ns 0.828ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst82\|altpll:altpll_component\|_clk0 source 4.163 ns - Longest register " "Info: - Longest clock path from clock \"altpll00:inst82\|altpll:altpll_component\|_clk0\" to source register is 4.163 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll00:inst82\|altpll:altpll_component\|_clk0  -3.676 ns + Late " "Info: + Late clock latency of clock \"altpll00:inst82\|altpll:altpll_component\|_clk0\" is -3.676 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-3.676 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.676 ns altpll00:inst82\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.676 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll00:inst82\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst82|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.746 ns) + CELL(0.000 ns) -1.930 ns altpll00:inst82\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 1657 " "Info: 2: + IC(1.746 ns) + CELL(0.000 ns) = -1.930 ns; Loc. = CLKCTRL_G5; Fanout = 1657; COMB Node = 'altpll00:inst82\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.746 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.955 ns) 0.500 ns CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|PS_Compare_8:inst5\|lpm_compare:lpm_compare_component\|cmpr_kgi:auto_generated\|alb_dffe\[0\] 3 REG LCFF_X1_Y24_N11 13 " "Info: 3: + IC(1.475 ns) + CELL(0.955 ns) = 0.500 ns; Loc. = LCFF_X1_Y24_N11; Fanout = 13; REG Node = 'CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|PS_Compare_8:inst5\|lpm_compare:lpm_compare_component\|cmpr_kgi:auto_generated\|alb_dffe\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.430 ns" { altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Compare_8:inst5|lpm_compare:lpm_compare_component|cmpr_kgi:auto_generated|alb_dffe[0] } "NODE_NAME" } } { "db/cmpr_kgi.tdf" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cmpr_kgi.tdf" 31 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.071 ns) 0.864 ns CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|inst10 4 COMB LCCOMB_X1_Y24_N16 4 " "Info: 4: + IC(0.293 ns) + CELL(0.071 ns) = 0.864 ns; Loc. = LCCOMB_X1_Y24_N16; Fanout = 4; COMB Node = 'CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|inst10'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.364 ns" { CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Compare_8:inst5|lpm_compare:lpm_compare_component|cmpr_kgi:auto_generated|alb_dffe[0] CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10 } "NODE_NAME" } } { "CL_ALTLVDS_Input.bdf" "" { Schematic "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/CL_ALTLVDS_Input.bdf" { { 1576 4152 4216 1624 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.000 ns) 1.833 ns CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|inst10~clkctrl 5 COMB CLKCTRL_G2 16 " "Info: 5: + IC(0.969 ns) + CELL(0.000 ns) = 1.833 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|inst10~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.969 ns" { CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10 CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10~clkctrl } "NODE_NAME" } } { "CL_ALTLVDS_Input.bdf" "" { Schematic "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/CL_ALTLVDS_Input.bdf" { { 1576 4152 4216 1624 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.502 ns) + CELL(0.828 ns) 4.163 ns CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_DFF_16:inst11\|lpm_ff:lpm_ff_component\|dffs\[5\] 6 REG LCFF_X16_Y22_N23 1 " "Info: 6: + IC(1.502 ns) + CELL(0.828 ns) = 4.163 ns; Loc. = LCFF_X16_Y22_N23; Fanout = 1; REG Node = 'CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_DFF_16:inst11\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.330 ns" { CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.854 ns ( 23.65 % ) " "Info: Total cell delay = 1.854 ns ( 23.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.985 ns ( 76.35 % ) " "Info: Total interconnect delay = 5.985 ns ( 76.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.163 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Compare_8:inst5|lpm_compare:lpm_compare_component|cmpr_kgi:auto_generated|alb_dffe[0] CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10 CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.163 ns" { altpll00:inst82|altpll:altpll_component|_clk0 {} altpll00:inst82|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Compare_8:inst5|lpm_compare:lpm_compare_component|cmpr_kgi:auto_generated|alb_dffe[0] {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10 {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.746ns 1.475ns 0.293ns 0.969ns 1.502ns } { 0.000ns 0.000ns 0.955ns 0.071ns 0.000ns 0.828ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.237 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_DFF_8:inst124|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.237 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 {} CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_DFF_8:inst124|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 2.085ns 1.502ns } { 0.000ns 0.000ns 0.828ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.163 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Compare_8:inst5|lpm_compare:lpm_compare_component|cmpr_kgi:auto_generated|alb_dffe[0] CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10 CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.163 ns" { altpll00:inst82|altpll:altpll_component|_clk0 {} altpll00:inst82|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Compare_8:inst5|lpm_compare:lpm_compare_component|cmpr_kgi:auto_generated|alb_dffe[0] {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10 {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.746ns 1.475ns 0.293ns 0.969ns 1.502ns } { 0.000ns 0.000ns 0.955ns 0.071ns 0.000ns 0.828ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.127 ns - " "Info: - Micro clock to output delay of source is 0.127 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.121 ns - " "Info: - Micro setup delay of destination is 0.121 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.237 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_DFF_8:inst124|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.237 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 {} CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_DFF_8:inst124|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 2.085ns 1.502ns } { 0.000ns 0.000ns 0.828ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.163 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Compare_8:inst5|lpm_compare:lpm_compare_component|cmpr_kgi:auto_generated|alb_dffe[0] CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10 CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.163 ns" { altpll00:inst82|altpll:altpll_component|_clk0 {} altpll00:inst82|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Compare_8:inst5|lpm_compare:lpm_compare_component|cmpr_kgi:auto_generated|alb_dffe[0] {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10 {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.746ns 1.475ns 0.293ns 0.969ns 1.502ns } { 0.000ns 0.000ns 0.955ns 0.071ns 0.000ns 0.828ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.522 ns - Longest register register " "Info: - Longest register to register delay is 1.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_DFF_16:inst11\|lpm_ff:lpm_ff_component\|dffs\[5\] 1 REG LCFF_X16_Y22_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y22_N23; Fanout = 1; REG Node = 'CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_DFF_16:inst11\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.478 ns) 0.832 ns CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_MUX_4x4:inst1\|lpm_mux:lpm_mux_component\|mux_g1e:auto_generated\|l2_w1_n0_mux_dataout~0 2 COMB LCCOMB_X16_Y22_N12 1 " "Info: 2: + IC(0.354 ns) + CELL(0.478 ns) = 0.832 ns; Loc. = LCCOMB_X16_Y22_N12; Fanout = 1; COMB Node = 'CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_MUX_4x4:inst1\|lpm_mux:lpm_mux_component\|mux_g1e:auto_generated\|l2_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.832 ns" { CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[5] CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_MUX_4x4:inst1|lpm_mux:lpm_mux_component|mux_g1e:auto_generated|l2_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_g1e.tdf" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/mux_g1e.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.206 ns) 1.315 ns CL_TOP:inst\|CL_MUX_8:inst123\|lpm_mux:lpm_mux_component\|mux_6lc:auto_generated\|l1_w1_n0_mux_dataout~0 3 COMB LCCOMB_X16_Y22_N20 1 " "Info: 3: + IC(0.277 ns) + CELL(0.206 ns) = 1.315 ns; Loc. = LCCOMB_X16_Y22_N20; Fanout = 1; COMB Node = 'CL_TOP:inst\|CL_MUX_8:inst123\|lpm_mux:lpm_mux_component\|mux_6lc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.483 ns" { CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_MUX_4x4:inst1|lpm_mux:lpm_mux_component|mux_g1e:auto_generated|l2_w1_n0_mux_dataout~0 CL_TOP:inst|CL_MUX_8:inst123|lpm_mux:lpm_mux_component|mux_6lc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_6lc.tdf" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/mux_6lc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.207 ns) 1.522 ns CL_TOP:inst\|CL_DFF_8:inst124\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X16_Y22_N21 1 " "Info: 4: + IC(0.000 ns) + CELL(0.207 ns) = 1.522 ns; Loc. = LCFF_X16_Y22_N21; Fanout = 1; REG Node = 'CL_TOP:inst\|CL_DFF_8:inst124\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.207 ns" { CL_TOP:inst|CL_MUX_8:inst123|lpm_mux:lpm_mux_component|mux_6lc:auto_generated|l1_w1_n0_mux_dataout~0 CL_TOP:inst|CL_DFF_8:inst124|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.891 ns ( 58.54 % ) " "Info: Total cell delay = 0.891 ns ( 58.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.631 ns ( 41.46 % ) " "Info: Total interconnect delay = 0.631 ns ( 41.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.522 ns" { CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[5] CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_MUX_4x4:inst1|lpm_mux:lpm_mux_component|mux_g1e:auto_generated|l2_w1_n0_mux_dataout~0 CL_TOP:inst|CL_MUX_8:inst123|lpm_mux:lpm_mux_component|mux_6lc:auto_generated|l1_w1_n0_mux_dataout~0 CL_TOP:inst|CL_DFF_8:inst124|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.522 ns" { CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[5] {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_MUX_4x4:inst1|lpm_mux:lpm_mux_component|mux_g1e:auto_generated|l2_w1_n0_mux_dataout~0 {} CL_TOP:inst|CL_MUX_8:inst123|lpm_mux:lpm_mux_component|mux_6lc:auto_generated|l1_w1_n0_mux_dataout~0 {} CL_TOP:inst|CL_DFF_8:inst124|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.354ns 0.277ns 0.000ns } { 0.000ns 0.478ns 0.206ns 0.207ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.237 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_DFF_8:inst124|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.237 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 {} CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_DFF_8:inst124|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 2.085ns 1.502ns } { 0.000ns 0.000ns 0.828ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.163 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Compare_8:inst5|lpm_compare:lpm_compare_component|cmpr_kgi:auto_generated|alb_dffe[0] CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10 CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.163 ns" { altpll00:inst82|altpll:altpll_component|_clk0 {} altpll00:inst82|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Compare_8:inst5|lpm_compare:lpm_compare_component|cmpr_kgi:auto_generated|alb_dffe[0] {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10 {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.746ns 1.475ns 0.293ns 0.969ns 1.502ns } { 0.000ns 0.000ns 0.955ns 0.071ns 0.000ns 0.828ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.522 ns" { CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[5] CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_MUX_4x4:inst1|lpm_mux:lpm_mux_component|mux_g1e:auto_generated|l2_w1_n0_mux_dataout~0 CL_TOP:inst|CL_MUX_8:inst123|lpm_mux:lpm_mux_component|mux_6lc:auto_generated|l1_w1_n0_mux_dataout~0 CL_TOP:inst|CL_DFF_8:inst124|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.522 ns" { CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[5] {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_MUX_4x4:inst1|lpm_mux:lpm_mux_component|mux_g1e:auto_generated|l2_w1_n0_mux_dataout~0 {} CL_TOP:inst|CL_MUX_8:inst123|lpm_mux:lpm_mux_component|mux_6lc:auto_generated|l1_w1_n0_mux_dataout~0 {} CL_TOP:inst|CL_DFF_8:inst124|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.354ns 0.277ns 0.000ns } { 0.000ns 0.478ns 0.206ns 0.207ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll00:inst82\|altpll:altpll_component\|_clk0 memory CL_TOP:inst\|CL_Data_Delay:inst3\|CL_Pipe_16x128:inst26\|altshift_taps:altshift_taps_component\|shift_taps_qmr:auto_generated\|altsyncram_vca1:altsyncram2\|q_b\[14\] register CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_DFF_16:inst11\|lpm_ff:lpm_ff_component\|dffs\[14\] 2.937 ns " "Info: Slack time is 2.937 ns for clock \"altpll00:inst82\|altpll:altpll_component\|_clk0\" between source memory \"CL_TOP:inst\|CL_Data_Delay:inst3\|CL_Pipe_16x128:inst26\|altshift_taps:altshift_taps_component\|shift_taps_qmr:auto_generated\|altsyncram_vca1:altsyncram2\|q_b\[14\]\" and destination register \"CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_DFF_16:inst11\|lpm_ff:lpm_ff_component\|dffs\[14\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "197.51 MHz 5.063 ns " "Info: Fmax is 197.51 MHz (period= 5.063 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "11.701 ns + Largest memory register " "Info: + Largest memory to register requirement is 11.701 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.000 ns + " "Info: + Setup relationship between source and destination is 8.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.000 ns " "Info: + Latch edge is 8.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll00:inst82\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll00:inst82\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst82\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst82\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.009 ns + Largest " "Info: + Largest clock skew is 4.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst82\|altpll:altpll_component\|_clk0 destination 7.823 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll00:inst82\|altpll:altpll_component\|_clk0\" to destination register is 7.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst82\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll00:inst82\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst82|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.746 ns) + CELL(0.000 ns) 1.746 ns altpll00:inst82\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 1657 " "Info: 2: + IC(1.746 ns) + CELL(0.000 ns) = 1.746 ns; Loc. = CLKCTRL_G5; Fanout = 1657; COMB Node = 'altpll00:inst82\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.746 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.955 ns) 4.176 ns CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|PS_Compare_8:inst5\|lpm_compare:lpm_compare_component\|cmpr_kgi:auto_generated\|alb_dffe\[0\] 3 REG LCFF_X1_Y24_N11 13 " "Info: 3: + IC(1.475 ns) + CELL(0.955 ns) = 4.176 ns; Loc. = LCFF_X1_Y24_N11; Fanout = 13; REG Node = 'CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|PS_Compare_8:inst5\|lpm_compare:lpm_compare_component\|cmpr_kgi:auto_generated\|alb_dffe\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.430 ns" { altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Compare_8:inst5|lpm_compare:lpm_compare_component|cmpr_kgi:auto_generated|alb_dffe[0] } "NODE_NAME" } } { "db/cmpr_kgi.tdf" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cmpr_kgi.tdf" 31 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.071 ns) 4.540 ns CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|inst10 4 COMB LCCOMB_X1_Y24_N16 4 " "Info: 4: + IC(0.293 ns) + CELL(0.071 ns) = 4.540 ns; Loc. = LCCOMB_X1_Y24_N16; Fanout = 4; COMB Node = 'CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|inst10'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.364 ns" { CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Compare_8:inst5|lpm_compare:lpm_compare_component|cmpr_kgi:auto_generated|alb_dffe[0] CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10 } "NODE_NAME" } } { "CL_ALTLVDS_Input.bdf" "" { Schematic "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/CL_ALTLVDS_Input.bdf" { { 1576 4152 4216 1624 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.000 ns) 5.509 ns CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|inst10~clkctrl 5 COMB CLKCTRL_G2 16 " "Info: 5: + IC(0.969 ns) + CELL(0.000 ns) = 5.509 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|inst10~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.969 ns" { CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10 CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10~clkctrl } "NODE_NAME" } } { "CL_ALTLVDS_Input.bdf" "" { Schematic "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/CL_ALTLVDS_Input.bdf" { { 1576 4152 4216 1624 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.828 ns) 7.823 ns CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_DFF_16:inst11\|lpm_ff:lpm_ff_component\|dffs\[14\] 6 REG LCFF_X14_Y20_N31 1 " "Info: 6: + IC(1.486 ns) + CELL(0.828 ns) = 7.823 ns; Loc. = LCFF_X14_Y20_N31; Fanout = 1; REG Node = 'CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_DFF_16:inst11\|lpm_ff:lpm_ff_component\|dffs\[14\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.314 ns" { CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.854 ns ( 23.70 % ) " "Info: Total cell delay = 1.854 ns ( 23.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.969 ns ( 76.30 % ) " "Info: Total interconnect delay = 5.969 ns ( 76.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.823 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Compare_8:inst5|lpm_compare:lpm_compare_component|cmpr_kgi:auto_generated|alb_dffe[0] CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10 CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.823 ns" { altpll00:inst82|altpll:altpll_component|_clk0 {} altpll00:inst82|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Compare_8:inst5|lpm_compare:lpm_compare_component|cmpr_kgi:auto_generated|alb_dffe[0] {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10 {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 1.746ns 1.475ns 0.293ns 0.969ns 1.486ns } { 0.000ns 0.000ns 0.955ns 0.071ns 0.000ns 0.828ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst82\|altpll:altpll_component\|_clk0 source 3.814 ns - Longest memory " "Info: - Longest clock path from clock \"altpll00:inst82\|altpll:altpll_component\|_clk0\" to source memory is 3.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst82\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll00:inst82\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst82|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.746 ns) + CELL(0.000 ns) 1.746 ns altpll00:inst82\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 1657 " "Info: 2: + IC(1.746 ns) + CELL(0.000 ns) = 1.746 ns; Loc. = CLKCTRL_G5; Fanout = 1657; COMB Node = 'altpll00:inst82\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.746 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.553 ns) 3.814 ns CL_TOP:inst\|CL_Data_Delay:inst3\|CL_Pipe_16x128:inst26\|altshift_taps:altshift_taps_component\|shift_taps_qmr:auto_generated\|altsyncram_vca1:altsyncram2\|q_b\[14\] 3 MEM M512_X43_Y23 2 " "Info: 3: + IC(1.515 ns) + CELL(0.553 ns) = 3.814 ns; Loc. = M512_X43_Y23; Fanout = 2; MEM Node = 'CL_TOP:inst\|CL_Data_Delay:inst3\|CL_Pipe_16x128:inst26\|altshift_taps:altshift_taps_component\|shift_taps_qmr:auto_generated\|altsyncram_vca1:altsyncram2\|q_b\[14\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.068 ns" { altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|altsyncram_vca1:altsyncram2|q_b[14] } "NODE_NAME" } } { "db/altsyncram_vca1.tdf" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/altsyncram_vca1.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.553 ns ( 14.50 % ) " "Info: Total cell delay = 0.553 ns ( 14.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.261 ns ( 85.50 % ) " "Info: Total interconnect delay = 3.261 ns ( 85.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.814 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|altsyncram_vca1:altsyncram2|q_b[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.814 ns" { altpll00:inst82|altpll:altpll_component|_clk0 {} altpll00:inst82|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|altsyncram_vca1:altsyncram2|q_b[14] {} } { 0.000ns 1.746ns 1.515ns } { 0.000ns 0.000ns 0.553ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.823 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Compare_8:inst5|lpm_compare:lpm_compare_component|cmpr_kgi:auto_generated|alb_dffe[0] CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10 CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.823 ns" { altpll00:inst82|altpll:altpll_component|_clk0 {} altpll00:inst82|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Compare_8:inst5|lpm_compare:lpm_compare_component|cmpr_kgi:auto_generated|alb_dffe[0] {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10 {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 1.746ns 1.475ns 0.293ns 0.969ns 1.486ns } { 0.000ns 0.000ns 0.955ns 0.071ns 0.000ns 0.828ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.814 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|altsyncram_vca1:altsyncram2|q_b[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.814 ns" { altpll00:inst82|altpll:altpll_component|_clk0 {} altpll00:inst82|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|altsyncram_vca1:altsyncram2|q_b[14] {} } { 0.000ns 1.746ns 1.515ns } { 0.000ns 0.000ns 0.553ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.187 ns - " "Info: - Micro clock to output delay of source is 0.187 ns" {  } { { "db/altsyncram_vca1.tdf" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/altsyncram_vca1.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.121 ns - " "Info: - Micro setup delay of destination is 0.121 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.823 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Compare_8:inst5|lpm_compare:lpm_compare_component|cmpr_kgi:auto_generated|alb_dffe[0] CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10 CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.823 ns" { altpll00:inst82|altpll:altpll_component|_clk0 {} altpll00:inst82|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Compare_8:inst5|lpm_compare:lpm_compare_component|cmpr_kgi:auto_generated|alb_dffe[0] {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10 {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 1.746ns 1.475ns 0.293ns 0.969ns 1.486ns } { 0.000ns 0.000ns 0.955ns 0.071ns 0.000ns 0.828ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.814 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|altsyncram_vca1:altsyncram2|q_b[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.814 ns" { altpll00:inst82|altpll:altpll_component|_clk0 {} altpll00:inst82|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|altsyncram_vca1:altsyncram2|q_b[14] {} } { 0.000ns 1.746ns 1.515ns } { 0.000ns 0.000ns 0.553ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.764 ns - Longest memory register " "Info: - Longest memory to register delay is 8.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.087 ns) 0.087 ns CL_TOP:inst\|CL_Data_Delay:inst3\|CL_Pipe_16x128:inst26\|altshift_taps:altshift_taps_component\|shift_taps_qmr:auto_generated\|altsyncram_vca1:altsyncram2\|q_b\[14\] 1 MEM M512_X43_Y23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.087 ns) = 0.087 ns; Loc. = M512_X43_Y23; Fanout = 2; MEM Node = 'CL_TOP:inst\|CL_Data_Delay:inst3\|CL_Pipe_16x128:inst26\|altshift_taps:altshift_taps_component\|shift_taps_qmr:auto_generated\|altsyncram_vca1:altsyncram2\|q_b\[14\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|altsyncram_vca1:altsyncram2|q_b[14] } "NODE_NAME" } } { "db/altsyncram_vca1.tdf" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/altsyncram_vca1.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.050 ns) + CELL(0.364 ns) 2.501 ns CL_TOP:inst\|CL_Data_Delay:inst3\|CL_ProgDelay16x16:inst27\|CL_MUX_16x16:inst2\|lpm_mux:lpm_mux_component\|mux_o4e:auto_generated\|l4_w14_n0_mux_dataout~3 2 COMB LCCOMB_X19_Y20_N0 1 " "Info: 2: + IC(2.050 ns) + CELL(0.364 ns) = 2.501 ns; Loc. = LCCOMB_X19_Y20_N0; Fanout = 1; COMB Node = 'CL_TOP:inst\|CL_Data_Delay:inst3\|CL_ProgDelay16x16:inst27\|CL_MUX_16x16:inst2\|lpm_mux:lpm_mux_component\|mux_o4e:auto_generated\|l4_w14_n0_mux_dataout~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.414 ns" { CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|altsyncram_vca1:altsyncram2|q_b[14] CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_MUX_16x16:inst2|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|l4_w14_n0_mux_dataout~3 } "NODE_NAME" } } { "db/mux_o4e.tdf" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/mux_o4e.tdf" 258 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.273 ns) + CELL(0.507 ns) 5.281 ns CL_TOP:inst\|CL_Data_Delay:inst3\|CL_ProgDelay16x16:inst27\|CL_MUX_16x16:inst2\|lpm_mux:lpm_mux_component\|mux_o4e:auto_generated\|l4_w14_n0_mux_dataout~4 3 COMB LCCOMB_X19_Y20_N18 1 " "Info: 3: + IC(2.273 ns) + CELL(0.507 ns) = 5.281 ns; Loc. = LCCOMB_X19_Y20_N18; Fanout = 1; COMB Node = 'CL_TOP:inst\|CL_Data_Delay:inst3\|CL_ProgDelay16x16:inst27\|CL_MUX_16x16:inst2\|lpm_mux:lpm_mux_component\|mux_o4e:auto_generated\|l4_w14_n0_mux_dataout~4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.780 ns" { CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_MUX_16x16:inst2|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|l4_w14_n0_mux_dataout~3 CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_MUX_16x16:inst2|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|l4_w14_n0_mux_dataout~4 } "NODE_NAME" } } { "db/mux_o4e.tdf" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/mux_o4e.tdf" 258 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.069 ns) + CELL(0.414 ns) 8.764 ns CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_DFF_16:inst11\|lpm_ff:lpm_ff_component\|dffs\[14\] 4 REG LCFF_X14_Y20_N31 1 " "Info: 4: + IC(3.069 ns) + CELL(0.414 ns) = 8.764 ns; Loc. = LCFF_X14_Y20_N31; Fanout = 1; REG Node = 'CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_DFF_16:inst11\|lpm_ff:lpm_ff_component\|dffs\[14\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.483 ns" { CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_MUX_16x16:inst2|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|l4_w14_n0_mux_dataout~4 CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.372 ns ( 15.65 % ) " "Info: Total cell delay = 1.372 ns ( 15.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.392 ns ( 84.35 % ) " "Info: Total interconnect delay = 7.392 ns ( 84.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.764 ns" { CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|altsyncram_vca1:altsyncram2|q_b[14] CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_MUX_16x16:inst2|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|l4_w14_n0_mux_dataout~3 CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_MUX_16x16:inst2|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|l4_w14_n0_mux_dataout~4 CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.764 ns" { CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|altsyncram_vca1:altsyncram2|q_b[14] {} CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_MUX_16x16:inst2|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|l4_w14_n0_mux_dataout~3 {} CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_MUX_16x16:inst2|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|l4_w14_n0_mux_dataout~4 {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 2.050ns 2.273ns 3.069ns } { 0.087ns 0.364ns 0.507ns 0.414ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.823 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Compare_8:inst5|lpm_compare:lpm_compare_component|cmpr_kgi:auto_generated|alb_dffe[0] CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10 CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.823 ns" { altpll00:inst82|altpll:altpll_component|_clk0 {} altpll00:inst82|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_Compare_8:inst5|lpm_compare:lpm_compare_component|cmpr_kgi:auto_generated|alb_dffe[0] {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10 {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 1.746ns 1.475ns 0.293ns 0.969ns 1.486ns } { 0.000ns 0.000ns 0.955ns 0.071ns 0.000ns 0.828ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.814 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|altsyncram_vca1:altsyncram2|q_b[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.814 ns" { altpll00:inst82|altpll:altpll_component|_clk0 {} altpll00:inst82|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|altsyncram_vca1:altsyncram2|q_b[14] {} } { 0.000ns 1.746ns 1.515ns } { 0.000ns 0.000ns 0.553ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.764 ns" { CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|altsyncram_vca1:altsyncram2|q_b[14] CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_MUX_16x16:inst2|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|l4_w14_n0_mux_dataout~3 CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_MUX_16x16:inst2|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|l4_w14_n0_mux_dataout~4 CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.764 ns" { CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|altsyncram_vca1:altsyncram2|q_b[14] {} CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_MUX_16x16:inst2|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|l4_w14_n0_mux_dataout~3 {} CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_MUX_16x16:inst2|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|l4_w14_n0_mux_dataout~4 {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[14] {} } { 0.000ns 2.050ns 2.273ns 3.069ns } { 0.087ns 0.364ns 0.507ns 0.414ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "master_clock0 " "Info: No valid register-to-register data paths exist for clock \"master_clock0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "master_clock1 " "Info: No valid register-to-register data paths exist for clock \"master_clock1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|wire_tx_clk0\[0\] register CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|txreg\[5\] register CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|tx_0~data_in_reg 6.988 ns " "Info: Minimum slack time is 6.988 ns for clock \"CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|wire_tx_clk0\[0\]\" between source register \"CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|txreg\[5\]\" and destination register \"CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|tx_0~data_in_reg\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.397 ns + Shortest register register " "Info: + Shortest register to register delay is 0.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|txreg\[5\] 1 REG LCFF_X1_Y21_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y21_N13; Fanout = 1; REG Node = 'CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|txreg\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[5] } "NODE_NAME" } } { "db/cl_altlvds_tx_1_lvds_tx3.v" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cl_altlvds_tx_1_lvds_tx3.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.116 ns) 0.397 ns CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|tx_0~data_in_reg 2 REG SERDESTX_X0_Y21_N5 0 " "Info: 2: + IC(0.281 ns) + CELL(0.116 ns) = 0.397 ns; Loc. = SERDESTX_X0_Y21_N5; Fanout = 0; REG Node = 'CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|tx_0~data_in_reg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.397 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[5] CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg } "NODE_NAME" } } { "db/cl_altlvds_tx_1_lvds_tx3.v" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cl_altlvds_tx_1_lvds_tx3.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.116 ns ( 29.22 % ) " "Info: Total cell delay = 0.116 ns ( 29.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.281 ns ( 70.78 % ) " "Info: Total interconnect delay = 0.281 ns ( 70.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.397 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[5] CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.397 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[5] {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg {} } { 0.000ns 0.281ns } { 0.000ns 0.116ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-6.591 ns - Smallest register register " "Info: - Smallest register to register requirement is -6.591 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "-5.000 ns + " "Info: + Hold relationship between source and destination is -5.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -5.000 ns " "Info: + Latch edge is -5.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|wire_tx_clk0\[0\] 4.000 ns -1.000 ns  50 " "Info: Clock period of Destination clock \"CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|wire_tx_clk0\[0\]\" is 4.000 ns with  offset of -1.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns -90.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of -90.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 7 " "Info: Multicycle Setup factor for Destination register is 7" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 8 " "Info: Multicycle Hold factor for Destination register is 8" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0 32.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.732 ns + Smallest " "Info: + Smallest clock skew is -1.732 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|wire_tx_clk0\[0\] destination -1.515 ns + Longest register " "Info: + Longest clock path from clock \"CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|wire_tx_clk0\[0\]\" to destination register is -1.515 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|wire_tx_clk0\[0\]  -5.848 ns + Late " "Info: + Late clock latency of clock \"CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|wire_tx_clk0\[0\]\" is -5.848 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-5.848 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0] CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0] } "NODE_NAME" } } { "db/cl_altlvds_tx_1_lvds_tx3.v" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cl_altlvds_tx_1_lvds_tx3.v" 50 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -5.848 ns CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|wire_tx_clk0\[0\] 1 CLK PLL_8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -5.848 ns; Loc. = PLL_8; Fanout = 2; CLK Node = 'CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|wire_tx_clk0\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0] } "NODE_NAME" } } { "db/cl_altlvds_tx_1_lvds_tx3.v" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cl_altlvds_tx_1_lvds_tx3.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.950 ns) + CELL(1.296 ns) -1.602 ns CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|tx_0~load_reg 2 REG SERDESTX_X0_Y21_N5 1 " "Info: 2: + IC(2.950 ns) + CELL(1.296 ns) = -1.602 ns; Loc. = SERDESTX_X0_Y21_N5; Fanout = 1; REG Node = 'CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|tx_0~load_reg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.246 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0] CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~load_reg } "NODE_NAME" } } { "db/cl_altlvds_tx_1_lvds_tx3.v" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cl_altlvds_tx_1_lvds_tx3.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.087 ns) -1.515 ns CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|tx_0~data_in_reg 3 REG SERDESTX_X0_Y21_N5 0 " "Info: 3: + IC(0.000 ns) + CELL(0.087 ns) = -1.515 ns; Loc. = SERDESTX_X0_Y21_N5; Fanout = 0; REG Node = 'CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|tx_0~data_in_reg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.087 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~load_reg CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg } "NODE_NAME" } } { "db/cl_altlvds_tx_1_lvds_tx3.v" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cl_altlvds_tx_1_lvds_tx3.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.383 ns ( 31.92 % ) " "Info: Total cell delay = 1.383 ns ( 31.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.950 ns ( 68.08 % ) " "Info: Total interconnect delay = 2.950 ns ( 68.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-1.515 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0] CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~load_reg CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-1.515 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0] {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~load_reg {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg {} } { 0.000ns 2.950ns 0.000ns } { 0.000ns 1.296ns 0.087ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0 source 0.217 ns - Shortest register " "Info: - Shortest clock path from clock \"CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0\" to source register is 0.217 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0  -4.178 ns + Early " "Info: + Early clock latency of clock \"CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0\" is -4.178 ns" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-4.178 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -4.178 ns CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -4.178 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.085 ns) + CELL(0.000 ns) -2.093 ns CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G1 22 " "Info: 2: + IC(2.085 ns) + CELL(0.000 ns) = -2.093 ns; Loc. = CLKCTRL_G1; Fanout = 22; COMB Node = 'CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.085 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.828 ns) 0.217 ns CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|txreg\[5\] 3 REG LCFF_X1_Y21_N13 1 " "Info: 3: + IC(1.482 ns) + CELL(0.828 ns) = 0.217 ns; Loc. = LCFF_X1_Y21_N13; Fanout = 1; REG Node = 'CL_TOP:inst\|CL_ALTLVDS_Tx_1:inst128\|altlvds_tx:altlvds_tx_component\|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated\|txreg\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.310 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[5] } "NODE_NAME" } } { "db/cl_altlvds_tx_1_lvds_tx3.v" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cl_altlvds_tx_1_lvds_tx3.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.828 ns ( 18.84 % ) " "Info: Total cell delay = 0.828 ns ( 18.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.567 ns ( 81.16 % ) " "Info: Total interconnect delay = 3.567 ns ( 81.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.217 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.217 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 {} CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[5] {} } { 0.000ns 2.085ns 1.482ns } { 0.000ns 0.000ns 0.828ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-1.515 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0] CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~load_reg CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-1.515 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0] {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~load_reg {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg {} } { 0.000ns 2.950ns 0.000ns } { 0.000ns 1.296ns 0.087ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.217 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.217 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 {} CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[5] {} } { 0.000ns 2.085ns 1.482ns } { 0.000ns 0.000ns 0.828ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.127 ns - " "Info: - Micro clock to output delay of source is 0.127 ns" {  } { { "db/cl_altlvds_tx_1_lvds_tx3.v" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cl_altlvds_tx_1_lvds_tx3.v" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.268 ns + " "Info: + Micro hold delay of destination is 0.268 ns" {  } { { "db/cl_altlvds_tx_1_lvds_tx3.v" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cl_altlvds_tx_1_lvds_tx3.v" 83 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-1.515 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0] CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~load_reg CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-1.515 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0] {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~load_reg {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg {} } { 0.000ns 2.950ns 0.000ns } { 0.000ns 1.296ns 0.087ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.217 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.217 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 {} CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[5] {} } { 0.000ns 2.085ns 1.482ns } { 0.000ns 0.000ns 0.828ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.397 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[5] CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.397 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[5] {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg {} } { 0.000ns 0.281ns } { 0.000ns 0.116ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-1.515 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0] CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~load_reg CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "-1.515 ns" { CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|wire_tx_clk0[0] {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~load_reg {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|tx_0~data_in_reg {} } { 0.000ns 2.950ns 0.000ns } { 0.000ns 1.296ns 0.087ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.217 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.217 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 {} CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Tx_1:inst128|altlvds_tx:altlvds_tx_component|CL_ALTLVDS_Tx_1_lvds_tx3:auto_generated|txreg[5] {} } { 0.000ns 2.085ns 1.482ns } { 0.000ns 0.000ns 0.828ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0 register CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_Counter_2bit:inst6\|lpm_counter:lpm_counter_component\|cntr_m7j:auto_generated\|safe_q\[0\] register CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_Counter_2bit:inst6\|lpm_counter:lpm_counter_component\|cntr_m7j:auto_generated\|safe_q\[0\] 744 ps " "Info: Minimum slack time is 744 ps for clock \"CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0\" between source register \"CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_Counter_2bit:inst6\|lpm_counter:lpm_counter_component\|cntr_m7j:auto_generated\|safe_q\[0\]\" and destination register \"CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_Counter_2bit:inst6\|lpm_counter:lpm_counter_component\|cntr_m7j:auto_generated\|safe_q\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.817 ns + Shortest register register " "Info: + Shortest register to register delay is 0.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_Counter_2bit:inst6\|lpm_counter:lpm_counter_component\|cntr_m7j:auto_generated\|safe_q\[0\] 1 REG LCFF_X5_Y24_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y24_N1; Fanout = 6; REG Node = 'CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_Counter_2bit:inst6\|lpm_counter:lpm_counter_component\|cntr_m7j:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_m7j.tdf" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cntr_m7j.tdf" 57 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.686 ns) 0.686 ns CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_Counter_2bit:inst6\|lpm_counter:lpm_counter_component\|cntr_m7j:auto_generated\|counter_comb_bita0 2 COMB LCCOMB_X5_Y24_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.686 ns) = 0.686 ns; Loc. = LCCOMB_X5_Y24_N0; Fanout = 1; COMB Node = 'CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_Counter_2bit:inst6\|lpm_counter:lpm_counter_component\|cntr_m7j:auto_generated\|counter_comb_bita0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.686 ns" { CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|safe_q[0] CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_m7j.tdf" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cntr_m7j.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.131 ns) 0.817 ns CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_Counter_2bit:inst6\|lpm_counter:lpm_counter_component\|cntr_m7j:auto_generated\|safe_q\[0\] 3 REG LCFF_X5_Y24_N1 6 " "Info: 3: + IC(0.000 ns) + CELL(0.131 ns) = 0.817 ns; Loc. = LCFF_X5_Y24_N1; Fanout = 6; REG Node = 'CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_Counter_2bit:inst6\|lpm_counter:lpm_counter_component\|cntr_m7j:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.131 ns" { CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|counter_comb_bita0 CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_m7j.tdf" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cntr_m7j.tdf" 57 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.817 ns ( 100.00 % ) " "Info: Total cell delay = 0.817 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.817 ns" { CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|safe_q[0] CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|counter_comb_bita0 CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.817 ns" { CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|safe_q[0] {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|counter_comb_bita0 {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.686ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.073 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.073 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0 32.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0 32.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0\" is 32.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0 destination 4.417 ns + Longest register " "Info: + Longest clock path from clock \"CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0\" to destination register is 4.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.085 ns) + CELL(0.000 ns) 2.085 ns CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G1 22 " "Info: 2: + IC(2.085 ns) + CELL(0.000 ns) = 2.085 ns; Loc. = CLKCTRL_G1; Fanout = 22; COMB Node = 'CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.085 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.504 ns) + CELL(0.828 ns) 4.417 ns CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_Counter_2bit:inst6\|lpm_counter:lpm_counter_component\|cntr_m7j:auto_generated\|safe_q\[0\] 3 REG LCFF_X5_Y24_N1 6 " "Info: 3: + IC(1.504 ns) + CELL(0.828 ns) = 4.417 ns; Loc. = LCFF_X5_Y24_N1; Fanout = 6; REG Node = 'CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_Counter_2bit:inst6\|lpm_counter:lpm_counter_component\|cntr_m7j:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.332 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_m7j.tdf" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cntr_m7j.tdf" 57 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.828 ns ( 18.75 % ) " "Info: Total cell delay = 0.828 ns ( 18.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.589 ns ( 81.25 % ) " "Info: Total interconnect delay = 3.589 ns ( 81.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.417 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.417 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 {} CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|safe_q[0] {} } { 0.000ns 2.085ns 1.504ns } { 0.000ns 0.000ns 0.828ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0 source 4.417 ns - Shortest register " "Info: - Shortest clock path from clock \"CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0\" to source register is 4.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.085 ns) + CELL(0.000 ns) 2.085 ns CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G1 22 " "Info: 2: + IC(2.085 ns) + CELL(0.000 ns) = 2.085 ns; Loc. = CLKCTRL_G1; Fanout = 22; COMB Node = 'CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.085 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.504 ns) + CELL(0.828 ns) 4.417 ns CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_Counter_2bit:inst6\|lpm_counter:lpm_counter_component\|cntr_m7j:auto_generated\|safe_q\[0\] 3 REG LCFF_X5_Y24_N1 6 " "Info: 3: + IC(1.504 ns) + CELL(0.828 ns) = 4.417 ns; Loc. = LCFF_X5_Y24_N1; Fanout = 6; REG Node = 'CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_Counter_2bit:inst6\|lpm_counter:lpm_counter_component\|cntr_m7j:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.332 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_m7j.tdf" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cntr_m7j.tdf" 57 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.828 ns ( 18.75 % ) " "Info: Total cell delay = 0.828 ns ( 18.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.589 ns ( 81.25 % ) " "Info: Total interconnect delay = 3.589 ns ( 81.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.417 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.417 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 {} CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|safe_q[0] {} } { 0.000ns 2.085ns 1.504ns } { 0.000ns 0.000ns 0.828ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.417 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.417 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 {} CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|safe_q[0] {} } { 0.000ns 2.085ns 1.504ns } { 0.000ns 0.000ns 0.828ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.127 ns - " "Info: - Micro clock to output delay of source is 0.127 ns" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cntr_m7j.tdf" 57 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.200 ns + " "Info: + Micro hold delay of destination is 0.200 ns" {  } { { "db/cntr_m7j.tdf" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cntr_m7j.tdf" 57 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.417 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.417 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 {} CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|safe_q[0] {} } { 0.000ns 2.085ns 1.504ns } { 0.000ns 0.000ns 0.828ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.817 ns" { CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|safe_q[0] CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|counter_comb_bita0 CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.817 ns" { CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|safe_q[0] {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|counter_comb_bita0 {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.686ns 0.131ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.417 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.417 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 {} CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_Counter_2bit:inst6|lpm_counter:lpm_counter_component|cntr_m7j:auto_generated|safe_q[0] {} } { 0.000ns 2.085ns 1.504ns } { 0.000ns 0.000ns 0.828ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll00:inst82\|altpll:altpll_component\|_clk0 register CL_TOP:inst\|CL_Data_Delay:inst3\|CL_Pipe_16x128:inst26\|altshift_taps:altshift_taps_component\|shift_taps_qmr:auto_generated\|cntr_1pf:cntr1\|safe_q\[6\] register CL_TOP:inst\|CL_Data_Delay:inst3\|CL_Pipe_16x128:inst26\|altshift_taps:altshift_taps_component\|shift_taps_qmr:auto_generated\|cntr_1pf:cntr1\|safe_q\[6\] 744 ps " "Info: Minimum slack time is 744 ps for clock \"altpll00:inst82\|altpll:altpll_component\|_clk0\" between source register \"CL_TOP:inst\|CL_Data_Delay:inst3\|CL_Pipe_16x128:inst26\|altshift_taps:altshift_taps_component\|shift_taps_qmr:auto_generated\|cntr_1pf:cntr1\|safe_q\[6\]\" and destination register \"CL_TOP:inst\|CL_Data_Delay:inst3\|CL_Pipe_16x128:inst26\|altshift_taps:altshift_taps_component\|shift_taps_qmr:auto_generated\|cntr_1pf:cntr1\|safe_q\[6\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.817 ns + Shortest register register " "Info: + Shortest register to register delay is 0.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CL_TOP:inst\|CL_Data_Delay:inst3\|CL_Pipe_16x128:inst26\|altshift_taps:altshift_taps_component\|shift_taps_qmr:auto_generated\|cntr_1pf:cntr1\|safe_q\[6\] 1 REG LCFF_X26_Y17_N29 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y17_N29; Fanout = 11; REG Node = 'CL_TOP:inst\|CL_Data_Delay:inst3\|CL_Pipe_16x128:inst26\|altshift_taps:altshift_taps_component\|shift_taps_qmr:auto_generated\|cntr_1pf:cntr1\|safe_q\[6\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|safe_q[6] } "NODE_NAME" } } { "db/cntr_1pf.tdf" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cntr_1pf.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.686 ns) 0.686 ns CL_TOP:inst\|CL_Data_Delay:inst3\|CL_Pipe_16x128:inst26\|altshift_taps:altshift_taps_component\|shift_taps_qmr:auto_generated\|cntr_1pf:cntr1\|counter_comb_bita6 2 COMB LCCOMB_X26_Y17_N28 1 " "Info: 2: + IC(0.000 ns) + CELL(0.686 ns) = 0.686 ns; Loc. = LCCOMB_X26_Y17_N28; Fanout = 1; COMB Node = 'CL_TOP:inst\|CL_Data_Delay:inst3\|CL_Pipe_16x128:inst26\|altshift_taps:altshift_taps_component\|shift_taps_qmr:auto_generated\|cntr_1pf:cntr1\|counter_comb_bita6'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.686 ns" { CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|safe_q[6] CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_1pf.tdf" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cntr_1pf.tdf" 74 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.131 ns) 0.817 ns CL_TOP:inst\|CL_Data_Delay:inst3\|CL_Pipe_16x128:inst26\|altshift_taps:altshift_taps_component\|shift_taps_qmr:auto_generated\|cntr_1pf:cntr1\|safe_q\[6\] 3 REG LCFF_X26_Y17_N29 11 " "Info: 3: + IC(0.000 ns) + CELL(0.131 ns) = 0.817 ns; Loc. = LCFF_X26_Y17_N29; Fanout = 11; REG Node = 'CL_TOP:inst\|CL_Data_Delay:inst3\|CL_Pipe_16x128:inst26\|altshift_taps:altshift_taps_component\|shift_taps_qmr:auto_generated\|cntr_1pf:cntr1\|safe_q\[6\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.131 ns" { CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|counter_comb_bita6 CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|safe_q[6] } "NODE_NAME" } } { "db/cntr_1pf.tdf" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cntr_1pf.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.817 ns ( 100.00 % ) " "Info: Total cell delay = 0.817 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.817 ns" { CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|safe_q[6] CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|counter_comb_bita6 CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|safe_q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.817 ns" { CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|safe_q[6] {} CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|counter_comb_bita6 {} CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|safe_q[6] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.686ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.073 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.073 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll00:inst82\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll00:inst82\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll00:inst82\|altpll:altpll_component\|_clk0 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll00:inst82\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst82\|altpll:altpll_component\|_clk0 destination 4.046 ns + Longest register " "Info: + Longest clock path from clock \"altpll00:inst82\|altpll:altpll_component\|_clk0\" to destination register is 4.046 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst82\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll00:inst82\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst82|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.746 ns) + CELL(0.000 ns) 1.746 ns altpll00:inst82\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 1657 " "Info: 2: + IC(1.746 ns) + CELL(0.000 ns) = 1.746 ns; Loc. = CLKCTRL_G5; Fanout = 1657; COMB Node = 'altpll00:inst82\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.746 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(0.828 ns) 4.046 ns CL_TOP:inst\|CL_Data_Delay:inst3\|CL_Pipe_16x128:inst26\|altshift_taps:altshift_taps_component\|shift_taps_qmr:auto_generated\|cntr_1pf:cntr1\|safe_q\[6\] 3 REG LCFF_X26_Y17_N29 11 " "Info: 3: + IC(1.472 ns) + CELL(0.828 ns) = 4.046 ns; Loc. = LCFF_X26_Y17_N29; Fanout = 11; REG Node = 'CL_TOP:inst\|CL_Data_Delay:inst3\|CL_Pipe_16x128:inst26\|altshift_taps:altshift_taps_component\|shift_taps_qmr:auto_generated\|cntr_1pf:cntr1\|safe_q\[6\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.300 ns" { altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|safe_q[6] } "NODE_NAME" } } { "db/cntr_1pf.tdf" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cntr_1pf.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.828 ns ( 20.46 % ) " "Info: Total cell delay = 0.828 ns ( 20.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.218 ns ( 79.54 % ) " "Info: Total interconnect delay = 3.218 ns ( 79.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.046 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|safe_q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.046 ns" { altpll00:inst82|altpll:altpll_component|_clk0 {} altpll00:inst82|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|safe_q[6] {} } { 0.000ns 1.746ns 1.472ns } { 0.000ns 0.000ns 0.828ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst82\|altpll:altpll_component\|_clk0 source 4.046 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll00:inst82\|altpll:altpll_component\|_clk0\" to source register is 4.046 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst82\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll00:inst82\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst82|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.746 ns) + CELL(0.000 ns) 1.746 ns altpll00:inst82\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 1657 " "Info: 2: + IC(1.746 ns) + CELL(0.000 ns) = 1.746 ns; Loc. = CLKCTRL_G5; Fanout = 1657; COMB Node = 'altpll00:inst82\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.746 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(0.828 ns) 4.046 ns CL_TOP:inst\|CL_Data_Delay:inst3\|CL_Pipe_16x128:inst26\|altshift_taps:altshift_taps_component\|shift_taps_qmr:auto_generated\|cntr_1pf:cntr1\|safe_q\[6\] 3 REG LCFF_X26_Y17_N29 11 " "Info: 3: + IC(1.472 ns) + CELL(0.828 ns) = 4.046 ns; Loc. = LCFF_X26_Y17_N29; Fanout = 11; REG Node = 'CL_TOP:inst\|CL_Data_Delay:inst3\|CL_Pipe_16x128:inst26\|altshift_taps:altshift_taps_component\|shift_taps_qmr:auto_generated\|cntr_1pf:cntr1\|safe_q\[6\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.300 ns" { altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|safe_q[6] } "NODE_NAME" } } { "db/cntr_1pf.tdf" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cntr_1pf.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.828 ns ( 20.46 % ) " "Info: Total cell delay = 0.828 ns ( 20.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.218 ns ( 79.54 % ) " "Info: Total interconnect delay = 3.218 ns ( 79.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.046 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|safe_q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.046 ns" { altpll00:inst82|altpll:altpll_component|_clk0 {} altpll00:inst82|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|safe_q[6] {} } { 0.000ns 1.746ns 1.472ns } { 0.000ns 0.000ns 0.828ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.046 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|safe_q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.046 ns" { altpll00:inst82|altpll:altpll_component|_clk0 {} altpll00:inst82|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|safe_q[6] {} } { 0.000ns 1.746ns 1.472ns } { 0.000ns 0.000ns 0.828ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.127 ns - " "Info: - Micro clock to output delay of source is 0.127 ns" {  } { { "db/cntr_1pf.tdf" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cntr_1pf.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.200 ns + " "Info: + Micro hold delay of destination is 0.200 ns" {  } { { "db/cntr_1pf.tdf" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/cntr_1pf.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.046 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|safe_q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.046 ns" { altpll00:inst82|altpll:altpll_component|_clk0 {} altpll00:inst82|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|safe_q[6] {} } { 0.000ns 1.746ns 1.472ns } { 0.000ns 0.000ns 0.828ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.817 ns" { CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|safe_q[6] CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|counter_comb_bita6 CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|safe_q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.817 ns" { CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|safe_q[6] {} CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|counter_comb_bita6 {} CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|safe_q[6] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.686ns 0.131ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.046 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|safe_q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.046 ns" { altpll00:inst82|altpll:altpll_component|_clk0 {} altpll00:inst82|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_Data_Delay:inst3|CL_Pipe_16x128:inst26|altshift_taps:altshift_taps_component|shift_taps_qmr:auto_generated|cntr_1pf:cntr1|safe_q[6] {} } { 0.000ns 1.746ns 1.472ns } { 0.000ns 0.000ns 0.828ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_DFF_16:inst11\|lpm_ff:lpm_ff_component\|dffs\[12\] TapDelaySelect\[2\] master_clock0 10.621 ns register " "Info: tsu for register \"CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_DFF_16:inst11\|lpm_ff:lpm_ff_component\|dffs\[12\]\" (data pin = \"TapDelaySelect\[2\]\", clock pin = \"master_clock0\") is 10.621 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.479 ns + Longest pin register " "Info: + Longest pin to register delay is 14.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.157 ns) 1.157 ns TapDelaySelect\[2\] 1 PIN PIN_U32 40 " "Info: 1: + IC(0.000 ns) + CELL(1.157 ns) = 1.157 ns; Loc. = PIN_U32; Fanout = 40; PIN Node = 'TapDelaySelect\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TapDelaySelect[2] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/sigma_delta.bdf" { { 1200 2160 2352 1216 "TapDelaySelect\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.575 ns) + CELL(0.507 ns) 8.239 ns CL_TOP:inst\|CL_Data_Delay:inst3\|CL_ProgDelay16x16:inst27\|CL_MUX_16x16:inst2\|lpm_mux:lpm_mux_component\|mux_o4e:auto_generated\|l4_w12_n0_mux_dataout~2 2 COMB LCCOMB_X21_Y22_N14 1 " "Info: 2: + IC(6.575 ns) + CELL(0.507 ns) = 8.239 ns; Loc. = LCCOMB_X21_Y22_N14; Fanout = 1; COMB Node = 'CL_TOP:inst\|CL_Data_Delay:inst3\|CL_ProgDelay16x16:inst27\|CL_MUX_16x16:inst2\|lpm_mux:lpm_mux_component\|mux_o4e:auto_generated\|l4_w12_n0_mux_dataout~2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.082 ns" { TapDelaySelect[2] CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_MUX_16x16:inst2|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|l4_w12_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_o4e.tdf" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/mux_o4e.tdf" 256 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.497 ns) + CELL(0.364 ns) 11.100 ns CL_TOP:inst\|CL_Data_Delay:inst3\|CL_ProgDelay16x16:inst27\|CL_MUX_16x16:inst2\|lpm_mux:lpm_mux_component\|mux_o4e:auto_generated\|l4_w12_n0_mux_dataout~4 3 COMB LCCOMB_X20_Y22_N24 1 " "Info: 3: + IC(2.497 ns) + CELL(0.364 ns) = 11.100 ns; Loc. = LCCOMB_X20_Y22_N24; Fanout = 1; COMB Node = 'CL_TOP:inst\|CL_Data_Delay:inst3\|CL_ProgDelay16x16:inst27\|CL_MUX_16x16:inst2\|lpm_mux:lpm_mux_component\|mux_o4e:auto_generated\|l4_w12_n0_mux_dataout~4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.861 ns" { CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_MUX_16x16:inst2|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|l4_w12_n0_mux_dataout~2 CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_MUX_16x16:inst2|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|l4_w12_n0_mux_dataout~4 } "NODE_NAME" } } { "db/mux_o4e.tdf" "" { Text "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/db/mux_o4e.tdf" 256 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.965 ns) + CELL(0.414 ns) 14.479 ns CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_DFF_16:inst11\|lpm_ff:lpm_ff_component\|dffs\[12\] 4 REG LCFF_X16_Y22_N25 1 " "Info: 4: + IC(2.965 ns) + CELL(0.414 ns) = 14.479 ns; Loc. = LCFF_X16_Y22_N25; Fanout = 1; REG Node = 'CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_DFF_16:inst11\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.379 ns" { CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_MUX_16x16:inst2|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|l4_w12_n0_mux_dataout~4 CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.442 ns ( 16.87 % ) " "Info: Total cell delay = 2.442 ns ( 16.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.037 ns ( 83.13 % ) " "Info: Total interconnect delay = 12.037 ns ( 83.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "14.479 ns" { TapDelaySelect[2] CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_MUX_16x16:inst2|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|l4_w12_n0_mux_dataout~2 CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_MUX_16x16:inst2|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|l4_w12_n0_mux_dataout~4 CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "14.479 ns" { TapDelaySelect[2] {} TapDelaySelect[2]~combout {} CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_MUX_16x16:inst2|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|l4_w12_n0_mux_dataout~2 {} CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_MUX_16x16:inst2|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|l4_w12_n0_mux_dataout~4 {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 6.575ns 2.497ns 2.965ns } { 0.000ns 1.157ns 0.507ns 0.364ns 0.414ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.121 ns + " "Info: + Micro setup delay of destination is 0.121 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "master_clock0 altpll00:inst82\|altpll:altpll_component\|_clk0 -3.676 ns - " "Info: - Offset between input clock \"master_clock0\" and output clock \"altpll00:inst82\|altpll:altpll_component\|_clk0\" is -3.676 ns" {  } { { "sigma_delta.bdf" "" { Schematic "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/sigma_delta.bdf" { { 1024 1088 1256 1040 "master_clock0" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst82\|altpll:altpll_component\|_clk0 destination 7.655 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll00:inst82\|altpll:altpll_component\|_clk0\" to destination register is 7.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst82\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll00:inst82\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst82|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.746 ns) + CELL(0.000 ns) 1.746 ns altpll00:inst82\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 1657 " "Info: 2: + IC(1.746 ns) + CELL(0.000 ns) = 1.746 ns; Loc. = CLKCTRL_G5; Fanout = 1657; COMB Node = 'altpll00:inst82\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.746 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.390 ns) + CELL(-5.638 ns) -0.502 ns CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0 3 CLK PLL_2 1 " "Info: 3: + IC(3.390 ns) + CELL(-5.638 ns) = -0.502 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.248 ns" { altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.085 ns) + CELL(0.000 ns) 1.583 ns CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0~clkctrl 4 COMB CLKCTRL_G1 22 " "Info: 4: + IC(2.085 ns) + CELL(0.000 ns) = 1.583 ns; Loc. = CLKCTRL_G1; Fanout = 22; COMB Node = 'CL_TOP:inst\|CL_PLL:inst125\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.085 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.495 ns) + CELL(0.955 ns) 4.033 ns CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|PS_DFF_1:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 5 REG LCFF_X1_Y24_N17 1 " "Info: 5: + IC(1.495 ns) + CELL(0.955 ns) = 4.033 ns; Loc. = LCFF_X1_Y24_N17; Fanout = 1; REG Node = 'CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|PS_DFF_1:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.450 ns" { CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_DFF_1:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 4.356 ns CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|inst10 6 COMB LCCOMB_X1_Y24_N16 4 " "Info: 6: + IC(0.000 ns) + CELL(0.323 ns) = 4.356 ns; Loc. = LCCOMB_X1_Y24_N16; Fanout = 4; COMB Node = 'CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|inst10'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_DFF_1:inst8|lpm_ff:lpm_ff_component|dffs[0] CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10 } "NODE_NAME" } } { "CL_ALTLVDS_Input.bdf" "" { Schematic "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/CL_ALTLVDS_Input.bdf" { { 1576 4152 4216 1624 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.000 ns) 5.325 ns CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|inst10~clkctrl 7 COMB CLKCTRL_G2 16 " "Info: 7: + IC(0.969 ns) + CELL(0.000 ns) = 5.325 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|inst10~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.969 ns" { CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10 CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10~clkctrl } "NODE_NAME" } } { "CL_ALTLVDS_Input.bdf" "" { Schematic "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/CL_ALTLVDS_Input.bdf" { { 1576 4152 4216 1624 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.502 ns) + CELL(0.828 ns) 7.655 ns CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_DFF_16:inst11\|lpm_ff:lpm_ff_component\|dffs\[12\] 8 REG LCFF_X16_Y22_N25 1 " "Info: 8: + IC(1.502 ns) + CELL(0.828 ns) = 7.655 ns; Loc. = LCFF_X16_Y22_N25; Fanout = 1; REG Node = 'CL_TOP:inst\|CL_ALTLVDS_Input:inst1\|CL_DFF_16:inst11\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.330 ns" { CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "-3.532 ns  " "Info: Total cell delay = -3.532 ns " {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.187 ns  " "Info: Total interconnect delay = 11.187 ns " {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.655 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_DFF_1:inst8|lpm_ff:lpm_ff_component|dffs[0] CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10 CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.655 ns" { altpll00:inst82|altpll:altpll_component|_clk0 {} altpll00:inst82|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 {} CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_DFF_1:inst8|lpm_ff:lpm_ff_component|dffs[0] {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10 {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 1.746ns 3.390ns 2.085ns 1.495ns 0.000ns 0.969ns 1.502ns } { 0.000ns 0.000ns -5.638ns 0.000ns 0.955ns 0.323ns 0.000ns 0.828ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "14.479 ns" { TapDelaySelect[2] CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_MUX_16x16:inst2|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|l4_w12_n0_mux_dataout~2 CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_MUX_16x16:inst2|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|l4_w12_n0_mux_dataout~4 CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "14.479 ns" { TapDelaySelect[2] {} TapDelaySelect[2]~combout {} CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_MUX_16x16:inst2|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|l4_w12_n0_mux_dataout~2 {} CL_TOP:inst|CL_Data_Delay:inst3|CL_ProgDelay16x16:inst27|CL_MUX_16x16:inst2|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|l4_w12_n0_mux_dataout~4 {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 6.575ns 2.497ns 2.965ns } { 0.000ns 1.157ns 0.507ns 0.364ns 0.414ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.655 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_DFF_1:inst8|lpm_ff:lpm_ff_component|dffs[0] CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10 CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10~clkctrl CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.655 ns" { altpll00:inst82|altpll:altpll_component|_clk0 {} altpll00:inst82|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0 {} CL_TOP:inst|CL_PLL:inst125|altpll:altpll_component|_clk0~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|PS_DFF_1:inst8|lpm_ff:lpm_ff_component|dffs[0] {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10 {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|inst10~clkctrl {} CL_TOP:inst|CL_ALTLVDS_Input:inst1|CL_DFF_16:inst11|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 1.746ns 3.390ns 2.085ns 1.495ns 0.000ns 0.969ns 1.502ns } { 0.000ns 0.000ns -5.638ns 0.000ns 0.955ns 0.323ns 0.000ns 0.828ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "CL_DFF_224:inst2\|lpm_ff:lpm_ff_component\|dffs\[132\] adcin\[132\] master_clock0 -1.206 ns register " "Info: th for register \"CL_DFF_224:inst2\|lpm_ff:lpm_ff_component\|dffs\[132\]\" (data pin = \"adcin\[132\]\", clock pin = \"master_clock0\") is -1.206 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "master_clock0 altpll00:inst82\|altpll:altpll_component\|_clk0 -3.676 ns + " "Info: + Offset between input clock \"master_clock0\" and output clock \"altpll00:inst82\|altpll:altpll_component\|_clk0\" is -3.676 ns" {  } { { "sigma_delta.bdf" "" { Schematic "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/sigma_delta.bdf" { { 1024 1088 1256 1040 "master_clock0" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll00:inst82\|altpll:altpll_component\|_clk0 destination 4.031 ns + Longest register " "Info: + Longest clock path from clock \"altpll00:inst82\|altpll:altpll_component\|_clk0\" to destination register is 4.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll00:inst82\|altpll:altpll_component\|_clk0 1 CLK PLL_12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'altpll00:inst82\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll00:inst82|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.746 ns) + CELL(0.000 ns) 1.746 ns altpll00:inst82\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 1657 " "Info: 2: + IC(1.746 ns) + CELL(0.000 ns) = 1.746 ns; Loc. = CLKCTRL_G5; Fanout = 1657; COMB Node = 'altpll00:inst82\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.746 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.712 ns) 4.031 ns CL_DFF_224:inst2\|lpm_ff:lpm_ff_component\|dffs\[132\] 3 REG IOC_X52_Y52_N1 2 " "Info: 3: + IC(1.573 ns) + CELL(0.712 ns) = 4.031 ns; Loc. = IOC_X52_Y52_N1; Fanout = 2; REG Node = 'CL_DFF_224:inst2\|lpm_ff:lpm_ff_component\|dffs\[132\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.285 ns" { altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_DFF_224:inst2|lpm_ff:lpm_ff_component|dffs[132] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.712 ns ( 17.66 % ) " "Info: Total cell delay = 0.712 ns ( 17.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.319 ns ( 82.34 % ) " "Info: Total interconnect delay = 3.319 ns ( 82.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.031 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_DFF_224:inst2|lpm_ff:lpm_ff_component|dffs[132] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.031 ns" { altpll00:inst82|altpll:altpll_component|_clk0 {} altpll00:inst82|altpll:altpll_component|_clk0~clkctrl {} CL_DFF_224:inst2|lpm_ff:lpm_ff_component|dffs[132] {} } { 0.000ns 1.746ns 1.573ns } { 0.000ns 0.000ns 0.712ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.096 ns + " "Info: + Micro hold delay of destination is 0.096 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.657 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns adcin\[132\] 1 PIN PIN_J15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J15; Fanout = 1; PIN Node = 'adcin\[132\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adcin[132] } "NODE_NAME" } } { "sigma_delta.bdf" "" { Schematic "C:/Users/bogdan/Desktop/JPARC_Altera/CL/ClusterBlockADCmodule_3/sigma_delta.bdf" { { 1152 1752 1920 1168 "adcin\[223..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.657 ns) 1.657 ns CL_DFF_224:inst2\|lpm_ff:lpm_ff_component\|dffs\[132\] 2 REG IOC_X52_Y52_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(1.657 ns) = 1.657 ns; Loc. = IOC_X52_Y52_N1; Fanout = 2; REG Node = 'CL_DFF_224:inst2\|lpm_ff:lpm_ff_component\|dffs\[132\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.657 ns" { adcin[132] CL_DFF_224:inst2|lpm_ff:lpm_ff_component|dffs[132] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.657 ns ( 100.00 % ) " "Info: Total cell delay = 1.657 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.657 ns" { adcin[132] CL_DFF_224:inst2|lpm_ff:lpm_ff_component|dffs[132] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.657 ns" { adcin[132] {} CL_DFF_224:inst2|lpm_ff:lpm_ff_component|dffs[132] {} } { 0.000ns 0.000ns } { 0.000ns 1.657ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.031 ns" { altpll00:inst82|altpll:altpll_component|_clk0 altpll00:inst82|altpll:altpll_component|_clk0~clkctrl CL_DFF_224:inst2|lpm_ff:lpm_ff_component|dffs[132] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.031 ns" { altpll00:inst82|altpll:altpll_component|_clk0 {} altpll00:inst82|altpll:altpll_component|_clk0~clkctrl {} CL_DFF_224:inst2|lpm_ff:lpm_ff_component|dffs[132] {} } { 0.000ns 1.746ns 1.573ns } { 0.000ns 0.000ns 0.712ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.657 ns" { adcin[132] CL_DFF_224:inst2|lpm_ff:lpm_ff_component|dffs[132] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.657 ns" { adcin[132] {} CL_DFF_224:inst2|lpm_ff:lpm_ff_component|dffs[132] {} } { 0.000ns 0.000ns } { 0.000ns 1.657ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "275 " "Info: Peak virtual memory: 275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 23 14:30:37 2016 " "Info: Processing ended: Wed Nov 23 14:30:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
