{
  "design": {
    "design_info": {
      "boundary_crc": "0x66D0EEB88C3F7C8E",
      "device": "xc7a35tftg256-2",
      "gen_directory": "../../../../class_d_amplifier.gen/sources_1/bd/clk_setup",
      "name": "clk_setup",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "I2S_interconnect_0": "",
      "PWM_output_0": "",
      "PWM_output_1": "",
      "Quantizer_Interconne_0": ""
    },
    "ports": {
      "CLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "clk_setup_CLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "EN_L": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "DI": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "WS": {
        "direction": "O"
      },
      "BCK": {
        "direction": "O"
      },
      "RST": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "15",
        "xci_name": "clk_setup_clk_wiz_0_0",
        "xci_path": "ip/clk_setup_clk_wiz_0_0/clk_setup_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "226.571"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "296.014"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "90.316800"
          },
          "CLKOUT2_JITTER": {
            "value": "123.670"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "92.672"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "CLKOUT3_JITTER": {
            "value": "123.670"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "92.672"
          },
          "CLKOUT3_USED": {
            "value": "false"
          },
          "CLK_OUT1_PORT": {
            "value": "SYSCLK"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_out2"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "53.625"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "11.875"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "1"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "I2S_interconnect_0": {
        "vlnv": "xilinx.com:module_ref:I2S_interconnect:1.0",
        "ip_revision": "1",
        "xci_name": "clk_setup_I2S_interconnect_0_0",
        "xci_path": "ip/clk_setup_I2S_interconnect_0_0/clk_setup_I2S_interconnect_0_0.xci",
        "inst_hier_path": "I2S_interconnect_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "I2S_interconnect",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RST",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "90315789",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "RST": {
            "type": "rst",
            "direction": "I"
          },
          "DI": {
            "direction": "I",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "BCK": {
            "direction": "O"
          },
          "WS": {
            "direction": "O"
          },
          "L_RDY": {
            "direction": "O"
          },
          "R_RDY": {
            "direction": "O"
          },
          "DO_L": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DO_R": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "PWM_output_0": {
        "vlnv": "xilinx.com:module_ref:PWM_output:1.0",
        "ip_revision": "1",
        "xci_name": "clk_setup_PWM_output_0_1",
        "xci_path": "ip/clk_setup_PWM_output_0_1/clk_setup_PWM_output_0_1.xci",
        "inst_hier_path": "PWM_output_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PWM_output",
          "boundary_crc": "0x0"
        },
        "ports": {
          "SCLK": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "90315789",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "DCLK": {
            "direction": "I"
          },
          "DIN": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "EN": {
            "direction": "O"
          },
          "RST": {
            "type": "rst",
            "direction": "I"
          }
        }
      },
      "PWM_output_1": {
        "vlnv": "xilinx.com:module_ref:PWM_output:1.0",
        "ip_revision": "1",
        "xci_name": "clk_setup_PWM_output_0_2",
        "xci_path": "ip/clk_setup_PWM_output_0_2/clk_setup_PWM_output_0_2.xci",
        "inst_hier_path": "PWM_output_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PWM_output",
          "boundary_crc": "0x0"
        },
        "ports": {
          "SCLK": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "90315789",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "DCLK": {
            "direction": "I"
          },
          "DIN": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "EN": {
            "direction": "O"
          },
          "RST": {
            "type": "rst",
            "direction": "I"
          }
        }
      },
      "Quantizer_Interconne_0": {
        "vlnv": "xilinx.com:module_ref:Quantizer_Interconnect:1.0",
        "ip_revision": "1",
        "xci_name": "clk_setup_Quantizer_Interconne_0_0",
        "xci_path": "ip/clk_setup_Quantizer_Interconne_0_0/clk_setup_Quantizer_Interconne_0_0.xci",
        "inst_hier_path": "Quantizer_Interconne_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Quantizer_Interconnect",
          "boundary_crc": "0x0"
        },
        "ports": {
          "L_READ": {
            "direction": "I"
          },
          "R_READ": {
            "direction": "I"
          },
          "DI_L": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "DI_R": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RST",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "90315789",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "RST": {
            "type": "rst",
            "direction": "I"
          },
          "L_RDY": {
            "direction": "O"
          },
          "R_RDY": {
            "direction": "O"
          },
          "DO_L": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "DO_R": {
            "direction": "O",
            "left": "4",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "CLK_1": {
        "ports": [
          "CLK",
          "clk_wiz_0/clk_in1"
        ]
      },
      "DI_1": {
        "ports": [
          "DI",
          "I2S_interconnect_0/DI"
        ]
      },
      "I2S_interconnect_0_BCK": {
        "ports": [
          "I2S_interconnect_0/BCK",
          "BCK"
        ]
      },
      "I2S_interconnect_0_DO_L": {
        "ports": [
          "I2S_interconnect_0/DO_L",
          "Quantizer_Interconne_0/DI_L"
        ]
      },
      "I2S_interconnect_0_DO_R": {
        "ports": [
          "I2S_interconnect_0/DO_R",
          "Quantizer_Interconne_0/DI_R"
        ]
      },
      "I2S_interconnect_0_L_RDY": {
        "ports": [
          "I2S_interconnect_0/L_RDY",
          "Quantizer_Interconne_0/L_READ"
        ]
      },
      "I2S_interconnect_0_R_RDY": {
        "ports": [
          "I2S_interconnect_0/R_RDY",
          "Quantizer_Interconne_0/R_READ"
        ]
      },
      "I2S_interconnect_0_WS": {
        "ports": [
          "I2S_interconnect_0/WS",
          "WS"
        ]
      },
      "Net1": {
        "ports": [
          "RST",
          "clk_wiz_0/resetn",
          "I2S_interconnect_0/RST",
          "Quantizer_Interconne_0/RST",
          "PWM_output_0/RST",
          "PWM_output_1/RST"
        ]
      },
      "PWM_output_0_EN": {
        "ports": [
          "PWM_output_0/EN",
          "EN_L"
        ]
      },
      "Quantizer_Interconne_0_DO_L": {
        "ports": [
          "Quantizer_Interconne_0/DO_L",
          "PWM_output_0/DIN"
        ]
      },
      "Quantizer_Interconne_0_DO_R": {
        "ports": [
          "Quantizer_Interconne_0/DO_R",
          "PWM_output_1/DIN"
        ]
      },
      "Quantizer_Interconne_0_L_RDY": {
        "ports": [
          "Quantizer_Interconne_0/L_RDY",
          "PWM_output_0/DCLK"
        ]
      },
      "Quantizer_Interconne_0_R_RDY": {
        "ports": [
          "Quantizer_Interconne_0/R_RDY",
          "PWM_output_1/DCLK"
        ]
      },
      "clk_wiz_0_SYSCLK": {
        "ports": [
          "clk_wiz_0/SYSCLK",
          "I2S_interconnect_0/CLK",
          "Quantizer_Interconne_0/CLK",
          "PWM_output_0/SCLK",
          "PWM_output_1/SCLK"
        ]
      }
    }
  }
}