Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Apr 23 10:53:32 2025
| Host         : byhx_mk running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_lite_top_control_sets_placed.rpt
| Design       : soc_lite_top
| Device       : xc7a100ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    41 |
|    Minimum number of control sets                        |    41 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    97 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    41 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    33 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             691 |          197 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             189 |           56 |
| Yes          | No                    | No                     |            1078 |          356 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             521 |          301 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |                                                                                                           Enable Signal                                                                                                           |                                                                                                          Set/Reset Signal                                                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  pll.clk_pll/inst/cpu_clk   | u_confreg/step0_sample                                                                                                                                                                                                            | u_confreg/p_0_in                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/step1_sample                                                                                                                                                                                                            | u_confreg/p_0_in                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ID_state_inst/EXE_pc0                                                                                                                                                                                                         | cpu/ID_state_inst/ID_valid_reg_1                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  pll.clk_pll/inst/cpu_clk   | cpu/EXE_state_inst/u_alu/ena                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ID_state_inst/EXE_valid_reg                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  pll.clk_pll/inst/cpu_clk   | cpu/MEM_state_inst/MEM_WB_valid                                                                                                                                                                                                   | cpu/MEM_state_inst/mem_res_from_mem_reg_2                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                                   | cpu/reset                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  pll.clk_pll/inst/cpu_clk   | cpu/EXE_state_inst/u_alu/E[0]                                                                                                                                                                                                     | u_confreg/p_0_in                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                                   | u_confreg/step0_count[0]_i_1_n_0                                                                                                                                                                                                  |                5 |             20 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                                   | u_confreg/step1_count[0]_i_1_n_0                                                                                                                                                                                                  |                5 |             20 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | cpu/MEM_state_inst/MEM_WB_valid                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |               14 |             31 |         2.21 |
|  pll.clk_pll/inst/cpu_clk   | cpu/EXE_state_inst/u_alu/inst_st_b_reg_0[0]                                                                                                                                                                                       | u_confreg/p_0_in                                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  pll.clk_pll/inst/cpu_clk   | cpu/EXE_state_inst/u_alu/inst_st_b_reg_8[0]                                                                                                                                                                                       | u_confreg/p_0_in                                                                                                                                                                                                                  |               21 |             32 |         1.52 |
|  pll.clk_pll/inst/cpu_clk   | cpu/EXE_state_inst/u_alu/inst_st_b_reg_4[0]                                                                                                                                                                                       | u_confreg/p_0_in                                                                                                                                                                                                                  |               16 |             32 |         2.00 |
|  pll.clk_pll/inst/cpu_clk   | cpu/EXE_state_inst/u_alu/EXE_valid_reg[0]                                                                                                                                                                                         | u_confreg/p_0_in                                                                                                                                                                                                                  |               20 |             32 |         1.60 |
|  pll.clk_pll/inst/cpu_clk   | cpu/EXE_state_inst/u_alu/inst_st_b_reg_6[0]                                                                                                                                                                                       | u_confreg/p_0_in                                                                                                                                                                                                                  |               19 |             32 |         1.68 |
|  pll.clk_pll/inst/cpu_clk   | cpu/EXE_state_inst/u_alu/inst_st_b_reg_7[0]                                                                                                                                                                                       | u_confreg/p_0_in                                                                                                                                                                                                                  |               18 |             32 |         1.78 |
|  pll.clk_pll/inst/cpu_clk   | cpu/EXE_state_inst/u_alu/inst_st_b_reg_9[0]                                                                                                                                                                                       | u_confreg/p_0_in                                                                                                                                                                                                                  |               23 |             32 |         1.39 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ID_state_inst/EXE_valid_reg_1[0]                                                                                                                                                                                              | cpu/reset                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  pll.clk_pll/inst/cpu_clk   | cpu/EXE_state_inst/u_alu/inst_st_b_reg_5[0]                                                                                                                                                                                       | u_confreg/p_0_in                                                                                                                                                                                                                  |               17 |             32 |         1.88 |
|  pll.clk_pll/inst/timer_clk |                                                                                                                                                                                                                                   | u_confreg/p_0_in                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | cpu/EXE_state_inst/u_alu/inst_st_b_reg_10[0]                                                                                                                                                                                      | u_confreg/p_0_in                                                                                                                                                                                                                  |               24 |             32 |         1.33 |
|  pll.clk_pll/inst/cpu_clk   | cpu/EXE_state_inst/u_alu/inst_st_b_reg_11[0]                                                                                                                                                                                      | u_confreg/p_0_in                                                                                                                                                                                                                  |               24 |             32 |         1.33 |
|  pll.clk_pll/inst/cpu_clk   | cpu/EXE_state_inst/u_alu/cpu_resetn_reg[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  pll.clk_pll/inst/cpu_clk   | cpu/EXE_state_inst/u_alu/inst_st_b_reg[0]                                                                                                                                                                                         | u_confreg/p_0_in                                                                                                                                                                                                                  |               13 |             32 |         2.46 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                                   | cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q   |                9 |             33 |         3.67 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                                   | cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q |                9 |             33 |         3.67 |
|  pll.clk_pll/inst/cpu_clk   | cpu/EXE_state_inst/u_alu/inst_st_b_reg_1[0]                                                                                                                                                                                       | u_confreg/p_0_in                                                                                                                                                                                                                  |               25 |             34 |         1.36 |
|  pll.clk_pll/inst/cpu_clk   | cpu/EXE_state_inst/u_alu/inst_st_b_reg_2[0]                                                                                                                                                                                       | u_confreg/p_0_in                                                                                                                                                                                                                  |               24 |             34 |         1.42 |
|  pll.clk_pll/inst/cpu_clk   | cpu/EXE_state_inst/u_alu/EXE_valid_reg_1[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                   |               25 |             43 |         1.72 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                                   | u_confreg/p_0_in                                                                                                                                                                                                                  |               15 |             44 |         2.93 |
|  pll.clk_pll/inst/cpu_clk   | cpu/EXE_state_inst/u_alu/inst_st_b_reg_3[0]                                                                                                                                                                                       | u_confreg/p_0_in                                                                                                                                                                                                                  |               28 |             48 |         1.71 |
|  pll.clk_pll/inst/cpu_clk   | cpu/IF_state_inst/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               35 |             64 |         1.83 |
|  pll.clk_pll/inst/timer_clk |                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |               19 |             67 |         3.53 |
|  pll.clk_pll/inst/cpu_clk   | cpu/WB_state_inst/Q[30]                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |               11 |             88 |         8.00 |
|  pll.clk_pll/inst/cpu_clk   | cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[0].del_ce/opt_has_pipe.first_q |                                                                                                                                                                                                                                   |               28 |            112 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[0].del_ce/opt_has_pipe.first_q   |                                                                                                                                                                                                                                   |               26 |            114 |         4.38 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ID_state_inst/EXE_pc0                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |               58 |            126 |         2.17 |
|  pll.clk_pll/inst/cpu_clk   | cpu/EXE_state_inst/u_alu/u_signed_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q   |                                                                                                                                                                                                                                   |               72 |            273 |         3.79 |
|  pll.clk_pll/inst/cpu_clk   | cpu/EXE_state_inst/u_alu/u_unsigned_divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/opt_has_pipe.first_q |                                                                                                                                                                                                                                   |               82 |            273 |         3.33 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |              178 |            630 |         3.54 |
+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


