Analysis & Elaboration report for Main
Tue Nov 21 22:45:06 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Fetch_stage:uut|Multiplexer_MxN:mux_PC_source
  5. Parameter Settings for User Entity Instance: Fetch_stage:uut|Register_N_with_enabler_vP:PC
  6. Parameter Settings for User Entity Instance: Fetch_stage:uut|Multiplexer_MxN:mux_prediction
  7. Parameter Settings for User Entity Instance: Fetch_stage:uut|Adder_N:adder_pc_plus_4
  8. Analysis & Elaboration Settings
  9. Port Connectivity Checks: "Fetch_stage:uut|Adder_N:adder_pc_plus_4"
 10. Port Connectivity Checks: "Fetch_stage:uut|Multiplexer_MxN:mux_PC_source"
 11. Port Connectivity Checks: "Fetch_stage:uut"
 12. Analysis & Elaboration Messages
 13. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                 ;
+-------------------------------+------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Tue Nov 21 22:45:06 2023          ;
; Quartus Prime Version         ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                 ; Main                                           ;
; Top-level Entity Name         ; Test_Fetch_stage                               ;
; Family                        ; Cyclone V                                      ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                      ;
; Total registers               ; N/A until Partition Merge                      ;
; Total pins                    ; N/A until Partition Merge                      ;
; Total virtual pins            ; N/A until Partition Merge                      ;
; Total block memory bits       ; N/A until Partition Merge                      ;
; Total PLLs                    ; N/A until Partition Merge                      ;
; Total DLLs                    ; N/A until Partition Merge                      ;
+-------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Fetch_stage:uut|Multiplexer_MxN:mux_PC_source ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; M              ; 4     ; Signed Integer                                                    ;
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Fetch_stage:uut|Register_N_with_enabler_vP:PC ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Fetch_stage:uut|Multiplexer_MxN:mux_prediction ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; M              ; 2     ; Signed Integer                                                     ;
; N              ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Fetch_stage:uut|Adder_N:adder_pc_plus_4 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; Test_Fetch_stage   ; Main               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "Fetch_stage:uut|Adder_N:adder_pc_plus_4" ;
+----------+-------+----------+---------------------------------------+
; Port     ; Type  ; Severity ; Details                               ;
+----------+-------+----------+---------------------------------------+
; B[31..3] ; Input ; Info     ; Stuck at GND                          ;
; B[1..0]  ; Input ; Info     ; Stuck at GND                          ;
; B[2]     ; Input ; Info     ; Stuck at VCC                          ;
+----------+-------+----------+---------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "Fetch_stage:uut|Multiplexer_MxN:mux_PC_source" ;
+-------------+-------+----------+------------------------------------------+
; Port        ; Type  ; Severity ; Details                                  ;
+-------------+-------+----------+------------------------------------------+
; channels[3] ; Input ; Info     ; Stuck at GND                             ;
+-------------+-------+----------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Fetch_stage:uut"                                                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; PC_F        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PC_plus_4_F ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Tue Nov 21 22:44:54 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Logic_Circuit_Main -c Main --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file modules/memory/ip_catalog_rams/composed/ram_32w_18a_8b/sub_ram_handlers/byte_rotator_right.sv
    Info (12023): Found entity 1: Byte_Rotator_Right File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Byte_Rotator_Right.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/memory/ip_catalog_rams/composed/ram_32w_18a_8b/sub_ram_handlers/byte_rotator_left.sv
    Info (12023): Found entity 1: Byte_Rotator_Left File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Byte_Rotator_Left.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/memory/ip_catalog_rams/composed/ram_32w_18a_8b/sub_ram_handlers/address_offset.sv
    Info (12023): Found entity 1: Address_Offset File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Address_Offset.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/memory/ip_catalog_rams/composed/ram_32w_18a_8b/sub_ram_handlers/_4_bit_rotator_left.sv
    Info (12023): Found entity 1: _4_Bit_Rotator_Left File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/_4_Bit_Rotator_Left.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/memory/ip_catalog_rams/composed/ram_32w_18a_8b/ram_1p_32w_18a_8b.sv
    Info (12023): Found entity 1: RAM_1p_32w_18a_8b File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_1p_32w_18a_8b.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/registers/test_register_n_vp.sv
    Info (12023): Found entity 1: Test_Register_N_vP File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Registers/Test_Register_N_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/registers/register_n_vp.sv
    Info (12023): Found entity 1: Register_N_vP File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Registers/Register_N_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/multiplexers/test_multiplexer_mxn.sv
    Info (12023): Found entity 1: Test_Multiplexer_MxN File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Multiplexers/Test_Multiplexer_MxN.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file modules/multiplexers/multiplexer_mxn.sv
    Info (12023): Found entity 1: Multiplexer_MxN File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Multiplexers/Multiplexer_MxN.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file modules/enablers/enabler_n.sv
    Info (12023): Found entity 1: Enabler_N File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Enablers/Enabler_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/top.sv
    Info (12023): Found entity 1: Top File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/sign_extend_rv32i.sv
    Info (12023): Found entity 1: Sign_extend_RV32I File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Sign_extend_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/registers/register_n_with_enabler_vp.sv
    Info (12023): Found entity 1: Register_N_with_enabler_vP File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Registers/Register_N_with_enabler_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/registers/test_register_n_with_enabler_vp.sv
    Info (12023): Found entity 1: Test_Register_N_with_enabler_vP File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Registers/Test_Register_N_with_enabler_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/integer arithmetic/adder_n.sv
    Info (12023): Found entity 1: Adder_N File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Integer Arithmetic/Adder_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/integer arithmetic/test_adder_n.sv
    Info (12023): Found entity 1: Test_Adder_N File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Integer Arithmetic/Test_Adder_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/flip flops/dff_tri_latch_vp.sv
    Info (12023): Found entity 1: DFF_Tri_Latch_vP File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Flip Flops/DFF_Tri_Latch_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/flip flops/dff_vp.sv
    Info (12023): Found entity 1: DFF_vP File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Flip Flops/DFF_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/flip flops/dff_vn.sv
    Info (12023): Found entity 1: DFF_vN File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Flip Flops/DFF_vN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/registers/register_n_vn.sv
    Info (12023): Found entity 1: Register_N_vN File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Registers/Register_N_vN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/flip flops/test_dff_tri_latch_vp.sv
    Info (12023): Found entity 1: Test_DFF_Tri_Latch_vP File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Flip Flops/Test_DFF_Tri_Latch_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/test_pipe_decoder_vp.sv
    Info (12023): Found entity 1: Test_Pipe_Decoder_vP File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Test_Pipe_Decoder_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/regfile_file_32x32_vn.sv
    Info (12023): Found entity 1: Regfile_file_32x32_vN File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Regfile_File_32x32_vN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/main_decoder.sv
    Info (12023): Found entity 1: Main_decoder File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Main_Decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/decoders/decoder_3x8.sv
    Info (12023): Found entity 1: Decoder_3x8 File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Decoders/Decoder_3x8.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/decoder_f7_rv32i.sv
    Info (12023): Found entity 1: Decoder_f7_RV32I File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Decoder_f7_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/decoders/decoder_n.sv
    Info (12023): Found entity 1: Decoder_N File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Decoders/Decoder_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/decoders/test_decoder_n.sv
    Info (12023): Found entity 1: Test_Decoder_N File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Decoders/Test_Decoder_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/decoders/decoder_with_enabler_n.sv
    Info (12023): Found entity 1: Decoder_with_enabler_N File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Decoders/Decoder_with_enabler_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/decoders/test_decoder_with_enabler_n.sv
    Info (12023): Found entity 1: Test_Decoder_with_enabler_N File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Decoders/Test_Decoder_with_enabler_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/multiplexers/multiplexer_with_enabler_mxn.sv
    Info (12023): Found entity 1: Multiplexer_with_enabler_MxN File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Multiplexers/Multiplexer_with_enabler_MxN.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file modules/comparators/equal_n.sv
    Info (12023): Found entity 1: Equal_N File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Comparators/Equal_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/comparators/equal_with_enabler_n.sv
    Info (12023): Found entity 1: Equal_with_enabler_N File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Comparators/Equal_with_enabler_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/multiplexers/test_multiplexer_with_enabler_mxn.sv
    Info (12023): Found entity 1: Test_Multiplexer_with_enabler_MxN File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Multiplexers/Test_Multiplexer_with_enabler_MxN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/branch_condition_decoder_rv32i.sv
    Info (12023): Found entity 1: Branch_condition_decoder_RV32I File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Branch_Condition_Decoder_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/handlers/exception.sv
    Info (12023): Found entity 1: Exception File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Handlers/Exception.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/integer arithmetic/adder_with_carries_n.sv
    Info (12023): Found entity 1: Adder_with_carries_N File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Integer Arithmetic/Adder_with_carries_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/comparator_rv32i.sv
    Info (12023): Found entity 1: Comparator_RV32I File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Comparator_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/comparison_unit_rv32i.sv
    Info (12023): Found entity 1: Comparison_unit_RV32I File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Comparison_unit_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/complements/a1_n.sv
    Info (12023): Found entity 1: A1_N File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Complements/A1_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/integer arithmetic/adder_subtractor_n.sv
    Info (12023): Found entity 1: Adder_Subtractor_N File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Integer Arithmetic/Adder_Subtractor_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/alu_rv32i.sv
    Info (12023): Found entity 1: ALU_RV32I File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/ALU_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/integer arithmetic/adder_with_carry_in_n.sv
    Info (12023): Found entity 1: Adder_with_carry_in_N File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Integer Arithmetic/Adder_with_carry_in_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/integer arithmetic/slt_n.sv
    Info (12023): Found entity 1: SLT_N File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Integer Arithmetic/SLT_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/integer arithmetic/slt_u_n.sv
    Info (12023): Found entity 1: SLT_U_N File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Integer Arithmetic/SLT_U_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/output_byte_handler_rv32i.sv
    Info (12023): Found entity 1: Output_byte_handler_RV32I File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Output_Byte_Handler_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/decoders/decoder_with_enabler_3x8.sv
    Info (12023): Found entity 1: Decoder_with_enabler_3x8 File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Decoders/Decoder_with_enabler_3x8.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/input_byte_handler_rv32i.sv
    Info (12023): Found entity 1: Input_byte_handler_RV32I File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Input_Byte_Handler_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/hazard_unit_rv32i.sv
    Info (12023): Found entity 1: Hazard_unit_RV32I File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Hazard_unit_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/rv32i.sv
    Info (12023): Found entity 1: RV32I File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/test_rv32i_harvard.sv
    Info (12023): Found entity 1: Test_RV32I_Harvard File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Test_RV32I_Harvard.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/rv32i_harvard.sv
    Info (12023): Found entity 1: RV32I_Harvard File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/RV32I_Harvard.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/pc_rv32i_n_vp.sv
    Info (12023): Found entity 1: PC_RV32I_N_vP File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/PC_RV32I_N_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/memory/ip_catalog_rams/primitive/ram_1p_8w_16a_8b_from_file/ram_1p_8w_16a_8b_from_file.v
    Info (12023): Found entity 1: RAM_1p_8w_16a_8b_from_file File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file modules/memory/ip_catalog_roms/primitive/rom_1p_32w_8a_32b/rom_1p_32w_8a_32b.v
    Info (12023): Found entity 1: ROM_1p_32w_8a_32b File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file modules/memory/ip_catalog_rams/primitive/ram_2p_8w_16a_8b_from_file/ram_2p_8w_16a_8b_from_file.v
    Info (12023): Found entity 1: RAM_2p_8w_16a_8b_from_file File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Memory/IP_Catalog_RAMs/Primitive/RAM_2p_8w_16a_8b_from_file/RAM_2p_8w_16a_8b_from_file.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file modules/memory/ip_catalog_rams/composed/ram_32w_18a_8b/ram_2p_32w_18a_8b.sv
    Info (12023): Found entity 1: RAM_2p_32w_18a_8b File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_2p_32w_18a_8b.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/fetch_stage.sv
    Info (12023): Found entity 1: Fetch_stage File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Fetch_stage.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/instruction_splitter_rv32i.sv
    Info (12023): Found entity 1: Instruction_splitter_RV32I File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Instruction_splitter_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/decode_stage.sv
    Info (12023): Found entity 1: Decode_stage File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Decode_stage.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/instruction_decoder_rv32i.sv
    Info (12023): Found entity 1: Instruction_decoder_RV32I File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Instruction_decoder_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/result_source_decoder_rv32i.sv
    Info (12023): Found entity 1: Result_source_decoder_RV32I File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Result_source_decoder_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/decoders/encoder_5x3.sv
    Info (12023): Found entity 1: Encoder_5x3 File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Decoders/Encoder_5x3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/load_store_width_decoder_rv32i.sv
    Info (12023): Found entity 1: Load_store_width_decoder_RV32I File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Load_store_width_decoder_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/decoders/encoder_15x4.sv
    Info (12023): Found entity 1: Encoder_15x4 File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Decoders/Encoder_15x4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/alu_decoder_rv32i.sv
    Info (12023): Found entity 1: ALU_decoder_RV32I File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/ALU_decoder_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/rerouting_decoder_rv32i.sv
    Info (12023): Found entity 1: Rerouting_decoder_RV32I File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Rerouting_decoder_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/regfile_32x32_vn.sv
    Info (12023): Found entity 1: Regfile_32x32_vN File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Regfile_32x32_vN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/regfile_vector_32x128_vn.sv
    Info (12023): Found entity 1: Regfile_vector_32x128_vN File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Regfile_vector_32x128_vN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/execute_stage.sv
    Info (12023): Found entity 1: Execute_stage File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Execute_stage.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/integer arithmetic/absolute_n.sv
    Info (12023): Found entity 1: Absolute_N File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Integer Arithmetic/Absolute_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/router_rv32i.sv
    Info (12023): Found entity 1: Router_RV32I File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Router_RV32I.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/valu_4xn.sv
    Info (12023): Found entity 1: VALU_4xN File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/VALU_4xN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/pipe_execute_vp.sv
    Info (12023): Found entity 1: Pipe_execute_vP File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Pipe_execute_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/pipe_decode_vp.sv
    Info (12023): Found entity 1: Pipe_decode_vP File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Pipe_decode_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/pipe_memory_vp.sv
    Info (12023): Found entity 1: Pipe_memory_vP File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Pipe_memory_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/pipe_writeback_vp.sv
    Info (12023): Found entity 1: Pipe_writeback_vP File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Pipe_writeback_vP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/mt_fsm.sv
    Info (12023): Found entity 1: MT_FSM File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/MT_FSM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/memory/ip_catalog_rams/composed/ram_1p_8g_20a_128b.sv
    Info (12023): Found entity 1: RAM_1p_8g_20a_128b File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/memory/ip_catalog_rams/composed/address_offset_16_byte.sv
    Info (12023): Found entity 1: Address_offset_16_byte File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Memory/IP_Catalog_RAMs/Composed/Address_offset_16_byte.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/memory/ip_catalog_rams/composed/circular_shifter_left_byte_n.sv
    Info (12023): Found entity 1: Circular_shifter_left_byte_N File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_left_byte_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/memory/ip_catalog_rams/composed/circular_shifter_left_n_byte_test.sv
    Info (12023): Found entity 1: Circular_shifter_left_N_byte_test File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_left_N_byte_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/memory/ip_catalog_rams/composed/circular_shifter_right_byte_n.sv
    Info (12023): Found entity 1: Circular_shifter_right_byte_N File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_right_byte_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/memory/ip_catalog_rams/composed/circular_shifter_right_n_byte_test.sv
    Info (12023): Found entity 1: Circular_shifter_right_N_byte_test File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_right_N_byte_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/test_fetch_stage.sv
    Info (12023): Found entity 1: Test_Fetch_stage File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Test_Fetch_stage.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/test_comparison_unit_rv32i.sv
    Info (12023): Found entity 1: Test_Comparison_unit_RV32I File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Test_Comparison_unit_RV32I.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/test_instruction_splitter_rv32i.sv
    Info (12023): Found entity 1: Test_Instruction_splitter_RV32I File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Test_Instruction_splitter_RV32I.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/test_load_store_width_decoder_rv32i.sv
    Info (12023): Found entity 1: Test_Load_store_width_decoder_RV32I File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Test_Load_store_width_decoder_RV32I.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/test_instruction_decoder_rv32i.sv
    Info (12023): Found entity 1: Test_Instruction_decoder_RV32I File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Test_Instruction_decoder_RV32I.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/test_pc_rv32i_n_vp.sv
    Info (12023): Found entity 1: Test_PC_RV32I_N_vP File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Test_PC_RV32I_N_vP.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/test_input_byte_handler_rv32i.sv
    Info (12023): Found entity 1: Test_Input_byte_handler_RV32I File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Test_Input_byte_handler_RV32I.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/test_branch_condition_decoder_rv32i.sv
    Info (12023): Found entity 1: Test_Branch_condition_decoder_RV32I File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Test_Branch_condition_decoder_RV32I.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/test_pipe_execute_vp.sv
    Info (12023): Found entity 1: Test_Pipe_execute_vP File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Test_Pipe_execute_vP.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/test_output_byte_handler_rv32i.sv
    Info (12023): Found entity 1: Test_Output_byte_handler_RV32I File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Test_Output_byte_handler_RV32I.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/test_execute_stage.sv
    Info (12023): Found entity 1: Test_Execute_stage File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Test_Execute_stage.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/test_hazard_unit_rv32i.sv
    Info (12023): Found entity 1: Test_Hazard_unit_RV32I File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Test_Hazard_unit_RV32I.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/test_decoder_f7_rv32i.sv
    Info (12023): Found entity 1: Test_Decoder_f7_RV32I File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Test_Decoder_f7_RV32I.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file modules/rv32i/test_pipe_decode_vp.sv
    Info (12023): Found entity 1: Test_Pipe_decode_vP File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Test_Pipe_decode_vP.sv Line: 2
Info (12127): Elaborating entity "Test_Fetch_stage" for the top level hierarchy
Warning (10755): Verilog HDL warning at Test_Fetch_stage.sv(60): assignments to clock create a combinational loop File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Test_Fetch_stage.sv Line: 60
Info (12128): Elaborating entity "Fetch_stage" for hierarchy "Fetch_stage:uut" File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Test_Fetch_stage.sv Line: 28
Info (12128): Elaborating entity "Multiplexer_MxN" for hierarchy "Fetch_stage:uut|Multiplexer_MxN:mux_PC_source" File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Fetch_stage.sv Line: 33
Info (12128): Elaborating entity "Register_N_with_enabler_vP" for hierarchy "Fetch_stage:uut|Register_N_with_enabler_vP:PC" File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Fetch_stage.sv Line: 45
Info (12128): Elaborating entity "Multiplexer_MxN" for hierarchy "Fetch_stage:uut|Multiplexer_MxN:mux_prediction" File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Fetch_stage.sv Line: 53
Info (12128): Elaborating entity "Adder_N" for hierarchy "Fetch_stage:uut|Adder_N:adder_pc_plus_4" File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Fetch_stage.sv Line: 61
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clock" is missing source, defaulting to GND File: C:/Users/sebas/Documents/CE4302-Project-II/cpu/Modules/RV32I/Test_Fetch_stage.sv Line: 11
Info (144001): Generated suppressed messages file C:/Users/sebas/Documents/CE4302-Project-II/cpu/output_files/Main.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4796 megabytes
    Info: Processing ended: Tue Nov 21 22:45:06 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:29


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/sebas/Documents/CE4302-Project-II/cpu/output_files/Main.map.smsg.


