read -sv run_verilog_mid/adder_32b_20_77_799117c4efff51c8b7c738c9c641231a.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_20_77_799117c4efff51c8b7c738c9c641231a_yosys.v
