// Generated by CIRCT unknown git version
module final_design_Instruction_Decoder_0_0(	// file.cleaned.mlir:2:3
  input  [3:0] instruction,	// file.cleaned.mlir:2:54
  input        clk,	// file.cleaned.mlir:2:76
               shifter_flag,	// file.cleaned.mlir:2:90
  output       loadA,	// file.cleaned.mlir:2:114
               loadB,	// file.cleaned.mlir:2:130
               loadO,	// file.cleaned.mlir:2:146
               MUX_0,	// file.cleaned.mlir:2:162
               MUX_1,	// file.cleaned.mlir:2:178
               shift_direction,	// file.cleaned.mlir:2:194
               shifter_en,	// file.cleaned.mlir:2:220
               load_shifter,	// file.cleaned.mlir:2:241
  output [3:0] ALU_Sel,	// file.cleaned.mlir:2:264
  output       ALU_update,	// file.cleaned.mlir:2:282
               update_PC,	// file.cleaned.mlir:2:303
               acc_reset	// file.cleaned.mlir:2:323
);

  assign loadA = 1'h0;	// file.cleaned.mlir:3:14, :5:5
  assign loadB = 1'h0;	// file.cleaned.mlir:3:14, :5:5
  assign loadO = 1'h0;	// file.cleaned.mlir:3:14, :5:5
  assign MUX_0 = 1'h0;	// file.cleaned.mlir:3:14, :5:5
  assign MUX_1 = 1'h0;	// file.cleaned.mlir:3:14, :5:5
  assign shift_direction = 1'h0;	// file.cleaned.mlir:3:14, :5:5
  assign shifter_en = 1'h0;	// file.cleaned.mlir:3:14, :5:5
  assign load_shifter = 1'h0;	// file.cleaned.mlir:3:14, :5:5
  assign ALU_Sel = 4'h0;	// file.cleaned.mlir:4:14, :5:5
  assign ALU_update = 1'h0;	// file.cleaned.mlir:3:14, :5:5
  assign update_PC = 1'h0;	// file.cleaned.mlir:3:14, :5:5
  assign acc_reset = 1'h0;	// file.cleaned.mlir:3:14, :5:5
endmodule

