\hypertarget{group___t_i_m___output___compare__and___p_w_m__modes}{}\doxysection{T\+IM Output Compare and P\+WM Modes}
\label{group___t_i_m___output___compare__and___p_w_m__modes}\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_gafae6b98b4b854fbfffd9a5ebc59c8f61}{T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+T\+I\+M\+I\+NG}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga111d1023e3ac6ef5544775c3863b4b12}{T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+A\+C\+T\+I\+VE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga890fbb44fd16f2bce962983352d23f53}{T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+I\+N\+A\+C\+T\+I\+VE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga368f80fad76018e2bf76084522e47536}{T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+T\+O\+G\+G\+LE}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga766271da571888dfecd9130c3887e9c6}{T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+P\+W\+M1}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga88ce4251743c2c07e19fdd5a0a310580}{T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+P\+W\+M2}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga0a78cecaf884a89963e2a8e6af7e6128}{T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+F\+O\+R\+C\+E\+D\+\_\+\+A\+C\+T\+I\+VE}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga4572f724ce30ce45557f1dc5141afb3e}{T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+F\+O\+R\+C\+E\+D\+\_\+\+I\+N\+A\+C\+T\+I\+VE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+2}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_ga111d1023e3ac6ef5544775c3863b4b12}\label{group___t_i_m___output___compare__and___p_w_m__modes_ga111d1023e3ac6ef5544775c3863b4b12}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_ACTIVE@{TIM\_OCMODE\_ACTIVE}}
\index{TIM\_OCMODE\_ACTIVE@{TIM\_OCMODE\_ACTIVE}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_ACTIVE}{TIM\_OCMODE\_ACTIVE}}
{\footnotesize\ttfamily \#define T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+A\+C\+T\+I\+VE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+0}}}

Set channel to active level on match ~\newline
 \mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_ga0a78cecaf884a89963e2a8e6af7e6128}\label{group___t_i_m___output___compare__and___p_w_m__modes_ga0a78cecaf884a89963e2a8e6af7e6128}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_FORCED\_ACTIVE@{TIM\_OCMODE\_FORCED\_ACTIVE}}
\index{TIM\_OCMODE\_FORCED\_ACTIVE@{TIM\_OCMODE\_FORCED\_ACTIVE}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_FORCED\_ACTIVE}{TIM\_OCMODE\_FORCED\_ACTIVE}}
{\footnotesize\ttfamily \#define T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+F\+O\+R\+C\+E\+D\+\_\+\+A\+C\+T\+I\+VE~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+0}})}

Force active level ~\newline
 \mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_ga4572f724ce30ce45557f1dc5141afb3e}\label{group___t_i_m___output___compare__and___p_w_m__modes_ga4572f724ce30ce45557f1dc5141afb3e}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_FORCED\_INACTIVE@{TIM\_OCMODE\_FORCED\_INACTIVE}}
\index{TIM\_OCMODE\_FORCED\_INACTIVE@{TIM\_OCMODE\_FORCED\_INACTIVE}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_FORCED\_INACTIVE}{TIM\_OCMODE\_FORCED\_INACTIVE}}
{\footnotesize\ttfamily \#define T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+F\+O\+R\+C\+E\+D\+\_\+\+I\+N\+A\+C\+T\+I\+VE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+2}}}

Force inactive level ~\newline
 \mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_ga890fbb44fd16f2bce962983352d23f53}\label{group___t_i_m___output___compare__and___p_w_m__modes_ga890fbb44fd16f2bce962983352d23f53}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_INACTIVE@{TIM\_OCMODE\_INACTIVE}}
\index{TIM\_OCMODE\_INACTIVE@{TIM\_OCMODE\_INACTIVE}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_INACTIVE}{TIM\_OCMODE\_INACTIVE}}
{\footnotesize\ttfamily \#define T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+I\+N\+A\+C\+T\+I\+VE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+1}}}

Set channel to inactive level on match \mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_ga766271da571888dfecd9130c3887e9c6}\label{group___t_i_m___output___compare__and___p_w_m__modes_ga766271da571888dfecd9130c3887e9c6}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_PWM1@{TIM\_OCMODE\_PWM1}}
\index{TIM\_OCMODE\_PWM1@{TIM\_OCMODE\_PWM1}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_PWM1}{TIM\_OCMODE\_PWM1}}
{\footnotesize\ttfamily \#define T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+P\+W\+M1~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+1}})}

P\+WM mode 1 ~\newline
 \mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_ga88ce4251743c2c07e19fdd5a0a310580}\label{group___t_i_m___output___compare__and___p_w_m__modes_ga88ce4251743c2c07e19fdd5a0a310580}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_PWM2@{TIM\_OCMODE\_PWM2}}
\index{TIM\_OCMODE\_PWM2@{TIM\_OCMODE\_PWM2}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_PWM2}{TIM\_OCMODE\_PWM2}}
{\footnotesize\ttfamily \#define T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+P\+W\+M2~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+0}})}

P\+WM mode 2 ~\newline
 \mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_gafae6b98b4b854fbfffd9a5ebc59c8f61}\label{group___t_i_m___output___compare__and___p_w_m__modes_gafae6b98b4b854fbfffd9a5ebc59c8f61}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_TIMING@{TIM\_OCMODE\_TIMING}}
\index{TIM\_OCMODE\_TIMING@{TIM\_OCMODE\_TIMING}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_TIMING}{TIM\_OCMODE\_TIMING}}
{\footnotesize\ttfamily \#define T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+T\+I\+M\+I\+NG~0x00000000U}

Frozen ~\newline
 \mbox{\Hypertarget{group___t_i_m___output___compare__and___p_w_m__modes_ga368f80fad76018e2bf76084522e47536}\label{group___t_i_m___output___compare__and___p_w_m__modes_ga368f80fad76018e2bf76084522e47536}} 
\index{TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}!TIM\_OCMODE\_TOGGLE@{TIM\_OCMODE\_TOGGLE}}
\index{TIM\_OCMODE\_TOGGLE@{TIM\_OCMODE\_TOGGLE}!TIM Output Compare and PWM Modes@{TIM Output Compare and PWM Modes}}
\doxysubsubsection{\texorpdfstring{TIM\_OCMODE\_TOGGLE}{TIM\_OCMODE\_TOGGLE}}
{\footnotesize\ttfamily \#define T\+I\+M\+\_\+\+O\+C\+M\+O\+D\+E\+\_\+\+T\+O\+G\+G\+LE~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{T\+I\+M\+\_\+\+C\+C\+M\+R1\+\_\+\+O\+C1\+M\+\_\+0}})}

Toggle ~\newline
 