// Seed: 732079235
`default_nettype wire
module module_0 (
    output id_0,
    output logic id_1,
    output id_2,
    input id_3,
    output id_4,
    output id_5,
    input id_6,
    input id_7,
    input id_8,
    input id_9,
    output id_10,
    input logic id_11,
    input id_12,
    input logic id_13,
    input id_14,
    input id_15,
    input logic id_16
);
  type_27(
      1, id_10, 1, 1
  );
  logic id_17;
  assign id_1 = id_14;
  logic id_18;
  logic id_19;
  always id_2[1] <= 1'd0;
  logic id_20;
  always id_0 <= 1;
  logic id_21, id_22;
endmodule
