# Lab 1: Intro To Verilog
*Duncan Wood* <br>
*09/10/2025*
## Part I
<p align="center">
  <img src="img/quartus_L1a.jpg" alt="Part I Verilog Code" width="300"/>
  <br>
  <em>Figure 1: Part I Code.</em>
</p>


## Part II

### 2-to-1 Multiplexer
<p align="center">
  <img src="img/quartus_L1b.jpg" alt="Part II Verilog Code" width="300"/>
  <br>
  <em>Figure 2: Part II Main Code.</em>
</p>
<p align="center">
  <img src="img/quartus_L1b2.jpg" alt="Part II Verilog Code" width="300"/>
  <br>
  <em>Figure 3: Part II 2-to-1 Multiplexer Code.</em>
</p>

### 8 Bit Wide 2-to-1 Multiplexer
<p align="center">
  <img src="img/quartus_L1b3.jpg" alt="Part II Verilog Code" width="400"/>
  <br>
  <em>Figure 4: Part II Main Code.</em>
</p>
<p align="center">
  <img src="img/quartus_L1b4.jpg" alt="Part II Verilog Code" width="500"/>
  <br>
  <em>Figure 5: Part II 8 bit wide 2-to-1 Multiplexer Code.</em>
</p>

## Part III

<p align="center">
  <img src="img/mux_5_1_3bita.jpg" alt="Figure 1" width="300"/>
  <img src="img/mux_5_1_3bitb.jpg" alt="Figure 2" width="300"/>
</p>
Figure 6: 3 Bit 5-to-1 Multiplexer Module

<p align="center">
  <img src="img/mux_5_1_3bit_main" alt="Figure 1" width="500"/>
</p>
Figure 7: Main Code Setup

## Part IV
<p align="center">
  <img src="img/seg7_3bit.jpg.jpg" alt="Figure 1" width="500"/>
</p>
Figure 8: 7-Segment Display Module
<p align="center">
  <img src="img/seg7_3bit_main.jpg" alt="Figure 1" width="500"/>
</p>
Figure 9: Main Code Setup


## Part V

## Part VI

## Graduate Challenge
