#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555578a523b0 .scope module, "testbench" "testbench" 2 4;
 .timescale -9 -12;
P_0x555578a4faa0 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000001000>;
v0x555578a74c80_0 .var "clk", 0 0;
v0x555578a74d70_0 .var "data_in", 7 0;
v0x555578a74e30_0 .net "data_out", 7 0, v0x555578a74320_0;  1 drivers
v0x555578a74f30_0 .net "empty", 0 0, L_0x555578a858f0;  1 drivers
v0x555578a75000_0 .net "full", 0 0, L_0x555578a85620;  1 drivers
v0x555578a750a0_0 .var "rd_cs", 0 0;
v0x555578a75190_0 .var "rd_en", 0 0;
v0x555578a75280_0 .var "rst", 0 0;
v0x555578a75320_0 .var "wr_cs", 0 0;
v0x555578a753c0_0 .var "wr_en", 0 0;
S_0x555578a52530 .scope module, "uut" "syn_fifo" 2 22, 3 7 0, S_0x555578a523b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "wr_cs"
    .port_info 3 /INPUT 1 "rd_cs"
    .port_info 4 /INPUT 8 "data_in"
    .port_info 5 /INPUT 1 "rd_en"
    .port_info 6 /INPUT 1 "wr_en"
    .port_info 7 /OUTPUT 8 "data_out"
    .port_info 8 /OUTPUT 1 "empty"
    .port_info 9 /OUTPUT 1 "full"
P_0x555578a518d0 .param/l "ADDR_WIDTH" 0 3 22, +C4<00000000000000000000000000001000>;
P_0x555578a51910 .param/l "DATA_WIDTH" 0 3 21, +C4<00000000000000000000000000001000>;
P_0x555578a51950 .param/l "RAM_DEPTH" 0 3 23, +C4<0000000000000000000000000000000100000000>;
v0x555578a73c50_0 .net *"_s0", 39 0, L_0x555578a754b0;  1 drivers
L_0x7f5a4ff4e0a8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555578a73d10_0 .net *"_s11", 22 0, L_0x7f5a4ff4e0a8;  1 drivers
L_0x7f5a4ff4e0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555578a73df0_0 .net/2u *"_s12", 31 0, L_0x7f5a4ff4e0f0;  1 drivers
L_0x7f5a4ff4e018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555578a73eb0_0 .net *"_s3", 30 0, L_0x7f5a4ff4e018;  1 drivers
L_0x7f5a4ff4e060 .functor BUFT 1, C4<0000000000000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x555578a73f90_0 .net/2u *"_s4", 39 0, L_0x7f5a4ff4e060;  1 drivers
v0x555578a740c0_0 .net *"_s8", 31 0, L_0x555578a857b0;  1 drivers
v0x555578a741a0_0 .net "clk", 0 0, v0x555578a74c80_0;  1 drivers
RS_0x7f5a4ff97258 .resolv tri, L_0x555578a85bf0, v0x555578a74d70_0;
v0x555578a74260_0 .net8 "data_in", 7 0, RS_0x7f5a4ff97258;  2 drivers
v0x555578a74320_0 .var "data_out", 7 0;
v0x555578a743e0_0 .net "data_ram", 7 0, L_0x555578a85ed0;  1 drivers
v0x555578a744a0_0 .net "empty", 0 0, L_0x555578a858f0;  alias, 1 drivers
v0x555578a74540_0 .net "full", 0 0, L_0x555578a85620;  alias, 1 drivers
v0x555578a74600_0 .net "rd_cs", 0 0, v0x555578a750a0_0;  1 drivers
v0x555578a746a0_0 .net "rd_en", 0 0, v0x555578a75190_0;  1 drivers
v0x555578a74740_0 .var "rd_pointer", 7 0;
v0x555578a747e0_0 .net "rst", 0 0, v0x555578a75280_0;  1 drivers
v0x555578a74880_0 .var "status_cnt", 8 0;
v0x555578a74940_0 .net "wr_cs", 0 0, v0x555578a75320_0;  1 drivers
v0x555578a749e0_0 .net "wr_en", 0 0, v0x555578a753c0_0;  1 drivers
v0x555578a74ab0_0 .var "wr_pointer", 7 0;
E_0x555578a2bd60 .event posedge, v0x555578a747e0_0, v0x555578a741a0_0;
L_0x555578a754b0 .concat [ 9 31 0 0], v0x555578a74880_0, L_0x7f5a4ff4e018;
L_0x555578a85620 .cmp/eq 40, L_0x555578a754b0, L_0x7f5a4ff4e060;
L_0x555578a857b0 .concat [ 9 23 0 0], v0x555578a74880_0, L_0x7f5a4ff4e0a8;
L_0x555578a858f0 .cmp/eq 32, L_0x555578a857b0, L_0x7f5a4ff4e0f0;
S_0x555578a527b0 .scope module, "DP_RAM" "ram_dp_ar_aw" 3 90, 4 7 0, S_0x555578a52530;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address_0"
    .port_info 1 /INOUT 8 "data_0"
    .port_info 2 /INPUT 1 "cs_0"
    .port_info 3 /INPUT 1 "we_0"
    .port_info 4 /INPUT 1 "oe_0"
    .port_info 5 /INPUT 8 "address_1"
    .port_info 6 /INOUT 8 "data_1"
    .port_info 7 /INPUT 1 "cs_1"
    .port_info 8 /INPUT 1 "we_1"
    .port_info 9 /INPUT 1 "oe_1"
P_0x555578a52980 .param/l "ADDR_WIDTH" 0 4 21, +C4<00000000000000000000000000001000>;
P_0x555578a529c0 .param/l "DATA_WIDTH" 0 4 20, +C4<00000000000000000000000000001000>;
P_0x555578a52a00 .param/l "RAM_DEPTH" 0 4 22, +C4<0000000000000000000000000000000100000000>;
L_0x7f5a4ff4e138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555578a3a440 .functor AND 1, v0x555578a75320_0, L_0x7f5a4ff4e138, C4<1>, C4<1>;
L_0x555578a317d0 .functor AND 1, L_0x555578a3a440, L_0x555578a85ab0, C4<1>, C4<1>;
L_0x555578a316c0 .functor AND 1, v0x555578a750a0_0, v0x555578a75190_0, C4<1>, C4<1>;
L_0x555578a319e0 .functor AND 1, L_0x555578a316c0, L_0x555578a85d30, C4<1>, C4<1>;
v0x555578a4d290_0 .net *"_s0", 0 0, L_0x555578a3a440;  1 drivers
v0x555578a4da60_0 .net *"_s10", 0 0, L_0x555578a316c0;  1 drivers
v0x555578a4db00_0 .net *"_s13", 0 0, L_0x555578a85d30;  1 drivers
v0x555578a4e210_0 .net *"_s14", 0 0, L_0x555578a319e0;  1 drivers
o0x7f5a4ff970d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x555578a4e2b0_0 name=_s16
v0x555578a49900_0 .net *"_s3", 0 0, L_0x555578a85ab0;  1 drivers
v0x555578a48550_0 .net *"_s4", 0 0, L_0x555578a317d0;  1 drivers
o0x7f5a4ff97168 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x555578a72850_0 name=_s6
v0x555578a72930_0 .net "address_0", 7 0, v0x555578a74ab0_0;  1 drivers
v0x555578a72a10_0 .net "address_1", 7 0, v0x555578a74740_0;  1 drivers
v0x555578a72af0_0 .net "cs_0", 0 0, v0x555578a75320_0;  alias, 1 drivers
v0x555578a72bb0_0 .net "cs_1", 0 0, v0x555578a750a0_0;  alias, 1 drivers
v0x555578a72c70_0 .net8 "data_0", 7 0, RS_0x7f5a4ff97258;  alias, 2 drivers
v0x555578a72d50_0 .var "data_0_out", 7 0;
v0x555578a72e30_0 .net "data_1", 7 0, L_0x555578a85ed0;  alias, 1 drivers
v0x555578a72f10_0 .var "data_1_out", 7 0;
v0x555578a72ff0 .array "mem", 255 0, 7 0;
v0x555578a730b0_0 .net "oe_0", 0 0, L_0x7f5a4ff4e138;  1 drivers
v0x555578a73170_0 .net "oe_1", 0 0, v0x555578a75190_0;  alias, 1 drivers
v0x555578a73230_0 .net "we_0", 0 0, v0x555578a753c0_0;  alias, 1 drivers
L_0x7f5a4ff4e180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555578a732f0_0 .net "we_1", 0 0, L_0x7f5a4ff4e180;  1 drivers
E_0x555578a2a3f0 .event edge, v0x555578a73170_0, v0x555578a732f0_0, v0x555578a72bb0_0, v0x555578a72a10_0;
E_0x555578a2aa40 .event edge, v0x555578a730b0_0, v0x555578a732f0_0, v0x555578a72af0_0, v0x555578a72930_0;
E_0x555578a2a2e0/0 .event edge, v0x555578a72e30_0, v0x555578a732f0_0, v0x555578a72bb0_0, v0x555578a72a10_0;
E_0x555578a2a2e0/1 .event edge, v0x555578a72c70_0, v0x555578a73230_0, v0x555578a72af0_0, v0x555578a72930_0;
E_0x555578a2a2e0 .event/or E_0x555578a2a2e0/0, E_0x555578a2a2e0/1;
L_0x555578a85ab0 .reduce/nor v0x555578a753c0_0;
L_0x555578a85bf0 .functor MUXZ 8, o0x7f5a4ff97168, v0x555578a72d50_0, L_0x555578a317d0, C4<>;
L_0x555578a85d30 .reduce/nor L_0x7f5a4ff4e180;
L_0x555578a85ed0 .functor MUXZ 8, o0x7f5a4ff970d8, v0x555578a72f10_0, L_0x555578a319e0, C4<>;
S_0x555578a52c90 .scope begin, "MEM_READ_0" "MEM_READ_0" 4 63, 4 63 0, S_0x555578a527b0;
 .timescale 0 0;
S_0x555578a52e60 .scope begin, "MEM_READ_1" "MEM_READ_1" 4 78, 4 78 0, S_0x555578a527b0;
 .timescale 0 0;
S_0x555578a53030 .scope begin, "MEM_WRITE" "MEM_WRITE" 4 48, 4 48 0, S_0x555578a527b0;
 .timescale 0 0;
S_0x555578a734f0 .scope begin, "READ_DATA" "READ_DATA" 3 67, 3 67 0, S_0x555578a52530;
 .timescale 0 0;
S_0x555578a73690 .scope begin, "READ_POINTER" "READ_POINTER" 3 58, 3 58 0, S_0x555578a52530;
 .timescale 0 0;
S_0x555578a73860 .scope begin, "STATUS_COUNTER" "STATUS_COUNTER" 3 76, 3 76 0, S_0x555578a52530;
 .timescale 0 0;
S_0x555578a73a30 .scope begin, "WRITE_POINTER" "WRITE_POINTER" 3 49, 3 49 0, S_0x555578a52530;
 .timescale 0 0;
    .scope S_0x555578a527b0;
T_0 ;
    %wait E_0x555578a2a2e0;
    %fork t_1, S_0x555578a53030;
    %jmp t_0;
    .scope S_0x555578a53030;
t_1 ;
    %load/vec4 v0x555578a72af0_0;
    %load/vec4 v0x555578a73230_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x555578a72c70_0;
    %load/vec4 v0x555578a72930_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555578a72ff0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555578a72bb0_0;
    %load/vec4 v0x555578a732f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x555578a72e30_0;
    %load/vec4 v0x555578a72a10_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555578a72ff0, 0, 4;
T_0.2 ;
T_0.1 ;
    %end;
    .scope S_0x555578a527b0;
t_0 %join;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x555578a527b0;
T_1 ;
    %wait E_0x555578a2aa40;
    %fork t_3, S_0x555578a52c90;
    %jmp t_2;
    .scope S_0x555578a52c90;
t_3 ;
    %load/vec4 v0x555578a72af0_0;
    %load/vec4 v0x555578a73230_0;
    %nor/r;
    %and;
    %load/vec4 v0x555578a730b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x555578a72930_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x555578a72ff0, 4;
    %assign/vec4 v0x555578a72d50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555578a72d50_0, 0;
T_1.1 ;
    %end;
    .scope S_0x555578a527b0;
t_2 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x555578a527b0;
T_2 ;
    %wait E_0x555578a2a3f0;
    %fork t_5, S_0x555578a52e60;
    %jmp t_4;
    .scope S_0x555578a52e60;
t_5 ;
    %load/vec4 v0x555578a72bb0_0;
    %load/vec4 v0x555578a732f0_0;
    %nor/r;
    %and;
    %load/vec4 v0x555578a73170_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x555578a72a10_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x555578a72ff0, 4;
    %assign/vec4 v0x555578a72f10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555578a72f10_0, 0;
T_2.1 ;
    %end;
    .scope S_0x555578a527b0;
t_4 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x555578a52530;
T_3 ;
    %wait E_0x555578a2bd60;
    %fork t_7, S_0x555578a73a30;
    %jmp t_6;
    .scope S_0x555578a73a30;
t_7 ;
    %load/vec4 v0x555578a747e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555578a74ab0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x555578a74940_0;
    %load/vec4 v0x555578a749e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x555578a74ab0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555578a74ab0_0, 0;
T_3.2 ;
T_3.1 ;
    %end;
    .scope S_0x555578a52530;
t_6 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555578a52530;
T_4 ;
    %wait E_0x555578a2bd60;
    %fork t_9, S_0x555578a73690;
    %jmp t_8;
    .scope S_0x555578a73690;
t_9 ;
    %load/vec4 v0x555578a747e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555578a74740_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x555578a74600_0;
    %load/vec4 v0x555578a746a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x555578a74740_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555578a74740_0, 0;
T_4.2 ;
T_4.1 ;
    %end;
    .scope S_0x555578a52530;
t_8 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555578a52530;
T_5 ;
    %wait E_0x555578a2bd60;
    %fork t_11, S_0x555578a734f0;
    %jmp t_10;
    .scope S_0x555578a734f0;
t_11 ;
    %load/vec4 v0x555578a747e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555578a74320_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555578a74600_0;
    %load/vec4 v0x555578a746a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x555578a743e0_0;
    %assign/vec4 v0x555578a74320_0, 0;
T_5.2 ;
T_5.1 ;
    %end;
    .scope S_0x555578a52530;
t_10 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555578a52530;
T_6 ;
    %wait E_0x555578a2bd60;
    %fork t_13, S_0x555578a73860;
    %jmp t_12;
    .scope S_0x555578a73860;
t_13 ;
    %load/vec4 v0x555578a747e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x555578a74880_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x555578a74600_0;
    %load/vec4 v0x555578a746a0_0;
    %and;
    %load/vec4 v0x555578a74940_0;
    %load/vec4 v0x555578a749e0_0;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x555578a74880_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x555578a74880_0;
    %subi 1, 0, 9;
    %assign/vec4 v0x555578a74880_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x555578a74940_0;
    %load/vec4 v0x555578a749e0_0;
    %and;
    %load/vec4 v0x555578a74600_0;
    %load/vec4 v0x555578a746a0_0;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x555578a74880_0;
    %pad/u 40;
    %pushi/vec4 256, 0, 40;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x555578a74880_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x555578a74880_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %end;
    .scope S_0x555578a52530;
t_12 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0x555578a523b0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555578a74c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555578a75280_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555578a75280_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555578a75280_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555578a75320_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555578a750a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555578a75190_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x555578a74d70_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555578a753c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0x555578a74d70_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555578a753c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555578a75190_0, 0, 1;
    %delay 30000, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x555578a523b0;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x555578a74c80_0;
    %inv;
    %store/vec4 v0x555578a74c80_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555578a523b0;
T_9 ;
    %vpi_call 2 60 "$display", "-I- VCD dump started..." {0 0 0};
    %vpi_call 2 61 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 62 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555578a523b0 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "fifo_tb.v";
    "syn_fifo.v";
    "ram_dp_ar_aw.v";
