#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec  3 22:10:19 2022
# Process ID: 13256
# Current directory: D:/7sem/pocp5/Lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23844 D:\7sem\pocp5\Lab5\Lab5.xpr
# Log file: D:/7sem/pocp5/Lab5/vivado.log
# Journal file: D:/7sem/pocp5/Lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/7sem/pocp5/Lab5/Lab5.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/7sem/pocp5/REGn/REGn.srcs/sources_1/new/DTrigger.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/7sem/pocp5/GenericDecoder/GenericDecoder.srcs/sources_1/new/GenericDecoder.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/7sem/pocp5/REGn/REGn.srcs/sources_1/new/REGn.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/VIVunt/Downloads/storage-devices-master/source/storage_devices/src/task 2.2/FIFO.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/VIVunt/Downloads/storage-devices-master/source/storage_devices/src/task 3/RAM_Hamming.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 884.102 ; gain = 146.152
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd}}
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/7sem/pocp5/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/7sem/pocp5/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fifo_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7sem/pocp5/Lab5/Lab5.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/7sem/pocp5/Lab5/Lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6992a68a73964505bbab4e82586882fe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_tb_behav xil_defaultlib.fifo_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture beh of entity xil_defaultlib.FIFO [fifo_default]
Compiling architecture tb_architecture of entity xil_defaultlib.fifo_tb
Built simulation snapshot fifo_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/7sem/pocp5/Lab5/Lab5.sim/sim_1/behav/xsim/xsim.dir/fifo_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Dec  3 22:11:40 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/7sem/pocp5/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_tb_behav -key {Behavioral:sim_1:Functional:fifo_tb} -tclbatch {fifo_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source fifo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: End of simulation
Time: 80 ns  Iteration: 0  Process: /fifo_tb/stimulate  File: D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd
$finish called at time : 80 ns : File "D:/7sem/pocp5/storage-devices-master/source/storage_devices/src/test-bench/task 2.2/fifo_TB.vhd" Line 62
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 927.469 ; gain = 3.020
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  3 22:12:21 2022...
