Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/jen/CompArch/ChampSim/spec_gobmk_001.champsimtrace.xz
CPU 0 Temporal Ancestry L1I prefetcher
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000003 cycles: 3507524 heartbeat IPC: 2.85101 cumulative IPC: 2.85101 (Simulation time: 0 hr 0 min 34 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6989193 heartbeat IPC: 2.87219 cumulative IPC: 2.86156 (Simulation time: 0 hr 1 min 17 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 10510245 heartbeat IPC: 2.84006 cumulative IPC: 2.85436 (Simulation time: 0 hr 2 min 8 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 14031496 heartbeat IPC: 2.8399 cumulative IPC: 2.85073 (Simulation time: 0 hr 2 min 59 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17573450 heartbeat IPC: 2.8233 cumulative IPC: 2.8452 (Simulation time: 0 hr 3 min 52 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 17573450 (Simulation time: 0 hr 3 min 52 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 26425026 heartbeat IPC: 1.12974 cumulative IPC: 1.12974 (Simulation time: 0 hr 4 min 33 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 34901720 heartbeat IPC: 1.17971 cumulative IPC: 1.15418 (Simulation time: 0 hr 5 min 15 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 43777748 heartbeat IPC: 1.12663 cumulative IPC: 1.14485 (Simulation time: 0 hr 5 min 56 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 52333818 heartbeat IPC: 1.16876 cumulative IPC: 1.15074 (Simulation time: 0 hr 6 min 38 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 61197843 heartbeat IPC: 1.12816 cumulative IPC: 1.14615 (Simulation time: 0 hr 7 min 19 sec) 
Finished CPU 0 instructions: 50000002 cycles: 43624393 cumulative IPC: 1.14615 (Simulation time: 0 hr 7 min 19 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.14615 instructions: 50000002 cycles: 43624393
L1D TOTAL     ACCESS:   18032097  HIT:   17652562  MISS:     379535
L1D LOAD      ACCESS:    7234754  HIT:    7100575  MISS:     134179
L1D RFO       ACCESS:    3701927  HIT:    3597364  MISS:     104563
L1D PREFETCH  ACCESS:    7095416  HIT:    6954623  MISS:     140793
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7240413  ISSUED:    7157644  USEFUL:      46087  USELESS:      94711
L1D AVERAGE MISS LATENCY: 35.3804 cycles
L1I TOTAL     ACCESS:   13260060  HIT:    9624657  MISS:    3635403
L1I LOAD      ACCESS:    9050963  HIT:    8987135  MISS:      63828
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    4209097  HIT:     637522  MISS:    3571575
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    8109865  ISSUED:    8102816  USEFUL:    1245036  USELESS:    2326567
L1I AVERAGE MISS LATENCY: 14.9503 cycles
L2C TOTAL     ACCESS:    4401833  HIT:    4248216  MISS:     153617
L2C LOAD      ACCESS:     142242  HIT:     103987  MISS:      38255
L2C RFO       ACCESS:     104215  HIT:      67986  MISS:      36229
L2C PREFETCH  ACCESS:    4016077  HIT:    3937121  MISS:      78956
L2C WRITEBACK ACCESS:     139299  HIT:     139122  MISS:        177
L2C PREFETCH  REQUESTED:     418424  ISSUED:     418418  USEFUL:       5305  USELESS:      73782
L2C AVERAGE MISS LATENCY: 60.9668 cycles
LLC TOTAL     ACCESS:     251291  HIT:     219743  MISS:      31548
LLC LOAD      ACCESS:      38252  HIT:      29900  MISS:       8352
LLC RFO       ACCESS:      36228  HIT:      29813  MISS:       6415
LLC PREFETCH  ACCESS:     128822  HIT:     112231  MISS:      16591
LLC WRITEBACK ACCESS:      47989  HIT:      47799  MISS:        190
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        960  USELESS:      14668
LLC AVERAGE MISS LATENCY: 179.713 cycles
Major fault: 0 Minor fault: 4161
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       4207  ROW_BUFFER_MISS:      27150
 DBUS_CONGESTED:      15168
 WQ ROW_BUFFER_HIT:       1237  ROW_BUFFER_MISS:      14042  FULL:          0

 AVG_CONGESTED_CYCLE: 4

CPU 0 Branch Prediction Accuracy: 94.7729% MPKI: 9.72684 Average ROB Occupancy at Mispredict: 53.5155

Branch types
NOT_BRANCH: 40695383 81.3908%
BRANCH_DIRECT_JUMP: 422107 0.844214%
BRANCH_INDIRECT: 65 0.00013%
BRANCH_CONDITIONAL: 8105005 16.21%
BRANCH_DIRECT_CALL: 374913 0.749826%
BRANCH_INDIRECT_CALL: 13657 0.027314%
BRANCH_RETURN: 388556 0.777112%
BRANCH_OTHER: 0 0%

