Square root with no latency in Verilog
============

parameterized module that calculates absolute value of complex number
variables must be integers
