

================================================================
== Vivado HLS Report for 'Resize'
================================================================
* Date:           Wed Dec  5 18:27:58 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SIFT
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.287|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    7|  66311|    7|  66311|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-------+----------+-----------+-----------+---------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+-------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |    0|  66304|  3 ~ 259 |          -|          -| 0 ~ 256 |    no    |
        | + Loop 1.1  |    0|    256|         2|          1|          1| 0 ~ 256 |    yes   |
        +-------------+-----+-------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (tmp_819)
9 --> 
	11  / (!tmp_820)
	10  / (tmp_820)
10 --> 
	9  / true
11 --> 
	8  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.28>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_cols_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %src_cols_read)"   --->   Operation 12 'read' 'src_cols_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_rows_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %src_rows_read)"   --->   Operation 13 'read' 'src_rows_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (8.28ns)   --->   "%tmp = sitofp i32 %src_rows_read_3 to float" [./imgproc.h:282]   --->   Operation 14 'sitofp' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 15 [2/2] (8.28ns)   --->   "%tmp_s = sitofp i32 %src_cols_read_3 to float" [./imgproc.h:283]   --->   Operation 15 'sitofp' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1674 = trunc i32 %src_cols_read_3 to i18" [./imgproc.h:305]   --->   Operation 16 'trunc' 'tmp_1674' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.28>
ST_2 : Operation 17 [1/2] (8.28ns)   --->   "%tmp = sitofp i32 %src_rows_read_3 to float" [./imgproc.h:282]   --->   Operation 17 'sitofp' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 18 [1/2] (8.28ns)   --->   "%tmp_s = sitofp i32 %src_cols_read_3 to float" [./imgproc.h:283]   --->   Operation 18 'sitofp' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 19 [2/2] (7.30ns)   --->   "%x_assign = fmul float %tmp, 5.000000e-01" [./imgproc.h:282]   --->   Operation 19 'fmul' 'x_assign' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [2/2] (7.30ns)   --->   "%x_assign_80 = fmul float %tmp_s, 5.000000e-01" [./imgproc.h:283]   --->   Operation 20 'fmul' 'x_assign_80' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 21 [1/2] (7.30ns)   --->   "%x_assign = fmul float %tmp, 5.000000e-01" [./imgproc.h:282]   --->   Operation 21 'fmul' 'x_assign' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 22 [1/2] (7.30ns)   --->   "%x_assign_80 = fmul float %tmp_s, 5.000000e-01" [./imgproc.h:283]   --->   Operation 22 'fmul' 'x_assign_80' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.99>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%t_V_61 = bitcast float %x_assign to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282]   --->   Operation 23 'bitcast' 't_V_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %t_V_61, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282]   --->   Operation 24 'partselect' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.98ns)   --->   "%tmp_i_i = icmp ult i8 %loc_V, 126" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282]   --->   Operation 25 'icmp' 'tmp_i_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 26 [1/1] (0.98ns)   --->   "%tmp_1685_i_i = icmp ugt i8 %loc_V, -106" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282]   --->   Operation 26 'icmp' 'tmp_1685_i_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%index_V = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %t_V_61, i32 23, i32 27) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:206->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282]   --->   Operation 27 'partselect' 'index_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1686_i_i = zext i5 %index_V to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282]   --->   Operation 28 'zext' 'tmp_1686_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%mask_table1687_addr = getelementptr [32 x i23]* @mask_table1687, i64 0, i64 %tmp_1686_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282]   --->   Operation 29 'getelementptr' 'mask_table1687_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [2/2] (1.99ns)   --->   "%mask = load i23* %mask_table1687_addr, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282]   --->   Operation 30 'load' 'mask' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%one_half_table2683_a = getelementptr [32 x i24]* @one_half_table2683, i64 0, i64 %tmp_1686_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282]   --->   Operation 31 'getelementptr' 'one_half_table2683_a' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [2/2] (1.99ns)   --->   "%one_half = load i24* %one_half_table2683_a, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282]   --->   Operation 32 'load' 'one_half' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%t_V_64 = bitcast float %x_assign_80 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:283]   --->   Operation 33 'bitcast' 't_V_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%loc_V_52 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %t_V_64, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:283]   --->   Operation 34 'partselect' 'loc_V_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.98ns)   --->   "%tmp_i_i4 = icmp ult i8 %loc_V_52, 126" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:283]   --->   Operation 35 'icmp' 'tmp_i_i4' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.98ns)   --->   "%tmp_1685_i_i6 = icmp ugt i8 %loc_V_52, -106" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:283]   --->   Operation 36 'icmp' 'tmp_1685_i_i6' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%index_V_7 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %t_V_64, i32 23, i32 27) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:206->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:283]   --->   Operation 37 'partselect' 'index_V_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1686_i_i8 = zext i5 %index_V_7 to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:283]   --->   Operation 38 'zext' 'tmp_1686_i_i8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%mask_table1687_addr_5 = getelementptr [32 x i23]* @mask_table1687, i64 0, i64 %tmp_1686_i_i8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:283]   --->   Operation 39 'getelementptr' 'mask_table1687_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (1.99ns)   --->   "%mask_5 = load i23* %mask_table1687_addr_5, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:283]   --->   Operation 40 'load' 'mask_5' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%one_half_table2683_a_5 = getelementptr [32 x i24]* @one_half_table2683, i64 0, i64 %tmp_1686_i_i8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:283]   --->   Operation 41 'getelementptr' 'one_half_table2683_a_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [2/2] (1.99ns)   --->   "%one_half_5 = load i24* %one_half_table2683_a_5, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:283]   --->   Operation 42 'load' 'one_half_5' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>

State 6 <SV = 5> <Delay = 4.55>
ST_6 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t_V_61, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282]   --->   Operation 43 'bitselect' 'p_Result_s' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i)   --->   "%p_Result_382 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_s, i31 0) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:197->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282]   --->   Operation 44 'bitconcatenate' 'p_Result_382' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_6 : Operation 45 [1/2] (1.99ns)   --->   "%mask = load i23* %mask_table1687_addr, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282]   --->   Operation 45 'load' 'mask' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_6 : Operation 46 [1/2] (1.99ns)   --->   "%one_half = load i24* %one_half_table2683_a, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282]   --->   Operation 46 'load' 'one_half' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%one_half_i_cast_i = zext i24 %one_half to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282]   --->   Operation 47 'zext' 'one_half_i_cast_i' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (1.57ns)   --->   "%p_Val2_296 = add i32 %t_V_61, %one_half_i_cast_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282]   --->   Operation 48 'add' 'p_Val2_296' <Predicate = (!tmp_i_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i)   --->   "%loc_V_49 = trunc i32 %p_Val2_296 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:286->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:287->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282]   --->   Operation 49 'trunc' 'loc_V_49' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i)   --->   "%tmp_1688_i_i = xor i23 %mask, -1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282]   --->   Operation 50 'xor' 'tmp_1688_i_i' <Predicate = (!tmp_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i)   --->   "%xs_sig_V = and i23 %loc_V_49, %tmp_1688_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282]   --->   Operation 51 'and' 'xs_sig_V' <Predicate = (!tmp_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i)   --->   "%tmp_447 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_296, i32 23, i32 31) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282]   --->   Operation 52 'partselect' 'tmp_447' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i)   --->   "%p_Result_383 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_447, i23 %xs_sig_V) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282]   --->   Operation 53 'bitconcatenate' 'p_Result_383' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i)   --->   "%sel_tmp_v_i = select i1 %tmp_i_i, i32 %p_Result_382, i32 %p_Result_383" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282]   --->   Operation 54 'select' 'sel_tmp_v_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.51ns) (out node of the LUT)   --->   "%sel_tmp_i = bitcast i32 %sel_tmp_v_i to float" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282]   --->   Operation 55 'bitcast' 'sel_tmp_i' <Predicate = true> <Delay = 0.51>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node x_assign_s)   --->   "%sel_tmp1_i = xor i1 %tmp_i_i, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282]   --->   Operation 56 'xor' 'sel_tmp1_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node x_assign_s)   --->   "%sel_tmp2_i = and i1 %tmp_1685_i_i, %sel_tmp1_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282]   --->   Operation 57 'and' 'sel_tmp2_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.46ns) (out node of the LUT)   --->   "%x_assign_s = select i1 %sel_tmp2_i, float %x_assign, float %sel_tmp_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282]   --->   Operation 58 'select' 'x_assign_s' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i5)   --->   "%p_Result_371 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t_V_64, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:283]   --->   Operation 59 'bitselect' 'p_Result_371' <Predicate = (tmp_i_i4)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i5)   --->   "%p_Result_385 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_371, i31 0) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:197->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:283]   --->   Operation 60 'bitconcatenate' 'p_Result_385' <Predicate = (tmp_i_i4)> <Delay = 0.00>
ST_6 : Operation 61 [1/2] (1.99ns)   --->   "%mask_5 = load i23* %mask_table1687_addr_5, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:283]   --->   Operation 61 'load' 'mask_5' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_6 : Operation 62 [1/2] (1.99ns)   --->   "%one_half_5 = load i24* %one_half_table2683_a_5, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:283]   --->   Operation 62 'load' 'one_half_5' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 32> <ROM>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%one_half_i_cast_i5 = zext i24 %one_half_5 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:283]   --->   Operation 63 'zext' 'one_half_i_cast_i5' <Predicate = (!tmp_i_i4)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (1.57ns)   --->   "%p_Val2_308 = add i32 %t_V_64, %one_half_i_cast_i5" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:283]   --->   Operation 64 'add' 'p_Val2_308' <Predicate = (!tmp_i_i4)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i5)   --->   "%loc_V_53 = trunc i32 %p_Val2_308 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:286->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:287->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:283]   --->   Operation 65 'trunc' 'loc_V_53' <Predicate = (!tmp_i_i4)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i5)   --->   "%tmp_1688_i_i5 = xor i23 %mask_5, -1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:283]   --->   Operation 66 'xor' 'tmp_1688_i_i5' <Predicate = (!tmp_i_i4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i5)   --->   "%xs_sig_V_5 = and i23 %loc_V_53, %tmp_1688_i_i5" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:283]   --->   Operation 67 'and' 'xs_sig_V_5' <Predicate = (!tmp_i_i4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i5)   --->   "%tmp_451 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_308, i32 23, i32 31) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:283]   --->   Operation 68 'partselect' 'tmp_451' <Predicate = (!tmp_i_i4)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i5)   --->   "%p_Result_386 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_451, i23 %xs_sig_V_5) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:283]   --->   Operation 69 'bitconcatenate' 'p_Result_386' <Predicate = (!tmp_i_i4)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i5)   --->   "%sel_tmp_v_i5 = select i1 %tmp_i_i4, i32 %p_Result_385, i32 %p_Result_386" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:283]   --->   Operation 70 'select' 'sel_tmp_v_i5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.51ns) (out node of the LUT)   --->   "%sel_tmp_i5 = bitcast i32 %sel_tmp_v_i5 to float" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:283]   --->   Operation 71 'bitcast' 'sel_tmp_i5' <Predicate = true> <Delay = 0.51>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node x_assign_81)   --->   "%sel_tmp1_i5 = xor i1 %tmp_i_i4, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:283]   --->   Operation 72 'xor' 'sel_tmp1_i5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node x_assign_81)   --->   "%sel_tmp2_i5 = and i1 %tmp_1685_i_i6, %sel_tmp1_i5" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:283]   --->   Operation 73 'and' 'sel_tmp2_i5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.46ns) (out node of the LUT)   --->   "%x_assign_81 = select i1 %sel_tmp2_i5, float %x_assign_80, float %sel_tmp_i5" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:283]   --->   Operation 74 'select' 'x_assign_81' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.54>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%p_Val2_298 = bitcast float %x_assign_s to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282]   --->   Operation 75 'bitcast' 'p_Val2_298' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_384 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_298, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282]   --->   Operation 76 'bitselect' 'p_Result_384' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%loc_V_50 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_298, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282]   --->   Operation 77 'partselect' 'loc_V_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%loc_V_51 = trunc i32 %p_Val2_298 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:281->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282]   --->   Operation 78 'trunc' 'loc_V_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_1701_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_51, i1 false)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282]   --->   Operation 79 'bitconcatenate' 'tmp_1701_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_300)   --->   "%tmp_1701_i_i_i_cast6 = zext i25 %tmp_1701_i_i_i to i79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282]   --->   Operation 80 'zext' 'tmp_1701_i_i_i_cast6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast = zext i8 %loc_V_50 to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282]   --->   Operation 81 'zext' 'tmp_i_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.28ns)   --->   "%sh_assign = add i9 -127, %tmp_i_i_i_i_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282]   --->   Operation 82 'add' 'sh_assign' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282]   --->   Operation 83 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (1.28ns)   --->   "%tmp_1702_i_i_i = sub i8 127, %loc_V_50" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282]   --->   Operation 84 'sub' 'tmp_1702_i_i_i' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_1702_i_i_i_cast = sext i8 %tmp_1702_i_i_i to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282]   --->   Operation 85 'sext' 'tmp_1702_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.42ns)   --->   "%sh_assign_s = select i1 %isNeg, i9 %tmp_1702_i_i_i_cast, i9 %sh_assign" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282]   --->   Operation 86 'select' 'sh_assign_s' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_300)   --->   "%sh_assign_6_i_i_i_ca = sext i9 %sh_assign_s to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282]   --->   Operation 87 'sext' 'sh_assign_6_i_i_i_ca' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_300)   --->   "%sh_assign_6_i_i_i_ca_8 = sext i9 %sh_assign_s to i25" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282]   --->   Operation 88 'sext' 'sh_assign_6_i_i_i_ca_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_300)   --->   "%tmp_1703_i_i_i = zext i32 %sh_assign_6_i_i_i_ca to i79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282]   --->   Operation 89 'zext' 'tmp_1703_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_300)   --->   "%tmp_1704_i_i_i = lshr i25 %tmp_1701_i_i_i, %sh_assign_6_i_i_i_ca_8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282]   --->   Operation 90 'lshr' 'tmp_1704_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_300)   --->   "%tmp_1705_i_i_i = shl i79 %tmp_1701_i_i_i_cast6, %tmp_1703_i_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282]   --->   Operation 91 'shl' 'tmp_1705_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_300)   --->   "%tmp_1667 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_1704_i_i_i, i32 24)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282]   --->   Operation 92 'bitselect' 'tmp_1667' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_300)   --->   "%tmp_369 = zext i1 %tmp_1667 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282]   --->   Operation 93 'zext' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_300)   --->   "%tmp_370 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_1705_i_i_i, i32 24, i32 55)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282]   --->   Operation 94 'partselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.80ns) (out node of the LUT)   --->   "%p_Val2_300 = select i1 %isNeg, i32 %tmp_369, i32 %tmp_370" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282]   --->   Operation 95 'select' 'p_Val2_300' <Predicate = true> <Delay = 1.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (1.57ns)   --->   "%p_Val2_i_i_i = sub i32 0, %p_Val2_300" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282]   --->   Operation 96 'sub' 'p_Val2_i_i_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.45ns)   --->   "%p_Val2_318 = select i1 %p_Result_384, i32 %p_Val2_i_i_i, i32 %p_Val2_300" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282]   --->   Operation 97 'select' 'p_Val2_318' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%p_Val2_310 = bitcast float %x_assign_81 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:283]   --->   Operation 98 'bitcast' 'p_Val2_310' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_387 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_310, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:283]   --->   Operation 99 'bitselect' 'p_Result_387' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%loc_V_54 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_310, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:283]   --->   Operation 100 'partselect' 'loc_V_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%loc_V_55 = trunc i32 %p_Val2_310 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:281->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:283]   --->   Operation 101 'trunc' 'loc_V_55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_1701_i_i_i7 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_55, i1 false)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:283]   --->   Operation 102 'bitconcatenate' 'tmp_1701_i_i_i7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_312)   --->   "%tmp_1701_i_i_i7_cast = zext i25 %tmp_1701_i_i_i7 to i79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:283]   --->   Operation 103 'zext' 'tmp_1701_i_i_i7_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i8_cast = zext i8 %loc_V_54 to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:283]   --->   Operation 104 'zext' 'tmp_i_i_i_i8_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.28ns)   --->   "%sh_assign_9 = add i9 -127, %tmp_i_i_i_i8_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:283]   --->   Operation 105 'add' 'sh_assign_9' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%isNeg_7 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_9, i32 8)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:283]   --->   Operation 106 'bitselect' 'isNeg_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (1.28ns)   --->   "%tmp_1702_i_i_i4 = sub i8 127, %loc_V_54" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:283]   --->   Operation 107 'sub' 'tmp_1702_i_i_i4' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_1702_i_i_i11_cas = sext i8 %tmp_1702_i_i_i4 to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:283]   --->   Operation 108 'sext' 'tmp_1702_i_i_i11_cas' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.42ns)   --->   "%sh_assign_1 = select i1 %isNeg_7, i9 %tmp_1702_i_i_i11_cas, i9 %sh_assign_9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:283]   --->   Operation 109 'select' 'sh_assign_1' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_312)   --->   "%sh_assign_6_i_i_i12_s = sext i9 %sh_assign_1 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:283]   --->   Operation 110 'sext' 'sh_assign_6_i_i_i12_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_312)   --->   "%sh_assign_6_i_i_i12_1 = sext i9 %sh_assign_1 to i25" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:283]   --->   Operation 111 'sext' 'sh_assign_6_i_i_i12_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_312)   --->   "%tmp_1703_i_i_i4 = zext i32 %sh_assign_6_i_i_i12_s to i79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:283]   --->   Operation 112 'zext' 'tmp_1703_i_i_i4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_312)   --->   "%tmp_1704_i_i_i4 = lshr i25 %tmp_1701_i_i_i7, %sh_assign_6_i_i_i12_1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:283]   --->   Operation 113 'lshr' 'tmp_1704_i_i_i4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_312)   --->   "%tmp_1705_i_i_i4 = shl i79 %tmp_1701_i_i_i7_cast, %tmp_1703_i_i_i4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:283]   --->   Operation 114 'shl' 'tmp_1705_i_i_i4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_312)   --->   "%tmp_1673 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_1704_i_i_i4, i32 24)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:283]   --->   Operation 115 'bitselect' 'tmp_1673' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_312)   --->   "%tmp_373 = zext i1 %tmp_1673 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:283]   --->   Operation 116 'zext' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_312)   --->   "%tmp_374 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_1705_i_i_i4, i32 24, i32 55)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:283]   --->   Operation 117 'partselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (1.80ns) (out node of the LUT)   --->   "%p_Val2_312 = select i1 %isNeg_7, i32 %tmp_373, i32 %tmp_374" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:283]   --->   Operation 118 'select' 'p_Val2_312' <Predicate = true> <Delay = 1.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (1.57ns)   --->   "%p_Val2_i_i_i6 = sub i32 0, %p_Val2_312" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:283]   --->   Operation 119 'sub' 'p_Val2_i_i_i6' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.45ns)   --->   "%p_Val2_319 = select i1 %p_Result_387, i32 %p_Val2_i_i_i6, i32 %p_Val2_312" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:283]   --->   Operation 120 'select' 'p_Val2_319' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.97ns)   --->   "br label %.preheader462" [./imgproc.h:294]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.97>

State 8 <SV = 7> <Delay = 1.55>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%i_op_assign = phi i31 [ 0, %._crit_edge ], [ %i, %.preheader462.loopexit ]"   --->   Operation 122 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%i_op_assign_cast = zext i31 %i_op_assign to i32" [./imgproc.h:295]   --->   Operation 123 'zext' 'i_op_assign_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (1.31ns)   --->   "%tmp_819 = icmp slt i32 %i_op_assign_cast, %p_Val2_318" [./imgproc.h:295]   --->   Operation 124 'icmp' 'tmp_819' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)"   --->   Operation 125 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (1.55ns)   --->   "%i = add i31 %i_op_assign, 1" [./imgproc.h:295]   --->   Operation 126 'add' 'i' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %tmp_819, label %.preheader461.preheader, label %.loopexit463" [./imgproc.h:295]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_1675 = trunc i31 %i_op_assign to i10" [./imgproc.h:295]   --->   Operation 128 'trunc' 'tmp_1675' <Predicate = (tmp_819)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_377_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1675, i8 0)" [./imgproc.h:295]   --->   Operation 129 'bitconcatenate' 'tmp_377_cast' <Predicate = (tmp_819)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_1676 = trunc i31 %i_op_assign to i15" [./imgproc.h:295]   --->   Operation 130 'trunc' 'tmp_1676' <Predicate = (tmp_819)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%p_Val2_s = call i32 @_ssdm_op_BitConcatenate.i32.i15.i17(i15 %tmp_1676, i17 0)" [./imgproc.h:299]   --->   Operation 131 'bitconcatenate' 'p_Val2_s' <Predicate = (tmp_819)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%r_V = or i32 %p_Val2_s, 32768" [./imgproc.h:301]   --->   Operation 132 'or' 'r_V' <Predicate = (tmp_819)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.97ns)   --->   "br label %.preheader461" [./imgproc.h:296]   --->   Operation 133 'br' <Predicate = (tmp_819)> <Delay = 0.97>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32 } undef, i32 %p_Val2_318, 0" [./imgproc.h:350]   --->   Operation 134 'insertvalue' 'mrv' <Predicate = (!tmp_819)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32 } %mrv, i32 %p_Val2_319, 1" [./imgproc.h:350]   --->   Operation 135 'insertvalue' 'mrv_1' <Predicate = (!tmp_819)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "ret { i32, i32 } %mrv_1" [./imgproc.h:350]   --->   Operation 136 'ret' <Predicate = (!tmp_819)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.59>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%i_op_assign_9 = phi i31 [ %j, %ap_fixed_base.1.exit11_ifconv ], [ 0, %.preheader461.preheader ]"   --->   Operation 137 'phi' 'i_op_assign_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%i_op_assign_11_cast = zext i31 %i_op_assign_9 to i32" [./imgproc.h:296]   --->   Operation 138 'zext' 'i_op_assign_11_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (1.31ns)   --->   "%tmp_820 = icmp slt i32 %i_op_assign_11_cast, %p_Val2_319" [./imgproc.h:296]   --->   Operation 139 'icmp' 'tmp_820' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)"   --->   Operation 140 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (1.55ns)   --->   "%j = add i31 %i_op_assign_9, 1" [./imgproc.h:296]   --->   Operation 141 'add' 'j' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %tmp_820, label %ap_fixed_base.1.exit11_ifconv, label %.preheader462.loopexit" [./imgproc.h:296]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_1677 = trunc i31 %i_op_assign_9 to i18" [./imgproc.h:306]   --->   Operation 143 'trunc' 'tmp_1677' <Predicate = (tmp_820)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (1.28ns)   --->   "%tmp_379 = add i18 %tmp_377_cast, %tmp_1677" [./imgproc.h:306]   --->   Operation 144 'add' 'tmp_379' <Predicate = (tmp_820)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_1678 = trunc i31 %i_op_assign_9 to i15" [./imgproc.h:296]   --->   Operation 145 'trunc' 'tmp_1678' <Predicate = (tmp_820)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%p_Val2_316 = call i32 @_ssdm_op_BitConcatenate.i32.i15.i17(i15 %tmp_1678, i17 0)" [./imgproc.h:300]   --->   Operation 146 'bitconcatenate' 'p_Val2_316' <Predicate = (tmp_820)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_452 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %r_V, i32 16, i32 31)" [./imgproc.h:301]   --->   Operation 147 'partselect' 'tmp_452' <Predicate = (tmp_820)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%r0 = zext i16 %tmp_452 to i32" [./imgproc.h:301]   --->   Operation 148 'zext' 'r0' <Predicate = (tmp_820)> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%r_V_39 = or i32 %p_Val2_316, 32768" [./imgproc.h:302]   --->   Operation 149 'or' 'r_V_39' <Predicate = (tmp_820)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_453 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %r_V_39, i32 16, i32 31)" [./imgproc.h:302]   --->   Operation 150 'partselect' 'tmp_453' <Predicate = (tmp_820)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%c0 = zext i16 %tmp_453 to i32" [./imgproc.h:302]   --->   Operation 151 'zext' 'c0' <Predicate = (tmp_820)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (1.31ns)   --->   "%slt = icmp slt i32 %r0, %src_rows_read_3" [./imgproc.h:304]   --->   Operation 152 'icmp' 'slt' <Predicate = (tmp_820)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node tmp_384)   --->   "%rev6 = xor i1 %slt, true" [./imgproc.h:304]   --->   Operation 153 'xor' 'rev6' <Predicate = (tmp_820)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (1.31ns)   --->   "%tmp_821 = icmp slt i32 %c0, %src_cols_read_3" [./imgproc.h:305]   --->   Operation 154 'icmp' 'tmp_821' <Predicate = (tmp_820)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node tmp_384)   --->   "%tmp_1679 = zext i16 %tmp_453 to i18" [./imgproc.h:304]   --->   Operation 155 'zext' 'tmp_1679' <Predicate = (tmp_820)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (1.28ns)   --->   "%tmp_1680 = add i18 -1, %tmp_1674" [./imgproc.h:304]   --->   Operation 156 'add' 'tmp_1680' <Predicate = (tmp_820)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node tmp_384)   --->   "%tmp_1681 = select i1 %tmp_821, i18 %tmp_1679, i18 %tmp_1680" [./imgproc.h:305]   --->   Operation 157 'select' 'tmp_1681' <Predicate = (tmp_820)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node tmp_384)   --->   "%tmp_1682 = trunc i32 %src_rows_read_3 to i10"   --->   Operation 158 'trunc' 'tmp_1682' <Predicate = (tmp_820)> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node tmp_384)   --->   "%tmp_1683 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %r_V, i32 16, i32 25)" [./imgproc.h:301]   --->   Operation 159 'partselect' 'tmp_1683' <Predicate = (tmp_820)> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node tmp_384)   --->   "%tmp_1684 = select i1 %rev6, i10 %tmp_1682, i10 %tmp_1683" [./imgproc.h:304]   --->   Operation 160 'select' 'tmp_1684' <Predicate = (tmp_820)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node tmp_384)   --->   "%tmp_383_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1684, i8 0)" [./imgproc.h:306]   --->   Operation 161 'bitconcatenate' 'tmp_383_cast' <Predicate = (tmp_820)> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (1.28ns) (out node of the LUT)   --->   "%tmp_384 = add i18 %tmp_383_cast, %tmp_1681" [./imgproc.h:306]   --->   Operation 162 'add' 'tmp_384' <Predicate = (tmp_820)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_384_cast = sext i18 %tmp_384 to i64" [./imgproc.h:306]   --->   Operation 163 'sext' 'tmp_384_cast' <Predicate = (tmp_820)> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%src_val_V_addr = getelementptr [65536 x i26]* %src_val_V, i64 0, i64 %tmp_384_cast" [./imgproc.h:306]   --->   Operation 164 'getelementptr' 'src_val_V_addr' <Predicate = (tmp_820)> <Delay = 0.00>
ST_9 : Operation 165 [2/2] (1.99ns)   --->   "%src_val_V_load = load i26* %src_val_V_addr, align 4" [./imgproc.h:306]   --->   Operation 165 'load' 'src_val_V_load' <Predicate = (tmp_820)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 10 <SV = 9> <Delay = 3.99>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_748 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str75)" [./imgproc.h:296]   --->   Operation 166 'specregionbegin' 'tmp_748' <Predicate = (tmp_820)> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./imgproc.h:298]   --->   Operation 167 'specpipeline' <Predicate = (tmp_820)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_379_cast = zext i18 %tmp_379 to i64" [./imgproc.h:306]   --->   Operation 168 'zext' 'tmp_379_cast' <Predicate = (tmp_820)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%dst_val_V_addr = getelementptr [65536 x i32]* %dst_val_V, i64 0, i64 %tmp_379_cast" [./imgproc.h:306]   --->   Operation 169 'getelementptr' 'dst_val_V_addr' <Predicate = (tmp_820)> <Delay = 0.00>
ST_10 : Operation 170 [1/2] (1.99ns)   --->   "%src_val_V_load = load i26* %src_val_V_addr, align 4" [./imgproc.h:306]   --->   Operation 170 'load' 'src_val_V_load' <Predicate = (tmp_820)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%extLd = sext i26 %src_val_V_load to i32" [./imgproc.h:306]   --->   Operation 171 'sext' 'extLd' <Predicate = (tmp_820)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (1.99ns)   --->   "store i32 %extLd, i32* %dst_val_V_addr, align 4" [./imgproc.h:306]   --->   Operation 172 'store' <Predicate = (tmp_820)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str75, i32 %tmp_748)" [./imgproc.h:307]   --->   Operation 173 'specregionend' 'empty' <Predicate = (tmp_820)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "br label %.preheader461" [./imgproc.h:296]   --->   Operation 174 'br' <Predicate = (tmp_820)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "br label %.preheader462"   --->   Operation 175 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.29ns
The critical path consists of the following:
	wire read on port 'src_cols_read' [7]  (0 ns)
	'sitofp' operation ('tmp_s', ./imgproc.h:283) [58]  (8.29 ns)

 <State 2>: 8.29ns
The critical path consists of the following:
	'sitofp' operation ('tmp', ./imgproc.h:282) [9]  (8.29 ns)

 <State 3>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('x', ./imgproc.h:282) [10]  (7.31 ns)

 <State 4>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('x', ./imgproc.h:282) [10]  (7.31 ns)

 <State 5>: 2ns
The critical path consists of the following:
	'getelementptr' operation ('mask_table1687_addr', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282) [19]  (0 ns)
	'load' operation ('mask', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282) on array 'mask_table1687' [20]  (2 ns)

 <State 6>: 4.55ns
The critical path consists of the following:
	'load' operation ('one_half', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282) on array 'one_half_table2683' [22]  (2 ns)
	'add' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282) [24]  (1.58 ns)
	'select' operation ('sel_tmp_v_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282) [30]  (0 ns)
	'select' operation ('x', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./imgproc.h:282) [34]  (0.464 ns)

 <State 7>: 5.55ns
The critical path consists of the following:
	'sub' operation ('tmp_1702_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282) [44]  (1.28 ns)
	'select' operation ('sh', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282) [46]  (0.421 ns)
	'lshr' operation ('tmp_1704_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282) [50]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282) [55]  (1.81 ns)
	'sub' operation ('p_Val2_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282) [56]  (1.58 ns)
	'select' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./imgproc.h:282) [57]  (0.457 ns)

 <State 8>: 1.56ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./imgproc.h:295) [110]  (0 ns)
	'add' operation ('i', ./imgproc.h:295) [114]  (1.56 ns)

 <State 9>: 4.6ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./imgproc.h:296) [124]  (0 ns)
	'or' operation ('r.V', ./imgproc.h:302) [141]  (0 ns)
	'icmp' operation ('tmp_821', ./imgproc.h:305) [146]  (1.31 ns)
	'select' operation ('tmp_1681', ./imgproc.h:305) [149]  (0 ns)
	'add' operation ('tmp_384', ./imgproc.h:306) [154]  (1.29 ns)
	'getelementptr' operation ('src_val_V_addr', ./imgproc.h:306) [156]  (0 ns)
	'load' operation ('src_val_V_load', ./imgproc.h:306) on array 'src_val_V' [157]  (2 ns)

 <State 10>: 4ns
The critical path consists of the following:
	'load' operation ('src_val_V_load', ./imgproc.h:306) on array 'src_val_V' [157]  (2 ns)
	'store' operation (./imgproc.h:306) of variable 'extLd', ./imgproc.h:306 on array 'dst_val_V' [159]  (2 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
