set(SOURCES
    fifo.v)

add_verilog_analysis(fifo SOURCES ${SOURCES})
