<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1645518.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1645518.v</a>
defines: 
time_elapsed: 1.048s
ram usage: 37352 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpkmtf18by/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1645518.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1645518.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1645518.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1645518.v:3</a>: No timescale set for &#34;testBench&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1645518.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1645518.v:9</a>: No timescale set for &#34;binaryToESeg&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1645518.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/pr1645518.v:20</a>: No timescale set for &#34;test_bToESeg&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1645518.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1645518.v:9</a>: Compile module &#34;work@binaryToESeg&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1645518.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1645518.v:3</a>: Compile module &#34;work@testBench&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1645518.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/pr1645518.v:20</a>: Compile module &#34;work@test_bToESeg&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/pr1645518.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/pr1645518.v:11</a>: Implicit port type (wire) for &#34;eSeg&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/pr1645518.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/pr1645518.v:21</a>: Implicit port type (wire) for &#34;B&#34;,
there are 2 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1645518.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1645518.v:3</a>: Top level module &#34;work@testBench&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 7
+ cat /tmpfs/tmp/tmpkmtf18by/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_testBench
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpkmtf18by/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpkmtf18by/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@testBench)
 |vpiName:work@testBench
 |uhdmallPackages:
 \_package: builtin, parent:work@testBench
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@binaryToESeg, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1645518.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1645518.v</a>, line:9, parent:work@testBench
   |vpiDefName:work@binaryToESeg
   |vpiFullName:work@binaryToESeg
   |vpiPort:
   \_port: (A), line:10
     |vpiName:A
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (A), line:10
         |vpiName:A
         |vpiFullName:work@binaryToESeg.A
   |vpiPort:
   \_port: (B), line:10
     |vpiName:B
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (B), line:10
         |vpiName:B
         |vpiFullName:work@binaryToESeg.B
   |vpiPort:
   \_port: (C), line:10
     |vpiName:C
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (C), line:10
         |vpiName:C
         |vpiFullName:work@binaryToESeg.C
   |vpiPort:
   \_port: (D), line:10
     |vpiName:D
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (D), line:10
         |vpiName:D
         |vpiFullName:work@binaryToESeg.D
   |vpiPort:
   \_port: (eSeg), line:11
     |vpiName:eSeg
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (eSeg), line:11
         |vpiName:eSeg
         |vpiFullName:work@binaryToESeg.eSeg
   |vpiNet:
   \_logic_net: (A), line:10
   |vpiNet:
   \_logic_net: (B), line:10
   |vpiNet:
   \_logic_net: (C), line:10
   |vpiNet:
   \_logic_net: (D), line:10
   |vpiNet:
   \_logic_net: (eSeg), line:11
 |uhdmallModules:
 \_module: work@testBench, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1645518.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1645518.v</a>, line:3, parent:work@testBench
   |vpiDefName:work@testBench
   |vpiFullName:work@testBench
   |vpiNet:
   \_logic_net: (w1), line:4
     |vpiName:w1
     |vpiFullName:work@testBench.w1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (w2), line:4
     |vpiName:w2
     |vpiFullName:work@testBench.w2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (w3), line:4
     |vpiName:w3
     |vpiFullName:work@testBench.w3
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (w4), line:4
     |vpiName:w4
     |vpiFullName:work@testBench.w4
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (w5), line:4
     |vpiName:w5
     |vpiFullName:work@testBench.w5
     |vpiNetType:1
 |uhdmallModules:
 \_module: work@test_bToESeg, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1645518.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1645518.v</a>, line:20, parent:work@testBench
   |vpiDefName:work@test_bToESeg
   |vpiFullName:work@test_bToESeg
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:23
       |vpiFullName:work@test_bToESeg
       |vpiStmt:
       \_sys_func_call: ($monitor), line:24
         |vpiName:$monitor
         |vpiArgument:
         \_sys_func_call: ($time), line:24
           |vpiName:$time
         |vpiArgument:
         \_constant: , line:25
           |vpiConstType:6
           |vpiDecompile:&#34;A = %b B = %b C = %b D = %b, eSeg = %b&#34;
           |vpiSize:40
           |STRING:&#34;A = %b B = %b C = %b D = %b, eSeg = %b&#34;
         |vpiArgument:
         \_ref_obj: (A), line:26
           |vpiName:A
         |vpiArgument:
         \_ref_obj: (B), line:26
           |vpiName:B
         |vpiArgument:
         \_ref_obj: (C), line:26
           |vpiName:C
         |vpiArgument:
         \_ref_obj: (D), line:26
           |vpiName:D
         |vpiArgument:
         \_ref_obj: (eSeg), line:26
           |vpiName:eSeg
       |vpiStmt:
       \_delay_control: , line:28
         |#10
         |vpiStmt:
         \_assignment: , line:28
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (A), line:28
             |vpiName:A
             |vpiFullName:work@test_bToESeg.A
           |vpiRhs:
           \_constant: , line:28
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
       |vpiStmt:
       \_assignment: , line:28
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (B), line:28
           |vpiName:B
           |vpiFullName:work@test_bToESeg.B
         |vpiRhs:
         \_constant: , line:28
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:28
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (C), line:28
           |vpiName:C
           |vpiFullName:work@test_bToESeg.C
         |vpiRhs:
         \_constant: , line:28
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:28
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (D), line:28
           |vpiName:D
           |vpiFullName:work@test_bToESeg.D
         |vpiRhs:
         \_constant: , line:28
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_delay_control: , line:29
         |#10
         |vpiStmt:
         \_assignment: , line:29
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (D), line:29
             |vpiName:D
             |vpiFullName:work@test_bToESeg.D
           |vpiRhs:
           \_constant: , line:29
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_delay_control: , line:30
         |#10
         |vpiStmt:
         \_assignment: , line:30
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (C), line:30
             |vpiName:C
             |vpiFullName:work@test_bToESeg.C
           |vpiRhs:
           \_constant: , line:30
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_assignment: , line:30
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (D), line:30
           |vpiName:D
           |vpiFullName:work@test_bToESeg.D
         |vpiRhs:
         \_constant: , line:30
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_delay_control: , line:31
         |#10
         |vpiStmt:
         \_sys_func_call: ($finish), line:31
           |vpiName:$finish
   |vpiPort:
   \_port: (A), line:21
     |vpiName:A
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (A), line:21
         |vpiName:A
         |vpiFullName:work@test_bToESeg.A
         |vpiNetType:48
   |vpiPort:
   \_port: (B), line:21
     |vpiName:B
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (B), line:21
         |vpiName:B
         |vpiFullName:work@test_bToESeg.B
   |vpiPort:
   \_port: (C), line:21
     |vpiName:C
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (C), line:21
         |vpiName:C
         |vpiFullName:work@test_bToESeg.C
   |vpiPort:
   \_port: (D), line:21
     |vpiName:D
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (D), line:21
         |vpiName:D
         |vpiFullName:work@test_bToESeg.D
   |vpiPort:
   \_port: (eSeg), line:21
     |vpiName:eSeg
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (eSeg), line:21
         |vpiName:eSeg
         |vpiFullName:work@test_bToESeg.eSeg
   |vpiNet:
   \_logic_net: (A), line:21
   |vpiNet:
   \_logic_net: (B), line:21
   |vpiNet:
   \_logic_net: (C), line:21
   |vpiNet:
   \_logic_net: (D), line:21
   |vpiNet:
   \_logic_net: (eSeg), line:21
 |uhdmtopModules:
 \_module: work@testBench (work@testBench), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1645518.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1645518.v</a>, line:3
   |vpiDefName:work@testBench
   |vpiName:work@testBench
   |vpiModule:
   \_module: work@binaryToESeg (d), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1645518.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1645518.v</a>, line:5, parent:work@testBench
     |vpiDefName:work@binaryToESeg
     |vpiName:d
     |vpiFullName:work@testBench.d
     |vpiPort:
     \_port: (w1), line:10, parent:d
       |vpiName:w1
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (w1)
         |vpiName:w1
         |vpiActual:
         \_logic_net: (w1), line:4, parent:work@testBench
           |vpiName:w1
           |vpiFullName:work@testBench.w1
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (A), line:10, parent:d
           |vpiName:A
           |vpiFullName:work@testBench.d.A
     |vpiPort:
     \_port: (w2), line:10, parent:d
       |vpiName:w2
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (w2)
         |vpiName:w2
         |vpiActual:
         \_logic_net: (w2), line:4, parent:work@testBench
           |vpiName:w2
           |vpiFullName:work@testBench.w2
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (B), line:10, parent:d
           |vpiName:B
           |vpiFullName:work@testBench.d.B
     |vpiPort:
     \_port: (w3), line:10, parent:d
       |vpiName:w3
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (w3)
         |vpiName:w3
         |vpiActual:
         \_logic_net: (w3), line:4, parent:work@testBench
           |vpiName:w3
           |vpiFullName:work@testBench.w3
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (C), line:10, parent:d
           |vpiName:C
           |vpiFullName:work@testBench.d.C
     |vpiPort:
     \_port: (w4), line:10, parent:d
       |vpiName:w4
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (w4)
         |vpiName:w4
         |vpiActual:
         \_logic_net: (w4), line:4, parent:work@testBench
           |vpiName:w4
           |vpiFullName:work@testBench.w4
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (D), line:10, parent:d
           |vpiName:D
           |vpiFullName:work@testBench.d.D
     |vpiPort:
     \_port: (w5), line:11, parent:d
       |vpiName:w5
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (w5)
         |vpiName:w5
         |vpiActual:
         \_logic_net: (w5), line:4, parent:work@testBench
           |vpiName:w5
           |vpiFullName:work@testBench.w5
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (eSeg), line:11, parent:d
           |vpiName:eSeg
           |vpiFullName:work@testBench.d.eSeg
     |vpiNet:
     \_logic_net: (A), line:10, parent:d
     |vpiNet:
     \_logic_net: (B), line:10, parent:d
     |vpiNet:
     \_logic_net: (C), line:10, parent:d
     |vpiNet:
     \_logic_net: (D), line:10, parent:d
     |vpiNet:
     \_logic_net: (eSeg), line:11, parent:d
     |vpiInstance:
     \_module: work@testBench (work@testBench), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1645518.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1645518.v</a>, line:3
   |vpiModule:
   \_module: work@test_bToESeg (t), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1645518.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1645518.v</a>, line:6, parent:work@testBench
     |vpiDefName:work@test_bToESeg
     |vpiName:t
     |vpiFullName:work@testBench.t
     |vpiPort:
     \_port: (w1), line:21, parent:t
       |vpiName:w1
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (w1)
         |vpiName:w1
         |vpiActual:
         \_logic_net: (w1), line:4, parent:work@testBench
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (A), line:21, parent:t
           |vpiName:A
           |vpiFullName:work@testBench.t.A
           |vpiNetType:48
     |vpiPort:
     \_port: (w2), line:21, parent:t
       |vpiName:w2
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (w2)
         |vpiName:w2
         |vpiActual:
         \_logic_net: (w2), line:4, parent:work@testBench
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (B), line:21, parent:t
           |vpiName:B
           |vpiFullName:work@testBench.t.B
     |vpiPort:
     \_port: (w3), line:21, parent:t
       |vpiName:w3
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (w3)
         |vpiName:w3
         |vpiActual:
         \_logic_net: (w3), line:4, parent:work@testBench
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (C), line:21, parent:t
           |vpiName:C
           |vpiFullName:work@testBench.t.C
     |vpiPort:
     \_port: (w4), line:21, parent:t
       |vpiName:w4
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (w4)
         |vpiName:w4
         |vpiActual:
         \_logic_net: (w4), line:4, parent:work@testBench
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (D), line:21, parent:t
           |vpiName:D
           |vpiFullName:work@testBench.t.D
     |vpiPort:
     \_port: (w5), line:21, parent:t
       |vpiName:w5
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (w5)
         |vpiName:w5
         |vpiActual:
         \_logic_net: (w5), line:4, parent:work@testBench
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (eSeg), line:21, parent:t
           |vpiName:eSeg
           |vpiFullName:work@testBench.t.eSeg
     |vpiNet:
     \_logic_net: (A), line:21, parent:t
     |vpiNet:
     \_logic_net: (B), line:21, parent:t
     |vpiNet:
     \_logic_net: (C), line:21, parent:t
     |vpiNet:
     \_logic_net: (D), line:21, parent:t
     |vpiNet:
     \_logic_net: (eSeg), line:21, parent:t
     |vpiInstance:
     \_module: work@testBench (work@testBench), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1645518.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1645518.v</a>, line:3
   |vpiNet:
   \_logic_net: (w1), line:4, parent:work@testBench
   |vpiNet:
   \_logic_net: (w2), line:4, parent:work@testBench
   |vpiNet:
   \_logic_net: (w3), line:4, parent:work@testBench
   |vpiNet:
   \_logic_net: (w4), line:4, parent:work@testBench
   |vpiNet:
   \_logic_net: (w5), line:4, parent:work@testBench
Object: \work_testBench of type 3000
Object: \work_testBench of type 32
Object: \d of type 32
Object: \w1 of type 44
Object: \w2 of type 44
Object: \w3 of type 44
Object: \w4 of type 44
Object: \w5 of type 44
Object: \A of type 36
Object: \B of type 36
Object: \C of type 36
Object: \D of type 36
Object: \eSeg of type 36
Object: \t of type 32
Object: \w1 of type 44
Object: \w2 of type 44
Object: \w3 of type 44
Object: \w4 of type 44
Object: \w5 of type 44
Object: \A of type 36
Object: \B of type 36
Object: \C of type 36
Object: \D of type 36
Object: \eSeg of type 36
Object: \w1 of type 36
Object: \w2 of type 36
Object: \w3 of type 36
Object: \w4 of type 36
Object: \w5 of type 36
Object: \work_binaryToESeg of type 32
Object: \A of type 36
Object: \B of type 36
Object: \C of type 36
Object: \D of type 36
Object: \eSeg of type 36
Object: \work_testBench of type 32
Object: \w1 of type 36
Object: \w2 of type 36
Object: \w3 of type 36
Object: \w4 of type 36
Object: \w5 of type 36
Object: \work_test_bToESeg of type 32
Object:  of type 24
Object:  of type 4
Object: \$monitor of type 56
Object: \$time of type 56
Object:  of type 7
Object: \A of type 608
Object: \B of type 608
Object: \C of type 608
Object: \D of type 608
Object: \eSeg of type 608
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>