INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Steven/Desktop/Verilog/Lab3/RegFile/RegFile.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
ERROR: [VRFC 10-3642] port 'register' must not be declared to be an array [C:/Users/Steven/Desktop/Verilog/Lab3/RegFile/RegFile.srcs/sources_1/new/RegFile.v:47]
ERROR: [VRFC 10-3640] port 'register' is not defined [C:/Users/Steven/Desktop/Verilog/Lab3/RegFile/RegFile.srcs/sources_1/new/RegFile.v:47]
ERROR: [VRFC 10-2865] module 'RegFile' ignored due to previous errors [C:/Users/Steven/Desktop/Verilog/Lab3/RegFile/RegFile.srcs/sources_1/new/RegFile.v:23]
