// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_read_k_v (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        m_axi_inout3_AWVALID,
        m_axi_inout3_AWREADY,
        m_axi_inout3_AWADDR,
        m_axi_inout3_AWID,
        m_axi_inout3_AWLEN,
        m_axi_inout3_AWSIZE,
        m_axi_inout3_AWBURST,
        m_axi_inout3_AWLOCK,
        m_axi_inout3_AWCACHE,
        m_axi_inout3_AWPROT,
        m_axi_inout3_AWQOS,
        m_axi_inout3_AWREGION,
        m_axi_inout3_AWUSER,
        m_axi_inout3_WVALID,
        m_axi_inout3_WREADY,
        m_axi_inout3_WDATA,
        m_axi_inout3_WSTRB,
        m_axi_inout3_WLAST,
        m_axi_inout3_WID,
        m_axi_inout3_WUSER,
        m_axi_inout3_ARVALID,
        m_axi_inout3_ARREADY,
        m_axi_inout3_ARADDR,
        m_axi_inout3_ARID,
        m_axi_inout3_ARLEN,
        m_axi_inout3_ARSIZE,
        m_axi_inout3_ARBURST,
        m_axi_inout3_ARLOCK,
        m_axi_inout3_ARCACHE,
        m_axi_inout3_ARPROT,
        m_axi_inout3_ARQOS,
        m_axi_inout3_ARREGION,
        m_axi_inout3_ARUSER,
        m_axi_inout3_RVALID,
        m_axi_inout3_RREADY,
        m_axi_inout3_RDATA,
        m_axi_inout3_RLAST,
        m_axi_inout3_RID,
        m_axi_inout3_RFIFONUM,
        m_axi_inout3_RUSER,
        m_axi_inout3_RRESP,
        m_axi_inout3_BVALID,
        m_axi_inout3_BREADY,
        m_axi_inout3_BRESP,
        m_axi_inout3_BID,
        m_axi_inout3_BUSER,
        k_stream_din,
        k_stream_num_data_valid,
        k_stream_fifo_cap,
        k_stream_full_n,
        k_stream_write,
        k
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   m_axi_inout3_AWVALID;
input   m_axi_inout3_AWREADY;
output  [63:0] m_axi_inout3_AWADDR;
output  [0:0] m_axi_inout3_AWID;
output  [31:0] m_axi_inout3_AWLEN;
output  [2:0] m_axi_inout3_AWSIZE;
output  [1:0] m_axi_inout3_AWBURST;
output  [1:0] m_axi_inout3_AWLOCK;
output  [3:0] m_axi_inout3_AWCACHE;
output  [2:0] m_axi_inout3_AWPROT;
output  [3:0] m_axi_inout3_AWQOS;
output  [3:0] m_axi_inout3_AWREGION;
output  [0:0] m_axi_inout3_AWUSER;
output   m_axi_inout3_WVALID;
input   m_axi_inout3_WREADY;
output  [255:0] m_axi_inout3_WDATA;
output  [31:0] m_axi_inout3_WSTRB;
output   m_axi_inout3_WLAST;
output  [0:0] m_axi_inout3_WID;
output  [0:0] m_axi_inout3_WUSER;
output   m_axi_inout3_ARVALID;
input   m_axi_inout3_ARREADY;
output  [63:0] m_axi_inout3_ARADDR;
output  [0:0] m_axi_inout3_ARID;
output  [31:0] m_axi_inout3_ARLEN;
output  [2:0] m_axi_inout3_ARSIZE;
output  [1:0] m_axi_inout3_ARBURST;
output  [1:0] m_axi_inout3_ARLOCK;
output  [3:0] m_axi_inout3_ARCACHE;
output  [2:0] m_axi_inout3_ARPROT;
output  [3:0] m_axi_inout3_ARQOS;
output  [3:0] m_axi_inout3_ARREGION;
output  [0:0] m_axi_inout3_ARUSER;
input   m_axi_inout3_RVALID;
output   m_axi_inout3_RREADY;
input  [255:0] m_axi_inout3_RDATA;
input   m_axi_inout3_RLAST;
input  [0:0] m_axi_inout3_RID;
input  [8:0] m_axi_inout3_RFIFONUM;
input  [0:0] m_axi_inout3_RUSER;
input  [1:0] m_axi_inout3_RRESP;
input   m_axi_inout3_BVALID;
output   m_axi_inout3_BREADY;
input  [1:0] m_axi_inout3_BRESP;
input  [0:0] m_axi_inout3_BID;
input  [0:0] m_axi_inout3_BUSER;
output  [255:0] k_stream_din;
input  [1:0] k_stream_num_data_valid;
input  [1:0] k_stream_fifo_cap;
input   k_stream_full_n;
output   k_stream_write;
input  [63:0] k;

reg ap_idle;
reg m_axi_inout3_ARVALID;
reg m_axi_inout3_RREADY;
reg k_stream_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] or_ln39_reg_326;
reg   [0:0] or_ln39_2_reg_330;
reg    ap_predicate_op58_readreq_state2;
reg    ap_block_state2_io;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
reg   [0:0] icmp_ln37_reg_322;
reg   [0:0] icmp_ln37_reg_322_pp0_iter7_reg;
reg    ap_block_state9_pp0_stage0_iter8;
reg   [0:0] icmp_ln37_reg_322_pp0_iter8_reg;
reg    ap_block_state10_pp0_stage0_iter9;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln37_fu_180_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    k_stream_blk_n;
wire    ap_block_pp0_stage0;
reg    inout3_blk_n_AR;
reg    inout3_blk_n_R;
reg   [63:0] inout3_addr_reg_316;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln37_reg_322_pp0_iter1_reg;
reg   [0:0] icmp_ln37_reg_322_pp0_iter2_reg;
reg   [0:0] icmp_ln37_reg_322_pp0_iter3_reg;
reg   [0:0] icmp_ln37_reg_322_pp0_iter4_reg;
reg   [0:0] icmp_ln37_reg_322_pp0_iter5_reg;
reg   [0:0] icmp_ln37_reg_322_pp0_iter6_reg;
wire   [0:0] or_ln39_fu_222_p2;
wire   [0:0] or_ln39_2_fu_240_p2;
reg   [255:0] inout3_addr_read_reg_335;
reg   [0:0] ap_phi_mux_first_iter_0_phi_fu_118_p4;
wire    ap_loop_init;
reg   [0:0] ap_phi_mux_first_iter_01_phi_fu_128_p4;
wire  signed [63:0] sext_ln39_fu_146_p1;
reg   [4:0] dim_block_fu_78;
wire   [4:0] select_ln41_fu_258_p3;
reg   [4:0] ap_sig_allocacmp_dim_block_2;
reg   [12:0] indvar_flatten_fu_82;
wire   [12:0] select_ln39_fu_272_p3;
reg   [12:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [16:0] indvar_flatten14_fu_86;
wire   [16:0] add_ln37_fu_186_p2;
reg   [16:0] ap_sig_allocacmp_indvar_flatten14_load;
reg    ap_block_pp0_stage0_01001;
wire   [58:0] trunc_ln_fu_136_p4;
wire   [0:0] icmp_ln39_fu_192_p2;
wire   [0:0] icmp_ln41_fu_210_p2;
wire   [0:0] xor_ln37_fu_204_p2;
wire   [0:0] and_ln37_fu_216_p2;
wire   [0:0] or_ln37_fu_198_p2;
wire   [0:0] xor_ln39_fu_228_p2;
wire   [0:0] and_ln39_fu_234_p2;
wire   [0:0] or_ln41_fu_252_p2;
wire   [4:0] add_ln41_fu_246_p2;
wire   [12:0] add_ln39_fu_266_p2;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_407;
reg    ap_condition_226;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_done_reg = 1'b0;
end

ViT_act_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter8_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_226)) begin
        if ((icmp_ln37_fu_180_p2 == 1'd0)) begin
            dim_block_fu_78 <= select_ln41_fu_258_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            dim_block_fu_78 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_226)) begin
        if ((icmp_ln37_fu_180_p2 == 1'd0)) begin
            indvar_flatten14_fu_86 <= add_ln37_fu_186_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten14_fu_86 <= 17'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_226)) begin
        if ((icmp_ln37_fu_180_p2 == 1'd0)) begin
            indvar_flatten_fu_82 <= select_ln39_fu_272_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_82 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln37_reg_322 <= icmp_ln37_fu_180_p2;
        icmp_ln37_reg_322_pp0_iter1_reg <= icmp_ln37_reg_322;
        inout3_addr_reg_316 <= sext_ln39_fu_146_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        icmp_ln37_reg_322_pp0_iter2_reg <= icmp_ln37_reg_322_pp0_iter1_reg;
        icmp_ln37_reg_322_pp0_iter3_reg <= icmp_ln37_reg_322_pp0_iter2_reg;
        icmp_ln37_reg_322_pp0_iter4_reg <= icmp_ln37_reg_322_pp0_iter3_reg;
        icmp_ln37_reg_322_pp0_iter5_reg <= icmp_ln37_reg_322_pp0_iter4_reg;
        icmp_ln37_reg_322_pp0_iter6_reg <= icmp_ln37_reg_322_pp0_iter5_reg;
        icmp_ln37_reg_322_pp0_iter7_reg <= icmp_ln37_reg_322_pp0_iter6_reg;
        icmp_ln37_reg_322_pp0_iter8_reg <= icmp_ln37_reg_322_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln37_reg_322_pp0_iter7_reg == 1'd0))) begin
        inout3_addr_read_reg_335 <= m_axi_inout3_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln37_fu_180_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln39_2_reg_330 <= or_ln39_2_fu_240_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln37_fu_180_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln39_reg_326 <= or_ln39_fu_222_p2;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln37_fu_180_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter8_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_407)) begin
            ap_phi_mux_first_iter_01_phi_fu_128_p4 = 1'd0;
        end else if ((ap_loop_init == 1'b1)) begin
            ap_phi_mux_first_iter_01_phi_fu_128_p4 = 1'd1;
        end else begin
            ap_phi_mux_first_iter_01_phi_fu_128_p4 = 1'd0;
        end
    end else begin
        ap_phi_mux_first_iter_01_phi_fu_128_p4 = 1'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_407)) begin
            ap_phi_mux_first_iter_0_phi_fu_118_p4 = or_ln39_2_reg_330;
        end else if ((ap_loop_init == 1'b1)) begin
            ap_phi_mux_first_iter_0_phi_fu_118_p4 = 1'd1;
        end else begin
            ap_phi_mux_first_iter_0_phi_fu_118_p4 = or_ln39_2_reg_330;
        end
    end else begin
        ap_phi_mux_first_iter_0_phi_fu_118_p4 = or_ln39_2_reg_330;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_dim_block_2 = 5'd0;
    end else begin
        ap_sig_allocacmp_dim_block_2 = dim_block_fu_78;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten14_load = 17'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten14_load = indvar_flatten14_fu_86;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_82;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op58_readreq_state2 == 1'b1))) begin
        inout3_blk_n_AR = m_axi_inout3_ARREADY;
    end else begin
        inout3_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln37_reg_322_pp0_iter7_reg == 1'd0))) begin
        inout3_blk_n_R = m_axi_inout3_RVALID;
    end else begin
        inout3_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln37_reg_322_pp0_iter8_reg == 1'd0))) begin
        k_stream_blk_n = k_stream_full_n;
    end else begin
        k_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln37_reg_322_pp0_iter8_reg == 1'd0))) begin
        k_stream_write = 1'b1;
    end else begin
        k_stream_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op58_readreq_state2 == 1'b1))) begin
        m_axi_inout3_ARVALID = 1'b1;
    end else begin
        m_axi_inout3_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln37_reg_322_pp0_iter7_reg == 1'd0))) begin
        m_axi_inout3_RREADY = 1'b1;
    end else begin
        m_axi_inout3_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln37_fu_186_p2 = (ap_sig_allocacmp_indvar_flatten14_load + 17'd1);

assign add_ln39_fu_266_p2 = (ap_sig_allocacmp_indvar_flatten_load + 13'd1);

assign add_ln41_fu_246_p2 = (ap_sig_allocacmp_dim_block_2 + 5'd1);

assign and_ln37_fu_216_p2 = (xor_ln37_fu_204_p2 & icmp_ln41_fu_210_p2);

assign and_ln39_fu_234_p2 = (xor_ln39_fu_228_p2 & ap_phi_mux_first_iter_0_phi_fu_118_p4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln37_reg_322_pp0_iter8_reg == 1'd0) & (k_stream_full_n == 1'b0)) | ((m_axi_inout3_RVALID == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln37_reg_322_pp0_iter7_reg == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln37_reg_322_pp0_iter8_reg == 1'd0) & (k_stream_full_n == 1'b0)) | ((m_axi_inout3_RVALID == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln37_reg_322_pp0_iter7_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_io)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln37_reg_322_pp0_iter8_reg == 1'd0) & (k_stream_full_n == 1'b0)) | ((m_axi_inout3_RVALID == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln37_reg_322_pp0_iter7_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_io)));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter9 = ((icmp_ln37_reg_322_pp0_iter8_reg == 1'd0) & (k_stream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_io = ((m_axi_inout3_ARREADY == 1'b0) & (ap_predicate_op58_readreq_state2 == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp0_stage0_iter8 = ((m_axi_inout3_RVALID == 1'b0) & (icmp_ln37_reg_322_pp0_iter7_reg == 1'd0));
end

always @ (*) begin
    ap_condition_226 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_407 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln37_reg_322 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

always @ (*) begin
    ap_predicate_op58_readreq_state2 = ((or_ln39_2_reg_330 == 1'd1) & (or_ln39_reg_326 == 1'd1));
end

assign icmp_ln37_fu_180_p2 = ((ap_sig_allocacmp_indvar_flatten14_load == 17'd102168) ? 1'b1 : 1'b0);

assign icmp_ln39_fu_192_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 13'd3096) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_210_p2 = ((ap_sig_allocacmp_dim_block_2 == 5'd24) ? 1'b1 : 1'b0);

assign k_stream_din = inout3_addr_read_reg_335;

assign m_axi_inout3_ARADDR = inout3_addr_reg_316;

assign m_axi_inout3_ARBURST = 2'd0;

assign m_axi_inout3_ARCACHE = 4'd0;

assign m_axi_inout3_ARID = 1'd0;

assign m_axi_inout3_ARLEN = 32'd3096;

assign m_axi_inout3_ARLOCK = 2'd0;

assign m_axi_inout3_ARPROT = 3'd0;

assign m_axi_inout3_ARQOS = 4'd0;

assign m_axi_inout3_ARREGION = 4'd0;

assign m_axi_inout3_ARSIZE = 3'd0;

assign m_axi_inout3_ARUSER = 1'd0;

assign m_axi_inout3_AWADDR = 64'd0;

assign m_axi_inout3_AWBURST = 2'd0;

assign m_axi_inout3_AWCACHE = 4'd0;

assign m_axi_inout3_AWID = 1'd0;

assign m_axi_inout3_AWLEN = 32'd0;

assign m_axi_inout3_AWLOCK = 2'd0;

assign m_axi_inout3_AWPROT = 3'd0;

assign m_axi_inout3_AWQOS = 4'd0;

assign m_axi_inout3_AWREGION = 4'd0;

assign m_axi_inout3_AWSIZE = 3'd0;

assign m_axi_inout3_AWUSER = 1'd0;

assign m_axi_inout3_AWVALID = 1'b0;

assign m_axi_inout3_BREADY = 1'b0;

assign m_axi_inout3_WDATA = 256'd0;

assign m_axi_inout3_WID = 1'd0;

assign m_axi_inout3_WLAST = 1'b0;

assign m_axi_inout3_WSTRB = 32'd0;

assign m_axi_inout3_WUSER = 1'd0;

assign m_axi_inout3_WVALID = 1'b0;

assign or_ln37_fu_198_p2 = (icmp_ln39_fu_192_p2 | ap_phi_mux_first_iter_01_phi_fu_128_p4);

assign or_ln39_2_fu_240_p2 = (icmp_ln39_fu_192_p2 | and_ln39_fu_234_p2);

assign or_ln39_fu_222_p2 = (or_ln37_fu_198_p2 | and_ln37_fu_216_p2);

assign or_ln41_fu_252_p2 = (icmp_ln39_fu_192_p2 | and_ln37_fu_216_p2);

assign select_ln39_fu_272_p3 = ((icmp_ln39_fu_192_p2[0:0] == 1'b1) ? 13'd1 : add_ln39_fu_266_p2);

assign select_ln41_fu_258_p3 = ((or_ln41_fu_252_p2[0:0] == 1'b1) ? 5'd1 : add_ln41_fu_246_p2);

assign sext_ln39_fu_146_p1 = $signed(trunc_ln_fu_136_p4);

assign trunc_ln_fu_136_p4 = {{k[63:5]}};

assign xor_ln37_fu_204_p2 = (icmp_ln39_fu_192_p2 ^ 1'd1);

assign xor_ln39_fu_228_p2 = (icmp_ln41_fu_210_p2 ^ 1'd1);

endmodule //ViT_act_read_k_v
