INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tamka/OneDrive/Documents/Vivado_projects/ass_5/ass_5.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tamka/OneDrive/Documents/Vivado_projects/ass_5/ass_5.srcs/sources_1/new/single_port_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tamka/OneDrive/Documents/Vivado_projects/ass_5/ass_5.srcs/sim_1/new/single_port_RAM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_RAM_tb
