<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_r_c_c___type_def" xml:lang="en-US">
<title>RCC_TypeDef Struct Reference</title>
<indexterm><primary>RCC_TypeDef</primary></indexterm>
<para>

<para>Reset and Clock Control. </para>
 
</para>
<para>
<computeroutput>#include &lt;stm32f103xb.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para><anchor xml:id="_struct_r_c_c___type_def_1ab40c89c59391aaa9d9a8ec011dd0907a"/><link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <emphasis role="strong">CR</emphasis></para>
</listitem>
            <listitem><para><anchor xml:id="_struct_r_c_c___type_def_1a26f1e746ccbf9c9f67e7c60e61085ec1"/><link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <emphasis role="strong">CFGR</emphasis></para>
</listitem>
            <listitem><para><anchor xml:id="_struct_r_c_c___type_def_1a907d8154c80b7e385478943f90b17a3b"/><link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <emphasis role="strong">CIR</emphasis></para>
</listitem>
            <listitem><para><anchor xml:id="_struct_r_c_c___type_def_1ab2c5389c9ff4ac188cd498b8f7170968"/><link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <emphasis role="strong">APB2RSTR</emphasis></para>
</listitem>
            <listitem><para><anchor xml:id="_struct_r_c_c___type_def_1a7da5d372374bc59e9b9af750b01d6a78"/><link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <emphasis role="strong">APB1RSTR</emphasis></para>
</listitem>
            <listitem><para><anchor xml:id="_struct_r_c_c___type_def_1acdf2b32fb3d8dad6bee74bf4cbe25020"/><link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <emphasis role="strong">AHBENR</emphasis></para>
</listitem>
            <listitem><para><anchor xml:id="_struct_r_c_c___type_def_1acc7bb47dddd2d94de124f74886d919be"/><link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <emphasis role="strong">APB2ENR</emphasis></para>
</listitem>
            <listitem><para><anchor xml:id="_struct_r_c_c___type_def_1ac88901e2eb35079b7b58a185e6bf554c"/><link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <emphasis role="strong">APB1ENR</emphasis></para>
</listitem>
            <listitem><para><anchor xml:id="_struct_r_c_c___type_def_1a0b9a3ced775287c8585a6a61af4b40e9"/><link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <emphasis role="strong">BDCR</emphasis></para>
</listitem>
            <listitem><para><anchor xml:id="_struct_r_c_c___type_def_1a876dd0a8546697065f406b7543e27af2"/><link linkend="_core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <emphasis role="strong">CSR</emphasis></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Reset and Clock Control. </para>
<para>
The documentation for this struct was generated from the following file:</para>
Drivers/CMSIS/Device/ST/STM32F1xx/Include/<link linkend="_stm32f103xb_8h">stm32f103xb.h</link></section>
</section>
