# This file is a template, and might need editing before it works on your project.
# This is a sample GitLab CI/CD configuration file that should run without any modifications.
# It demonstrates a basic 3 stage CI/CD pipeline. Instead of real tests or scripts,
# it uses echo commands to simulate the pipeline execution.
#
# A pipeline is composed of independent jobs that run scripts, grouped into stages.
# Stages run in sequential order, but jobs within stages run in parallel.
#
# For more information, see: https://docs.gitlab.com/ee/ci/yaml/index.html#stages
#
# You can copy and paste this template into a new `.gitlab-ci.yml` file.
# You should not add this template to an existing `.gitlab-ci.yml` file by using the `include:` keyword.
#
# To contribute improvements to CI/CD templates, please follow the Development guide at:
# https://docs.gitlab.com/ee/development/cicd/templates.html
# This specific template is located at:
# https://gitlab.com/gitlab-org/gitlab/-/blob/master/lib/gitlab/ci/templates/Getting-Started.gitlab-ci.yml

image: gitlab.itiv.kit.edu:1443/itiv/docker/rocky9:latest

.vsg_test:
    stage: lint

.sim_test:
    tags:
        - modelsim
    before_script: &sim_test_before_script
        - source /etc/profile.d/modules.sh && module load questa/2023.4

stages:
    - lint
    - test_basics
    - test_modules
    - test_pe_array
    - functional_verification

style-guide:
    extends: .vsg_test
    script:
        - vsg --configuration ci/config.yaml -f hdl/*.vhd -j vsg_results.xml
        - cat vsg_results.xml
    artifacts:
        reports:
            junit: vsg_results.xml

style-guide-tb:
    extends: .vsg_test
    script:
        - vsg --configuration ci/config_tb.yaml -f testbenches/*/src/*.vhd -j vsg_results_tb.xml
        - cat vsg_results_tb.xml
    artifacts:
        reports:
            junit: vsg_results_tb.xml

test-mac:
    extends: .sim_test
    stage: test_basics
    only:
        changes:
            - hdl/mac.vhd
            - hdl/utilities.vhd
            - testbenches/mac/**
            - .gitlab-ci.yml
    script:
        - cd testbenches/mac
        - vsim -batch -nolog -do "../../ci/simulate.tcl"
        - cd ../..

test-line-buffer-iact:
    extends: .sim_test
    stage: test_basics
    only:
        changes:
            - hdl/line_buffer.vhd
            - hdl/ram_dp.vhd
            - hdl/utilities.vhd
            - testbenches/line_buffer_iact/**
            - .gitlab-ci.yml
    script:
        - cd testbenches/line_buffer_iact
        - vsim -batch -nolog -do "../../ci/simulate.tcl"
        - cd ../..

test-line-buffer-psum:
    extends: .sim_test
    stage: test_basics
    only:
        changes:
            - hdl/line_buffer.vhd
            - hdl/ram_dp.vhd
            - hdl/utilities.vhd
            - testbenches/line_buffer_psum/**
            - .gitlab-ci.yml
    script:
        - cd testbenches/line_buffer_psum
        - vsim -batch -nolog -do "../../ci/simulate.tcl"
        - cd ../..

test-line-buffer-wght:
    extends: .sim_test
    stage: test_basics
    only:
        changes:
            - hdl/line_buffer.vhd
            - hdl/ram_dp.vhd
            - hdl/utilities.vhd
            - testbenches/line_buffer_wght/**
            - .gitlab-ci.yml
    script:
        - cd testbenches/line_buffer_wght
        - vsim -batch -nolog -do "../../ci/simulate.tcl"
        - cd ../..

test-pe-conv:
    extends: .sim_test
    stage: test_modules
    only:
        changes:
            - hdl/pe.vhd
            - hdl/line_buffer.vhd
            - hdl/mult.vhd
            - hdl/mux.vhd
            - hdl/add.vhd
            - hdl/ram_dp.vhd
            - hdl/utilities.vhd
            - testbenches/pe_conv/**
            - .gitlab-ci.yml
    script:
        - cd testbenches/pe_conv
        - vsim -batch -nolog -do "../../ci/simulate.tcl"
        - cd ../..

test-pe-array-conv-3x3:
    extends: .sim_test
    stage: test_pe_array
    only:
        changes:
            - hdl/pe.vhd
            - hdl/line_buffer.vhd
            - hdl/mult.vhd
            - hdl/mux.vhd
            - hdl/add.vhd
            - hdl/ram_dp.vhd
            - hdl/pe_array.vhd
            - hdl/utilities.vhd
            - testbenches/pe_array_conv_3x3/**
            - .gitlab-ci.yml
    script:
        - cd testbenches/pe_array_conv_3x3
        - vsim -batch -nolog -do "../../ci/simulate.tcl"
        - cd ../..

test-pe-array-conv-3x3-wide:
    extends: .sim_test
    stage: test_pe_array
    only:
        changes:
            - hdl/pe.vhd
            - hdl/line_buffer.vhd
            - hdl/mult.vhd
            - hdl/mux.vhd
            - hdl/add.vhd
            - hdl/ram_dp.vhd
            - hdl/pe_array.vhd
            - hdl/utilities.vhd
            - testbenches/pe_array_conv_3x3_wide/**
            - .gitlab-ci.yml
    script:
        - cd testbenches/pe_array_conv_3x3
        - vsim -batch -nolog -do "../../ci/simulate.tcl"
        - cd ../..

pe_array_conv_5x5_channels_tb:
    extends: .sim_test
    stage: test_pe_array
    only:
        changes:
            - hdl/pe.vhd
            - hdl/line_buffer.vhd
            - hdl/mult.vhd
            - hdl/mux.vhd
            - hdl/add.vhd
            - hdl/ram_dp.vhd
            - hdl/pe_array.vhd
            - hdl/utilities.vhd
            - testbenches/pe_array_conv_5x5_channels_size/**
            - .gitlab-ci.yml
    before_script:
        - *sim_test_before_script
        - cd testbenches/pe_array_conv_5x5_channels_size/src
        - python3 stimuli.py
        - python3 program.py
    script:
        - cd ..
        - vsim -batch -nolog -do "../../ci/simulate.tcl"
        - cd ../..

addr_gen_psum:
    extends: .sim_test
    stage: test_modules
    only:
        changes:
            - hdl/mux.vhd
            - hdl/address_generator_psum.vhd
            - hdl/ram_dp.vhd
            - testbenches/address_generator_psum/src/address_generator_psum.tb
            - .gitlab-ci.yml
    script:
        - cd testbenches/address_generator_psum
        - vsim -batch -nolog -do "../../ci/simulate.tcl"

functional:
    extends: .sim_test
    stage: functional_verification
    script:
        - cd testbenches/functional
        - python3 simulate.py --preset ci
