set_property MARK_DEBUG true [get_nets {zturn_m1_i/axi_gpio_0/gpio2_io_i[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/axi_gpio_0/gpio2_io_i[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/axi_gpio_0/gpio2_io_i[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/axi_gpio_0/gpio2_io_i[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/axi_gpio_0/gpio_io_o[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/axi_gpio_0/gpio_io_o[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/axi_gpio_0/gpio_io_o[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWLEN[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[18]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWLEN[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[25]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WSTRB[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARID[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[13]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[15]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARID[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RID[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[27]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWID[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[20]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_BID[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[20]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWSIZE[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWLEN[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[22]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[21]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[23]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[28]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WID[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[18]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[27]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RRESP[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[26]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[29]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[30]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[24]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[26]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[31]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWID[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[14]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RID[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[16]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[16]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[31]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_BID[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[19]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RID[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWID[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[16]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_BID[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WID[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[28]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[18]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_BID[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARID[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[12]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[12]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[13]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[14]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARLEN[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WID[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RID[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[30]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[28]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[24]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_BID[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_BID[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RID[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWID[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RRESP[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[12]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_BRESP[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[29]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWID[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[15]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWID[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARID[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[25]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[28]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[17]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARLEN[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RID[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[31]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWID[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WID[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_BRESP[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WID[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[27]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARID[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWID[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[23]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[21]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_BID[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[26]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARID[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[30]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARLEN[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[27]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[22]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[17]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WSTRB[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RID[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[26]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_BID[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[20]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARID[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[21]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RID[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[19]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[23]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[24]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[14]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[25]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[31]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_BID[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WID[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[16]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_BID[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[19]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWID[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_BID[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[29]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[17]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WID[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RID[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARID[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWSIZE[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WID[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WID[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WID[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RID[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[25]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[23]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[18]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WSTRB[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[14]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWID[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[17]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[24]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[22]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWLEN[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARID[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WID[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WSTRB[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWID[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARLEN[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[29]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[13]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_BID[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARID[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[20]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[12]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[22]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWID[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RID[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RID[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[13]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[15]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARID[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[15]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[21]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WID[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[19]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARID[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[30]}]
set_property MARK_DEBUG true [get_nets zturn_m1_i/processing_system7_0/M_AXI_GP0_ARREADY]
set_property MARK_DEBUG true [get_nets zturn_m1_i/processing_system7_0/M_AXI_GP0_BVALID]
set_property MARK_DEBUG true [get_nets zturn_m1_i/processing_system7_0/M_AXI_GP0_RVALID]
set_property MARK_DEBUG true [get_nets zturn_m1_i/processing_system7_0/M_AXI_GP0_BREADY]
set_property MARK_DEBUG true [get_nets zturn_m1_i/processing_system7_0/M_AXI_GP0_AWVALID]
set_property MARK_DEBUG true [get_nets zturn_m1_i/processing_system7_0/M_AXI_GP0_WLAST]
set_property MARK_DEBUG true [get_nets zturn_m1_i/processing_system7_0/M_AXI_GP0_WVALID]
set_property MARK_DEBUG true [get_nets zturn_m1_i/processing_system7_0/M_AXI_GP0_AWREADY]
set_property MARK_DEBUG true [get_nets zturn_m1_i/processing_system7_0/M_AXI_GP0_WREADY]
set_property MARK_DEBUG true [get_nets zturn_m1_i/processing_system7_0/M_AXI_GP0_ARVALID]
set_property MARK_DEBUG true [get_nets zturn_m1_i/processing_system7_0/M_AXI_GP0_RLAST]
set_property MARK_DEBUG true [get_nets zturn_m1_i/processing_system7_0/M_AXI_GP0_RREADY]
set_property MARK_DEBUG true [get_nets zturn_m1_i/axi_gpio_0/s_axi_aresetn]
set_property MARK_DEBUG true [get_nets zturn_m1_i/axi_gpio_0/s_axi_rready]
set_property MARK_DEBUG true [get_nets zturn_m1_i/axi_gpio_0/s_axi_rvalid]
set_property MARK_DEBUG true [get_nets zturn_m1_i/axi_gpio_0/s_axi_arready]
set_property MARK_DEBUG true [get_nets zturn_m1_i/axi_gpio_0/s_axi_arvalid]
set_property MARK_DEBUG true [get_nets zturn_m1_i/axi_gpio_0/s_axi_awready]
set_property MARK_DEBUG true [get_nets zturn_m1_i/axi_gpio_0/s_axi_awvalid]
set_property MARK_DEBUG true [get_nets zturn_m1_i/axi_gpio_0/s_axi_bready]
set_property MARK_DEBUG true [get_nets zturn_m1_i/axi_gpio_0/s_axi_bvalid]
set_property MARK_DEBUG true [get_nets zturn_m1_i/axi_gpio_0/s_axi_wready]
set_property MARK_DEBUG true [get_nets zturn_m1_i/axi_gpio_0/s_axi_wvalid]
set_property MARK_DEBUG true [get_nets zturn_m1_i/axi_uartlite_0/s_axi_arready]
set_property MARK_DEBUG true [get_nets zturn_m1_i/axi_uartlite_0/s_axi_aresetn]
set_property MARK_DEBUG true [get_nets zturn_m1_i/axi_uartlite_0/s_axi_arvalid]
set_property MARK_DEBUG true [get_nets zturn_m1_i/axi_uartlite_0/s_axi_awready]
set_property MARK_DEBUG true [get_nets zturn_m1_i/axi_uartlite_0/s_axi_awvalid]
set_property MARK_DEBUG true [get_nets zturn_m1_i/axi_uartlite_0/s_axi_bready]
set_property MARK_DEBUG true [get_nets zturn_m1_i/axi_uartlite_0/s_axi_rvalid]
set_property MARK_DEBUG true [get_nets zturn_m1_i/axi_uartlite_0/s_axi_wready]
set_property MARK_DEBUG true [get_nets zturn_m1_i/axi_uartlite_0/s_axi_wvalid]
set_property MARK_DEBUG true [get_nets zturn_m1_i/axi_uartlite_0/s_axi_bvalid]
set_property MARK_DEBUG true [get_nets zturn_m1_i/axi_uartlite_0/s_axi_rready]
set_property MARK_DEBUG true [get_nets zturn_m1_i/axi_uartlite_0/rx]
set_property MARK_DEBUG true [get_nets zturn_m1_i/axi_uartlite_0/tx]

set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[16]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[24]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[19]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[27]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[17]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[25]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mcause_reg[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[19]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_ble[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[27]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/irq_bus[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[12]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[28]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mlip_reg[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[17]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/vmode_reg[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[25]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[27]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[20]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[19]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[17]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[25]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[26]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[20]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mcause_reg[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[20]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[12]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[28]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/irq_bus[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[28]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[18]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[12]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[18]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[27]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mlip_reg[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[16]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/vmode_reg[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[24]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[19]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[26]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[18]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[26]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[21]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[13]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[29]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[19]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[13]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[29]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mcause_reg[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[21]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[27]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/li_req[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[17]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[26]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mlip_reg[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[15]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[31]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[23]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mli_code[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[18]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[25]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[19]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[27]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[30]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[22]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[14]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[12]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[14]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[30]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mcause_reg[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[22]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[28]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/li_req[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[20]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[25]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mlip_reg[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[14]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[30]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[22]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mli_code[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[24]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[17]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[16]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[12]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[20]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[28]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[15]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[13]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[21]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[31]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[23]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mcause_reg[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[23]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[15]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[31]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[29]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/li_req[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_trans[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[31]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[23]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[24]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mlie_reg[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[13]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[29]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[21]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mli_code[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[16]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[15]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[13]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[21]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[29]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dbg_type[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[24]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[16]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[14]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[16]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[24]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_ble[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[30]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/li_req[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[22]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_trans[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[14]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[30]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[22]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[23]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mlie_reg[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[12]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[28]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[20]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[31]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[15]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[14]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[22]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[30]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dbg_type[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[25]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[17]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[15]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[23]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[17]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_ble[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[25]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[31]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mcause_reg[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[13]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[29]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[21]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[14]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[22]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mlie_reg[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[27]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[19]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[30]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[31]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[15]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[23]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mcause_reg[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[18]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[26]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[18]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_ble[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[26]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/irq_bus[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[16]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[24]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[28]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[20]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[13]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[21]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mlie_reg[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[26]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[18]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[29]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[12]}]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV/ei_req]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV/debug_mode]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dresetb]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV/step_reg]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV/resetb]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV/wfi_state]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV/nmi_req]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV/nmip_reg]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV/ebrkd_reg]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV/eret_inst]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV/iack_int]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV/iack_nmi]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV/meie_reg]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV/meip_reg]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_write]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mie_reg]
connect_debug_port u_ila_0/probe0 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_trans[0]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_trans[1]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[2]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[3]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[4]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[5]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[6]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[7]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[8]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[9]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[10]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[11]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[12]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[13]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[14]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[15]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[16]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[17]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[18]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[19]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[20]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[21]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[22]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[23]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[24]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[25]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[26]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[27]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[28]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[29]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[30]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_addr[31]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[2]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[3]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[4]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[5]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[6]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[7]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[8]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[9]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[10]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[11]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[12]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[13]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[14]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[15]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[16]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[17]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[18]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[19]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[20]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[21]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[22]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[23]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[24]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[25]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[26]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[27]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[28]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[29]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[30]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mtvec_reg[31]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[0]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[1]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[2]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[3]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[4]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[5]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[6]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[7]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[8]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[9]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[10]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[11]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[12]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[13]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[14]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[15]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[16]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[17]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[18]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[19]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[20]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[21]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[22]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[23]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[24]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[25]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[26]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[27]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[28]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[29]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[30]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_wdata[31]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mlip_reg[0]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mlip_reg[1]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mlip_reg[2]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mlip_reg[3]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mcause_reg[0]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mcause_reg[1]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mcause_reg[2]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mcause_reg[3]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mcause_reg[4]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mcause_reg[5]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mcause_reg[6]}]]
connect_debug_port u_ila_0/probe6 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/irq_bus[2]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/irq_bus[3]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/irq_bus[4]}]]
connect_debug_port u_ila_0/probe7 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dbg_type[0]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dbg_type[2]}]]
connect_debug_port u_ila_0/probe8 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[1]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[2]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[3]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[4]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[5]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[6]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[7]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[8]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[9]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[10]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[11]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[12]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[13]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[14]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[15]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[16]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[17]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[18]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[19]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[20]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[21]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[22]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[23]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[24]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[25]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[26]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[27]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[28]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[29]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[30]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mepc_reg[31]}]]
connect_debug_port u_ila_0/probe9 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[0]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[1]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[2]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[3]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[4]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[5]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[6]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[7]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[8]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[9]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[10]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[11]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[12]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[13]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[14]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[15]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[16]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[17]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[18]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[19]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[20]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[21]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[22]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[23]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[24]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[25]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[26]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[27]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[28]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[29]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[30]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_rdata[31]}]]
connect_debug_port u_ila_0/probe10 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/vmode_reg[0]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/vmode_reg[1]}]]
connect_debug_port u_ila_0/probe11 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_ble[0]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_ble[1]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_ble[2]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_ble[3]}]]
connect_debug_port u_ila_0/probe12 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[0]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[1]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[2]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[3]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[4]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[5]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[6]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[7]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[8]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[9]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[10]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[11]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[12]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[13]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[14]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[15]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[16]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[17]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[18]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[19]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[20]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[21]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[22]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[23]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[24]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[25]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[26]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[27]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[28]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[29]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[30]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/csr_idata[31]}]]
connect_debug_port u_ila_0/probe13 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[1]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[2]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[3]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[4]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[5]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[6]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[7]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[8]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[9]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[10]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[11]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[12]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[13]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[14]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[15]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[16]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[17]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[18]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[19]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[20]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[21]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[22]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[23]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[24]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[25]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[26]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[27]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[28]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[29]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[30]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dpc_reg[31]}]]
connect_debug_port u_ila_0/probe14 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/li_req[0]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/li_req[1]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/li_req[2]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/li_req[3]}]]
connect_debug_port u_ila_0/probe15 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mlie_reg[0]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mlie_reg[1]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mlie_reg[2]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mlie_reg[3]}]]
connect_debug_port u_ila_0/probe16 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mli_code[0]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mli_code[1]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mli_code[5]}]]
connect_debug_port u_ila_0/probe34 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV/debug_mode]]
connect_debug_port u_ila_0/probe35 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV/dresetb]]
connect_debug_port u_ila_0/probe36 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV/ebrkd_reg]]
connect_debug_port u_ila_0/probe37 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV/ei_req]]
connect_debug_port u_ila_0/probe38 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV/eret_inst]]
connect_debug_port u_ila_0/probe39 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV/iack_int]]
connect_debug_port u_ila_0/probe40 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV/iack_nmi]]
connect_debug_port u_ila_0/probe53 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV/meie_reg]]
connect_debug_port u_ila_0/probe54 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV/meip_reg]]
connect_debug_port u_ila_0/probe55 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mem_write]]
connect_debug_port u_ila_0/probe56 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV/mie_reg]]
connect_debug_port u_ila_0/probe57 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV/nmi_req]]
connect_debug_port u_ila_0/probe58 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV/nmip_reg]]
connect_debug_port u_ila_0/probe59 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV/resetb]]
connect_debug_port u_ila_0/probe71 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV/step_reg]]
connect_debug_port u_ila_0/probe72 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV/wfi_state]]

set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[23]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[25]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[17]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dbg_type[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[15]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[31]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mcause_reg[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[17]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[25]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_ble[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[14]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[22]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[30]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[29]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[13]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[21]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[14]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[22]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[30]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mlie_reg[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[19]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[27]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/irq_bus[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[16]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[24]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mcause_reg[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[18]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[26]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_ble[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[15]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[23]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[26]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[18]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[28]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[12]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[20]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[13]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[21]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[29]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mlie_reg[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[18]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[26]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[31]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[15]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[23]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[13]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[21]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[29]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/li_req[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mcause_reg[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[15]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[23]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[31]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[12]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[20]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[28]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[23]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[15]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_trans[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[31]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[16]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[24]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mli_code[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mlie_reg[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[13]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[21]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[29]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[30]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[14]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[22]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/li_req[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[16]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[24]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_ble[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[13]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[21]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[29]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dbg_type[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[24]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[16]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[22]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[14]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_trans[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[30]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[15]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[23]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[31]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mlie_reg[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[12]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[20]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[28]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[27]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[13]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[21]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[29]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[19]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/li_req[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mcause_reg[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[26]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[18]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[29]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[21]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[13]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[25]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[17]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[18]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[26]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mli_code[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mlip_reg[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[15]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[23]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[31]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[30]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[14]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[22]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[20]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[28]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/li_req[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mcause_reg[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[14]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[27]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[19]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[30]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[22]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[12]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[24]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[16]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[17]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[25]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mli_code[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mlip_reg[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[14]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[22]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[30]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[31]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[27]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[19]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[17]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[25]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/irq_bus[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mcause_reg[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[19]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[24]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[16]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_ble[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[27]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[27]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[19]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[12]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[20]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[28]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mlip_reg[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[17]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[25]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/vmode_reg[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[18]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[26]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[28]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[12]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[20]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/irq_bus[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mcause_reg[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[12]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[25]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[17]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[28]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[20]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[26]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[18]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[19]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[27]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mlip_reg[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[16]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[24]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/vmode_reg[0]}]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/ebrkd_reg]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/debug_mode]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/nmi_req]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/nmip_reg]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dresetb]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/ei_req]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/eret_inst]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/iack_int]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/step_reg]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/iack_nmi]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/meie_reg]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/meip_reg]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_write]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/resetb]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/wfi_state]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mie_reg]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_ok_int]
connect_debug_port u_ila_0/probe12 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[1]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[2]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[3]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[4]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[5]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[6]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[7]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[8]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[9]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[10]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[11]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[12]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[13]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[14]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[15]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[16]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[17]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[18]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[19]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[20]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[21]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[22]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[23]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[24]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[25]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[26]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[27]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[28]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[29]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[30]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dpc_reg[31]}]]
connect_debug_port u_ila_0/probe13 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[0]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[1]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[2]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[3]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[4]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[5]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[6]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[7]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[8]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[9]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[10]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[11]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[12]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[13]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[14]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[15]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[16]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[17]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[18]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[19]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[20]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[21]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[22]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[23]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[24]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[25]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[26]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[27]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[28]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[29]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[30]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_idata[31]}]]
connect_debug_port u_ila_0/probe14 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_ble[0]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_ble[1]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_ble[2]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_ble[3]}]]
connect_debug_port u_ila_0/probe15 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dbg_type[0]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/dbg_type[2]}]]
connect_debug_port u_ila_0/probe16 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mcause_reg[0]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mcause_reg[1]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mcause_reg[2]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mcause_reg[3]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mcause_reg[4]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mcause_reg[5]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mcause_reg[6]}]]
connect_debug_port u_ila_0/probe17 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/irq_bus[2]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/irq_bus[3]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/irq_bus[4]}]]
connect_debug_port u_ila_0/probe18 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/li_req[0]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/li_req[1]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/li_req[2]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/li_req[3]}]]
connect_debug_port u_ila_0/probe19 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_trans[0]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_trans[1]}]]
connect_debug_port u_ila_0/probe20 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[0]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[1]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[2]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[3]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[4]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[5]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[6]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[7]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[8]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[9]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[10]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[11]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[12]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[13]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[14]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[15]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[16]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[17]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[18]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[19]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[20]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[21]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[22]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[23]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[24]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[25]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[26]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[27]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[28]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[29]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[30]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_rdata[31]}]]
connect_debug_port u_ila_0/probe21 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[2]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[3]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[4]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[5]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[6]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[7]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[8]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[9]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[10]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[11]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[12]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[13]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[14]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[15]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[16]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[17]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[18]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[19]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[20]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[21]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[22]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[23]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[24]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[25]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[26]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[27]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[28]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[29]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[30]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_addr[31]}]]
connect_debug_port u_ila_0/probe22 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[0]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[1]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[2]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[3]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[4]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[5]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[6]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[7]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[8]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[9]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[10]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[11]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[12]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[13]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[14]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[15]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[16]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[17]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[18]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[19]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[20]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[21]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[22]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[23]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[24]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[25]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[26]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[27]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[28]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[29]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[30]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_wdata[31]}]]
connect_debug_port u_ila_0/probe23 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[1]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[2]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[3]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[4]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[5]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[6]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[7]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[8]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[9]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[10]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[11]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[12]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[13]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[14]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[15]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[16]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[17]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[18]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[19]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[20]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[21]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[22]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[23]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[24]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[25]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[26]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[27]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[28]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[29]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[30]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mepc_reg[31]}]]
connect_debug_port u_ila_0/probe24 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mlip_reg[0]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mlip_reg[1]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mlip_reg[2]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mlip_reg[3]}]]
connect_debug_port u_ila_0/probe25 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[2]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[3]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[4]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[5]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[6]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[7]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[8]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[9]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[10]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[11]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[12]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[13]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[14]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[15]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[16]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[17]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[18]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[19]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[20]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[21]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[22]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[23]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[24]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[25]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[26]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[27]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[28]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[29]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[30]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mtvec_reg[31]}]]
connect_debug_port u_ila_0/probe26 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mli_code[0]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mli_code[1]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mli_code[5]}]]
connect_debug_port u_ila_0/probe27 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mlie_reg[0]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mlie_reg[1]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mlie_reg[2]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mlie_reg[3]}]]
connect_debug_port u_ila_0/probe28 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/vmode_reg[0]} {zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/vmode_reg[1]}]]
connect_debug_port u_ila_0/probe34 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/csr_ok_int]]
connect_debug_port u_ila_0/probe35 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/ebrkd_reg]]
connect_debug_port u_ila_0/probe36 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/eret_inst]]
connect_debug_port u_ila_0/probe37 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/iack_int]]
connect_debug_port u_ila_0/probe38 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/iack_nmi]]
connect_debug_port u_ila_0/probe51 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/meie_reg]]
connect_debug_port u_ila_0/probe52 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/meip_reg]]
connect_debug_port u_ila_0/probe53 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mem_write]]
connect_debug_port u_ila_0/probe54 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/mie_reg]]
connect_debug_port u_ila_0/probe55 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/nmip_reg]]
connect_debug_port u_ila_0/probe56 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/resetb]]
connect_debug_port u_ila_0/probe68 [get_nets [list zturn_m1_i/yrv_m1_0/inst/wrp/YRV2/step_reg]]

set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[30]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[14]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[22]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[30]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_addr_reg[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[21]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_ble[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[12]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[20]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[28]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/rx_rdata[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[13]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/aux_uart_byte_data[6]}]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_busy]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_address_narrow[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_address_narrow[12]}]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/yrv_mcu/aux_uart_rx]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_ble[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[12]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[20]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[28]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[17]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[25]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[31]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[15]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[23]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[31]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[20]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_addr_reg[13]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[19]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[27]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_wr_byte[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/rx_rdata[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_addr_reg[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[12]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_address_narrow[8]}]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/yrv_mcu/aux_uart_byte_valid]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_valid]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_ble[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/rx_rdata[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[19]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[27]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[16]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[24]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[24]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[16]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_addr_reg[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_ble[1]}]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/yrv_mcu/bufr_ovr]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[18]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[26]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_wr_byte[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[19]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/aux_uart_byte_data[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_ble[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[23]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[31]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_trans[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[18]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[26]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[25]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[25]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[17]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_addr_reg[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[10]}]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/yrv_mcu/bufr_full]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[18]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[17]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[25]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_wr_byte[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_ble[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_address_narrow[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/rx_rdata[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[17]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[25]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[30]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[15]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[22]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[26]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[18]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[26]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_addr_reg[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[8]}]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/yrv_mcu/bufr_empty]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[17]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[16]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[24]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_wr_byte[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/rx_rdata[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/aux_uart_byte_data[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_address_narrow[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_address_narrow[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[14]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[21]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[29]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[16]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[24]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[27]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[11]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[19]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[27]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[24]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[16]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[15]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[23]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[31]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/rx_rdata[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_addr_reg[12]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_addr_reg[8]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_address_narrow[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_address_narrow[4]}]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/yrv_mcu/bufr_done]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_address_narrow[13]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[13]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[20]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[28]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[15]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[23]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[31]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[28]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[28]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[20]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[12]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_addr_reg[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[15]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/aux_uart_byte_data[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[23]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[14]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[22]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[30]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/rx_rdata[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_addr_reg[7]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/aux_uart_byte_data[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/aux_uart_byte_data[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_address_narrow[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_ble[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[27]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[4]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[12]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[19]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_trans[1]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[14]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[22]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[30]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[29]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[29]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[21]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[13]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[22]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[14]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/aux_uart_byte_data[0]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_addr_reg[9]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[13]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[21]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[29]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/rx_rdata[2]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_addr_reg[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/aux_uart_byte_data[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_address_narrow[6]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_address_narrow[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_ble[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[10]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[5]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[3]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[18]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[26]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[13]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[21]}]
set_property MARK_DEBUG true [get_nets {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[29]}]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rd_reg]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_wr_reg]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/yrv_mcu/io_rd_reg]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/yrv_mcu/io_wr_reg]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/yrv_mcu/ld_wdata]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/yrv_mcu/port10_dec]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/yrv_mcu/port32_dec]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/yrv_mcu/port54_dec]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/yrv_mcu/port76_dec]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/yrv_mcu/rd_rdata]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/yrv_mcu/resetb]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/yrv_mcu/ser_rxd]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/yrv_mcu/ser_txd]
set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_write]

set_property MARK_DEBUG true [get_nets zturn_m1_i/yrv_m1_0/inst/resetn]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 2 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list zturn_m1_i/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 12 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {zturn_m1_i/processing_system7_0/M_AXI_GP0_RID[0]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RID[1]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RID[2]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RID[3]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RID[4]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RID[5]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RID[6]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RID[7]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RID[8]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RID[9]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RID[10]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RID[11]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 2 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {zturn_m1_i/processing_system7_0/M_AXI_GP0_RRESP[0]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RRESP[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[0]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[1]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[2]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[3]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[4]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[5]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[6]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[7]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[8]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[9]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[10]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[11]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[12]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[13]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[14]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[15]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[16]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[17]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[18]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[19]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[20]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[21]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[22]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[23]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[24]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[25]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[26]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[27]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[28]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[29]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[30]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_wdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[0]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[1]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[2]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[3]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[4]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[5]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[6]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[7]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[8]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[9]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[10]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[11]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[12]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[13]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[14]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[15]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[16]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[17]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[18]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[19]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[20]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[21]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[22]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[23]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[24]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[25]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[26]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[27]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[28]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[29]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[30]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 12 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_address_narrow[2]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_address_narrow[3]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_address_narrow[4]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_address_narrow[5]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_address_narrow[6]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_address_narrow[7]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_address_narrow[8]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_address_narrow[9]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_address_narrow[10]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_address_narrow[11]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_address_narrow[12]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_address_narrow[13]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[0]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[1]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[2]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[3]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[4]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[5]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[6]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[7]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[8]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[9]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[10]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[11]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[12]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[13]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[14]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[15]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[16]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[17]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[18]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[19]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[20]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[21]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[22]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[23]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[24]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[25]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[26]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[27]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[28]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[29]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[30]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data_reg[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[0]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[1]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[2]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[3]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[4]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[5]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[6]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[7]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[8]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[9]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[10]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[11]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[12]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[13]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[14]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[15]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[16]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[17]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[18]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[19]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[20]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[21]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[22]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[23]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[24]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[25]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[26]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[27]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[28]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[29]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[30]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_data[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 30 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[2]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[3]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[4]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[5]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[6]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[7]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[8]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[9]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[10]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[11]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[12]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[13]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[14]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[15]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[16]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[17]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[18]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[19]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[20]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[21]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[22]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[23]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[24]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[25]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[26]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[27]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[28]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[29]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[30]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_addr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[0]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[1]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[2]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[3]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[4]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[5]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[6]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[7]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[8]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[9]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[10]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[11]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[12]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[13]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[14]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[15]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[16]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[17]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[18]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[19]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[20]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[21]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[22]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[23]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[24]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[25]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[26]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[27]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[28]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[29]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[30]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARADDR[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 4 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARLEN[0]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARLEN[1]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARLEN[2]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARLEN[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 12 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARID[0]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARID[1]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARID[2]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARID[3]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARID[4]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARID[5]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARID[6]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARID[7]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARID[8]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARID[9]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARID[10]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_ARID[11]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 4 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {zturn_m1_i/processing_system7_0/M_AXI_GP0_WSTRB[0]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WSTRB[1]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WSTRB[2]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WSTRB[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 2 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {zturn_m1_i/processing_system7_0/M_AXI_GP0_BRESP[0]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_BRESP[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[0]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[1]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[2]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[3]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[4]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[5]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[6]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[7]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[8]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[9]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[10]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[11]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[12]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[13]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[14]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[15]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[16]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[17]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[18]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[19]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[20]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[21]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[22]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[23]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[24]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[25]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[26]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[27]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[28]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[29]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[30]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_RDATA[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 12 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {zturn_m1_i/processing_system7_0/M_AXI_GP0_WID[0]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WID[1]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WID[2]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WID[3]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WID[4]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WID[5]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WID[6]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WID[7]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WID[8]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WID[9]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WID[10]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WID[11]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 32 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[0]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[1]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[2]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[3]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[4]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[5]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[6]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[7]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[8]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[9]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[10]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[11]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[12]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[13]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[14]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[15]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[16]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[17]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[18]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[19]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[20]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[21]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[22]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[23]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[24]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[25]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[26]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[27]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[28]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[29]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[30]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWADDR[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 4 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWLEN[0]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWLEN[1]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWLEN[2]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWLEN[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 12 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWID[0]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWID[1]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWID[2]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWID[3]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWID[4]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWID[5]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWID[6]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWID[7]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWID[8]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWID[9]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWID[10]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWID[11]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 2 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWSIZE[0]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_AWSIZE[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 12 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {zturn_m1_i/processing_system7_0/M_AXI_GP0_BID[0]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_BID[1]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_BID[2]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_BID[3]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_BID[4]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_BID[5]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_BID[6]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_BID[7]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_BID[8]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_BID[9]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_BID[10]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_BID[11]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 4 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_wr_byte[0]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_wr_byte[1]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_wr_byte[2]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_wr_byte[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 8 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/rx_rdata[0]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/rx_rdata[1]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/rx_rdata[2]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/rx_rdata[3]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/rx_rdata[4]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/rx_rdata[5]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/rx_rdata[6]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/rx_rdata[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 4 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_ble[0]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_ble[1]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_ble[2]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_ble[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 4 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_ble[0]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_ble[1]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_ble[2]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_ble[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 32 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[0]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[1]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[2]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[3]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[4]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[5]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[6]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[7]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[8]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[9]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[10]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[11]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[12]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[13]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[14]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[15]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[16]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[17]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[18]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[19]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[20]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[21]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[22]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[23]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[24]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[25]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[26]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[27]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[28]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[29]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[30]} {zturn_m1_i/processing_system7_0/M_AXI_GP0_WDATA[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 4 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {zturn_m1_i/axi_gpio_0/gpio2_io_i[0]} {zturn_m1_i/axi_gpio_0/gpio2_io_i[1]} {zturn_m1_i/axi_gpio_0/gpio2_io_i[2]} {zturn_m1_i/axi_gpio_0/gpio2_io_i[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 3 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {zturn_m1_i/axi_gpio_0/gpio_io_o[0]} {zturn_m1_i/axi_gpio_0/gpio_io_o[1]} {zturn_m1_i/axi_gpio_0/gpio_io_o[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 2 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_trans[0]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_trans[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 8 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/aux_uart_byte_data[0]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/aux_uart_byte_data[1]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/aux_uart_byte_data[2]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/aux_uart_byte_data[3]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/aux_uart_byte_data[4]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/aux_uart_byte_data[5]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/aux_uart_byte_data[6]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/aux_uart_byte_data[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 12 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_addr_reg[2]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_addr_reg[3]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_addr_reg[4]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_addr_reg[5]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_addr_reg[6]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_addr_reg[7]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_addr_reg[8]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_addr_reg[9]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_addr_reg[10]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_addr_reg[11]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_addr_reg[12]} {zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_addr_reg[13]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list zturn_m1_i/yrv_m1_0/inst/yrv_mcu/aux_uart_byte_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list zturn_m1_i/yrv_m1_0/inst/yrv_mcu/aux_uart_rx]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_busy]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list zturn_m1_i/yrv_m1_0/inst/yrv_mcu/boot_valid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list zturn_m1_i/yrv_m1_0/inst/yrv_mcu/bufr_done]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list zturn_m1_i/yrv_m1_0/inst/yrv_mcu/bufr_empty]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list zturn_m1_i/yrv_m1_0/inst/yrv_mcu/bufr_full]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list zturn_m1_i/yrv_m1_0/inst/yrv_mcu/bufr_ovr]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list zturn_m1_i/yrv_m1_0/inst/yrv_mcu/io_rd_reg]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list zturn_m1_i/yrv_m1_0/inst/yrv_mcu/io_wr_reg]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list zturn_m1_i/yrv_m1_0/inst/yrv_mcu/ld_wdata]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list zturn_m1_i/processing_system7_0/M_AXI_GP0_ARREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list zturn_m1_i/processing_system7_0/M_AXI_GP0_ARVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list zturn_m1_i/processing_system7_0/M_AXI_GP0_AWREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list zturn_m1_i/processing_system7_0/M_AXI_GP0_AWVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list zturn_m1_i/processing_system7_0/M_AXI_GP0_BREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list zturn_m1_i/processing_system7_0/M_AXI_GP0_BVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
set_property port_width 1 [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list zturn_m1_i/processing_system7_0/M_AXI_GP0_RLAST]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
set_property port_width 1 [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list zturn_m1_i/processing_system7_0/M_AXI_GP0_RREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
set_property port_width 1 [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list zturn_m1_i/processing_system7_0/M_AXI_GP0_RVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
set_property port_width 1 [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list zturn_m1_i/processing_system7_0/M_AXI_GP0_WLAST]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
set_property port_width 1 [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list zturn_m1_i/processing_system7_0/M_AXI_GP0_WREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
set_property port_width 1 [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list zturn_m1_i/processing_system7_0/M_AXI_GP0_WVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
set_property port_width 1 [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_rd_reg]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
set_property port_width 1 [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list zturn_m1_i/yrv_m1_0/inst/yrv_mcu/mem_wr_reg]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
set_property port_width 1 [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list zturn_m1_i/yrv_m1_0/inst/yrv_mcu/port10_dec]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
set_property port_width 1 [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list zturn_m1_i/yrv_m1_0/inst/yrv_mcu/port32_dec]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
set_property port_width 1 [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list zturn_m1_i/yrv_m1_0/inst/yrv_mcu/port54_dec]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
set_property port_width 1 [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list zturn_m1_i/yrv_m1_0/inst/yrv_mcu/port76_dec]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
set_property port_width 1 [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list zturn_m1_i/yrv_m1_0/inst/yrv_mcu/rd_rdata]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
set_property port_width 1 [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list zturn_m1_i/axi_gpio_0/s_axi_aresetn]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
set_property port_width 1 [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list zturn_m1_i/axi_gpio_0/s_axi_arready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
set_property port_width 1 [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list zturn_m1_i/axi_gpio_0/s_axi_arvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
set_property port_width 1 [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list zturn_m1_i/axi_gpio_0/s_axi_awready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
set_property port_width 1 [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list zturn_m1_i/axi_gpio_0/s_axi_awvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
set_property port_width 1 [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list zturn_m1_i/axi_gpio_0/s_axi_bready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
set_property port_width 1 [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list zturn_m1_i/axi_gpio_0/s_axi_bvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
set_property port_width 1 [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list zturn_m1_i/axi_gpio_0/s_axi_rready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
set_property port_width 1 [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list zturn_m1_i/axi_gpio_0/s_axi_rvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
set_property port_width 1 [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list zturn_m1_i/axi_gpio_0/s_axi_wready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
set_property port_width 1 [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list zturn_m1_i/axi_gpio_0/s_axi_wvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
set_property port_width 1 [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list zturn_m1_i/yrv_m1_0/inst/yrv_mcu/ser_rxd]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
set_property port_width 1 [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list zturn_m1_i/yrv_m1_0/inst/yrv_mcu/ser_txd]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
set_property port_width 1 [get_debug_ports u_ila_0/probe73]
connect_debug_port u_ila_0/probe73 [get_nets [list zturn_m1_i/yrv_m1_0/inst/yrv_mcu/top_mem_write]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
