# Design and FPGA Implementation of FIR Filter using MAC (Multiplier-Accumulator) on FPGA (Artix 7)

## Block Diagram
![WhatsApp Image 2024-11-03 at 18 56 33_098156e4](https://github.com/user-attachments/assets/588239f1-ed55-403d-8eff-1f6b15d18eee)

## Calculations
![WhatsApp Image 2024-11-03 at 18 56 44_168606c3](https://github.com/user-attachments/assets/b858a488-93a2-4294-afe8-2390c8b7ca86)

## VERILOG CODES 
- First Create a New project and then create the following design sources.
![image](https://github.com/user-attachments/assets/f3a863d8-21c1-4064-9951-301f0523c0d8)
![image](https://github.com/user-attachments/assets/07c64d44-375e-478f-87f2-be062860ea2b)
![image](https://github.com/user-attachments/assets/8d862878-7e77-43df-9941-de654c360a56)
![image](https://github.com/user-attachments/assets/63b5952b-0a75-42ad-a0ed-4fb09ccbef74)
![image](https://github.com/user-attachments/assets/758edef4-eac6-494d-83f2-8af4f70133cd)
![image](https://github.com/user-attachments/assets/f495f72b-cb0e-44a9-85c8-9f791b522e54)

Also Create FSM Design:
![image](https://github.com/user-attachments/assets/6e326fce-b323-4c9f-86e8-7edf1f220d9b)
![image](https://github.com/user-attachments/assets/fd5afd33-c123-476f-81e9-9a9a9bc64a28)
![image](https://github.com/user-attachments/assets/ffa6e32b-9d9b-4a9d-b802-8769a7563d07)
![image](https://github.com/user-attachments/assets/169ce4a3-8e7f-4853-ab25-b050c58d6441)
