Timing Analyzer report for counter
Thu Oct 22 20:48:03 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Hold: 'clock'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clock'
 22. Slow 1200mV 0C Model Hold: 'clock'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clock'
 30. Fast 1200mV 0C Model Hold: 'clock'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; counter                                                 ;
; Device Family         ; Cyclone IV GX                                           ;
; Device Name           ; EP4CGX150DF31C7                                         ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.6%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 261.37 MHz ; 250.0 MHz       ; clock      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clock ; -2.826 ; -56.178            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.634 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -3.000 ; -49.500                          ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                         ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; -2.826 ; clock_div_counter[0]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.735      ;
; -2.767 ; clock_div_counter[1]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.676      ;
; -2.694 ; clock_div_counter[0]  ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.603      ;
; -2.694 ; clock_div_counter[2]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.603      ;
; -2.683 ; clock_div_counter[7]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.091     ; 3.590      ;
; -2.636 ; clock_div_counter[22] ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.522     ; 3.112      ;
; -2.635 ; clock_div_counter[1]  ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.544      ;
; -2.626 ; clock_div_counter[22] ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.520     ; 3.104      ;
; -2.618 ; clock_div_counter[3]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.527      ;
; -2.566 ; clock_div_counter[21] ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.094     ; 3.470      ;
; -2.562 ; clock_div_counter[4]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.471      ;
; -2.562 ; clock_div_counter[2]  ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.471      ;
; -2.556 ; clock_div_counter[21] ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.092     ; 3.462      ;
; -2.551 ; clock_div_counter[7]  ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.091     ; 3.458      ;
; -2.538 ; clock_div_counter[12] ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.091     ; 3.445      ;
; -2.528 ; clock_div_counter[1]  ; clock_div_counter[20] ; clock        ; clock       ; 1.000        ; -0.090     ; 3.436      ;
; -2.524 ; clock_div_counter[11] ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.092     ; 3.430      ;
; -2.521 ; clock_div_counter[22] ; clock_div_counter[7]  ; clock        ; clock       ; 1.000        ; -0.519     ; 3.000      ;
; -2.520 ; clock_div_counter[22] ; clock_div_counter[14] ; clock        ; clock       ; 1.000        ; -0.519     ; 2.999      ;
; -2.519 ; clock_div_counter[22] ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.519     ; 2.998      ;
; -2.518 ; clock_div_counter[22] ; clock_div_counter[12] ; clock        ; clock       ; 1.000        ; -0.519     ; 2.997      ;
; -2.518 ; clock_div_counter[22] ; clock_div_counter[17] ; clock        ; clock       ; 1.000        ; -0.519     ; 2.997      ;
; -2.514 ; clock_div_counter[11] ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.090     ; 3.422      ;
; -2.512 ; clock_div_counter[22] ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.519     ; 2.991      ;
; -2.509 ; clock_div_counter[22] ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.519     ; 2.988      ;
; -2.493 ; clock_div_counter[5]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.402      ;
; -2.486 ; clock_div_counter[3]  ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.395      ;
; -2.451 ; clock_div_counter[21] ; clock_div_counter[7]  ; clock        ; clock       ; 1.000        ; -0.091     ; 3.358      ;
; -2.450 ; clock_div_counter[21] ; clock_div_counter[14] ; clock        ; clock       ; 1.000        ; -0.091     ; 3.357      ;
; -2.449 ; clock_div_counter[21] ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.091     ; 3.356      ;
; -2.448 ; clock_div_counter[21] ; clock_div_counter[12] ; clock        ; clock       ; 1.000        ; -0.091     ; 3.355      ;
; -2.448 ; clock_div_counter[21] ; clock_div_counter[17] ; clock        ; clock       ; 1.000        ; -0.091     ; 3.355      ;
; -2.445 ; clock_div_counter[6]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.354      ;
; -2.444 ; clock_div_counter[7]  ; clock_div_counter[20] ; clock        ; clock       ; 1.000        ; -0.092     ; 3.350      ;
; -2.442 ; clock_div_counter[21] ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.091     ; 3.349      ;
; -2.439 ; clock_div_counter[21] ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.091     ; 3.346      ;
; -2.431 ; clock_div_counter[18] ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.094     ; 3.335      ;
; -2.430 ; clock_div_counter[4]  ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.339      ;
; -2.429 ; clock_div_counter[0]  ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.338      ;
; -2.428 ; clock_div_counter[0]  ; clock_div_counter[20] ; clock        ; clock       ; 1.000        ; -0.090     ; 3.336      ;
; -2.421 ; clock_div_counter[18] ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.092     ; 3.327      ;
; -2.409 ; clock_div_counter[11] ; clock_div_counter[7]  ; clock        ; clock       ; 1.000        ; -0.089     ; 3.318      ;
; -2.408 ; clock_div_counter[11] ; clock_div_counter[14] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.317      ;
; -2.407 ; clock_div_counter[11] ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.316      ;
; -2.406 ; clock_div_counter[12] ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.091     ; 3.313      ;
; -2.406 ; clock_div_counter[11] ; clock_div_counter[12] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.315      ;
; -2.406 ; clock_div_counter[11] ; clock_div_counter[17] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.315      ;
; -2.400 ; clock_div_counter[11] ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.309      ;
; -2.397 ; clock_div_counter[11] ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.306      ;
; -2.391 ; clock_div_counter[0]  ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.090     ; 3.299      ;
; -2.388 ; clock_div_counter[10] ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.092     ; 3.294      ;
; -2.379 ; clock_div_counter[3]  ; clock_div_counter[20] ; clock        ; clock       ; 1.000        ; -0.090     ; 3.287      ;
; -2.378 ; clock_div_counter[10] ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.090     ; 3.286      ;
; -2.369 ; clock_div_counter[1]  ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.278      ;
; -2.368 ; clock_div_counter[20] ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.094     ; 3.272      ;
; -2.361 ; clock_div_counter[5]  ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.270      ;
; -2.358 ; clock_div_counter[20] ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.092     ; 3.264      ;
; -2.354 ; clock_div_counter[1]  ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.090     ; 3.262      ;
; -2.349 ; clock_div_counter[12] ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.094     ; 3.253      ;
; -2.343 ; clock_div_counter[13] ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.094     ; 3.247      ;
; -2.343 ; clock_div_counter[22] ; clock_div_counter[20] ; clock        ; clock       ; 1.000        ; -0.520     ; 2.821      ;
; -2.339 ; clock_div_counter[12] ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.092     ; 3.245      ;
; -2.333 ; clock_div_counter[13] ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.092     ; 3.239      ;
; -2.316 ; clock_div_counter[18] ; clock_div_counter[7]  ; clock        ; clock       ; 1.000        ; -0.091     ; 3.223      ;
; -2.315 ; clock_div_counter[18] ; clock_div_counter[14] ; clock        ; clock       ; 1.000        ; -0.091     ; 3.222      ;
; -2.314 ; clock_div_counter[18] ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.091     ; 3.221      ;
; -2.313 ; clock_div_counter[6]  ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.222      ;
; -2.313 ; clock_div_counter[18] ; clock_div_counter[12] ; clock        ; clock       ; 1.000        ; -0.091     ; 3.220      ;
; -2.313 ; clock_div_counter[18] ; clock_div_counter[17] ; clock        ; clock       ; 1.000        ; -0.091     ; 3.220      ;
; -2.311 ; clock_div_counter[8]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.220      ;
; -2.307 ; clock_div_counter[18] ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.091     ; 3.214      ;
; -2.304 ; clock_div_counter[18] ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.091     ; 3.211      ;
; -2.301 ; clock_div_counter[2]  ; clock_div_counter[20] ; clock        ; clock       ; 1.000        ; -0.090     ; 3.209      ;
; -2.301 ; clock_div_counter[1]  ; clock_div_counter[12] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.210      ;
; -2.297 ; clock_div_counter[2]  ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.206      ;
; -2.290 ; clock_div_counter[1]  ; clock_div_counter[24] ; clock        ; clock       ; 1.000        ; -0.090     ; 3.198      ;
; -2.285 ; clock_div_counter[16] ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.094     ; 3.189      ;
; -2.285 ; clock_div_counter[7]  ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.091     ; 3.192      ;
; -2.276 ; clock_div_counter[0]  ; clock_div_counter[15] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.185      ;
; -2.275 ; clock_div_counter[16] ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.092     ; 3.181      ;
; -2.273 ; clock_div_counter[0]  ; clock_div_counter[17] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.182      ;
; -2.273 ; clock_div_counter[10] ; clock_div_counter[7]  ; clock        ; clock       ; 1.000        ; -0.089     ; 3.182      ;
; -2.273 ; clock_div_counter[21] ; clock_div_counter[20] ; clock        ; clock       ; 1.000        ; -0.092     ; 3.179      ;
; -2.272 ; clock_div_counter[10] ; clock_div_counter[14] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.181      ;
; -2.271 ; clock_div_counter[10] ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.180      ;
; -2.270 ; clock_div_counter[10] ; clock_div_counter[12] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.179      ;
; -2.270 ; clock_div_counter[10] ; clock_div_counter[17] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.179      ;
; -2.270 ; clock_div_counter[7]  ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.092     ; 3.176      ;
; -2.264 ; clock_div_counter[10] ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.173      ;
; -2.261 ; clock_div_counter[10] ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.170      ;
; -2.259 ; clock_div_counter[2]  ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.090     ; 3.167      ;
; -2.254 ; clock_div_counter[5]  ; clock_div_counter[20] ; clock        ; clock       ; 1.000        ; -0.090     ; 3.162      ;
; -2.253 ; clock_div_counter[20] ; clock_div_counter[7]  ; clock        ; clock       ; 1.000        ; -0.091     ; 3.160      ;
; -2.252 ; clock_div_counter[20] ; clock_div_counter[14] ; clock        ; clock       ; 1.000        ; -0.091     ; 3.159      ;
; -2.251 ; clock_div_counter[20] ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.091     ; 3.158      ;
; -2.250 ; clock_div_counter[20] ; clock_div_counter[12] ; clock        ; clock       ; 1.000        ; -0.091     ; 3.157      ;
; -2.250 ; clock_div_counter[20] ; clock_div_counter[17] ; clock        ; clock       ; 1.000        ; -0.091     ; 3.157      ;
; -2.244 ; clock_div_counter[20] ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.091     ; 3.151      ;
; -2.241 ; clock_div_counter[20] ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.091     ; 3.148      ;
; -2.240 ; clock_div_counter[9]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.089     ; 3.149      ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                           ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.634 ; clock_div_counter[3]           ; clock_div_counter[3]           ; clock        ; clock       ; 0.000        ; 0.092      ; 0.912      ;
; 0.635 ; clock_div_counter[5]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.092      ; 0.913      ;
; 0.637 ; clock_div_counter[4]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.092      ; 0.915      ;
; 0.638 ; clock_div_counter[2]           ; clock_div_counter[2]           ; clock        ; clock       ; 0.000        ; 0.092      ; 0.916      ;
; 0.647 ; clock_div_counter[11]          ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.092      ; 0.925      ;
; 0.648 ; clock_div_counter[9]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.092      ; 0.926      ;
; 0.648 ; clock_div_counter[1]           ; clock_div_counter[1]           ; clock        ; clock       ; 0.000        ; 0.092      ; 0.926      ;
; 0.650 ; clock_div_counter[16]          ; clock_div_counter[16]          ; clock        ; clock       ; 0.000        ; 0.092      ; 0.928      ;
; 0.650 ; clock_div_counter[10]          ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.092      ; 0.928      ;
; 0.650 ; clock_div_counter[8]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.092      ; 0.928      ;
; 0.651 ; clock_div_counter[24]          ; clock_div_counter[24]          ; clock        ; clock       ; 0.000        ; 0.092      ; 0.929      ;
; 0.651 ; clock_div_counter[18]          ; clock_div_counter[18]          ; clock        ; clock       ; 0.000        ; 0.092      ; 0.929      ;
; 0.651 ; clock_div_counter[6]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.092      ; 0.929      ;
; 0.653 ; counter:bcd_counter|cnt_reg[1] ; counter:bcd_counter|cnt_reg[1] ; clock        ; clock       ; 0.000        ; 0.092      ; 0.931      ;
; 0.658 ; counter:bcd_counter|cnt_reg[0] ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 0.000        ; 0.092      ; 0.936      ;
; 0.658 ; counter:bcd_counter|cnt_reg[2] ; counter:bcd_counter|cnt_reg[2] ; clock        ; clock       ; 0.000        ; 0.092      ; 0.936      ;
; 0.674 ; counter:bcd_counter|cnt_reg[3] ; counter:bcd_counter|cnt_reg[3] ; clock        ; clock       ; 0.000        ; 0.092      ; 0.952      ;
; 0.880 ; clock_div_counter[21]          ; clock_div_counter[22]          ; clock        ; clock       ; 0.000        ; 0.520      ; 1.586      ;
; 0.898 ; clock_div_counter[20]          ; clock_div_counter[22]          ; clock        ; clock       ; 0.000        ; 0.520      ; 1.604      ;
; 0.952 ; clock_div_counter[3]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.230      ;
; 0.952 ; clock_div_counter[5]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.230      ;
; 0.964 ; clock_div_counter[4]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.242      ;
; 0.964 ; clock_div_counter[0]           ; clock_div_counter[1]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.242      ;
; 0.965 ; clock_div_counter[1]           ; clock_div_counter[2]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.243      ;
; 0.965 ; clock_div_counter[9]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.092      ; 1.243      ;
; 0.965 ; clock_div_counter[2]           ; clock_div_counter[3]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.243      ;
; 0.969 ; clock_div_counter[4]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.247      ;
; 0.969 ; clock_div_counter[0]           ; clock_div_counter[2]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.247      ;
; 0.970 ; clock_div_counter[2]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.248      ;
; 0.975 ; counter:bcd_counter|cnt_reg[2] ; counter:bcd_counter|cnt_reg[1] ; clock        ; clock       ; 0.000        ; 0.092      ; 1.253      ;
; 0.977 ; clock_div_counter[10]          ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.092      ; 1.255      ;
; 0.977 ; clock_div_counter[8]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.255      ;
; 0.977 ; clock_div_counter[22]          ; clock_div_counter[22]          ; clock        ; clock       ; 0.000        ; 0.108      ; 1.271      ;
; 0.980 ; counter:bcd_counter|cnt_reg[1] ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 0.000        ; 0.092      ; 1.258      ;
; 0.982 ; clock_div_counter[16]          ; clock_div_counter[18]          ; clock        ; clock       ; 0.000        ; 0.092      ; 1.260      ;
; 0.982 ; clock_div_counter[8]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.092      ; 1.260      ;
; 0.983 ; clock_div_counter[6]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.261      ;
; 0.987 ; counter:bcd_counter|cnt_reg[3] ; counter:bcd_counter|cnt_reg[2] ; clock        ; clock       ; 0.000        ; 0.092      ; 1.265      ;
; 0.991 ; clock_div_counter[21]          ; clock_div_counter[21]          ; clock        ; clock       ; 0.000        ; 0.092      ; 1.269      ;
; 0.992 ; counter:bcd_counter|cnt_reg[3] ; counter:bcd_counter|cnt_reg[1] ; clock        ; clock       ; 0.000        ; 0.092      ; 1.270      ;
; 1.023 ; clock_div_counter[18]          ; clock_div_counter[22]          ; clock        ; clock       ; 0.000        ; 0.520      ; 1.729      ;
; 1.066 ; clock_div_counter[7]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.091      ; 1.343      ;
; 1.073 ; clock_div_counter[3]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.351      ;
; 1.078 ; clock_div_counter[3]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.356      ;
; 1.078 ; clock_div_counter[5]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.356      ;
; 1.086 ; clock_div_counter[1]           ; clock_div_counter[3]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.364      ;
; 1.086 ; clock_div_counter[9]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.092      ; 1.364      ;
; 1.087 ; clock_div_counter[25]          ; clock_div_counter[25]          ; clock        ; clock       ; 0.000        ; 0.091      ; 1.364      ;
; 1.090 ; clock_div_counter[0]           ; clock_div_counter[3]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.368      ;
; 1.091 ; clock_div_counter[1]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.369      ;
; 1.091 ; clock_div_counter[2]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.369      ;
; 1.092 ; clock_div_counter[21]          ; clock_div_counter[24]          ; clock        ; clock       ; 0.000        ; 0.092      ; 1.370      ;
; 1.095 ; clock_div_counter[4]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.373      ;
; 1.095 ; clock_div_counter[0]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.373      ;
; 1.096 ; counter:bcd_counter|cnt_reg[2] ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 0.000        ; 0.092      ; 1.374      ;
; 1.096 ; clock_div_counter[2]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.374      ;
; 1.103 ; clock_div_counter[8]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.092      ; 1.381      ;
; 1.104 ; clock_div_counter[6]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.382      ;
; 1.109 ; clock_div_counter[6]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.092      ; 1.387      ;
; 1.110 ; clock_div_counter[20]          ; clock_div_counter[24]          ; clock        ; clock       ; 0.000        ; 0.092      ; 1.388      ;
; 1.113 ; counter:bcd_counter|cnt_reg[3] ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 0.000        ; 0.092      ; 1.391      ;
; 1.126 ; clock_div_counter[20]          ; clock_div_counter[20]          ; clock        ; clock       ; 0.000        ; 0.092      ; 1.404      ;
; 1.127 ; clock_div_counter[23]          ; clock_div_counter[24]          ; clock        ; clock       ; 0.000        ; 0.091      ; 1.404      ;
; 1.129 ; clock_div_counter[15]          ; clock_div_counter[16]          ; clock        ; clock       ; 0.000        ; 0.091      ; 1.406      ;
; 1.148 ; clock_div_counter[16]          ; clock_div_counter[22]          ; clock        ; clock       ; 0.000        ; 0.520      ; 1.854      ;
; 1.158 ; clock_div_counter[17]          ; clock_div_counter[18]          ; clock        ; clock       ; 0.000        ; 0.091      ; 1.435      ;
; 1.178 ; clock_div_counter[14]          ; clock_div_counter[16]          ; clock        ; clock       ; 0.000        ; 0.091      ; 1.455      ;
; 1.199 ; clock_div_counter[5]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.477      ;
; 1.200 ; clock_div_counter[19]          ; clock_div_counter[22]          ; clock        ; clock       ; 0.000        ; 0.519      ; 1.905      ;
; 1.204 ; clock_div_counter[3]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.482      ;
; 1.204 ; clock_div_counter[5]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.092      ; 1.482      ;
; 1.209 ; clock_div_counter[9]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.094      ; 1.489      ;
; 1.212 ; clock_div_counter[1]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.490      ;
; 1.214 ; clock_div_counter[11]          ; clock_div_counter[16]          ; clock        ; clock       ; 0.000        ; 0.094      ; 1.494      ;
; 1.216 ; clock_div_counter[4]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.494      ;
; 1.216 ; clock_div_counter[0]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.494      ;
; 1.217 ; clock_div_counter[1]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.495      ;
; 1.221 ; clock_div_counter[4]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.092      ; 1.499      ;
; 1.221 ; clock_div_counter[0]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.499      ;
; 1.222 ; clock_div_counter[2]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.500      ;
; 1.230 ; clock_div_counter[6]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.092      ; 1.508      ;
; 1.232 ; clock_div_counter[10]          ; clock_div_counter[16]          ; clock        ; clock       ; 0.000        ; 0.094      ; 1.512      ;
; 1.235 ; clock_div_counter[18]          ; clock_div_counter[24]          ; clock        ; clock       ; 0.000        ; 0.092      ; 1.513      ;
; 1.255 ; clock_div_counter[15]          ; clock_div_counter[18]          ; clock        ; clock       ; 0.000        ; 0.091      ; 1.532      ;
; 1.255 ; clock_div_counter[13]          ; clock_div_counter[16]          ; clock        ; clock       ; 0.000        ; 0.091      ; 1.532      ;
; 1.283 ; clock_div_counter[0]           ; clock_div_counter[0]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.561      ;
; 1.291 ; counter_enable                 ; counter:bcd_counter|cnt_reg[3] ; clock        ; clock       ; 0.000        ; 0.097      ; 1.574      ;
; 1.304 ; clock_div_counter[14]          ; clock_div_counter[18]          ; clock        ; clock       ; 0.000        ; 0.091      ; 1.581      ;
; 1.312 ; clock_div_counter[20]          ; clock_div_counter[21]          ; clock        ; clock       ; 0.000        ; 0.092      ; 1.590      ;
; 1.313 ; clock_div_counter[23]          ; clock_div_counter[23]          ; clock        ; clock       ; 0.000        ; 0.091      ; 1.590      ;
; 1.317 ; clock_div_counter[17]          ; clock_div_counter[17]          ; clock        ; clock       ; 0.000        ; 0.091      ; 1.594      ;
; 1.324 ; clock_div_counter[17]          ; clock_div_counter[22]          ; clock        ; clock       ; 0.000        ; 0.519      ; 2.029      ;
; 1.325 ; clock_div_counter[3]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.603      ;
; 1.325 ; clock_div_counter[5]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.092      ; 1.603      ;
; 1.326 ; clock_div_counter[7]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.089      ; 1.601      ;
; 1.330 ; clock_div_counter[3]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.092      ; 1.608      ;
; 1.340 ; clock_div_counter[11]          ; clock_div_counter[18]          ; clock        ; clock       ; 0.000        ; 0.094      ; 1.620      ;
; 1.341 ; clock_div_counter[9]           ; clock_div_counter[16]          ; clock        ; clock       ; 0.000        ; 0.094      ; 1.621      ;
; 1.342 ; clock_div_counter[4]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.092      ; 1.620      ;
; 1.343 ; clock_div_counter[1]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.621      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 290.61 MHz ; 250.0 MHz       ; clock      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -2.441 ; -47.387           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.579 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -49.500                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                          ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; -2.441 ; clock_div_counter[0]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.080     ; 3.360      ;
; -2.364 ; clock_div_counter[1]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.080     ; 3.283      ;
; -2.326 ; clock_div_counter[0]  ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.080     ; 3.245      ;
; -2.326 ; clock_div_counter[7]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.083     ; 3.242      ;
; -2.324 ; clock_div_counter[2]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.080     ; 3.243      ;
; -2.295 ; clock_div_counter[22] ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.479     ; 2.815      ;
; -2.276 ; clock_div_counter[22] ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.478     ; 2.797      ;
; -2.249 ; clock_div_counter[1]  ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.080     ; 3.168      ;
; -2.230 ; clock_div_counter[3]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.080     ; 3.149      ;
; -2.225 ; clock_div_counter[12] ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.083     ; 3.141      ;
; -2.211 ; clock_div_counter[7]  ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.083     ; 3.127      ;
; -2.211 ; clock_div_counter[21] ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.084     ; 3.126      ;
; -2.210 ; clock_div_counter[4]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.080     ; 3.129      ;
; -2.209 ; clock_div_counter[2]  ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.080     ; 3.128      ;
; -2.192 ; clock_div_counter[11] ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.082     ; 3.109      ;
; -2.192 ; clock_div_counter[21] ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.083     ; 3.108      ;
; -2.174 ; clock_div_counter[11] ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.092      ;
; -2.163 ; clock_div_counter[22] ; clock_div_counter[7]  ; clock        ; clock       ; 1.000        ; -0.477     ; 2.685      ;
; -2.161 ; clock_div_counter[22] ; clock_div_counter[14] ; clock        ; clock       ; 1.000        ; -0.477     ; 2.683      ;
; -2.160 ; clock_div_counter[22] ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.477     ; 2.682      ;
; -2.159 ; clock_div_counter[22] ; clock_div_counter[12] ; clock        ; clock       ; 1.000        ; -0.477     ; 2.681      ;
; -2.159 ; clock_div_counter[22] ; clock_div_counter[17] ; clock        ; clock       ; 1.000        ; -0.477     ; 2.681      ;
; -2.154 ; clock_div_counter[22] ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.477     ; 2.676      ;
; -2.151 ; clock_div_counter[22] ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.477     ; 2.673      ;
; -2.146 ; clock_div_counter[1]  ; clock_div_counter[20] ; clock        ; clock       ; 1.000        ; -0.081     ; 3.064      ;
; -2.122 ; clock_div_counter[5]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.080     ; 3.041      ;
; -2.115 ; clock_div_counter[3]  ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.080     ; 3.034      ;
; -2.110 ; clock_div_counter[12] ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.083     ; 3.026      ;
; -2.106 ; clock_div_counter[6]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.080     ; 3.025      ;
; -2.101 ; clock_div_counter[18] ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.084     ; 3.016      ;
; -2.095 ; clock_div_counter[4]  ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.080     ; 3.014      ;
; -2.093 ; clock_div_counter[0]  ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.080     ; 3.012      ;
; -2.088 ; clock_div_counter[10] ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.082     ; 3.005      ;
; -2.086 ; clock_div_counter[11] ; clock_div_counter[7]  ; clock        ; clock       ; 1.000        ; -0.080     ; 3.005      ;
; -2.084 ; clock_div_counter[11] ; clock_div_counter[14] ; clock        ; clock       ; 1.000        ; -0.080     ; 3.003      ;
; -2.083 ; clock_div_counter[18] ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.083     ; 2.999      ;
; -2.083 ; clock_div_counter[11] ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.080     ; 3.002      ;
; -2.082 ; clock_div_counter[21] ; clock_div_counter[7]  ; clock        ; clock       ; 1.000        ; -0.082     ; 2.999      ;
; -2.082 ; clock_div_counter[11] ; clock_div_counter[12] ; clock        ; clock       ; 1.000        ; -0.080     ; 3.001      ;
; -2.082 ; clock_div_counter[11] ; clock_div_counter[17] ; clock        ; clock       ; 1.000        ; -0.080     ; 3.001      ;
; -2.080 ; clock_div_counter[21] ; clock_div_counter[14] ; clock        ; clock       ; 1.000        ; -0.082     ; 2.997      ;
; -2.079 ; clock_div_counter[21] ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.082     ; 2.996      ;
; -2.078 ; clock_div_counter[21] ; clock_div_counter[12] ; clock        ; clock       ; 1.000        ; -0.082     ; 2.995      ;
; -2.078 ; clock_div_counter[21] ; clock_div_counter[17] ; clock        ; clock       ; 1.000        ; -0.082     ; 2.995      ;
; -2.077 ; clock_div_counter[11] ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.996      ;
; -2.074 ; clock_div_counter[11] ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.993      ;
; -2.073 ; clock_div_counter[21] ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.082     ; 2.990      ;
; -2.072 ; clock_div_counter[7]  ; clock_div_counter[20] ; clock        ; clock       ; 1.000        ; -0.084     ; 2.987      ;
; -2.070 ; clock_div_counter[21] ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.082     ; 2.987      ;
; -2.069 ; clock_div_counter[10] ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.081     ; 2.987      ;
; -2.055 ; clock_div_counter[0]  ; clock_div_counter[20] ; clock        ; clock       ; 1.000        ; -0.081     ; 2.973      ;
; -2.047 ; clock_div_counter[20] ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.084     ; 2.962      ;
; -2.037 ; clock_div_counter[0]  ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.081     ; 2.955      ;
; -2.028 ; clock_div_counter[20] ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.083     ; 2.944      ;
; -2.016 ; clock_div_counter[1]  ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.935      ;
; -2.012 ; clock_div_counter[3]  ; clock_div_counter[20] ; clock        ; clock       ; 1.000        ; -0.081     ; 2.930      ;
; -2.008 ; clock_div_counter[22] ; clock_div_counter[20] ; clock        ; clock       ; 1.000        ; -0.478     ; 2.529      ;
; -2.007 ; clock_div_counter[5]  ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.926      ;
; -1.997 ; clock_div_counter[12] ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.085     ; 2.911      ;
; -1.995 ; clock_div_counter[16] ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.084     ; 2.910      ;
; -1.995 ; clock_div_counter[18] ; clock_div_counter[7]  ; clock        ; clock       ; 1.000        ; -0.082     ; 2.912      ;
; -1.994 ; clock_div_counter[13] ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.085     ; 2.908      ;
; -1.993 ; clock_div_counter[18] ; clock_div_counter[14] ; clock        ; clock       ; 1.000        ; -0.082     ; 2.910      ;
; -1.992 ; clock_div_counter[18] ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.082     ; 2.909      ;
; -1.991 ; clock_div_counter[6]  ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.910      ;
; -1.991 ; clock_div_counter[18] ; clock_div_counter[12] ; clock        ; clock       ; 1.000        ; -0.082     ; 2.908      ;
; -1.991 ; clock_div_counter[18] ; clock_div_counter[17] ; clock        ; clock       ; 1.000        ; -0.082     ; 2.908      ;
; -1.987 ; clock_div_counter[8]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.906      ;
; -1.986 ; clock_div_counter[18] ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.082     ; 2.903      ;
; -1.983 ; clock_div_counter[18] ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.082     ; 2.900      ;
; -1.982 ; clock_div_counter[1]  ; clock_div_counter[12] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.901      ;
; -1.980 ; clock_div_counter[12] ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.084     ; 2.895      ;
; -1.978 ; clock_div_counter[7]  ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.083     ; 2.894      ;
; -1.977 ; clock_div_counter[13] ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.084     ; 2.892      ;
; -1.976 ; clock_div_counter[16] ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.083     ; 2.892      ;
; -1.976 ; clock_div_counter[2]  ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.895      ;
; -1.973 ; clock_div_counter[1]  ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.081     ; 2.891      ;
; -1.960 ; clock_div_counter[0]  ; clock_div_counter[15] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.879      ;
; -1.960 ; clock_div_counter[10] ; clock_div_counter[7]  ; clock        ; clock       ; 1.000        ; -0.080     ; 2.879      ;
; -1.958 ; clock_div_counter[10] ; clock_div_counter[14] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.877      ;
; -1.957 ; clock_div_counter[10] ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.876      ;
; -1.956 ; clock_div_counter[10] ; clock_div_counter[12] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.875      ;
; -1.956 ; clock_div_counter[10] ; clock_div_counter[17] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.875      ;
; -1.952 ; clock_div_counter[0]  ; clock_div_counter[17] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.871      ;
; -1.951 ; clock_div_counter[10] ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.870      ;
; -1.948 ; clock_div_counter[10] ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.080     ; 2.867      ;
; -1.945 ; clock_div_counter[2]  ; clock_div_counter[20] ; clock        ; clock       ; 1.000        ; -0.081     ; 2.863      ;
; -1.926 ; clock_div_counter[11] ; clock_div_counter[20] ; clock        ; clock       ; 1.000        ; -0.081     ; 2.844      ;
; -1.924 ; clock_div_counter[1]  ; clock_div_counter[24] ; clock        ; clock       ; 1.000        ; -0.081     ; 2.842      ;
; -1.924 ; clock_div_counter[21] ; clock_div_counter[20] ; clock        ; clock       ; 1.000        ; -0.083     ; 2.840      ;
; -1.922 ; clock_div_counter[0]  ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.082     ; 2.839      ;
; -1.922 ; clock_div_counter[7]  ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.084     ; 2.837      ;
; -1.920 ; clock_div_counter[2]  ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.081     ; 2.838      ;
; -1.914 ; clock_div_counter[22] ; clock_div_counter[15] ; clock        ; clock       ; 1.000        ; -0.477     ; 2.436      ;
; -1.908 ; clock_div_counter[7]  ; clock_div_counter[12] ; clock        ; clock       ; 1.000        ; -0.083     ; 2.824      ;
; -1.907 ; clock_div_counter[22] ; clock_div_counter[13] ; clock        ; clock       ; 1.000        ; -0.477     ; 2.429      ;
; -1.906 ; clock_div_counter[20] ; clock_div_counter[7]  ; clock        ; clock       ; 1.000        ; -0.082     ; 2.823      ;
; -1.904 ; clock_div_counter[5]  ; clock_div_counter[20] ; clock        ; clock       ; 1.000        ; -0.081     ; 2.822      ;
; -1.904 ; clock_div_counter[20] ; clock_div_counter[14] ; clock        ; clock       ; 1.000        ; -0.082     ; 2.821      ;
; -1.903 ; clock_div_counter[20] ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.082     ; 2.820      ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                            ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.579 ; clock_div_counter[3]           ; clock_div_counter[3]           ; clock        ; clock       ; 0.000        ; 0.082      ; 0.832      ;
; 0.582 ; clock_div_counter[2]           ; clock_div_counter[2]           ; clock        ; clock       ; 0.000        ; 0.082      ; 0.835      ;
; 0.583 ; clock_div_counter[5]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.082      ; 0.836      ;
; 0.585 ; clock_div_counter[4]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.082      ; 0.838      ;
; 0.592 ; clock_div_counter[16]          ; clock_div_counter[16]          ; clock        ; clock       ; 0.000        ; 0.083      ; 0.846      ;
; 0.593 ; clock_div_counter[24]          ; clock_div_counter[24]          ; clock        ; clock       ; 0.000        ; 0.083      ; 0.847      ;
; 0.593 ; clock_div_counter[18]          ; clock_div_counter[18]          ; clock        ; clock       ; 0.000        ; 0.083      ; 0.847      ;
; 0.593 ; clock_div_counter[10]          ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.082      ; 0.846      ;
; 0.593 ; clock_div_counter[8]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.082      ; 0.846      ;
; 0.594 ; clock_div_counter[11]          ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.082      ; 0.847      ;
; 0.594 ; clock_div_counter[1]           ; clock_div_counter[1]           ; clock        ; clock       ; 0.000        ; 0.082      ; 0.847      ;
; 0.595 ; clock_div_counter[9]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.082      ; 0.848      ;
; 0.597 ; counter:bcd_counter|cnt_reg[1] ; counter:bcd_counter|cnt_reg[1] ; clock        ; clock       ; 0.000        ; 0.083      ; 0.851      ;
; 0.597 ; clock_div_counter[6]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.082      ; 0.850      ;
; 0.601 ; counter:bcd_counter|cnt_reg[0] ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 0.000        ; 0.083      ; 0.855      ;
; 0.603 ; counter:bcd_counter|cnt_reg[2] ; counter:bcd_counter|cnt_reg[2] ; clock        ; clock       ; 0.000        ; 0.083      ; 0.857      ;
; 0.619 ; counter:bcd_counter|cnt_reg[3] ; counter:bcd_counter|cnt_reg[3] ; clock        ; clock       ; 0.000        ; 0.083      ; 0.873      ;
; 0.800 ; clock_div_counter[21]          ; clock_div_counter[22]          ; clock        ; clock       ; 0.000        ; 0.478      ; 1.449      ;
; 0.812 ; clock_div_counter[20]          ; clock_div_counter[22]          ; clock        ; clock       ; 0.000        ; 0.478      ; 1.461      ;
; 0.865 ; clock_div_counter[3]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.118      ;
; 0.870 ; clock_div_counter[5]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.123      ;
; 0.870 ; clock_div_counter[2]           ; clock_div_counter[3]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.123      ;
; 0.872 ; clock_div_counter[0]           ; clock_div_counter[1]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.125      ;
; 0.873 ; clock_div_counter[4]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.126      ;
; 0.881 ; clock_div_counter[1]           ; clock_div_counter[2]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.134      ;
; 0.881 ; clock_div_counter[10]          ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.134      ;
; 0.881 ; clock_div_counter[8]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.134      ;
; 0.881 ; clock_div_counter[2]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.134      ;
; 0.882 ; clock_div_counter[9]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.135      ;
; 0.883 ; clock_div_counter[0]           ; clock_div_counter[2]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.136      ;
; 0.884 ; clock_div_counter[4]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.137      ;
; 0.885 ; counter:bcd_counter|cnt_reg[1] ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 0.000        ; 0.083      ; 1.139      ;
; 0.890 ; counter:bcd_counter|cnt_reg[2] ; counter:bcd_counter|cnt_reg[1] ; clock        ; clock       ; 0.000        ; 0.083      ; 1.144      ;
; 0.891 ; clock_div_counter[16]          ; clock_div_counter[18]          ; clock        ; clock       ; 0.000        ; 0.083      ; 1.145      ;
; 0.892 ; counter:bcd_counter|cnt_reg[3] ; counter:bcd_counter|cnt_reg[2] ; clock        ; clock       ; 0.000        ; 0.083      ; 1.146      ;
; 0.892 ; clock_div_counter[22]          ; clock_div_counter[22]          ; clock        ; clock       ; 0.000        ; 0.099      ; 1.162      ;
; 0.892 ; clock_div_counter[8]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.145      ;
; 0.896 ; clock_div_counter[6]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.149      ;
; 0.903 ; counter:bcd_counter|cnt_reg[3] ; counter:bcd_counter|cnt_reg[1] ; clock        ; clock       ; 0.000        ; 0.083      ; 1.157      ;
; 0.910 ; clock_div_counter[21]          ; clock_div_counter[21]          ; clock        ; clock       ; 0.000        ; 0.083      ; 1.164      ;
; 0.921 ; clock_div_counter[18]          ; clock_div_counter[22]          ; clock        ; clock       ; 0.000        ; 0.478      ; 1.570      ;
; 0.964 ; clock_div_counter[3]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.217      ;
; 0.975 ; clock_div_counter[3]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.228      ;
; 0.979 ; clock_div_counter[7]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.083      ; 1.233      ;
; 0.980 ; clock_div_counter[1]           ; clock_div_counter[3]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.233      ;
; 0.980 ; clock_div_counter[5]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.233      ;
; 0.980 ; clock_div_counter[2]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.233      ;
; 0.981 ; clock_div_counter[9]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.234      ;
; 0.982 ; clock_div_counter[0]           ; clock_div_counter[3]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.235      ;
; 0.989 ; clock_div_counter[25]          ; clock_div_counter[25]          ; clock        ; clock       ; 0.000        ; 0.083      ; 1.243      ;
; 0.989 ; counter:bcd_counter|cnt_reg[2] ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 0.000        ; 0.083      ; 1.243      ;
; 0.991 ; clock_div_counter[21]          ; clock_div_counter[24]          ; clock        ; clock       ; 0.000        ; 0.083      ; 1.245      ;
; 0.991 ; clock_div_counter[1]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.244      ;
; 0.991 ; clock_div_counter[2]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.244      ;
; 0.991 ; clock_div_counter[8]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.244      ;
; 0.993 ; clock_div_counter[0]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.246      ;
; 0.994 ; clock_div_counter[4]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.247      ;
; 0.995 ; clock_div_counter[6]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.248      ;
; 1.002 ; counter:bcd_counter|cnt_reg[3] ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 0.000        ; 0.083      ; 1.256      ;
; 1.003 ; clock_div_counter[20]          ; clock_div_counter[24]          ; clock        ; clock       ; 0.000        ; 0.083      ; 1.257      ;
; 1.006 ; clock_div_counter[6]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.259      ;
; 1.029 ; clock_div_counter[20]          ; clock_div_counter[20]          ; clock        ; clock       ; 0.000        ; 0.083      ; 1.283      ;
; 1.030 ; clock_div_counter[16]          ; clock_div_counter[22]          ; clock        ; clock       ; 0.000        ; 0.478      ; 1.679      ;
; 1.038 ; clock_div_counter[15]          ; clock_div_counter[16]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.291      ;
; 1.041 ; clock_div_counter[23]          ; clock_div_counter[24]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.294      ;
; 1.071 ; clock_div_counter[17]          ; clock_div_counter[18]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.324      ;
; 1.079 ; clock_div_counter[5]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.332      ;
; 1.085 ; clock_div_counter[3]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.338      ;
; 1.086 ; clock_div_counter[14]          ; clock_div_counter[16]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.339      ;
; 1.090 ; clock_div_counter[1]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.343      ;
; 1.090 ; clock_div_counter[5]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.343      ;
; 1.092 ; clock_div_counter[0]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.345      ;
; 1.093 ; clock_div_counter[4]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.346      ;
; 1.099 ; clock_div_counter[11]          ; clock_div_counter[16]          ; clock        ; clock       ; 0.000        ; 0.084      ; 1.354      ;
; 1.101 ; clock_div_counter[19]          ; clock_div_counter[22]          ; clock        ; clock       ; 0.000        ; 0.477      ; 1.749      ;
; 1.101 ; clock_div_counter[1]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.354      ;
; 1.101 ; clock_div_counter[2]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.354      ;
; 1.103 ; clock_div_counter[0]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.356      ;
; 1.104 ; clock_div_counter[4]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.357      ;
; 1.105 ; clock_div_counter[6]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.358      ;
; 1.108 ; clock_div_counter[9]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.085      ; 1.364      ;
; 1.110 ; clock_div_counter[10]          ; clock_div_counter[16]          ; clock        ; clock       ; 0.000        ; 0.084      ; 1.365      ;
; 1.112 ; clock_div_counter[18]          ; clock_div_counter[24]          ; clock        ; clock       ; 0.000        ; 0.083      ; 1.366      ;
; 1.148 ; counter_enable                 ; counter:bcd_counter|cnt_reg[3] ; clock        ; clock       ; 0.000        ; 0.088      ; 1.407      ;
; 1.148 ; clock_div_counter[15]          ; clock_div_counter[18]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.401      ;
; 1.148 ; clock_div_counter[13]          ; clock_div_counter[16]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.401      ;
; 1.163 ; clock_div_counter[0]           ; clock_div_counter[0]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.416      ;
; 1.178 ; clock_div_counter[17]          ; clock_div_counter[17]          ; clock        ; clock       ; 0.000        ; 0.083      ; 1.432      ;
; 1.179 ; clock_div_counter[20]          ; clock_div_counter[21]          ; clock        ; clock       ; 0.000        ; 0.083      ; 1.433      ;
; 1.182 ; clock_div_counter[23]          ; clock_div_counter[23]          ; clock        ; clock       ; 0.000        ; 0.083      ; 1.436      ;
; 1.184 ; clock_div_counter[3]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.437      ;
; 1.189 ; clock_div_counter[5]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.442      ;
; 1.195 ; clock_div_counter[3]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.448      ;
; 1.196 ; clock_div_counter[14]          ; clock_div_counter[18]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.449      ;
; 1.199 ; clock_div_counter[14]          ; clock_div_counter[14]          ; clock        ; clock       ; 0.000        ; 0.083      ; 1.453      ;
; 1.200 ; clock_div_counter[2]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.082      ; 1.453      ;
; 1.201 ; clock_div_counter[19]          ; clock_div_counter[19]          ; clock        ; clock       ; 0.000        ; 0.083      ; 1.455      ;
; 1.203 ; clock_div_counter[4]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.082      ; 1.456      ;
; 1.209 ; clock_div_counter[11]          ; clock_div_counter[18]          ; clock        ; clock       ; 0.000        ; 0.084      ; 1.464      ;
; 1.210 ; clock_div_counter[3]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.085      ; 1.466      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -0.893 ; -12.477           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.288 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -34.368                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                          ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; -0.893 ; clock_div_counter[1]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.833      ;
; -0.877 ; clock_div_counter[0]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.817      ;
; -0.859 ; clock_div_counter[7]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.050     ; 1.796      ;
; -0.825 ; clock_div_counter[1]  ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.765      ;
; -0.816 ; clock_div_counter[3]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.756      ;
; -0.815 ; clock_div_counter[22] ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.254     ; 1.548      ;
; -0.812 ; clock_div_counter[2]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.752      ;
; -0.809 ; clock_div_counter[0]  ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.749      ;
; -0.792 ; clock_div_counter[22] ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.252     ; 1.527      ;
; -0.792 ; clock_div_counter[21] ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.051     ; 1.728      ;
; -0.791 ; clock_div_counter[7]  ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.050     ; 1.728      ;
; -0.769 ; clock_div_counter[21] ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.049     ; 1.707      ;
; -0.752 ; clock_div_counter[5]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.692      ;
; -0.751 ; clock_div_counter[1]  ; clock_div_counter[20] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.691      ;
; -0.748 ; clock_div_counter[3]  ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.688      ;
; -0.744 ; clock_div_counter[2]  ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.684      ;
; -0.742 ; clock_div_counter[22] ; clock_div_counter[7]  ; clock        ; clock       ; 1.000        ; -0.252     ; 1.477      ;
; -0.741 ; clock_div_counter[4]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.681      ;
; -0.741 ; clock_div_counter[11] ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.049     ; 1.679      ;
; -0.740 ; clock_div_counter[22] ; clock_div_counter[14] ; clock        ; clock       ; 1.000        ; -0.252     ; 1.475      ;
; -0.739 ; clock_div_counter[22] ; clock_div_counter[12] ; clock        ; clock       ; 1.000        ; -0.252     ; 1.474      ;
; -0.739 ; clock_div_counter[22] ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.252     ; 1.474      ;
; -0.738 ; clock_div_counter[22] ; clock_div_counter[17] ; clock        ; clock       ; 1.000        ; -0.252     ; 1.473      ;
; -0.733 ; clock_div_counter[22] ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.252     ; 1.468      ;
; -0.730 ; clock_div_counter[22] ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.252     ; 1.465      ;
; -0.719 ; clock_div_counter[21] ; clock_div_counter[7]  ; clock        ; clock       ; 1.000        ; -0.049     ; 1.657      ;
; -0.718 ; clock_div_counter[11] ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.658      ;
; -0.717 ; clock_div_counter[7]  ; clock_div_counter[20] ; clock        ; clock       ; 1.000        ; -0.050     ; 1.654      ;
; -0.717 ; clock_div_counter[21] ; clock_div_counter[14] ; clock        ; clock       ; 1.000        ; -0.049     ; 1.655      ;
; -0.716 ; clock_div_counter[21] ; clock_div_counter[12] ; clock        ; clock       ; 1.000        ; -0.049     ; 1.654      ;
; -0.716 ; clock_div_counter[21] ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.049     ; 1.654      ;
; -0.715 ; clock_div_counter[21] ; clock_div_counter[17] ; clock        ; clock       ; 1.000        ; -0.049     ; 1.653      ;
; -0.710 ; clock_div_counter[21] ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.049     ; 1.648      ;
; -0.707 ; clock_div_counter[21] ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.049     ; 1.645      ;
; -0.705 ; clock_div_counter[12] ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.050     ; 1.642      ;
; -0.698 ; clock_div_counter[0]  ; clock_div_counter[20] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.638      ;
; -0.691 ; clock_div_counter[20] ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.051     ; 1.627      ;
; -0.689 ; clock_div_counter[1]  ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.629      ;
; -0.689 ; clock_div_counter[18] ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.051     ; 1.625      ;
; -0.684 ; clock_div_counter[5]  ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.624      ;
; -0.680 ; clock_div_counter[1]  ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.620      ;
; -0.680 ; clock_div_counter[6]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.620      ;
; -0.680 ; clock_div_counter[10] ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.049     ; 1.618      ;
; -0.679 ; clock_div_counter[12] ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.052     ; 1.614      ;
; -0.678 ; clock_div_counter[13] ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.052     ; 1.613      ;
; -0.674 ; clock_div_counter[3]  ; clock_div_counter[20] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.614      ;
; -0.673 ; clock_div_counter[4]  ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.613      ;
; -0.673 ; clock_div_counter[0]  ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.613      ;
; -0.668 ; clock_div_counter[20] ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.049     ; 1.606      ;
; -0.668 ; clock_div_counter[11] ; clock_div_counter[7]  ; clock        ; clock       ; 1.000        ; -0.047     ; 1.608      ;
; -0.666 ; clock_div_counter[18] ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.049     ; 1.604      ;
; -0.666 ; clock_div_counter[11] ; clock_div_counter[14] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.606      ;
; -0.665 ; clock_div_counter[11] ; clock_div_counter[12] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.605      ;
; -0.665 ; clock_div_counter[11] ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.605      ;
; -0.664 ; clock_div_counter[11] ; clock_div_counter[17] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.604      ;
; -0.664 ; clock_div_counter[0]  ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.604      ;
; -0.659 ; clock_div_counter[11] ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.599      ;
; -0.657 ; clock_div_counter[10] ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.597      ;
; -0.656 ; clock_div_counter[11] ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.596      ;
; -0.656 ; clock_div_counter[12] ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.050     ; 1.593      ;
; -0.655 ; clock_div_counter[13] ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.050     ; 1.592      ;
; -0.655 ; clock_div_counter[7]  ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.050     ; 1.592      ;
; -0.647 ; clock_div_counter[22] ; clock_div_counter[20] ; clock        ; clock       ; 1.000        ; -0.252     ; 1.382      ;
; -0.646 ; clock_div_counter[7]  ; clock_div_counter[21] ; clock        ; clock       ; 1.000        ; -0.050     ; 1.583      ;
; -0.641 ; clock_div_counter[1]  ; clock_div_counter[24] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.581      ;
; -0.637 ; clock_div_counter[12] ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.050     ; 1.574      ;
; -0.631 ; clock_div_counter[2]  ; clock_div_counter[20] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.571      ;
; -0.624 ; clock_div_counter[1]  ; clock_div_counter[12] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.564      ;
; -0.624 ; clock_div_counter[21] ; clock_div_counter[20] ; clock        ; clock       ; 1.000        ; -0.049     ; 1.562      ;
; -0.621 ; clock_div_counter[9]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.561      ;
; -0.618 ; clock_div_counter[20] ; clock_div_counter[7]  ; clock        ; clock       ; 1.000        ; -0.049     ; 1.556      ;
; -0.616 ; clock_div_counter[18] ; clock_div_counter[7]  ; clock        ; clock       ; 1.000        ; -0.049     ; 1.554      ;
; -0.616 ; clock_div_counter[20] ; clock_div_counter[14] ; clock        ; clock       ; 1.000        ; -0.049     ; 1.554      ;
; -0.615 ; clock_div_counter[16] ; clock_div_counter[0]  ; clock        ; clock       ; 1.000        ; -0.051     ; 1.551      ;
; -0.615 ; clock_div_counter[20] ; clock_div_counter[12] ; clock        ; clock       ; 1.000        ; -0.049     ; 1.553      ;
; -0.615 ; clock_div_counter[20] ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.049     ; 1.553      ;
; -0.614 ; clock_div_counter[18] ; clock_div_counter[14] ; clock        ; clock       ; 1.000        ; -0.049     ; 1.552      ;
; -0.614 ; clock_div_counter[20] ; clock_div_counter[17] ; clock        ; clock       ; 1.000        ; -0.049     ; 1.552      ;
; -0.613 ; clock_div_counter[8]  ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.553      ;
; -0.613 ; clock_div_counter[18] ; clock_div_counter[12] ; clock        ; clock       ; 1.000        ; -0.049     ; 1.551      ;
; -0.613 ; clock_div_counter[18] ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.049     ; 1.551      ;
; -0.612 ; clock_div_counter[1]  ; clock_div_counter[15] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.552      ;
; -0.612 ; clock_div_counter[6]  ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.552      ;
; -0.612 ; clock_div_counter[18] ; clock_div_counter[17] ; clock        ; clock       ; 1.000        ; -0.049     ; 1.550      ;
; -0.612 ; clock_div_counter[3]  ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.552      ;
; -0.610 ; clock_div_counter[5]  ; clock_div_counter[20] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.550      ;
; -0.609 ; clock_div_counter[20] ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.049     ; 1.547      ;
; -0.608 ; clock_div_counter[2]  ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.548      ;
; -0.607 ; clock_div_counter[1]  ; clock_div_counter[17] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.547      ;
; -0.607 ; clock_div_counter[18] ; clock_div_counter[25] ; clock        ; clock       ; 1.000        ; -0.049     ; 1.545      ;
; -0.607 ; clock_div_counter[10] ; clock_div_counter[7]  ; clock        ; clock       ; 1.000        ; -0.047     ; 1.547      ;
; -0.607 ; clock_div_counter[7]  ; clock_div_counter[24] ; clock        ; clock       ; 1.000        ; -0.050     ; 1.544      ;
; -0.606 ; clock_div_counter[20] ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.049     ; 1.544      ;
; -0.606 ; clock_div_counter[12] ; clock_div_counter[7]  ; clock        ; clock       ; 1.000        ; -0.050     ; 1.543      ;
; -0.605 ; clock_div_counter[13] ; clock_div_counter[7]  ; clock        ; clock       ; 1.000        ; -0.050     ; 1.542      ;
; -0.605 ; clock_div_counter[10] ; clock_div_counter[14] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.545      ;
; -0.604 ; clock_div_counter[18] ; clock_div_counter[23] ; clock        ; clock       ; 1.000        ; -0.049     ; 1.542      ;
; -0.604 ; clock_div_counter[12] ; clock_div_counter[14] ; clock        ; clock       ; 1.000        ; -0.050     ; 1.541      ;
; -0.604 ; clock_div_counter[10] ; clock_div_counter[12] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.544      ;
; -0.604 ; clock_div_counter[10] ; clock_div_counter[19] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.544      ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                            ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.288 ; clock_div_counter[5]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.421      ;
; 0.288 ; clock_div_counter[3]           ; clock_div_counter[3]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.421      ;
; 0.289 ; clock_div_counter[4]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.422      ;
; 0.291 ; clock_div_counter[2]           ; clock_div_counter[2]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.424      ;
; 0.295 ; clock_div_counter[11]          ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.428      ;
; 0.296 ; clock_div_counter[10]          ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.429      ;
; 0.296 ; clock_div_counter[9]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.429      ;
; 0.296 ; clock_div_counter[8]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.429      ;
; 0.296 ; clock_div_counter[1]           ; clock_div_counter[1]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.429      ;
; 0.297 ; clock_div_counter[24]          ; clock_div_counter[24]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; clock_div_counter[18]          ; clock_div_counter[18]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; clock_div_counter[16]          ; clock_div_counter[16]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.430      ;
; 0.297 ; clock_div_counter[6]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.430      ;
; 0.298 ; counter:bcd_counter|cnt_reg[1] ; counter:bcd_counter|cnt_reg[1] ; clock        ; clock       ; 0.000        ; 0.049      ; 0.431      ;
; 0.301 ; counter:bcd_counter|cnt_reg[0] ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 0.000        ; 0.049      ; 0.434      ;
; 0.301 ; counter:bcd_counter|cnt_reg[2] ; counter:bcd_counter|cnt_reg[2] ; clock        ; clock       ; 0.000        ; 0.049      ; 0.434      ;
; 0.307 ; counter:bcd_counter|cnt_reg[3] ; counter:bcd_counter|cnt_reg[3] ; clock        ; clock       ; 0.000        ; 0.049      ; 0.440      ;
; 0.394 ; clock_div_counter[21]          ; clock_div_counter[22]          ; clock        ; clock       ; 0.000        ; 0.252      ; 0.730      ;
; 0.408 ; clock_div_counter[20]          ; clock_div_counter[22]          ; clock        ; clock       ; 0.000        ; 0.252      ; 0.744      ;
; 0.437 ; clock_div_counter[3]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.570      ;
; 0.437 ; clock_div_counter[5]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.570      ;
; 0.439 ; clock_div_counter[22]          ; clock_div_counter[22]          ; clock        ; clock       ; 0.000        ; 0.058      ; 0.581      ;
; 0.445 ; clock_div_counter[1]           ; clock_div_counter[2]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.578      ;
; 0.445 ; clock_div_counter[9]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.578      ;
; 0.447 ; clock_div_counter[4]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.580      ;
; 0.448 ; clock_div_counter[0]           ; clock_div_counter[1]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.581      ;
; 0.449 ; clock_div_counter[21]          ; clock_div_counter[21]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.582      ;
; 0.449 ; clock_div_counter[2]           ; clock_div_counter[3]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.582      ;
; 0.450 ; counter:bcd_counter|cnt_reg[2] ; counter:bcd_counter|cnt_reg[1] ; clock        ; clock       ; 0.000        ; 0.049      ; 0.583      ;
; 0.450 ; clock_div_counter[4]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.583      ;
; 0.451 ; clock_div_counter[0]           ; clock_div_counter[2]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.584      ;
; 0.452 ; clock_div_counter[2]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.585      ;
; 0.454 ; clock_div_counter[10]          ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.587      ;
; 0.454 ; clock_div_counter[8]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.587      ;
; 0.456 ; counter:bcd_counter|cnt_reg[1] ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 0.000        ; 0.049      ; 0.589      ;
; 0.457 ; clock_div_counter[8]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.590      ;
; 0.458 ; clock_div_counter[6]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.591      ;
; 0.458 ; clock_div_counter[16]          ; clock_div_counter[18]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.591      ;
; 0.460 ; counter:bcd_counter|cnt_reg[3] ; counter:bcd_counter|cnt_reg[2] ; clock        ; clock       ; 0.000        ; 0.049      ; 0.593      ;
; 0.463 ; counter:bcd_counter|cnt_reg[3] ; counter:bcd_counter|cnt_reg[1] ; clock        ; clock       ; 0.000        ; 0.049      ; 0.596      ;
; 0.472 ; clock_div_counter[18]          ; clock_div_counter[22]          ; clock        ; clock       ; 0.000        ; 0.252      ; 0.808      ;
; 0.483 ; clock_div_counter[7]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.050      ; 0.617      ;
; 0.486 ; clock_div_counter[25]          ; clock_div_counter[25]          ; clock        ; clock       ; 0.000        ; 0.050      ; 0.620      ;
; 0.500 ; clock_div_counter[3]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.633      ;
; 0.503 ; clock_div_counter[3]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.636      ;
; 0.503 ; clock_div_counter[5]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.636      ;
; 0.508 ; clock_div_counter[1]           ; clock_div_counter[3]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.641      ;
; 0.508 ; clock_div_counter[9]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.641      ;
; 0.511 ; clock_div_counter[1]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.644      ;
; 0.512 ; clock_div_counter[21]          ; clock_div_counter[24]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.645      ;
; 0.512 ; clock_div_counter[15]          ; clock_div_counter[16]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.645      ;
; 0.513 ; counter:bcd_counter|cnt_reg[2] ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 0.000        ; 0.049      ; 0.646      ;
; 0.513 ; clock_div_counter[23]          ; clock_div_counter[24]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.646      ;
; 0.514 ; clock_div_counter[20]          ; clock_div_counter[20]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.647      ;
; 0.514 ; clock_div_counter[0]           ; clock_div_counter[3]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.647      ;
; 0.515 ; clock_div_counter[2]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.648      ;
; 0.516 ; clock_div_counter[4]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.649      ;
; 0.517 ; clock_div_counter[0]           ; clock_div_counter[4]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.650      ;
; 0.518 ; clock_div_counter[2]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.651      ;
; 0.520 ; clock_div_counter[8]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.653      ;
; 0.521 ; clock_div_counter[6]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.654      ;
; 0.521 ; clock_div_counter[17]          ; clock_div_counter[18]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.654      ;
; 0.524 ; clock_div_counter[6]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.657      ;
; 0.526 ; clock_div_counter[20]          ; clock_div_counter[24]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.659      ;
; 0.526 ; counter:bcd_counter|cnt_reg[3] ; counter:bcd_counter|cnt_reg[0] ; clock        ; clock       ; 0.000        ; 0.049      ; 0.659      ;
; 0.535 ; clock_div_counter[14]          ; clock_div_counter[16]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.668      ;
; 0.536 ; clock_div_counter[19]          ; clock_div_counter[22]          ; clock        ; clock       ; 0.000        ; 0.252      ; 0.872      ;
; 0.538 ; clock_div_counter[16]          ; clock_div_counter[22]          ; clock        ; clock       ; 0.000        ; 0.252      ; 0.874      ;
; 0.562 ; clock_div_counter[9]           ; counter_enable                 ; clock        ; clock       ; 0.000        ; 0.052      ; 0.698      ;
; 0.566 ; clock_div_counter[5]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.699      ;
; 0.569 ; clock_div_counter[3]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.702      ;
; 0.569 ; clock_div_counter[5]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.702      ;
; 0.574 ; clock_div_counter[1]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.707      ;
; 0.574 ; clock_div_counter[11]          ; clock_div_counter[16]          ; clock        ; clock       ; 0.000        ; 0.051      ; 0.709      ;
; 0.577 ; clock_div_counter[1]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.710      ;
; 0.578 ; clock_div_counter[15]          ; clock_div_counter[18]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.711      ;
; 0.579 ; clock_div_counter[4]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.712      ;
; 0.580 ; clock_div_counter[0]           ; clock_div_counter[5]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.713      ;
; 0.580 ; clock_div_counter[13]          ; clock_div_counter[16]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.713      ;
; 0.582 ; clock_div_counter[17]          ; clock_div_counter[17]          ; clock        ; clock       ; 0.000        ; 0.050      ; 0.716      ;
; 0.582 ; clock_div_counter[4]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.715      ;
; 0.583 ; clock_div_counter[23]          ; clock_div_counter[23]          ; clock        ; clock       ; 0.000        ; 0.050      ; 0.717      ;
; 0.583 ; clock_div_counter[0]           ; clock_div_counter[6]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.716      ;
; 0.584 ; clock_div_counter[2]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.717      ;
; 0.587 ; clock_div_counter[6]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.720      ;
; 0.587 ; clock_div_counter[10]          ; clock_div_counter[16]          ; clock        ; clock       ; 0.000        ; 0.051      ; 0.722      ;
; 0.590 ; clock_div_counter[18]          ; clock_div_counter[24]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.723      ;
; 0.591 ; clock_div_counter[14]          ; clock_div_counter[14]          ; clock        ; clock       ; 0.000        ; 0.050      ; 0.725      ;
; 0.592 ; clock_div_counter[0]           ; clock_div_counter[0]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.725      ;
; 0.592 ; clock_div_counter[19]          ; clock_div_counter[19]          ; clock        ; clock       ; 0.000        ; 0.050      ; 0.726      ;
; 0.601 ; counter_enable                 ; counter:bcd_counter|cnt_reg[3] ; clock        ; clock       ; 0.000        ; 0.055      ; 0.740      ;
; 0.601 ; clock_div_counter[17]          ; clock_div_counter[22]          ; clock        ; clock       ; 0.000        ; 0.252      ; 0.937      ;
; 0.601 ; clock_div_counter[14]          ; clock_div_counter[18]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.734      ;
; 0.602 ; clock_div_counter[7]           ; clock_div_counter[8]           ; clock        ; clock       ; 0.000        ; 0.047      ; 0.733      ;
; 0.609 ; clock_div_counter[20]          ; clock_div_counter[21]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.742      ;
; 0.632 ; clock_div_counter[3]           ; clock_div_counter[9]           ; clock        ; clock       ; 0.000        ; 0.049      ; 0.765      ;
; 0.632 ; clock_div_counter[5]           ; clock_div_counter[11]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.765      ;
; 0.634 ; clock_div_counter[15]          ; clock_div_counter[15]          ; clock        ; clock       ; 0.000        ; 0.050      ; 0.768      ;
; 0.635 ; clock_div_counter[3]           ; clock_div_counter[10]          ; clock        ; clock       ; 0.000        ; 0.049      ; 0.768      ;
; 0.640 ; clock_div_counter[11]          ; clock_div_counter[18]          ; clock        ; clock       ; 0.000        ; 0.051      ; 0.775      ;
+-------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.826  ; 0.288 ; N/A      ; N/A     ; -3.000              ;
;  clock           ; -2.826  ; 0.288 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -56.178 ; 0.0   ; 0.0      ; 0.0     ; -49.5               ;
;  clock           ; -56.178 ; 0.000 ; N/A      ; N/A     ; -49.500             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; output[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; enable              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; output[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; output[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; output[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; output[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; output[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; output[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; output[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-09 V                   ; 2.47 V              ; -0.0283 V           ; 0.229 V                              ; 0.031 V                              ; 1.27e-10 s                  ; 2.34e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-09 V                  ; 2.47 V             ; -0.0283 V          ; 0.229 V                             ; 0.031 V                             ; 1.27e-10 s                 ; 2.34e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; output[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; output[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; output[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; output[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; output[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; output[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; output[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.56e-07 V                   ; 2.36 V              ; -0.0218 V           ; 0.05 V                               ; 0.038 V                              ; 2.27e-10 s                  ; 3.26e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.56e-07 V                  ; 2.36 V             ; -0.0218 V          ; 0.05 V                              ; 0.038 V                             ; 2.27e-10 s                 ; 3.26e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; output[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; output[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; output[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; output[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; output[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; output[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; output[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.65e-08 V                   ; 3.12 V              ; -0.147 V            ; 0.571 V                              ; 0.186 V                              ; 8.91e-11 s                  ; 1.76e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.65e-08 V                  ; 3.12 V             ; -0.147 V           ; 0.571 V                             ; 0.186 V                             ; 8.91e-11 s                 ; 1.76e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 729      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 729      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 31    ; 31   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; output[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; output[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition
    Info: Processing started: Thu Oct 22 20:48:01 2020
Info: Command: quartus_sta counter -c counter
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'counter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.826
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.826             -56.178 clock 
Info (332146): Worst-case hold slack is 0.634
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.634               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -49.500 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.441
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.441             -47.387 clock 
Info (332146): Worst-case hold slack is 0.579
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.579               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -49.500 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.893
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.893             -12.477 clock 
Info (332146): Worst-case hold slack is 0.288
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.288               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -34.368 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4965 megabytes
    Info: Processing ended: Thu Oct 22 20:48:03 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


