
Usart.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000012e  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  00000182  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .comment      00000030  00000000  00000000  00000182  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000001b4  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000040  00000000  00000000  000001f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000067b  00000000  00000000  00000230  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000005b2  00000000  00000000  000008ab  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000002ec  00000000  00000000  00000e5d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000064  00000000  00000000  0000114c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000346  00000000  00000000  000011b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000004a  00000000  00000000  000014f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000030  00000000  00000000  00001540  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
   2:	19 c0       	rjmp	.+50     	; 0x36 <__bad_interrupt>
   4:	18 c0       	rjmp	.+48     	; 0x36 <__bad_interrupt>
   6:	17 c0       	rjmp	.+46     	; 0x36 <__bad_interrupt>
   8:	16 c0       	rjmp	.+44     	; 0x36 <__bad_interrupt>
   a:	15 c0       	rjmp	.+42     	; 0x36 <__bad_interrupt>
   c:	14 c0       	rjmp	.+40     	; 0x36 <__bad_interrupt>
   e:	13 c0       	rjmp	.+38     	; 0x36 <__bad_interrupt>
  10:	12 c0       	rjmp	.+36     	; 0x36 <__bad_interrupt>
  12:	11 c0       	rjmp	.+34     	; 0x36 <__bad_interrupt>
  14:	10 c0       	rjmp	.+32     	; 0x36 <__bad_interrupt>
  16:	0f c0       	rjmp	.+30     	; 0x36 <__bad_interrupt>
  18:	0e c0       	rjmp	.+28     	; 0x36 <__bad_interrupt>
  1a:	0d c0       	rjmp	.+26     	; 0x36 <__bad_interrupt>
  1c:	0c c0       	rjmp	.+24     	; 0x36 <__bad_interrupt>
  1e:	0b c0       	rjmp	.+22     	; 0x36 <__bad_interrupt>
  20:	0a c0       	rjmp	.+20     	; 0x36 <__bad_interrupt>
  22:	09 c0       	rjmp	.+18     	; 0x36 <__bad_interrupt>
  24:	08 c0       	rjmp	.+16     	; 0x36 <__bad_interrupt>

00000026 <__ctors_end>:
  26:	11 24       	eor	r1, r1
  28:	1f be       	out	0x3f, r1	; 63
  2a:	cf e5       	ldi	r28, 0x5F	; 95
  2c:	d4 e0       	ldi	r29, 0x04	; 4
  2e:	de bf       	out	0x3e, r29	; 62
  30:	cd bf       	out	0x3d, r28	; 61
  32:	37 d0       	rcall	.+110    	; 0xa2 <main>
  34:	7a c0       	rjmp	.+244    	; 0x12a <_exit>

00000036 <__bad_interrupt>:
  36:	e4 cf       	rjmp	.-56     	; 0x0 <__vectors>

00000038 <USART_Init>:
}

void USART_Flush(void){
	unsigned char dummy;
	while(UCSRA & (1 << RXC)) dummy = UDR;
}
  38:	dc 01       	movw	r26, r24
  3a:	cb 01       	movw	r24, r22
  3c:	88 0f       	add	r24, r24
  3e:	99 1f       	adc	r25, r25
  40:	aa 1f       	adc	r26, r26
  42:	bb 1f       	adc	r27, r27
  44:	88 0f       	add	r24, r24
  46:	99 1f       	adc	r25, r25
  48:	aa 1f       	adc	r26, r26
  4a:	bb 1f       	adc	r27, r27
  4c:	9c 01       	movw	r18, r24
  4e:	ad 01       	movw	r20, r26
  50:	22 0f       	add	r18, r18
  52:	33 1f       	adc	r19, r19
  54:	44 1f       	adc	r20, r20
  56:	55 1f       	adc	r21, r21
  58:	22 0f       	add	r18, r18
  5a:	33 1f       	adc	r19, r19
  5c:	44 1f       	adc	r20, r20
  5e:	55 1f       	adc	r21, r21
  60:	60 e0       	ldi	r22, 0x00	; 0
  62:	79 e0       	ldi	r23, 0x09	; 9
  64:	8d e3       	ldi	r24, 0x3D	; 61
  66:	90 e0       	ldi	r25, 0x00	; 0
  68:	3e d0       	rcall	.+124    	; 0xe6 <__udivmodsi4>
  6a:	8f ef       	ldi	r24, 0xFF	; 255
  6c:	82 0f       	add	r24, r18
  6e:	89 b9       	out	0x09, r24	; 9
  70:	da 01       	movw	r26, r20
  72:	c9 01       	movw	r24, r18
  74:	01 97       	sbiw	r24, 0x01	; 1
  76:	a1 09       	sbc	r26, r1
  78:	b1 09       	sbc	r27, r1
  7a:	89 2f       	mov	r24, r25
  7c:	9a 2f       	mov	r25, r26
  7e:	ab 2f       	mov	r26, r27
  80:	bb 27       	eor	r27, r27
  82:	80 bd       	out	0x20, r24	; 32
  84:	8a b1       	in	r24, 0x0a	; 10
  86:	88 61       	ori	r24, 0x18	; 24
  88:	8a b9       	out	0x0a, r24	; 10
  8a:	80 b5       	in	r24, 0x20	; 32
  8c:	86 68       	ori	r24, 0x86	; 134
  8e:	80 bd       	out	0x20, r24	; 32
  90:	08 95       	ret

00000092 <USART_Receive>:

unsigned char USART_Receive(void){
	while ((UCSRA & (1 << RXC)) == 0);/* Wait till data is received */
  92:	5f 9b       	sbis	0x0b, 7	; 11
  94:	fe cf       	rjmp	.-4      	; 0x92 <USART_Receive>
	return(UDR);
  96:	8c b1       	in	r24, 0x0c	; 12
}
  98:	08 95       	ret

0000009a <USART_Transmit>:

void USART_Transmit(char data){
	while(!(UCSRA & (1 << UDRE)));
  9a:	5d 9b       	sbis	0x0b, 5	; 11
  9c:	fe cf       	rjmp	.-4      	; 0x9a <USART_Transmit>
	UDR = data;
  9e:	8c b9       	out	0x0c, r24	; 12
  a0:	08 95       	ret

000000a2 <main>:
}

int main(){
	unsigned char data;
	DDRD |= (1 << DDRD1);
  a2:	81 b3       	in	r24, 0x11	; 17
  a4:	82 60       	ori	r24, 0x02	; 2
  a6:	81 bb       	out	0x11, r24	; 17
	DDRD &= (0 << DDRD0);
  a8:	81 b3       	in	r24, 0x11	; 17
  aa:	11 ba       	out	0x11, r1	; 17
	DDRB |= (1 << DDRB0);
  ac:	87 b3       	in	r24, 0x17	; 23
  ae:	81 60       	ori	r24, 0x01	; 1
  b0:	87 bb       	out	0x17, r24	; 23
	USART_Init(9600);
  b2:	60 e8       	ldi	r22, 0x80	; 128
  b4:	75 e2       	ldi	r23, 0x25	; 37
  b6:	80 e0       	ldi	r24, 0x00	; 0
  b8:	90 e0       	ldi	r25, 0x00	; 0
  ba:	be df       	rcall	.-132    	; 0x38 <USART_Init>
	PORTB |= (1 << PORTB0);
  bc:	88 b3       	in	r24, 0x18	; 24
  be:	81 60       	ori	r24, 0x01	; 1
  c0:	88 bb       	out	0x18, r24	; 24
	
	while(1){
		while(!(data = USART_Receive()));
  c2:	e7 df       	rcall	.-50     	; 0x92 <USART_Receive>
  c4:	c8 2f       	mov	r28, r24
  c6:	88 23       	and	r24, r24
  c8:	e1 f3       	breq	.-8      	; 0xc2 <main+0x20>
		USART_Transmit(data);
  ca:	e7 df       	rcall	.-50     	; 0x9a <USART_Transmit>
		//PORTB ^= (1 << PORTB0);
		if(data == '1'){
  cc:	c1 33       	cpi	r28, 0x31	; 49
  ce:	21 f4       	brne	.+8      	; 0xd8 <main+0x36>
			PORTB ^= (1 << PORTB0);
  d0:	98 b3       	in	r25, 0x18	; 24
  d2:	81 e0       	ldi	r24, 0x01	; 1
  d4:	89 27       	eor	r24, r25
  d6:	88 bb       	out	0x18, r24	; 24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  d8:	8f e0       	ldi	r24, 0x0F	; 15
  da:	97 e2       	ldi	r25, 0x27	; 39
  dc:	01 97       	sbiw	r24, 0x01	; 1
  de:	f1 f7       	brne	.-4      	; 0xdc <main+0x3a>
  e0:	00 c0       	rjmp	.+0      	; 0xe2 <main+0x40>
  e2:	00 00       	nop
  e4:	ee cf       	rjmp	.-36     	; 0xc2 <main+0x20>

000000e6 <__udivmodsi4>:
  e6:	a1 e2       	ldi	r26, 0x21	; 33
  e8:	1a 2e       	mov	r1, r26
  ea:	aa 1b       	sub	r26, r26
  ec:	bb 1b       	sub	r27, r27
  ee:	fd 01       	movw	r30, r26
  f0:	0d c0       	rjmp	.+26     	; 0x10c <__udivmodsi4_ep>

000000f2 <__udivmodsi4_loop>:
  f2:	aa 1f       	adc	r26, r26
  f4:	bb 1f       	adc	r27, r27
  f6:	ee 1f       	adc	r30, r30
  f8:	ff 1f       	adc	r31, r31
  fa:	a2 17       	cp	r26, r18
  fc:	b3 07       	cpc	r27, r19
  fe:	e4 07       	cpc	r30, r20
 100:	f5 07       	cpc	r31, r21
 102:	20 f0       	brcs	.+8      	; 0x10c <__udivmodsi4_ep>
 104:	a2 1b       	sub	r26, r18
 106:	b3 0b       	sbc	r27, r19
 108:	e4 0b       	sbc	r30, r20
 10a:	f5 0b       	sbc	r31, r21

0000010c <__udivmodsi4_ep>:
 10c:	66 1f       	adc	r22, r22
 10e:	77 1f       	adc	r23, r23
 110:	88 1f       	adc	r24, r24
 112:	99 1f       	adc	r25, r25
 114:	1a 94       	dec	r1
 116:	69 f7       	brne	.-38     	; 0xf2 <__udivmodsi4_loop>
 118:	60 95       	com	r22
 11a:	70 95       	com	r23
 11c:	80 95       	com	r24
 11e:	90 95       	com	r25
 120:	9b 01       	movw	r18, r22
 122:	ac 01       	movw	r20, r24
 124:	bd 01       	movw	r22, r26
 126:	cf 01       	movw	r24, r30
 128:	08 95       	ret

0000012a <_exit>:
 12a:	f8 94       	cli

0000012c <__stop_program>:
 12c:	ff cf       	rjmp	.-2      	; 0x12c <__stop_program>
