# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/bit0fun/Documents/Projects/HDL/Fusion-Core/Fusion-Core-Base/ALU.v
