// Seed: 2204765827
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [7:0][-1] id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_1,
      id_1,
      id_1
  );
  output reg id_2;
  inout wire id_1;
  initial id_2 = -1;
endmodule
module module_2 (
    output wand id_0,
    input  wand id_1
);
  logic id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
