0.7
2020.2
Oct 14 2022
05:20:55
C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sim_1/new/main.v,1743149872,verilog,,,,main,,,,,,,,
C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sources_1/new/sorter.v,1743151921,verilog,,C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_2/lab_2.srcs/sim_1/new/main.v,,sorter,,,,,,,,
