ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"usbd_dfu.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.USBD_DFU_GetCfgDesc,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	USBD_DFU_GetCfgDesc:
  26              	.LVL0:
  27              	.LFB129:
  28              		.file 1 "Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c"
   1:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
   2:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   ******************************************************************************
   3:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @file    usbd_dfu.c
   4:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @author  MCD Application Team
   5:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief   This file provides the DFU core functions.
   6:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *
   7:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @verbatim
   8:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *
   9:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *          ===================================================================
  10:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *                                DFU Class Driver Description
  11:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *          ===================================================================
  12:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *           This driver manages the DFU class V1.1 following the "Device Class Specification for
  13:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *           Device Firmware Upgrade Version 1.1 Aug 5, 2004".
  14:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *           This driver implements the following aspects of the specification:
  15:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *             - Device descriptor management
  16:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *             - Configuration descriptor management
  17:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *             - Enumeration as DFU device (in DFU mode only)
  18:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *             - Requests management (supporting ST DFU sub-protocol)
  19:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *             - Memory operations management (Download/Upload/Erase/Detach/GetState/GetStatus)
  20:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *             - DFU state machine implementation.
  21:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *
  22:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *           @note
  23:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *            ST DFU sub-protocol is compliant with DFU protocol and use sub-requests to manage
  24:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *            memory addressing, commands processing, specific memories operations (ie. Erase) ...
  25:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *            As required by the DFU specification, only endpoint 0 is used in this application.
  26:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *            Other endpoints and functions may be added to the application (ie. DFU ...)
  27:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *
  28:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *           These aspects may be enriched or modified for a specific user application.
  29:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *
  30:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *           This driver doesn't implement the following aspects of the specification
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 2


  31:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *           (but it is possible to manage these features with some modifications on this driver):
  32:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *             - Manifestation Tolerant mode
  33:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *
  34:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *  @endverbatim
  35:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *
  36:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   ******************************************************************************
  37:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @attention
  38:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *
  39:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * <h2><center>&copy; Copyright (c) 2015 STMicroelectronics.
  40:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * All rights reserved.</center></h2>
  41:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *
  42:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * This software component is licensed by ST under Ultimate Liberty license
  43:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  44:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * the License. You may obtain a copy of the License at:
  45:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *                      www.st.com/SLA0044
  46:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *
  47:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   ******************************************************************************
  48:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
  49:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  50:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /* BSPDependencies
  51:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** - "stm32xxxxx_{eval}{discovery}{nucleo_144}.c"
  52:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** - "stm32xxxxx_{eval}{discovery}_io.c"
  53:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** EndBSPDependencies */
  54:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  55:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /* Includes ------------------------------------------------------------------*/
  56:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #include "usbd_dfu.h"
  57:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #include "usbd_ctlreq.h"
  58:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  59:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  60:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /** @addtogroup STM32_USB_DEVICE_LIBRARY
  61:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @{
  62:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
  63:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  64:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  65:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /** @defgroup USBD_DFU
  66:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief usbd core module
  67:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @{
  68:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
  69:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  70:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /** @defgroup USBD_DFU_Private_TypesDefinitions
  71:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @{
  72:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
  73:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
  74:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @}
  75:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
  76:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  77:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  78:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /** @defgroup USBD_DFU_Private_Defines
  79:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @{
  80:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
  81:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  82:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
  83:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @}
  84:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
  85:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  86:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  87:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /** @defgroup USBD_DFU_Private_Macros
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 3


  88:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @{
  89:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
  90:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  91:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
  92:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @}
  93:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
  94:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  95:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  96:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  97:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
  98:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /** @defgroup USBD_DFU_Private_FunctionPrototypes
  99:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @{
 100:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 101:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 102:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 103:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_Init(USBD_HandleTypeDef *pdev,
 104:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                               uint8_t cfgidx);
 105:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 106:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_DeInit(USBD_HandleTypeDef *pdev,
 107:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                 uint8_t cfgidx);
 108:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 109:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_Setup(USBD_HandleTypeDef *pdev,
 110:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                USBD_SetupReqTypedef *req);
 111:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 112:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  *USBD_DFU_GetCfgDesc(uint16_t *length);
 113:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 114:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  *USBD_DFU_GetDeviceQualifierDesc(uint16_t *length);
 115:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 116:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum);
 117:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 118:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum);
 119:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 120:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_EP0_RxReady(USBD_HandleTypeDef *pdev);
 121:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 122:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_EP0_TxReady(USBD_HandleTypeDef *pdev);
 123:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 124:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_SOF(USBD_HandleTypeDef *pdev);
 125:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 126:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_IsoINIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum);
 127:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 128:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_IsoOutIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum);
 129:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 130:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #if (USBD_SUPPORT_USER_STRING_DESC == 1U)
 131:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t *USBD_DFU_GetUsrStringDesc(USBD_HandleTypeDef *pdev, uint8_t index, uint16_t *length
 132:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif
 133:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 134:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Detach(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req);
 135:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 136:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Download(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req);
 137:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 138:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Upload(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req);
 139:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 140:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_GetStatus(USBD_HandleTypeDef *pdev);
 141:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 142:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_ClearStatus(USBD_HandleTypeDef *pdev);
 143:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 144:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_GetState(USBD_HandleTypeDef *pdev);
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 4


 145:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 146:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Abort(USBD_HandleTypeDef *pdev);
 147:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 148:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Leave(USBD_HandleTypeDef *pdev);
 149:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 150:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 151:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 152:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @}
 153:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 154:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 155:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /** @defgroup USBD_DFU_Private_Variables
 156:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @{
 157:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 158:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 159:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** USBD_ClassTypeDef  USBD_DFU =
 160:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 161:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_Init,
 162:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_DeInit,
 163:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_Setup,
 164:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_EP0_TxReady,
 165:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_EP0_RxReady,
 166:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_DataIn,
 167:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_DataOut,
 168:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_SOF,
 169:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_IsoINIncomplete,
 170:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_IsoOutIncomplete,
 171:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_GetCfgDesc,
 172:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_GetCfgDesc,
 173:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_GetCfgDesc,
 174:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_GetDeviceQualifierDesc,
 175:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #if (USBD_SUPPORT_USER_STRING_DESC == 1U)
 176:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_GetUsrStringDesc
 177:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif
 178:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** };
 179:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 180:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /* USB DFU device Configuration Descriptor */
 181:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** __ALIGN_BEGIN static uint8_t USBD_DFU_CfgDesc[USB_DFU_CONFIG_DESC_SIZ] __ALIGN_END =
 182:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 183:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x09, /* bLength: Configuation Descriptor size */
 184:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USB_DESC_TYPE_CONFIGURATION, /* bDescriptorType: Configuration */
 185:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USB_DFU_CONFIG_DESC_SIZ,
 186:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* wTotalLength: Bytes returned */
 187:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x00,
 188:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x01,         /*bNumInterfaces: 1 interface*/
 189:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x01,         /*bConfigurationValue: Configuration value*/
 190:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x02,         /*iConfiguration: Index of string descriptor describing the configuration*/
 191:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0xC0,         /*bmAttributes: bus powered and Supprts Remote Wakeup */
 192:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x32,         /*MaxPower 100 mA: this current is used for detecting Vbus*/
 193:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* 09 */
 194:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 195:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /**********  Descriptor of DFU interface 0 Alternate setting 0 **************/
 196:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_IF_DESC(0U), /* This interface is mandatory for all devices */
 197:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 198:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #if (USBD_DFU_MAX_ITF_NUM > 1U)
 199:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /**********  Descriptor of DFU interface 0 Alternate setting 1 **************/
 200:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_IF_DESC(1),
 201:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif /* (USBD_DFU_MAX_ITF_NUM > 1) */
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 5


 202:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 203:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #if (USBD_DFU_MAX_ITF_NUM > 2U)
 204:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /**********  Descriptor of DFU interface 0 Alternate setting 2 **************/
 205:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_IF_DESC(2),
 206:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif /* (USBD_DFU_MAX_ITF_NUM > 2) */
 207:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 208:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #if (USBD_DFU_MAX_ITF_NUM > 3U)
 209:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /**********  Descriptor of DFU interface 0 Alternate setting 3 **************/
 210:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_IF_DESC(3),
 211:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif /* (USBD_DFU_MAX_ITF_NUM > 3) */
 212:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 213:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #if (USBD_DFU_MAX_ITF_NUM > 4U)
 214:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /**********  Descriptor of DFU interface 0 Alternate setting 4 **************/
 215:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_IF_DESC(4),
 216:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif /* (USBD_DFU_MAX_ITF_NUM > 4) */
 217:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 218:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #if (USBD_DFU_MAX_ITF_NUM > 5U)
 219:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /**********  Descriptor of DFU interface 0 Alternate setting 5 **************/
 220:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_IF_DESC(5),
 221:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif /* (USBD_DFU_MAX_ITF_NUM > 5) */
 222:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 223:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #if (USBD_DFU_MAX_ITF_NUM > 6U)
 224:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #error "ERROR: usbd_dfu_core.c: Modify the file to support more descriptors!"
 225:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif /* (USBD_DFU_MAX_ITF_NUM > 6) */
 226:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 227:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /******************** DFU Functional Descriptor********************/
 228:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x09,   /*blength = 9 Bytes*/
 229:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   DFU_DESCRIPTOR_TYPE,   /* DFU Functional Descriptor*/
 230:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x0B,   /*bmAttribute
 231:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                 bitCanDnload             = 1      (bit 0)
 232:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                 bitCanUpload             = 1      (bit 1)
 233:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                 bitManifestationTolerant = 0      (bit 2)
 234:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                 bitWillDetach            = 1      (bit 3)
 235:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                 Reserved                          (bit4-6)
 236:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                 bitAcceleratedST         = 0      (bit 7)*/
 237:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0xFF,   /*DetachTimeOut= 255 ms*/
 238:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x00,
 239:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /*WARNING: In DMA mode the multiple MPS packets feature is still not supported
 240:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****    ==> In this case, when using DMA USBD_DFU_XFER_SIZE should be set to 64 in usbd_conf.h */
 241:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   TRANSFER_SIZE_BYTES(USBD_DFU_XFER_SIZE),       /* TransferSize = 1024 Byte*/
 242:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x1A,                                /* bcdDFUVersion*/
 243:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x01
 244:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /***********************************************************/
 245:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* 9*/
 246:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** };
 247:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 248:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /* USB Standard Device Descriptor */
 249:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** __ALIGN_BEGIN static uint8_t USBD_DFU_DeviceQualifierDesc[USB_LEN_DEV_QUALIFIER_DESC] __ALIGN_END =
 250:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 251:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USB_LEN_DEV_QUALIFIER_DESC,
 252:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USB_DESC_TYPE_DEVICE_QUALIFIER,
 253:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x00,
 254:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x02,
 255:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x00,
 256:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x00,
 257:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x00,
 258:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x40,
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 6


 259:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x01,
 260:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   0x00,
 261:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** };
 262:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 263:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 264:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @}
 265:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 266:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 267:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /** @defgroup USBD_DFU_Private_Functions
 268:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @{
 269:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 270:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 271:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 272:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_Init
 273:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Initialize the DFU interface
 274:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 275:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  cfgidx: Configuration index
 276:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 277:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 278:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_Init(USBD_HandleTypeDef *pdev,
 279:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                               uint8_t cfgidx)
 280:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 281:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 282:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 283:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* Allocate Audio structure */
 284:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   pdev->pClassData = USBD_malloc(sizeof(USBD_DFU_HandleTypeDef));
 285:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 286:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if (pdev->pClassData == NULL)
 287:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 288:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     return USBD_FAIL;
 289:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 290:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   else
 291:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 292:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu = (USBD_DFU_HandleTypeDef *) pdev->pClassData;
 293:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 294:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->alt_setting = 0U;
 295:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->data_ptr = USBD_DFU_APP_DEFAULT_ADD;
 296:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wblock_num = 0U;
 297:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wlength = 0U;
 298:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 299:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->manif_state = DFU_MANIFEST_COMPLETE;
 300:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_IDLE;
 301:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 302:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[0] = DFU_ERROR_NONE;
 303:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0U;
 304:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 305:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U;
 306:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = DFU_STATE_IDLE;
 307:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[5] = 0U;
 308:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 309:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Initialize Hardware layer */
 310:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     if (((USBD_DFU_MediaTypeDef *)pdev->pUserData)->Init() != USBD_OK)
 311:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 312:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       return USBD_FAIL;
 313:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 314:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 315:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_OK;
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 7


 316:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 317:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 318:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 319:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_Init
 320:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         De-Initialize the DFU layer
 321:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 322:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  cfgidx: Configuration index
 323:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 324:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 325:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_DeInit(USBD_HandleTypeDef *pdev,
 326:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                 uint8_t cfgidx)
 327:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 328:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 329:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu = (USBD_DFU_HandleTypeDef *) pdev->pClassData;
 330:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 331:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->wblock_num = 0U;
 332:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->wlength = 0U;
 333:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 334:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->dev_state = DFU_STATE_IDLE;
 335:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->dev_status[0] = DFU_ERROR_NONE;
 336:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->dev_status[4] = DFU_STATE_IDLE;
 337:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 338:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* DeInit  physical Interface components */
 339:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if (pdev->pClassData != NULL)
 340:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 341:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* De-Initialize Hardware layer */
 342:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     ((USBD_DFU_MediaTypeDef *)pdev->pUserData)->DeInit();
 343:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_free(pdev->pClassData);
 344:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     pdev->pClassData = NULL;
 345:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 346:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 347:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_OK;
 348:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 349:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 350:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 351:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_Setup
 352:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Handle the DFU specific requests
 353:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: instance
 354:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  req: usb requests
 355:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 356:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 357:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_Setup(USBD_HandleTypeDef *pdev,
 358:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                USBD_SetupReqTypedef *req)
 359:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 360:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 361:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint8_t *pbuf = 0U;
 362:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint16_t len = 0U;
 363:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint16_t status_info = 0U;
 364:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint8_t ret = USBD_OK;
 365:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 366:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu = (USBD_DFU_HandleTypeDef *) pdev->pClassData;
 367:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 368:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   switch (req->bmRequest & USB_REQ_TYPE_MASK)
 369:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 370:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     case USB_REQ_TYPE_CLASS:
 371:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       switch (req->bRequest)
 372:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 8


 373:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         case DFU_DNLOAD:
 374:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           DFU_Download(pdev, req);
 375:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           break;
 376:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 377:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         case DFU_UPLOAD:
 378:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           DFU_Upload(pdev, req);
 379:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           break;
 380:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 381:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         case DFU_GETSTATUS:
 382:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           DFU_GetStatus(pdev);
 383:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           break;
 384:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 385:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         case DFU_CLRSTATUS:
 386:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           DFU_ClearStatus(pdev);
 387:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           break;
 388:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 389:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         case DFU_GETSTATE:
 390:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           DFU_GetState(pdev);
 391:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           break;
 392:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 393:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         case DFU_ABORT:
 394:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           DFU_Abort(pdev);
 395:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           break;
 396:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 397:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         case DFU_DETACH:
 398:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           DFU_Detach(pdev, req);
 399:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           break;
 400:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 401:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         default:
 402:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           USBD_CtlError(pdev, req);
 403:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           ret = USBD_FAIL;
 404:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           break;
 405:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 406:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 407:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 408:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     case USB_REQ_TYPE_STANDARD:
 409:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       switch (req->bRequest)
 410:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 411:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         case USB_REQ_GET_STATUS:
 412:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           if (pdev->dev_state == USBD_STATE_CONFIGURED)
 413:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           {
 414:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 415:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           }
 416:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           else
 417:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           {
 418:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             USBD_CtlError(pdev, req);
 419:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             ret = USBD_FAIL;
 420:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           }
 421:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           break;
 422:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 423:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         case USB_REQ_GET_DESCRIPTOR:
 424:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           if ((req->wValue >> 8) == DFU_DESCRIPTOR_TYPE)
 425:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           {
 426:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             pbuf = USBD_DFU_CfgDesc + (9U * (USBD_DFU_MAX_ITF_NUM + 1U));
 427:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             len = MIN(USB_DFU_DESC_SIZ, req->wLength);
 428:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           }
 429:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 9


 430:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           USBD_CtlSendData(pdev, pbuf, len);
 431:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           break;
 432:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 433:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         case USB_REQ_GET_INTERFACE:
 434:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           if (pdev->dev_state == USBD_STATE_CONFIGURED)
 435:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           {
 436:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             USBD_CtlSendData(pdev, (uint8_t *)(void *)&hdfu->alt_setting, 1U);
 437:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           }
 438:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           else
 439:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           {
 440:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             USBD_CtlError(pdev, req);
 441:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             ret = USBD_FAIL;
 442:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           }
 443:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           break;
 444:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 445:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         case USB_REQ_SET_INTERFACE:
 446:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           if ((uint8_t)(req->wValue) < USBD_DFU_MAX_ITF_NUM)
 447:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           {
 448:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             if (pdev->dev_state == USBD_STATE_CONFIGURED)
 449:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             {
 450:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****               hdfu->alt_setting = (uint8_t)(req->wValue);
 451:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             }
 452:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             else
 453:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             {
 454:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****               USBD_CtlError(pdev, req);
 455:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****               ret = USBD_FAIL;
 456:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             }
 457:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           }
 458:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           else
 459:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           {
 460:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             /* Call the error management function (command will be nacked */
 461:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             USBD_CtlError(pdev, req);
 462:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             ret = USBD_FAIL;
 463:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           }
 464:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           break;
 465:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 466:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         default:
 467:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           USBD_CtlError(pdev, req);
 468:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           ret = USBD_FAIL;
 469:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           break;
 470:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 471:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 472:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 473:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     default:
 474:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       USBD_CtlError(pdev, req);
 475:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       ret = USBD_FAIL;
 476:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 477:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 478:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 479:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return ret;
 480:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 481:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 482:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 483:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 484:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_GetCfgDesc
 485:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         return configuration descriptor
 486:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  speed : current device speed
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 10


 487:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  length : pointer data length
 488:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval pointer to descriptor buffer
 489:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 490:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  *USBD_DFU_GetCfgDesc(uint16_t *length)
 491:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
  29              		.loc 1 491 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 492:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *length = sizeof(USBD_DFU_CfgDesc);
  34              		.loc 1 492 3 view .LVU1
  35              		.loc 1 492 11 is_stmt 0 view .LVU2
  36 0000 1B23     		movs	r3, #27
  37 0002 0380     		strh	r3, [r0]	@ movhi
 493:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_DFU_CfgDesc;
  38              		.loc 1 493 3 is_stmt 1 view .LVU3
 494:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
  39              		.loc 1 494 1 is_stmt 0 view .LVU4
  40 0004 0048     		ldr	r0, .L2
  41              	.LVL1:
  42              		.loc 1 494 1 view .LVU5
  43 0006 7047     		bx	lr
  44              	.L3:
  45              		.align	2
  46              	.L2:
  47 0008 00000000 		.word	.LANCHOR0
  48              		.cfi_endproc
  49              	.LFE129:
  51              		.section	.text.USBD_DFU_DataIn,"ax",%progbits
  52              		.align	1
  53              		.syntax unified
  54              		.thumb
  55              		.thumb_func
  56              		.fpu fpv4-sp-d16
  58              	USBD_DFU_DataIn:
  59              	.LVL2:
  60              	.LFB130:
 495:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 496:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 497:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_DataIn
 498:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         handle data IN Stage
 499:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 500:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  epnum: endpoint index
 501:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 502:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 503:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_DataIn(USBD_HandleTypeDef *pdev,
 504:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                 uint8_t epnum)
 505:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
  61              		.loc 1 505 1 is_stmt 1 view -0
  62              		.cfi_startproc
  63              		@ args = 0, pretend = 0, frame = 0
  64              		@ frame_needed = 0, uses_anonymous_args = 0
  65              		@ link register save eliminated.
 506:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 507:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_OK;
  66              		.loc 1 507 3 view .LVU7
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 11


 508:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
  67              		.loc 1 508 1 is_stmt 0 view .LVU8
  68 0000 0020     		movs	r0, #0
  69              	.LVL3:
  70              		.loc 1 508 1 view .LVU9
  71 0002 7047     		bx	lr
  72              		.cfi_endproc
  73              	.LFE130:
  75              		.section	.text.USBD_DFU_EP0_RxReady,"ax",%progbits
  76              		.align	1
  77              		.syntax unified
  78              		.thumb
  79              		.thumb_func
  80              		.fpu fpv4-sp-d16
  82              	USBD_DFU_EP0_RxReady:
  83              	.LVL4:
  84              	.LFB131:
 509:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 510:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 511:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_EP0_RxReady
 512:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         handle EP0 Rx Ready event
 513:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 514:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 515:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 516:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_EP0_RxReady(USBD_HandleTypeDef *pdev)
 517:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
  85              		.loc 1 517 1 is_stmt 1 view -0
  86              		.cfi_startproc
  87              		@ args = 0, pretend = 0, frame = 0
  88              		@ frame_needed = 0, uses_anonymous_args = 0
  89              		@ link register save eliminated.
 518:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 519:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_OK;
  90              		.loc 1 519 3 view .LVU11
 520:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
  91              		.loc 1 520 1 is_stmt 0 view .LVU12
  92 0000 0020     		movs	r0, #0
  93              	.LVL5:
  94              		.loc 1 520 1 view .LVU13
  95 0002 7047     		bx	lr
  96              		.cfi_endproc
  97              	.LFE131:
  99              		.section	.text.USBD_DFU_SOF,"ax",%progbits
 100              		.align	1
 101              		.syntax unified
 102              		.thumb
 103              		.thumb_func
 104              		.fpu fpv4-sp-d16
 106              	USBD_DFU_SOF:
 107              	.LVL6:
 108              	.LFB133:
 521:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 522:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_EP0_TxReady
 523:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         handle EP0 TRx Ready event
 524:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 525:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 526:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 12


 527:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_EP0_TxReady(USBD_HandleTypeDef *pdev)
 528:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 529:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint32_t addr;
 530:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_SetupReqTypedef     req;
 531:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 532:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 533:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu = (USBD_DFU_HandleTypeDef *) pdev->pClassData;
 534:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 535:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if (hdfu->dev_state == DFU_STATE_DNLOAD_BUSY)
 536:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 537:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Decode the Special Command*/
 538:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     if (hdfu->wblock_num == 0U)
 539:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 540:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       if ((hdfu->buffer.d8[0] == DFU_CMD_GETCOMMANDS) && (hdfu->wlength == 1U))
 541:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 542:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 543:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 544:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       else if ((hdfu->buffer.d8[0] == DFU_CMD_SETADDRESSPOINTER) && (hdfu->wlength == 5U))
 545:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 546:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr = hdfu->buffer.d8[1];
 547:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[2] << 8;
 548:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[3] << 16;
 549:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[4] << 24;
 550:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 551:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       else if ((hdfu->buffer.d8[0] == DFU_CMD_ERASE) && (hdfu->wlength == 5U))
 552:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 553:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr = hdfu->buffer.d8[1];
 554:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[2] << 8;
 555:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[3] << 16;
 556:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[4] << 24;
 557:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 558:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         if (((USBD_DFU_MediaTypeDef *)pdev->pUserData)->Erase(hdfu->data_ptr) != USBD_OK)
 559:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         {
 560:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           return USBD_FAIL;
 561:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 562:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 563:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       else
 564:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 565:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Reset the global length and block number */
 566:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->wlength = 0U;
 567:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->wblock_num = 0U;
 568:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Call the error management function (command will be nacked) */
 569:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         req.bmRequest = 0U;
 570:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         req.wLength = 1U;
 571:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         USBD_CtlError(pdev, &req);
 572:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 573:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 574:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Regular Download Command */
 575:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     else
 576:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 577:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       if (hdfu->wblock_num > 1U)
 578:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 579:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Decode the required address */
 580:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         addr = ((hdfu->wblock_num - 2U) * USBD_DFU_XFER_SIZE) + hdfu->data_ptr;
 581:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 582:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Preform the write operation */
 583:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         if (((USBD_DFU_MediaTypeDef *)pdev->pUserData)->Write(hdfu->buffer.d8,
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 13


 584:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                                               (uint8_t *)addr, hdfu->wlength) != US
 585:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         {
 586:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           return USBD_FAIL;
 587:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 588:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 589:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 590:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 591:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Reset the global length and block number */
 592:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wlength = 0U;
 593:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wblock_num = 0U;
 594:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 595:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Update the state machine */
 596:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state =  DFU_STATE_DNLOAD_SYNC;
 597:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 598:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0U;
 599:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 600:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U;
 601:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;
 602:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     return USBD_OK;
 603:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 604:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   else
 605:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 606:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     if (hdfu->dev_state == DFU_STATE_MANIFEST)/* Manifestation in progress */
 607:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 608:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Start leaving DFU mode */
 609:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       DFU_Leave(pdev);
 610:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 611:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 612:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 613:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_OK;
 614:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 615:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 616:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_SOF
 617:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         handle SOF event
 618:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 619:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 620:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 621:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_SOF(USBD_HandleTypeDef *pdev)
 622:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 109              		.loc 1 622 1 is_stmt 1 view -0
 110              		.cfi_startproc
 111              		@ args = 0, pretend = 0, frame = 0
 112              		@ frame_needed = 0, uses_anonymous_args = 0
 113              		@ link register save eliminated.
 623:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 624:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_OK;
 114              		.loc 1 624 3 view .LVU15
 625:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 115              		.loc 1 625 1 is_stmt 0 view .LVU16
 116 0000 0020     		movs	r0, #0
 117              	.LVL7:
 118              		.loc 1 625 1 view .LVU17
 119 0002 7047     		bx	lr
 120              		.cfi_endproc
 121              	.LFE133:
 123              		.section	.text.USBD_DFU_IsoINIncomplete,"ax",%progbits
 124              		.align	1
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 14


 125              		.syntax unified
 126              		.thumb
 127              		.thumb_func
 128              		.fpu fpv4-sp-d16
 130              	USBD_DFU_IsoINIncomplete:
 131              	.LVL8:
 132              	.LFB134:
 626:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 627:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_IsoINIncomplete
 628:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         handle data ISO IN Incomplete event
 629:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 630:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  epnum: endpoint index
 631:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 632:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 633:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_IsoINIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
 634:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 133              		.loc 1 634 1 is_stmt 1 view -0
 134              		.cfi_startproc
 135              		@ args = 0, pretend = 0, frame = 0
 136              		@ frame_needed = 0, uses_anonymous_args = 0
 137              		@ link register save eliminated.
 635:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 636:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_OK;
 138              		.loc 1 636 3 view .LVU19
 637:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 139              		.loc 1 637 1 is_stmt 0 view .LVU20
 140 0000 0020     		movs	r0, #0
 141              	.LVL9:
 142              		.loc 1 637 1 view .LVU21
 143 0002 7047     		bx	lr
 144              		.cfi_endproc
 145              	.LFE134:
 147              		.section	.text.USBD_DFU_IsoOutIncomplete,"ax",%progbits
 148              		.align	1
 149              		.syntax unified
 150              		.thumb
 151              		.thumb_func
 152              		.fpu fpv4-sp-d16
 154              	USBD_DFU_IsoOutIncomplete:
 155              	.LVL10:
 156              	.LFB135:
 638:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 639:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_IsoOutIncomplete
 640:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         handle data ISO OUT Incomplete event
 641:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 642:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  epnum: endpoint index
 643:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 644:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 645:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_IsoOutIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
 646:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 157              		.loc 1 646 1 is_stmt 1 view -0
 158              		.cfi_startproc
 159              		@ args = 0, pretend = 0, frame = 0
 160              		@ frame_needed = 0, uses_anonymous_args = 0
 161              		@ link register save eliminated.
 647:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 648:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_OK;
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 15


 162              		.loc 1 648 3 view .LVU23
 649:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 163              		.loc 1 649 1 is_stmt 0 view .LVU24
 164 0000 0020     		movs	r0, #0
 165              	.LVL11:
 166              		.loc 1 649 1 view .LVU25
 167 0002 7047     		bx	lr
 168              		.cfi_endproc
 169              	.LFE135:
 171              		.section	.text.USBD_DFU_DataOut,"ax",%progbits
 172              		.align	1
 173              		.syntax unified
 174              		.thumb
 175              		.thumb_func
 176              		.fpu fpv4-sp-d16
 178              	USBD_DFU_DataOut:
 179              	.LVL12:
 180              	.LFB136:
 650:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 651:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_DataOut
 652:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         handle data OUT Stage
 653:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 654:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  epnum: endpoint index
 655:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 656:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 657:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  USBD_DFU_DataOut(USBD_HandleTypeDef *pdev,
 658:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                  uint8_t epnum)
 659:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 181              		.loc 1 659 1 is_stmt 1 view -0
 182              		.cfi_startproc
 183              		@ args = 0, pretend = 0, frame = 0
 184              		@ frame_needed = 0, uses_anonymous_args = 0
 185              		@ link register save eliminated.
 660:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 661:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_OK;
 186              		.loc 1 661 3 view .LVU27
 662:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 187              		.loc 1 662 1 is_stmt 0 view .LVU28
 188 0000 0020     		movs	r0, #0
 189              	.LVL13:
 190              		.loc 1 662 1 view .LVU29
 191 0002 7047     		bx	lr
 192              		.cfi_endproc
 193              	.LFE136:
 195              		.section	.text.USBD_DFU_GetDeviceQualifierDesc,"ax",%progbits
 196              		.align	1
 197              		.syntax unified
 198              		.thumb
 199              		.thumb_func
 200              		.fpu fpv4-sp-d16
 202              	USBD_DFU_GetDeviceQualifierDesc:
 203              	.LVL14:
 204              	.LFB137:
 663:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 664:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 665:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** * @brief  DeviceQualifierDescriptor
 666:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** *         return Device Qualifier descriptor
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 16


 667:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** * @param  length : pointer data length
 668:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** * @retval pointer to descriptor buffer
 669:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** */
 670:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t  *USBD_DFU_GetDeviceQualifierDesc(uint16_t *length)
 671:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 205              		.loc 1 671 1 is_stmt 1 view -0
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 0
 208              		@ frame_needed = 0, uses_anonymous_args = 0
 209              		@ link register save eliminated.
 672:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *length = sizeof(USBD_DFU_DeviceQualifierDesc);
 210              		.loc 1 672 3 view .LVU31
 211              		.loc 1 672 11 is_stmt 0 view .LVU32
 212 0000 0A23     		movs	r3, #10
 213 0002 0380     		strh	r3, [r0]	@ movhi
 673:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return USBD_DFU_DeviceQualifierDesc;
 214              		.loc 1 673 3 is_stmt 1 view .LVU33
 674:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 215              		.loc 1 674 1 is_stmt 0 view .LVU34
 216 0004 0048     		ldr	r0, .L11
 217              	.LVL15:
 218              		.loc 1 674 1 view .LVU35
 219 0006 7047     		bx	lr
 220              	.L12:
 221              		.align	2
 222              	.L11:
 223 0008 00000000 		.word	.LANCHOR1
 224              		.cfi_endproc
 225              	.LFE137:
 227              		.section	.text.DFU_ClearStatus,"ax",%progbits
 228              		.align	1
 229              		.syntax unified
 230              		.thumb
 231              		.thumb_func
 232              		.fpu fpv4-sp-d16
 234              	DFU_ClearStatus:
 235              	.LVL16:
 236              	.LFB144:
 675:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 676:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 677:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  USBD_DFU_GetUsrStringDesc
 678:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Manages the transfer of memory interfaces string descriptors.
 679:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  speed : current device speed
 680:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  index: desciptor index
 681:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  length : pointer data length
 682:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval pointer to the descriptor table or NULL if the descriptor is not supported.
 683:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 684:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #if (USBD_SUPPORT_USER_STRING_DESC == 1U)
 685:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static uint8_t *USBD_DFU_GetUsrStringDesc(USBD_HandleTypeDef *pdev, uint8_t index, uint16_t *length
 686:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 687:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   static uint8_t USBD_StrDesc[255];
 688:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* Check if the requested string interface is supported */
 689:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if (index <= (USBD_IDX_INTERFACE_STR + USBD_DFU_MAX_ITF_NUM))
 690:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 691:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_GetString((uint8_t *)((USBD_DFU_MediaTypeDef *)pdev->pUserData)->pStrDesc, USBD_StrDesc, l
 692:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     return USBD_StrDesc;
 693:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 17


 694:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* Not supported Interface Descriptor index */
 695:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   else
 696:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 697:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     return NULL;
 698:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 699:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 700:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif
 701:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 702:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 703:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** * @brief  USBD_MSC_RegisterStorage
 704:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** * @param  fops: storage callback
 705:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** * @retval status
 706:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** */
 707:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** uint8_t  USBD_DFU_RegisterMedia(USBD_HandleTypeDef   *pdev,
 708:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                 USBD_DFU_MediaTypeDef *fops)
 709:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 710:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if (fops != NULL)
 711:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 712:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     pdev->pUserData = fops;
 713:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 714:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   return 0U;
 715:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 716:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 717:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /******************************************************************************
 718:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****      DFU Class requests management
 719:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** ******************************************************************************/
 720:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 721:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  DFU_Detach
 722:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Handles the DFU DETACH request.
 723:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 724:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  req: pointer to the request structure.
 725:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval None.
 726:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 727:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Detach(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
 728:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 729:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 730:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 731:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu = (USBD_DFU_HandleTypeDef *) pdev->pClassData;
 732:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 733:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if (hdfu->dev_state == DFU_STATE_IDLE || hdfu->dev_state == DFU_STATE_DNLOAD_SYNC
 734:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       || hdfu->dev_state == DFU_STATE_DNLOAD_IDLE || hdfu->dev_state == DFU_STATE_MANIFEST_SYNC
 735:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       || hdfu->dev_state == DFU_STATE_UPLOAD_IDLE)
 736:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 737:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Update the state machine */
 738:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_IDLE;
 739:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[0] = DFU_ERROR_NONE;
 740:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0U;
 741:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 742:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U; /*bwPollTimeout=0ms*/
 743:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;
 744:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[5] = 0U; /*iString*/
 745:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wblock_num = 0U;
 746:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wlength = 0U;
 747:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 748:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 749:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* Check the detach capability in the DFU functional descriptor */
 750:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if ((USBD_DFU_CfgDesc[12U + (9U * USBD_DFU_MAX_ITF_NUM)]) & DFU_DETACH_MASK)
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 18


 751:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 752:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Perform an Attach-Detach operation on USB bus */
 753:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_Stop(pdev);
 754:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_Start(pdev);
 755:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 756:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   else
 757:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 758:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Wait for the period of time specified in Detach request */
 759:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_Delay((uint32_t)req->wValue);
 760:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 761:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 762:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 763:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 764:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  DFU_Download
 765:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Handles the DFU DNLOAD request.
 766:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 767:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  req: pointer to the request structure
 768:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval None
 769:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 770:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Download(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
 771:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 772:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 773:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 774:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu = (USBD_DFU_HandleTypeDef *) pdev->pClassData;
 775:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 776:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* Data setup request */
 777:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if (req->wLength > 0U)
 778:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 779:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     if ((hdfu->dev_state == DFU_STATE_IDLE) || (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE))
 780:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 781:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Update the global length and block number */
 782:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wblock_num = req->wValue;
 783:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wlength = req->wLength;
 784:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 785:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Update the state machine */
 786:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_state = DFU_STATE_DNLOAD_SYNC;
 787:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;
 788:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 789:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Prepare the reception of the buffer over EP0 */
 790:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       USBD_CtlPrepareRx(pdev, (uint8_t *)hdfu->buffer.d8,
 791:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                         (uint16_t)hdfu->wlength);
 792:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 793:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Unsupported state */
 794:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     else
 795:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 796:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Call the error management function (command will be nacked */
 797:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       USBD_CtlError(pdev, req);
 798:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 799:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 800:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* 0 Data DNLOAD request */
 801:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   else
 802:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 803:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* End of DNLOAD operation*/
 804:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     if (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE || hdfu->dev_state == DFU_STATE_IDLE)
 805:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 806:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->manif_state = DFU_MANIFEST_IN_PROGRESS;
 807:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_state = DFU_STATE_MANIFEST_SYNC;
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 19


 808:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[1] = 0U;
 809:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[2] = 0U;
 810:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[3] = 0U;
 811:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;
 812:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 813:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     else
 814:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 815:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Call the error management function (command will be nacked */
 816:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       USBD_CtlError(pdev, req);
 817:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 818:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 819:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 820:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 821:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 822:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  DFU_Upload
 823:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Handles the DFU UPLOAD request.
 824:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: instance
 825:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  req: pointer to the request structure
 826:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 827:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 828:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Upload(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
 829:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 830:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 831:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 832:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu = (USBD_DFU_HandleTypeDef *) pdev->pClassData;
 833:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 834:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint8_t *phaddr = NULL;
 835:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint32_t addr = 0U;
 836:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 837:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* Data setup request */
 838:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if (req->wLength > 0U)
 839:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 840:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     if ((hdfu->dev_state == DFU_STATE_IDLE) || (hdfu->dev_state == DFU_STATE_UPLOAD_IDLE))
 841:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 842:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Update the global length and block number */
 843:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wblock_num = req->wValue;
 844:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wlength = req->wLength;
 845:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 846:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* DFU Get Command */
 847:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       if (hdfu->wblock_num == 0U)
 848:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 849:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Update the state machine */
 850:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_state = (hdfu->wlength > 3U) ? DFU_STATE_IDLE : DFU_STATE_UPLOAD_IDLE;
 851:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 852:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[1] = 0U;
 853:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0U;
 854:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0U;
 855:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 856:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 857:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Store the values of all supported commands */
 858:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->buffer.d8[0] = DFU_CMD_GETCOMMANDS;
 859:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->buffer.d8[1] = DFU_CMD_SETADDRESSPOINTER;
 860:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->buffer.d8[2] = DFU_CMD_ERASE;
 861:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 862:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Send the status data over EP0 */
 863:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         USBD_CtlSendData(pdev, (uint8_t *)(&(hdfu->buffer.d8[0])), 3U);
 864:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 20


 865:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       else if (hdfu->wblock_num > 1U)
 866:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 867:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_state = DFU_STATE_UPLOAD_IDLE;
 868:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 869:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[1] = 0U;
 870:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0U;
 871:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0U;
 872:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 873:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 874:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         addr = ((hdfu->wblock_num - 2U) * USBD_DFU_XFER_SIZE) + hdfu->data_ptr;  /* Change is Accel
 875:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 876:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Return the physical address where data are stored */
 877:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         phaddr = ((USBD_DFU_MediaTypeDef *)pdev->pUserData)->Read((uint8_t *)addr, hdfu->buffer.d8,
 878:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 879:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Send the status data over EP0 */
 880:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         USBD_CtlSendData(pdev, phaddr, (uint16_t)hdfu->wlength);
 881:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 882:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       else  /* unsupported hdfu->wblock_num */
 883:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 884:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_state = DFU_ERROR_STALLEDPKT;
 885:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 886:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[1] = 0U;
 887:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0U;
 888:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0U;
 889:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 890:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 891:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Call the error management function (command will be nacked */
 892:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         USBD_CtlError(pdev, req);
 893:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 894:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 895:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Unsupported state */
 896:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     else
 897:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 898:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wlength = 0U;
 899:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wblock_num = 0U;
 900:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Call the error management function (command will be nacked */
 901:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       USBD_CtlError(pdev, req);
 902:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 903:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 904:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* No Data setup request */
 905:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   else
 906:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 907:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_IDLE;
 908:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 909:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0U;
 910:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 911:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U;
 912:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;
 913:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 914:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 915:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 916:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 917:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  DFU_GetStatus
 918:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Handles the DFU GETSTATUS request.
 919:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: instance
 920:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 921:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 21


 922:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_GetStatus(USBD_HandleTypeDef *pdev)
 923:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 924:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 925:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 926:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu = (USBD_DFU_HandleTypeDef *) pdev->pClassData;
 927:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 928:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   switch (hdfu->dev_state)
 929:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 930:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     case   DFU_STATE_DNLOAD_SYNC:
 931:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       if (hdfu->wlength != 0U)
 932:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 933:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_state = DFU_STATE_DNLOAD_BUSY;
 934:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 935:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[1] = 0U;
 936:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0U;
 937:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0U;
 938:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 939:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 940:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         if ((hdfu->wblock_num == 0U) && (hdfu->buffer.d8[0] == DFU_CMD_ERASE))
 941:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         {
 942:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           ((USBD_DFU_MediaTypeDef *)pdev->pUserData)->GetStatus(hdfu->data_ptr, DFU_MEDIA_ERASE, hd
 943:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 944:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         else
 945:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         {
 946:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           ((USBD_DFU_MediaTypeDef *)pdev->pUserData)->GetStatus(hdfu->data_ptr, DFU_MEDIA_PROGRAM, 
 947:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 948:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 949:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       else  /* (hdfu->wlength==0)*/
 950:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 951:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_state = DFU_STATE_DNLOAD_IDLE;
 952:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 953:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[1] = 0U;
 954:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0U;
 955:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0U;
 956:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 957:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 958:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 959:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 960:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     case   DFU_STATE_MANIFEST_SYNC :
 961:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       if (hdfu->manif_state == DFU_MANIFEST_IN_PROGRESS)
 962:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 963:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_state = DFU_STATE_MANIFEST;
 964:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 965:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[1] = 1U;             /*bwPollTimeout = 1ms*/
 966:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0U;
 967:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0U;
 968:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 969:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 970:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       else
 971:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 972:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         if ((hdfu->manif_state == DFU_MANIFEST_COMPLETE) &&
 973:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             ((USBD_DFU_CfgDesc[(11U + (9U * USBD_DFU_MAX_ITF_NUM))]) & 0x04U))
 974:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         {
 975:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           hdfu->dev_state = DFU_STATE_IDLE;
 976:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 977:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           hdfu->dev_status[1] = 0U;
 978:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           hdfu->dev_status[2] = 0U;
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 22


 979:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           hdfu->dev_status[3] = 0U;
 980:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           hdfu->dev_status[4] = hdfu->dev_state;
 981:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 982:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 983:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 984:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 985:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     default :
 986:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 987:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 988:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 989:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* Send the status data over EP0 */
 990:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_CtlSendData(pdev, (uint8_t *)(&(hdfu->dev_status[0])), 6U);
 991:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 992:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 993:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 994:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  DFU_ClearStatus
 995:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Handles the DFU CLRSTATUS request.
 996:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
 997:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval status
 998:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
 999:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_ClearStatus(USBD_HandleTypeDef *pdev)
1000:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 237              		.loc 1 1000 1 is_stmt 1 view -0
 238              		.cfi_startproc
 239              		@ args = 0, pretend = 0, frame = 0
 240              		@ frame_needed = 0, uses_anonymous_args = 0
 241              		@ link register save eliminated.
1001:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 242              		.loc 1 1001 3 view .LVU37
1002:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1003:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu = (USBD_DFU_HandleTypeDef *) pdev->pClassData;
 243              		.loc 1 1003 3 view .LVU38
 244              		.loc 1 1003 8 is_stmt 0 view .LVU39
 245 0000 D0F8B832 		ldr	r3, [r0, #696]
 246              	.LVL17:
1004:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1005:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if (hdfu->dev_state == DFU_STATE_ERROR)
 247              		.loc 1 1005 3 is_stmt 1 view .LVU40
 248              		.loc 1 1005 11 is_stmt 0 view .LVU41
 249 0004 93F81824 		ldrb	r2, [r3, #1048]	@ zero_extendqisi2
 250              		.loc 1 1005 6 view .LVU42
 251 0008 0A2A     		cmp	r2, #10
 252 000a 11D0     		beq	.L16
1006:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
1007:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_IDLE;
1008:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[0] = DFU_ERROR_NONE;/*bStatus*/
1009:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0U;
1010:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
1011:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U; /*bwPollTimeout=0ms*/
1012:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;/*bState*/
1013:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[5] = 0U;/*iString*/
1014:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
1015:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   else
1016:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
1017:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /*State Error*/
1018:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_ERROR;
 253              		.loc 1 1018 5 is_stmt 1 view .LVU43
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 23


 254              		.loc 1 1018 21 is_stmt 0 view .LVU44
 255 000c 0A21     		movs	r1, #10
 256 000e 83F81814 		strb	r1, [r3, #1048]
1019:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[0] = DFU_ERROR_UNKNOWN;/*bStatus*/
 257              		.loc 1 1019 5 is_stmt 1 view .LVU45
 258              		.loc 1 1019 25 is_stmt 0 view .LVU46
 259 0012 0E22     		movs	r2, #14
 260 0014 83F81024 		strb	r2, [r3, #1040]
1020:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0U;
 261              		.loc 1 1020 5 is_stmt 1 view .LVU47
 262              		.loc 1 1020 25 is_stmt 0 view .LVU48
 263 0018 0022     		movs	r2, #0
 264 001a 83F81124 		strb	r2, [r3, #1041]
1021:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 265              		.loc 1 1021 5 is_stmt 1 view .LVU49
 266              		.loc 1 1021 25 is_stmt 0 view .LVU50
 267 001e 83F81224 		strb	r2, [r3, #1042]
1022:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U; /*bwPollTimeout=0ms*/
 268              		.loc 1 1022 5 is_stmt 1 view .LVU51
 269              		.loc 1 1022 25 is_stmt 0 view .LVU52
 270 0022 83F81324 		strb	r2, [r3, #1043]
1023:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;/*bState*/
 271              		.loc 1 1023 5 is_stmt 1 view .LVU53
 272              		.loc 1 1023 25 is_stmt 0 view .LVU54
 273 0026 83F81414 		strb	r1, [r3, #1044]
1024:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[5] = 0U;/*iString*/
 274              		.loc 1 1024 5 is_stmt 1 view .LVU55
 275              		.loc 1 1024 25 is_stmt 0 view .LVU56
 276 002a 83F81524 		strb	r2, [r3, #1045]
1025:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
1026:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 277              		.loc 1 1026 1 view .LVU57
 278 002e 7047     		bx	lr
 279              	.L16:
1007:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[0] = DFU_ERROR_NONE;/*bStatus*/
 280              		.loc 1 1007 5 is_stmt 1 view .LVU58
1007:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[0] = DFU_ERROR_NONE;/*bStatus*/
 281              		.loc 1 1007 21 is_stmt 0 view .LVU59
 282 0030 0221     		movs	r1, #2
 283 0032 83F81814 		strb	r1, [r3, #1048]
1008:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0U;
 284              		.loc 1 1008 5 is_stmt 1 view .LVU60
1008:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0U;
 285              		.loc 1 1008 25 is_stmt 0 view .LVU61
 286 0036 0022     		movs	r2, #0
 287 0038 83F81024 		strb	r2, [r3, #1040]
1009:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 288              		.loc 1 1009 5 is_stmt 1 view .LVU62
1009:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 289              		.loc 1 1009 25 is_stmt 0 view .LVU63
 290 003c 83F81124 		strb	r2, [r3, #1041]
1010:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U; /*bwPollTimeout=0ms*/
 291              		.loc 1 1010 5 is_stmt 1 view .LVU64
1010:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U; /*bwPollTimeout=0ms*/
 292              		.loc 1 1010 25 is_stmt 0 view .LVU65
 293 0040 83F81224 		strb	r2, [r3, #1042]
1011:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;/*bState*/
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 24


 294              		.loc 1 1011 5 is_stmt 1 view .LVU66
1011:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;/*bState*/
 295              		.loc 1 1011 25 is_stmt 0 view .LVU67
 296 0044 83F81324 		strb	r2, [r3, #1043]
1012:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[5] = 0U;/*iString*/
 297              		.loc 1 1012 5 is_stmt 1 view .LVU68
1012:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[5] = 0U;/*iString*/
 298              		.loc 1 1012 25 is_stmt 0 view .LVU69
 299 0048 83F81414 		strb	r1, [r3, #1044]
1013:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 300              		.loc 1 1013 5 is_stmt 1 view .LVU70
1013:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 301              		.loc 1 1013 25 is_stmt 0 view .LVU71
 302 004c 83F81524 		strb	r2, [r3, #1045]
 303 0050 7047     		bx	lr
 304              		.cfi_endproc
 305              	.LFE144:
 307              		.section	.text.DFU_Abort,"ax",%progbits
 308              		.align	1
 309              		.syntax unified
 310              		.thumb
 311              		.thumb_func
 312              		.fpu fpv4-sp-d16
 314              	DFU_Abort:
 315              	.LVL18:
 316              	.LFB146:
1027:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1028:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
1029:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  DFU_GetState
1030:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Handles the DFU GETSTATE request.
1031:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
1032:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval None
1033:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
1034:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_GetState(USBD_HandleTypeDef *pdev)
1035:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
1036:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
1037:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1038:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu = (USBD_DFU_HandleTypeDef *) pdev->pClassData;
1039:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1040:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* Return the current state of the DFU interface */
1041:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_CtlSendData(pdev, &hdfu->dev_state, 1U);
1042:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
1043:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1044:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
1045:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  DFU_Abort
1046:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Handles the DFU ABORT request.
1047:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
1048:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval None
1049:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
1050:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Abort(USBD_HandleTypeDef *pdev)
1051:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 317              		.loc 1 1051 1 is_stmt 1 view -0
 318              		.cfi_startproc
 319              		@ args = 0, pretend = 0, frame = 0
 320              		@ frame_needed = 0, uses_anonymous_args = 0
 321              		@ link register save eliminated.
1052:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 25


 322              		.loc 1 1052 3 view .LVU73
1053:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1054:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu = (USBD_DFU_HandleTypeDef *) pdev->pClassData;
 323              		.loc 1 1054 3 view .LVU74
 324              		.loc 1 1054 8 is_stmt 0 view .LVU75
 325 0000 D0F8B832 		ldr	r3, [r0, #696]
 326              	.LVL19:
1055:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1056:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if (hdfu->dev_state == DFU_STATE_IDLE || hdfu->dev_state == DFU_STATE_DNLOAD_SYNC
 327              		.loc 1 1056 3 is_stmt 1 view .LVU76
 328              		.loc 1 1056 11 is_stmt 0 view .LVU77
 329 0004 93F81814 		ldrb	r1, [r3, #1048]	@ zero_extendqisi2
 330              		.loc 1 1056 41 view .LVU78
 331 0008 8A1E     		subs	r2, r1, #2
 332 000a D2B2     		uxtb	r2, r2
 333              		.loc 1 1056 6 view .LVU79
 334 000c 012A     		cmp	r2, #1
 335 000e 05D9     		bls	.L18
1057:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       || hdfu->dev_state == DFU_STATE_DNLOAD_IDLE || hdfu->dev_state == DFU_STATE_MANIFEST_SYNC
 336              		.loc 1 1057 7 view .LVU80
 337 0010 0529     		cmp	r1, #5
 338 0012 03D0     		beq	.L18
 339              		.loc 1 1057 51 discriminator 1 view .LVU81
 340 0014 0629     		cmp	r1, #6
 341 0016 01D0     		beq	.L18
1058:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       || hdfu->dev_state == DFU_STATE_UPLOAD_IDLE)
 342              		.loc 1 1058 7 view .LVU82
 343 0018 0929     		cmp	r1, #9
 344 001a 13D1     		bne	.L17
 345              	.L18:
1059:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
1060:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_IDLE;
 346              		.loc 1 1060 5 is_stmt 1 view .LVU83
 347              		.loc 1 1060 21 is_stmt 0 view .LVU84
 348 001c 0221     		movs	r1, #2
 349 001e 83F81814 		strb	r1, [r3, #1048]
1061:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[0] = DFU_ERROR_NONE;
 350              		.loc 1 1061 5 is_stmt 1 view .LVU85
 351              		.loc 1 1061 25 is_stmt 0 view .LVU86
 352 0022 0022     		movs	r2, #0
 353 0024 83F81024 		strb	r2, [r3, #1040]
1062:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0U;
 354              		.loc 1 1062 5 is_stmt 1 view .LVU87
 355              		.loc 1 1062 25 is_stmt 0 view .LVU88
 356 0028 83F81124 		strb	r2, [r3, #1041]
1063:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 357              		.loc 1 1063 5 is_stmt 1 view .LVU89
 358              		.loc 1 1063 25 is_stmt 0 view .LVU90
 359 002c 83F81224 		strb	r2, [r3, #1042]
1064:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U; /*bwPollTimeout=0ms*/
 360              		.loc 1 1064 5 is_stmt 1 view .LVU91
 361              		.loc 1 1064 25 is_stmt 0 view .LVU92
 362 0030 83F81324 		strb	r2, [r3, #1043]
1065:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;
 363              		.loc 1 1065 5 is_stmt 1 view .LVU93
 364              		.loc 1 1065 25 is_stmt 0 view .LVU94
 365 0034 83F81414 		strb	r1, [r3, #1044]
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 26


1066:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[5] = 0U; /*iString*/
 366              		.loc 1 1066 5 is_stmt 1 view .LVU95
 367              		.loc 1 1066 25 is_stmt 0 view .LVU96
 368 0038 83F81524 		strb	r2, [r3, #1045]
1067:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wblock_num = 0U;
 369              		.loc 1 1067 5 is_stmt 1 view .LVU97
 370              		.loc 1 1067 22 is_stmt 0 view .LVU98
 371 003c C3F80024 		str	r2, [r3, #1024]
1068:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wlength = 0U;
 372              		.loc 1 1068 5 is_stmt 1 view .LVU99
 373              		.loc 1 1068 19 is_stmt 0 view .LVU100
 374 0040 C3F80424 		str	r2, [r3, #1028]
 375              	.L17:
1069:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
1070:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 376              		.loc 1 1070 1 view .LVU101
 377 0044 7047     		bx	lr
 378              		.cfi_endproc
 379              	.LFE146:
 381              		.section	.text.USBD_DFU_GetUsrStringDesc,"ax",%progbits
 382              		.align	1
 383              		.syntax unified
 384              		.thumb
 385              		.thumb_func
 386              		.fpu fpv4-sp-d16
 388              	USBD_DFU_GetUsrStringDesc:
 389              	.LVL20:
 390              	.LFB138:
 686:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   static uint8_t USBD_StrDesc[255];
 391              		.loc 1 686 1 is_stmt 1 view -0
 392              		.cfi_startproc
 393              		@ args = 0, pretend = 0, frame = 0
 394              		@ frame_needed = 0, uses_anonymous_args = 0
 687:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   /* Check if the requested string interface is supported */
 395              		.loc 1 687 3 view .LVU103
 689:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 396              		.loc 1 689 3 view .LVU104
 689:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 397              		.loc 1 689 6 is_stmt 0 view .LVU105
 398 0000 0629     		cmp	r1, #6
 399 0002 09D8     		bhi	.L22
 686:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   static uint8_t USBD_StrDesc[255];
 400              		.loc 1 686 1 view .LVU106
 401 0004 10B5     		push	{r4, lr}
 402              	.LCFI0:
 403              		.cfi_def_cfa_offset 8
 404              		.cfi_offset 4, -8
 405              		.cfi_offset 14, -4
 691:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     return USBD_StrDesc;
 406              		.loc 1 691 5 is_stmt 1 view .LVU107
 691:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     return USBD_StrDesc;
 407              		.loc 1 691 61 is_stmt 0 view .LVU108
 408 0006 D0F8BC32 		ldr	r3, [r0, #700]
 691:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     return USBD_StrDesc;
 409              		.loc 1 691 5 view .LVU109
 410 000a 044C     		ldr	r4, .L27
 411 000c 2146     		mov	r1, r4
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 27


 412              	.LVL21:
 691:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     return USBD_StrDesc;
 413              		.loc 1 691 5 view .LVU110
 414 000e 1868     		ldr	r0, [r3]
 415              	.LVL22:
 691:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     return USBD_StrDesc;
 416              		.loc 1 691 5 view .LVU111
 417 0010 FFF7FEFF 		bl	USBD_GetString
 418              	.LVL23:
 692:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 419              		.loc 1 692 5 is_stmt 1 view .LVU112
 692:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 420              		.loc 1 692 12 is_stmt 0 view .LVU113
 421 0014 2046     		mov	r0, r4
 699:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif
 422              		.loc 1 699 1 view .LVU114
 423 0016 10BD     		pop	{r4, pc}
 424              	.LVL24:
 425              	.L22:
 426              	.LCFI1:
 427              		.cfi_def_cfa_offset 0
 428              		.cfi_restore 4
 429              		.cfi_restore 14
 697:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 430              		.loc 1 697 12 view .LVU115
 431 0018 0020     		movs	r0, #0
 432              	.LVL25:
 699:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** #endif
 433              		.loc 1 699 1 view .LVU116
 434 001a 7047     		bx	lr
 435              	.L28:
 436              		.align	2
 437              	.L27:
 438 001c 00000000 		.word	.LANCHOR2
 439              		.cfi_endproc
 440              	.LFE138:
 442              		.section	.text.DFU_Leave,"ax",%progbits
 443              		.align	1
 444              		.syntax unified
 445              		.thumb
 446              		.thumb_func
 447              		.fpu fpv4-sp-d16
 449              	DFU_Leave:
 450              	.LVL26:
 451              	.LFB147:
1071:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1072:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
1073:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @brief  DFU_Leave
1074:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         Handles the sub-protocol DFU leave DFU mode request (leaves DFU mode
1075:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   *         and resets device to jump to user loaded code).
1076:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @param  pdev: device instance
1077:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   * @retval None
1078:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   */
1079:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** static void DFU_Leave(USBD_HandleTypeDef *pdev)
1080:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** {
 452              		.loc 1 1080 1 is_stmt 1 view -0
 453              		.cfi_startproc
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 28


 454              		@ args = 0, pretend = 0, frame = 0
 455              		@ frame_needed = 0, uses_anonymous_args = 0
1081:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 456              		.loc 1 1081 3 view .LVU118
1082:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1083:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu = (USBD_DFU_HandleTypeDef *) pdev->pClassData;
 457              		.loc 1 1083 3 view .LVU119
 458              		.loc 1 1083 8 is_stmt 0 view .LVU120
 459 0000 D0F8B832 		ldr	r3, [r0, #696]
 460              	.LVL27:
1084:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1085:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->manif_state = DFU_MANIFEST_COMPLETE;
 461              		.loc 1 1085 3 is_stmt 1 view .LVU121
 462              		.loc 1 1085 21 is_stmt 0 view .LVU122
 463 0004 0022     		movs	r2, #0
 464 0006 83F81924 		strb	r2, [r3, #1049]
1086:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1087:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if ((USBD_DFU_CfgDesc[(11U + (9U * USBD_DFU_MAX_ITF_NUM))]) & 0x04U)
 465              		.loc 1 1087 3 is_stmt 1 view .LVU123
 466              		.loc 1 1087 24 is_stmt 0 view .LVU124
 467 000a 194A     		ldr	r2, .L35
 468 000c 127D     		ldrb	r2, [r2, #20]	@ zero_extendqisi2
 469              		.loc 1 1087 6 view .LVU125
 470 000e 12F0040F 		tst	r2, #4
 471 0012 0CD0     		beq	.L30
1088:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
1089:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_MANIFEST_SYNC;
 472              		.loc 1 1089 5 is_stmt 1 view .LVU126
 473              		.loc 1 1089 21 is_stmt 0 view .LVU127
 474 0014 0621     		movs	r1, #6
 475 0016 83F81814 		strb	r1, [r3, #1048]
1090:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1091:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0U;
 476              		.loc 1 1091 5 is_stmt 1 view .LVU128
 477              		.loc 1 1091 25 is_stmt 0 view .LVU129
 478 001a 0022     		movs	r2, #0
 479 001c 83F81124 		strb	r2, [r3, #1041]
1092:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 480              		.loc 1 1092 5 is_stmt 1 view .LVU130
 481              		.loc 1 1092 25 is_stmt 0 view .LVU131
 482 0020 83F81224 		strb	r2, [r3, #1042]
1093:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U;
 483              		.loc 1 1093 5 is_stmt 1 view .LVU132
 484              		.loc 1 1093 25 is_stmt 0 view .LVU133
 485 0024 83F81324 		strb	r2, [r3, #1043]
1094:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;
 486              		.loc 1 1094 5 is_stmt 1 view .LVU134
 487              		.loc 1 1094 25 is_stmt 0 view .LVU135
 488 0028 83F81414 		strb	r1, [r3, #1044]
1095:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     return;
 489              		.loc 1 1095 5 is_stmt 1 view .LVU136
 490 002c 7047     		bx	lr
 491              	.L30:
1080:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 492              		.loc 1 1080 1 is_stmt 0 view .LVU137
 493 002e 10B5     		push	{r4, lr}
 494              	.LCFI2:
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 29


 495              		.cfi_def_cfa_offset 8
 496              		.cfi_offset 4, -8
 497              		.cfi_offset 14, -4
 498 0030 0446     		mov	r4, r0
1096:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
1097:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   else
1098:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
1099:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_MANIFEST_WAIT_RESET;
 499              		.loc 1 1099 5 is_stmt 1 view .LVU138
 500              		.loc 1 1099 21 is_stmt 0 view .LVU139
 501 0032 0821     		movs	r1, #8
 502 0034 83F81814 		strb	r1, [r3, #1048]
1100:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1101:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0U;
 503              		.loc 1 1101 5 is_stmt 1 view .LVU140
 504              		.loc 1 1101 25 is_stmt 0 view .LVU141
 505 0038 0022     		movs	r2, #0
 506 003a 83F81124 		strb	r2, [r3, #1041]
1102:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 507              		.loc 1 1102 5 is_stmt 1 view .LVU142
 508              		.loc 1 1102 25 is_stmt 0 view .LVU143
 509 003e 83F81224 		strb	r2, [r3, #1042]
1103:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U;
 510              		.loc 1 1103 5 is_stmt 1 view .LVU144
 511              		.loc 1 1103 25 is_stmt 0 view .LVU145
 512 0042 83F81324 		strb	r2, [r3, #1043]
1104:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;
 513              		.loc 1 1104 5 is_stmt 1 view .LVU146
 514              		.loc 1 1104 25 is_stmt 0 view .LVU147
 515 0046 83F81414 		strb	r1, [r3, #1044]
1105:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1106:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Disconnect the USB device */
1107:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_Stop(pdev);
 516              		.loc 1 1107 5 is_stmt 1 view .LVU148
 517 004a FFF7FEFF 		bl	USBD_Stop
 518              	.LVL28:
1108:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1109:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* DeInitilialize the MAL(Media Access Layer) */
1110:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     ((USBD_DFU_MediaTypeDef *)pdev->pUserData)->DeInit();
 519              		.loc 1 1110 5 view .LVU149
 520              		.loc 1 1110 35 is_stmt 0 view .LVU150
 521 004e D4F8BC32 		ldr	r3, [r4, #700]
 522              		.loc 1 1110 47 view .LVU151
 523 0052 9B68     		ldr	r3, [r3, #8]
 524              		.loc 1 1110 6 view .LVU152
 525 0054 9847     		blx	r3
 526              	.LVL29:
1111:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
1112:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     /* Generate system reset to allow jumping to the user code */
1113:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     NVIC_SystemReset();
 527              		.loc 1 1113 5 is_stmt 1 view .LVU153
 528              	.LBB12:
 529              	.LBI12:
 530              		.file 2 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 30


   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 31


  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 32


 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 33


 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:Drivers/CMSIS/Include/core_cm4.h **** 
 208:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Drivers/CMSIS/Include/core_cm4.h **** /**
 210:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Drivers/CMSIS/Include/core_cm4.h **** 
 212:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Drivers/CMSIS/Include/core_cm4.h **** */
 216:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Drivers/CMSIS/Include/core_cm4.h **** #else
 219:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** 
 224:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Drivers/CMSIS/Include/core_cm4.h **** 
 231:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 34


 232:Drivers/CMSIS/Include/core_cm4.h **** 
 233:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 237:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:Drivers/CMSIS/Include/core_cm4.h **** /**
 245:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Drivers/CMSIS/Include/core_cm4.h **** */
 248:Drivers/CMSIS/Include/core_cm4.h **** 
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Drivers/CMSIS/Include/core_cm4.h ****   @{
 254:Drivers/CMSIS/Include/core_cm4.h ****  */
 255:Drivers/CMSIS/Include/core_cm4.h **** 
 256:Drivers/CMSIS/Include/core_cm4.h **** /**
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Drivers/CMSIS/Include/core_cm4.h ****  */
 259:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 260:Drivers/CMSIS/Include/core_cm4.h **** {
 261:Drivers/CMSIS/Include/core_cm4.h ****   struct
 262:Drivers/CMSIS/Include/core_cm4.h ****   {
 263:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:Drivers/CMSIS/Include/core_cm4.h **** 
 275:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Drivers/CMSIS/Include/core_cm4.h **** 
 279:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Drivers/CMSIS/Include/core_cm4.h **** 
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Drivers/CMSIS/Include/core_cm4.h **** 
 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Drivers/CMSIS/Include/core_cm4.h **** 
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 35


 289:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Drivers/CMSIS/Include/core_cm4.h **** 
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Drivers/CMSIS/Include/core_cm4.h **** 
 294:Drivers/CMSIS/Include/core_cm4.h **** 
 295:Drivers/CMSIS/Include/core_cm4.h **** /**
 296:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Drivers/CMSIS/Include/core_cm4.h ****  */
 298:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 299:Drivers/CMSIS/Include/core_cm4.h **** {
 300:Drivers/CMSIS/Include/core_cm4.h ****   struct
 301:Drivers/CMSIS/Include/core_cm4.h ****   {
 302:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 307:Drivers/CMSIS/Include/core_cm4.h **** 
 308:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Drivers/CMSIS/Include/core_cm4.h **** 
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /**
 314:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Drivers/CMSIS/Include/core_cm4.h ****  */
 316:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 317:Drivers/CMSIS/Include/core_cm4.h **** {
 318:Drivers/CMSIS/Include/core_cm4.h ****   struct
 319:Drivers/CMSIS/Include/core_cm4.h ****   {
 320:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:Drivers/CMSIS/Include/core_cm4.h **** 
 336:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Drivers/CMSIS/Include/core_cm4.h **** 
 340:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Drivers/CMSIS/Include/core_cm4.h **** 
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 36


 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Drivers/CMSIS/Include/core_cm4.h **** 
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Drivers/CMSIS/Include/core_cm4.h **** 
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm4.h **** 
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm4.h **** 
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** 
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Drivers/CMSIS/Include/core_cm4.h **** 
 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm4.h **** 
 367:Drivers/CMSIS/Include/core_cm4.h **** 
 368:Drivers/CMSIS/Include/core_cm4.h **** /**
 369:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Drivers/CMSIS/Include/core_cm4.h ****  */
 371:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 372:Drivers/CMSIS/Include/core_cm4.h **** {
 373:Drivers/CMSIS/Include/core_cm4.h ****   struct
 374:Drivers/CMSIS/Include/core_cm4.h ****   {
 375:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:Drivers/CMSIS/Include/core_cm4.h **** 
 383:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Drivers/CMSIS/Include/core_cm4.h **** 
 387:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Drivers/CMSIS/Include/core_cm4.h **** 
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Drivers/CMSIS/Include/core_cm4.h **** 
 393:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** 
 396:Drivers/CMSIS/Include/core_cm4.h **** /**
 397:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Drivers/CMSIS/Include/core_cm4.h ****   @{
 401:Drivers/CMSIS/Include/core_cm4.h ****  */
 402:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 37


 403:Drivers/CMSIS/Include/core_cm4.h **** /**
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Drivers/CMSIS/Include/core_cm4.h ****  */
 406:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 407:Drivers/CMSIS/Include/core_cm4.h **** {
 408:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:Drivers/CMSIS/Include/core_cm4.h **** 
 423:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Drivers/CMSIS/Include/core_cm4.h **** 
 427:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Drivers/CMSIS/Include/core_cm4.h **** 
 429:Drivers/CMSIS/Include/core_cm4.h **** 
 430:Drivers/CMSIS/Include/core_cm4.h **** /**
 431:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Drivers/CMSIS/Include/core_cm4.h ****   @{
 435:Drivers/CMSIS/Include/core_cm4.h ****  */
 436:Drivers/CMSIS/Include/core_cm4.h **** 
 437:Drivers/CMSIS/Include/core_cm4.h **** /**
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Drivers/CMSIS/Include/core_cm4.h ****  */
 440:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 441:Drivers/CMSIS/Include/core_cm4.h **** {
 442:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 38


 460:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:Drivers/CMSIS/Include/core_cm4.h **** 
 465:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Drivers/CMSIS/Include/core_cm4.h **** 
 469:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Drivers/CMSIS/Include/core_cm4.h **** 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Drivers/CMSIS/Include/core_cm4.h **** 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Drivers/CMSIS/Include/core_cm4.h **** 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Drivers/CMSIS/Include/core_cm4.h **** 
 481:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** 
 485:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Drivers/CMSIS/Include/core_cm4.h **** 
 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Drivers/CMSIS/Include/core_cm4.h **** 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm4.h **** 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm4.h **** 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm4.h **** 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm4.h **** 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm4.h **** 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm4.h **** 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm4.h **** 
 512:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** 
 516:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 39


 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm4.h **** 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm4.h **** 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm4.h **** 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm4.h **** 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm4.h **** 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm4.h **** 
 538:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** 
 542:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm4.h **** 
 548:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** 
 552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm4.h **** 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm4.h **** 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm4.h **** 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm4.h **** 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm4.h **** 
 567:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** 
 571:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 40


 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm4.h **** 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm4.h **** 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm4.h **** 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm4.h **** 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm4.h **** 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm4.h **** 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm4.h **** 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm4.h **** 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm4.h **** 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm4.h **** 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm4.h **** 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm4.h **** 
 610:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** 
 614:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm4.h **** 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm4.h **** 
 620:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** 
 624:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** 
 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm4.h **** 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 41


 631:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm4.h **** 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm4.h **** 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm4.h **** 
 639:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Drivers/CMSIS/Include/core_cm4.h **** 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Drivers/CMSIS/Include/core_cm4.h **** 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Drivers/CMSIS/Include/core_cm4.h **** 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Drivers/CMSIS/Include/core_cm4.h **** 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Drivers/CMSIS/Include/core_cm4.h **** 
 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Drivers/CMSIS/Include/core_cm4.h **** 
 661:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** 
 665:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Drivers/CMSIS/Include/core_cm4.h **** 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Drivers/CMSIS/Include/core_cm4.h **** 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Drivers/CMSIS/Include/core_cm4.h **** 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Drivers/CMSIS/Include/core_cm4.h **** 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Drivers/CMSIS/Include/core_cm4.h **** 
 680:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** 
 684:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm4.h **** 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 42


 688:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm4.h **** 
 690:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Drivers/CMSIS/Include/core_cm4.h **** 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Drivers/CMSIS/Include/core_cm4.h **** 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Drivers/CMSIS/Include/core_cm4.h **** 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Drivers/CMSIS/Include/core_cm4.h **** 
 706:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** 
 709:Drivers/CMSIS/Include/core_cm4.h **** /**
 710:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Drivers/CMSIS/Include/core_cm4.h ****   @{
 714:Drivers/CMSIS/Include/core_cm4.h ****  */
 715:Drivers/CMSIS/Include/core_cm4.h **** 
 716:Drivers/CMSIS/Include/core_cm4.h **** /**
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Drivers/CMSIS/Include/core_cm4.h ****  */
 719:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 720:Drivers/CMSIS/Include/core_cm4.h **** {
 721:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:Drivers/CMSIS/Include/core_cm4.h **** 
 726:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Drivers/CMSIS/Include/core_cm4.h **** 
 730:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Drivers/CMSIS/Include/core_cm4.h **** 
 734:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Drivers/CMSIS/Include/core_cm4.h **** 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Drivers/CMSIS/Include/core_cm4.h **** 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Drivers/CMSIS/Include/core_cm4.h **** 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 43


 745:Drivers/CMSIS/Include/core_cm4.h **** 
 746:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** 
 749:Drivers/CMSIS/Include/core_cm4.h **** /**
 750:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Drivers/CMSIS/Include/core_cm4.h ****   @{
 754:Drivers/CMSIS/Include/core_cm4.h ****  */
 755:Drivers/CMSIS/Include/core_cm4.h **** 
 756:Drivers/CMSIS/Include/core_cm4.h **** /**
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Drivers/CMSIS/Include/core_cm4.h ****  */
 759:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 760:Drivers/CMSIS/Include/core_cm4.h **** {
 761:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:Drivers/CMSIS/Include/core_cm4.h **** 
 767:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Drivers/CMSIS/Include/core_cm4.h **** 
 771:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Drivers/CMSIS/Include/core_cm4.h **** 
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Drivers/CMSIS/Include/core_cm4.h **** 
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Drivers/CMSIS/Include/core_cm4.h **** 
 780:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** 
 784:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** 
 788:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** 
 792:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Drivers/CMSIS/Include/core_cm4.h **** 
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Drivers/CMSIS/Include/core_cm4.h **** 
 798:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** 
 801:Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 44


 802:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Drivers/CMSIS/Include/core_cm4.h ****   @{
 806:Drivers/CMSIS/Include/core_cm4.h ****  */
 807:Drivers/CMSIS/Include/core_cm4.h **** 
 808:Drivers/CMSIS/Include/core_cm4.h **** /**
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Drivers/CMSIS/Include/core_cm4.h ****  */
 811:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 812:Drivers/CMSIS/Include/core_cm4.h **** {
 813:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 814:Drivers/CMSIS/Include/core_cm4.h ****   {
 815:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 846:Drivers/CMSIS/Include/core_cm4.h **** 
 847:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Drivers/CMSIS/Include/core_cm4.h **** 
 851:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Drivers/CMSIS/Include/core_cm4.h **** 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Drivers/CMSIS/Include/core_cm4.h **** 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 45


 859:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Drivers/CMSIS/Include/core_cm4.h **** 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Drivers/CMSIS/Include/core_cm4.h **** 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Drivers/CMSIS/Include/core_cm4.h **** 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Drivers/CMSIS/Include/core_cm4.h **** 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Drivers/CMSIS/Include/core_cm4.h **** 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Drivers/CMSIS/Include/core_cm4.h **** 
 876:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Drivers/CMSIS/Include/core_cm4.h **** 
 879:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Drivers/CMSIS/Include/core_cm4.h **** 
 883:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Drivers/CMSIS/Include/core_cm4.h **** 
 887:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Drivers/CMSIS/Include/core_cm4.h **** 
 895:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Drivers/CMSIS/Include/core_cm4.h **** 
 898:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Drivers/CMSIS/Include/core_cm4.h **** 
 901:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Drivers/CMSIS/Include/core_cm4.h **** 
 903:Drivers/CMSIS/Include/core_cm4.h **** 
 904:Drivers/CMSIS/Include/core_cm4.h **** /**
 905:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Drivers/CMSIS/Include/core_cm4.h ****   @{
 909:Drivers/CMSIS/Include/core_cm4.h ****  */
 910:Drivers/CMSIS/Include/core_cm4.h **** 
 911:Drivers/CMSIS/Include/core_cm4.h **** /**
 912:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Drivers/CMSIS/Include/core_cm4.h ****  */
 914:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 915:Drivers/CMSIS/Include/core_cm4.h **** {
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 46


 916:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 940:Drivers/CMSIS/Include/core_cm4.h **** 
 941:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Drivers/CMSIS/Include/core_cm4.h **** 
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Drivers/CMSIS/Include/core_cm4.h **** 
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Drivers/CMSIS/Include/core_cm4.h **** 
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Drivers/CMSIS/Include/core_cm4.h **** 
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Drivers/CMSIS/Include/core_cm4.h **** 
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Drivers/CMSIS/Include/core_cm4.h **** 
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Drivers/CMSIS/Include/core_cm4.h **** 
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Drivers/CMSIS/Include/core_cm4.h **** 
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 47


 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Drivers/CMSIS/Include/core_cm4.h **** 
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Drivers/CMSIS/Include/core_cm4.h **** 
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Drivers/CMSIS/Include/core_cm4.h **** 
 981:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Drivers/CMSIS/Include/core_cm4.h **** 
 984:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Drivers/CMSIS/Include/core_cm4.h **** 
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Drivers/CMSIS/Include/core_cm4.h **** 
 993:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Drivers/CMSIS/Include/core_cm4.h **** 
 996:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Drivers/CMSIS/Include/core_cm4.h **** 
1000:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Drivers/CMSIS/Include/core_cm4.h **** 
1004:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Drivers/CMSIS/Include/core_cm4.h **** 
1008:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Drivers/CMSIS/Include/core_cm4.h **** 
1012:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Drivers/CMSIS/Include/core_cm4.h **** 
1016:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Drivers/CMSIS/Include/core_cm4.h **** 
1020:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Drivers/CMSIS/Include/core_cm4.h **** 
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 48


1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Drivers/CMSIS/Include/core_cm4.h **** 
1033:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Drivers/CMSIS/Include/core_cm4.h **** 
1036:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Drivers/CMSIS/Include/core_cm4.h **** 
1039:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Drivers/CMSIS/Include/core_cm4.h **** 
1042:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Drivers/CMSIS/Include/core_cm4.h **** 
1045:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Drivers/CMSIS/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Drivers/CMSIS/Include/core_cm4.h **** 
1050:Drivers/CMSIS/Include/core_cm4.h **** 
1051:Drivers/CMSIS/Include/core_cm4.h **** /**
1052:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Drivers/CMSIS/Include/core_cm4.h ****   @{
1056:Drivers/CMSIS/Include/core_cm4.h ****  */
1057:Drivers/CMSIS/Include/core_cm4.h **** 
1058:Drivers/CMSIS/Include/core_cm4.h **** /**
1059:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Drivers/CMSIS/Include/core_cm4.h ****  */
1061:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1062:Drivers/CMSIS/Include/core_cm4.h **** {
1063:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 49


1087:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:Drivers/CMSIS/Include/core_cm4.h **** 
1093:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:Drivers/CMSIS/Include/core_cm4.h **** 
1097:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:Drivers/CMSIS/Include/core_cm4.h **** 
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:Drivers/CMSIS/Include/core_cm4.h **** 
1110:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:Drivers/CMSIS/Include/core_cm4.h **** 
1114:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:Drivers/CMSIS/Include/core_cm4.h **** 
1117:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:Drivers/CMSIS/Include/core_cm4.h **** 
1121:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:Drivers/CMSIS/Include/core_cm4.h **** 
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:Drivers/CMSIS/Include/core_cm4.h **** 
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:Drivers/CMSIS/Include/core_cm4.h **** 
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:Drivers/CMSIS/Include/core_cm4.h **** 
1140:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:Drivers/CMSIS/Include/core_cm4.h **** 
1143:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 50


1144:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:Drivers/CMSIS/Include/core_cm4.h **** 
1147:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:Drivers/CMSIS/Include/core_cm4.h **** 
1150:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Drivers/CMSIS/Include/core_cm4.h **** 
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Drivers/CMSIS/Include/core_cm4.h **** 
1157:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Drivers/CMSIS/Include/core_cm4.h **** 
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Drivers/CMSIS/Include/core_cm4.h **** 
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Drivers/CMSIS/Include/core_cm4.h **** 
1172:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:Drivers/CMSIS/Include/core_cm4.h **** 
1176:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:Drivers/CMSIS/Include/core_cm4.h **** 
1179:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:Drivers/CMSIS/Include/core_cm4.h **** 
1183:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:Drivers/CMSIS/Include/core_cm4.h **** 
1187:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:Drivers/CMSIS/Include/core_cm4.h **** 
1190:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:Drivers/CMSIS/Include/core_cm4.h **** 
1193:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 51


1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Drivers/CMSIS/Include/core_cm4.h **** 
1206:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:Drivers/CMSIS/Include/core_cm4.h **** 
1209:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:Drivers/CMSIS/Include/core_cm4.h **** 
1211:Drivers/CMSIS/Include/core_cm4.h **** 
1212:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:Drivers/CMSIS/Include/core_cm4.h **** /**
1214:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:Drivers/CMSIS/Include/core_cm4.h ****   @{
1218:Drivers/CMSIS/Include/core_cm4.h ****  */
1219:Drivers/CMSIS/Include/core_cm4.h **** 
1220:Drivers/CMSIS/Include/core_cm4.h **** /**
1221:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:Drivers/CMSIS/Include/core_cm4.h ****  */
1223:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1224:Drivers/CMSIS/Include/core_cm4.h **** {
1225:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1237:Drivers/CMSIS/Include/core_cm4.h **** 
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:Drivers/CMSIS/Include/core_cm4.h **** 
1240:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** 
1250:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** 
1254:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** 
1257:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 52


1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** 
1260:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** 
1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** 
1274:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:Drivers/CMSIS/Include/core_cm4.h **** 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:Drivers/CMSIS/Include/core_cm4.h **** 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:Drivers/CMSIS/Include/core_cm4.h **** 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:Drivers/CMSIS/Include/core_cm4.h **** 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:Drivers/CMSIS/Include/core_cm4.h **** 
1290:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:Drivers/CMSIS/Include/core_cm4.h **** 
1293:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:Drivers/CMSIS/Include/core_cm4.h **** 
1296:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:Drivers/CMSIS/Include/core_cm4.h **** 
1299:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:Drivers/CMSIS/Include/core_cm4.h **** 
1302:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:Drivers/CMSIS/Include/core_cm4.h **** 
1305:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:Drivers/CMSIS/Include/core_cm4.h **** 
1308:Drivers/CMSIS/Include/core_cm4.h **** 
1309:Drivers/CMSIS/Include/core_cm4.h **** /**
1310:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:Drivers/CMSIS/Include/core_cm4.h ****   @{
1314:Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 53


1315:Drivers/CMSIS/Include/core_cm4.h **** 
1316:Drivers/CMSIS/Include/core_cm4.h **** /**
1317:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:Drivers/CMSIS/Include/core_cm4.h ****  */
1319:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1320:Drivers/CMSIS/Include/core_cm4.h **** {
1321:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1328:Drivers/CMSIS/Include/core_cm4.h **** 
1329:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:Drivers/CMSIS/Include/core_cm4.h **** 
1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:Drivers/CMSIS/Include/core_cm4.h **** 
1348:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:Drivers/CMSIS/Include/core_cm4.h **** 
1351:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:Drivers/CMSIS/Include/core_cm4.h **** 
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:Drivers/CMSIS/Include/core_cm4.h **** 
1357:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:Drivers/CMSIS/Include/core_cm4.h **** 
1361:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:Drivers/CMSIS/Include/core_cm4.h **** 
1368:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:Drivers/CMSIS/Include/core_cm4.h **** 
1371:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 54


1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:Drivers/CMSIS/Include/core_cm4.h **** 
1374:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:Drivers/CMSIS/Include/core_cm4.h **** 
1393:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:Drivers/CMSIS/Include/core_cm4.h **** 
1396:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:Drivers/CMSIS/Include/core_cm4.h **** 
1399:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:Drivers/CMSIS/Include/core_cm4.h **** 
1406:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:Drivers/CMSIS/Include/core_cm4.h **** 
1409:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:Drivers/CMSIS/Include/core_cm4.h **** 
1412:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:Drivers/CMSIS/Include/core_cm4.h **** 
1414:Drivers/CMSIS/Include/core_cm4.h **** 
1415:Drivers/CMSIS/Include/core_cm4.h **** /**
1416:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:Drivers/CMSIS/Include/core_cm4.h ****   @{
1420:Drivers/CMSIS/Include/core_cm4.h ****  */
1421:Drivers/CMSIS/Include/core_cm4.h **** 
1422:Drivers/CMSIS/Include/core_cm4.h **** /**
1423:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:Drivers/CMSIS/Include/core_cm4.h ****  */
1425:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1426:Drivers/CMSIS/Include/core_cm4.h **** {
1427:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 55


1429:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1432:Drivers/CMSIS/Include/core_cm4.h **** 
1433:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:Drivers/CMSIS/Include/core_cm4.h **** 
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:Drivers/CMSIS/Include/core_cm4.h **** 
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:Drivers/CMSIS/Include/core_cm4.h **** 
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:Drivers/CMSIS/Include/core_cm4.h **** 
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:Drivers/CMSIS/Include/core_cm4.h **** 
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:Drivers/CMSIS/Include/core_cm4.h **** 
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:Drivers/CMSIS/Include/core_cm4.h **** 
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:Drivers/CMSIS/Include/core_cm4.h **** 
1470:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:Drivers/CMSIS/Include/core_cm4.h **** 
1474:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** 
1477:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 56


1486:Drivers/CMSIS/Include/core_cm4.h **** 
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:Drivers/CMSIS/Include/core_cm4.h **** 
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:Drivers/CMSIS/Include/core_cm4.h **** 
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:Drivers/CMSIS/Include/core_cm4.h **** 
1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:Drivers/CMSIS/Include/core_cm4.h **** 
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:Drivers/CMSIS/Include/core_cm4.h **** 
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:Drivers/CMSIS/Include/core_cm4.h **** 
1508:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:Drivers/CMSIS/Include/core_cm4.h **** 
1511:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:Drivers/CMSIS/Include/core_cm4.h **** 
1514:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:Drivers/CMSIS/Include/core_cm4.h **** 
1517:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:Drivers/CMSIS/Include/core_cm4.h **** 
1519:Drivers/CMSIS/Include/core_cm4.h **** 
1520:Drivers/CMSIS/Include/core_cm4.h **** /**
1521:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:Drivers/CMSIS/Include/core_cm4.h ****   @{
1525:Drivers/CMSIS/Include/core_cm4.h ****  */
1526:Drivers/CMSIS/Include/core_cm4.h **** 
1527:Drivers/CMSIS/Include/core_cm4.h **** /**
1528:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:Drivers/CMSIS/Include/core_cm4.h **** */
1533:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:Drivers/CMSIS/Include/core_cm4.h **** 
1535:Drivers/CMSIS/Include/core_cm4.h **** /**
1536:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:Drivers/CMSIS/Include/core_cm4.h **** */
1541:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 57


1543:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:Drivers/CMSIS/Include/core_cm4.h **** 
1545:Drivers/CMSIS/Include/core_cm4.h **** 
1546:Drivers/CMSIS/Include/core_cm4.h **** /**
1547:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:Drivers/CMSIS/Include/core_cm4.h ****   @{
1551:Drivers/CMSIS/Include/core_cm4.h ****  */
1552:Drivers/CMSIS/Include/core_cm4.h **** 
1553:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:Drivers/CMSIS/Include/core_cm4.h **** 
1563:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:Drivers/CMSIS/Include/core_cm4.h **** 
1572:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:Drivers/CMSIS/Include/core_cm4.h **** #endif
1576:Drivers/CMSIS/Include/core_cm4.h **** 
1577:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:Drivers/CMSIS/Include/core_cm4.h **** 
1580:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1581:Drivers/CMSIS/Include/core_cm4.h **** 
1582:Drivers/CMSIS/Include/core_cm4.h **** 
1583:Drivers/CMSIS/Include/core_cm4.h **** 
1584:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1585:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1587:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1588:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1589:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1590:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1591:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1592:Drivers/CMSIS/Include/core_cm4.h **** /**
1593:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:Drivers/CMSIS/Include/core_cm4.h **** */
1595:Drivers/CMSIS/Include/core_cm4.h **** 
1596:Drivers/CMSIS/Include/core_cm4.h **** 
1597:Drivers/CMSIS/Include/core_cm4.h **** 
1598:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 58


1600:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:Drivers/CMSIS/Include/core_cm4.h ****   @{
1604:Drivers/CMSIS/Include/core_cm4.h ****  */
1605:Drivers/CMSIS/Include/core_cm4.h **** 
1606:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1610:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:Drivers/CMSIS/Include/core_cm4.h **** #else
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:Drivers/CMSIS/Include/core_cm4.h **** 
1626:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Drivers/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1630:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:Drivers/CMSIS/Include/core_cm4.h **** #else
1632:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:Drivers/CMSIS/Include/core_cm4.h **** 
1636:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:Drivers/CMSIS/Include/core_cm4.h **** 
1638:Drivers/CMSIS/Include/core_cm4.h **** 
1639:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:Drivers/CMSIS/Include/core_cm4.h **** 
1647:Drivers/CMSIS/Include/core_cm4.h **** 
1648:Drivers/CMSIS/Include/core_cm4.h **** /**
1649:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 59


1657:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:Drivers/CMSIS/Include/core_cm4.h **** {
1659:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1660:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:Drivers/CMSIS/Include/core_cm4.h **** 
1662:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:Drivers/CMSIS/Include/core_cm4.h **** }
1669:Drivers/CMSIS/Include/core_cm4.h **** 
1670:Drivers/CMSIS/Include/core_cm4.h **** 
1671:Drivers/CMSIS/Include/core_cm4.h **** /**
1672:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:Drivers/CMSIS/Include/core_cm4.h ****  */
1676:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:Drivers/CMSIS/Include/core_cm4.h **** {
1678:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:Drivers/CMSIS/Include/core_cm4.h **** }
1680:Drivers/CMSIS/Include/core_cm4.h **** 
1681:Drivers/CMSIS/Include/core_cm4.h **** 
1682:Drivers/CMSIS/Include/core_cm4.h **** /**
1683:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1687:Drivers/CMSIS/Include/core_cm4.h ****  */
1688:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:Drivers/CMSIS/Include/core_cm4.h **** {
1690:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:Drivers/CMSIS/Include/core_cm4.h ****   {
1692:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:Drivers/CMSIS/Include/core_cm4.h ****   }
1694:Drivers/CMSIS/Include/core_cm4.h **** }
1695:Drivers/CMSIS/Include/core_cm4.h **** 
1696:Drivers/CMSIS/Include/core_cm4.h **** 
1697:Drivers/CMSIS/Include/core_cm4.h **** /**
1698:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1704:Drivers/CMSIS/Include/core_cm4.h ****  */
1705:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:Drivers/CMSIS/Include/core_cm4.h **** {
1707:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:Drivers/CMSIS/Include/core_cm4.h ****   {
1709:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:Drivers/CMSIS/Include/core_cm4.h ****   }
1711:Drivers/CMSIS/Include/core_cm4.h ****   else
1712:Drivers/CMSIS/Include/core_cm4.h ****   {
1713:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 60


1714:Drivers/CMSIS/Include/core_cm4.h ****   }
1715:Drivers/CMSIS/Include/core_cm4.h **** }
1716:Drivers/CMSIS/Include/core_cm4.h **** 
1717:Drivers/CMSIS/Include/core_cm4.h **** 
1718:Drivers/CMSIS/Include/core_cm4.h **** /**
1719:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1720:Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1723:Drivers/CMSIS/Include/core_cm4.h ****  */
1724:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:Drivers/CMSIS/Include/core_cm4.h **** {
1726:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:Drivers/CMSIS/Include/core_cm4.h ****   {
1728:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
1730:Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
1731:Drivers/CMSIS/Include/core_cm4.h ****   }
1732:Drivers/CMSIS/Include/core_cm4.h **** }
1733:Drivers/CMSIS/Include/core_cm4.h **** 
1734:Drivers/CMSIS/Include/core_cm4.h **** 
1735:Drivers/CMSIS/Include/core_cm4.h **** /**
1736:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1742:Drivers/CMSIS/Include/core_cm4.h ****  */
1743:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:Drivers/CMSIS/Include/core_cm4.h **** {
1745:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:Drivers/CMSIS/Include/core_cm4.h ****   {
1747:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:Drivers/CMSIS/Include/core_cm4.h ****   }
1749:Drivers/CMSIS/Include/core_cm4.h ****   else
1750:Drivers/CMSIS/Include/core_cm4.h ****   {
1751:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1752:Drivers/CMSIS/Include/core_cm4.h ****   }
1753:Drivers/CMSIS/Include/core_cm4.h **** }
1754:Drivers/CMSIS/Include/core_cm4.h **** 
1755:Drivers/CMSIS/Include/core_cm4.h **** 
1756:Drivers/CMSIS/Include/core_cm4.h **** /**
1757:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1761:Drivers/CMSIS/Include/core_cm4.h ****  */
1762:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:Drivers/CMSIS/Include/core_cm4.h **** {
1764:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:Drivers/CMSIS/Include/core_cm4.h ****   {
1766:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:Drivers/CMSIS/Include/core_cm4.h ****   }
1768:Drivers/CMSIS/Include/core_cm4.h **** }
1769:Drivers/CMSIS/Include/core_cm4.h **** 
1770:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 61


1771:Drivers/CMSIS/Include/core_cm4.h **** /**
1772:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1776:Drivers/CMSIS/Include/core_cm4.h ****  */
1777:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:Drivers/CMSIS/Include/core_cm4.h **** {
1779:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:Drivers/CMSIS/Include/core_cm4.h ****   {
1781:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:Drivers/CMSIS/Include/core_cm4.h ****   }
1783:Drivers/CMSIS/Include/core_cm4.h **** }
1784:Drivers/CMSIS/Include/core_cm4.h **** 
1785:Drivers/CMSIS/Include/core_cm4.h **** 
1786:Drivers/CMSIS/Include/core_cm4.h **** /**
1787:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1788:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1792:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1793:Drivers/CMSIS/Include/core_cm4.h ****  */
1794:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:Drivers/CMSIS/Include/core_cm4.h **** {
1796:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1797:Drivers/CMSIS/Include/core_cm4.h ****   {
1798:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1799:Drivers/CMSIS/Include/core_cm4.h ****   }
1800:Drivers/CMSIS/Include/core_cm4.h ****   else
1801:Drivers/CMSIS/Include/core_cm4.h ****   {
1802:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1803:Drivers/CMSIS/Include/core_cm4.h ****   }
1804:Drivers/CMSIS/Include/core_cm4.h **** }
1805:Drivers/CMSIS/Include/core_cm4.h **** 
1806:Drivers/CMSIS/Include/core_cm4.h **** 
1807:Drivers/CMSIS/Include/core_cm4.h **** /**
1808:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1809:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1812:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:Drivers/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:Drivers/CMSIS/Include/core_cm4.h ****  */
1816:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1817:Drivers/CMSIS/Include/core_cm4.h **** {
1818:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1819:Drivers/CMSIS/Include/core_cm4.h ****   {
1820:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1821:Drivers/CMSIS/Include/core_cm4.h ****   }
1822:Drivers/CMSIS/Include/core_cm4.h ****   else
1823:Drivers/CMSIS/Include/core_cm4.h ****   {
1824:Drivers/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1825:Drivers/CMSIS/Include/core_cm4.h ****   }
1826:Drivers/CMSIS/Include/core_cm4.h **** }
1827:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 62


1828:Drivers/CMSIS/Include/core_cm4.h **** 
1829:Drivers/CMSIS/Include/core_cm4.h **** /**
1830:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1831:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1832:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1833:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1834:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1835:Drivers/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1836:Drivers/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1837:Drivers/CMSIS/Include/core_cm4.h ****  */
1838:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1839:Drivers/CMSIS/Include/core_cm4.h **** {
1840:Drivers/CMSIS/Include/core_cm4.h **** 
1841:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1842:Drivers/CMSIS/Include/core_cm4.h ****   {
1843:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1844:Drivers/CMSIS/Include/core_cm4.h ****   }
1845:Drivers/CMSIS/Include/core_cm4.h ****   else
1846:Drivers/CMSIS/Include/core_cm4.h ****   {
1847:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1848:Drivers/CMSIS/Include/core_cm4.h ****   }
1849:Drivers/CMSIS/Include/core_cm4.h **** }
1850:Drivers/CMSIS/Include/core_cm4.h **** 
1851:Drivers/CMSIS/Include/core_cm4.h **** 
1852:Drivers/CMSIS/Include/core_cm4.h **** /**
1853:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1854:Drivers/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1855:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1856:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1857:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1858:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1859:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1860:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1861:Drivers/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1862:Drivers/CMSIS/Include/core_cm4.h ****  */
1863:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1864:Drivers/CMSIS/Include/core_cm4.h **** {
1865:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1866:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1867:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1868:Drivers/CMSIS/Include/core_cm4.h **** 
1869:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1870:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1871:Drivers/CMSIS/Include/core_cm4.h **** 
1872:Drivers/CMSIS/Include/core_cm4.h ****   return (
1873:Drivers/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1874:Drivers/CMSIS/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1875:Drivers/CMSIS/Include/core_cm4.h ****          );
1876:Drivers/CMSIS/Include/core_cm4.h **** }
1877:Drivers/CMSIS/Include/core_cm4.h **** 
1878:Drivers/CMSIS/Include/core_cm4.h **** 
1879:Drivers/CMSIS/Include/core_cm4.h **** /**
1880:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Decode Priority
1881:Drivers/CMSIS/Include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1882:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value and subpriority value.
1883:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1884:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 63


1885:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1886:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1887:Drivers/CMSIS/Include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1888:Drivers/CMSIS/Include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1889:Drivers/CMSIS/Include/core_cm4.h ****  */
1890:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1891:Drivers/CMSIS/Include/core_cm4.h **** {
1892:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1893:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1894:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1895:Drivers/CMSIS/Include/core_cm4.h **** 
1896:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1897:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1898:Drivers/CMSIS/Include/core_cm4.h **** 
1899:Drivers/CMSIS/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1900:Drivers/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1901:Drivers/CMSIS/Include/core_cm4.h **** }
1902:Drivers/CMSIS/Include/core_cm4.h **** 
1903:Drivers/CMSIS/Include/core_cm4.h **** 
1904:Drivers/CMSIS/Include/core_cm4.h **** /**
1905:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Vector
1906:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1907:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1908:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1909:Drivers/CMSIS/Include/core_cm4.h ****            VTOR must been relocated to SRAM before.
1910:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1911:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1912:Drivers/CMSIS/Include/core_cm4.h ****  */
1913:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1914:Drivers/CMSIS/Include/core_cm4.h **** {
1915:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1916:Drivers/CMSIS/Include/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1917:Drivers/CMSIS/Include/core_cm4.h **** }
1918:Drivers/CMSIS/Include/core_cm4.h **** 
1919:Drivers/CMSIS/Include/core_cm4.h **** 
1920:Drivers/CMSIS/Include/core_cm4.h **** /**
1921:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Vector
1922:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1923:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1924:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1925:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1926:Drivers/CMSIS/Include/core_cm4.h ****   \return                 Address of interrupt handler function
1927:Drivers/CMSIS/Include/core_cm4.h ****  */
1928:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1929:Drivers/CMSIS/Include/core_cm4.h **** {
1930:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1931:Drivers/CMSIS/Include/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1932:Drivers/CMSIS/Include/core_cm4.h **** }
1933:Drivers/CMSIS/Include/core_cm4.h **** 
1934:Drivers/CMSIS/Include/core_cm4.h **** 
1935:Drivers/CMSIS/Include/core_cm4.h **** /**
1936:Drivers/CMSIS/Include/core_cm4.h ****   \brief   System Reset
1937:Drivers/CMSIS/Include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1938:Drivers/CMSIS/Include/core_cm4.h ****  */
1939:Drivers/CMSIS/Include/core_cm4.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
 531              		.loc 2 1939 34 view .LVU154
 532              	.LBB13:
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 64


1940:Drivers/CMSIS/Include/core_cm4.h **** {
1941:Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
 533              		.loc 2 1941 3 view .LVU155
 534              	.LBB14:
 535              	.LBI14:
 536              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 65


  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 66


 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 67


 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 68


 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 69


 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 70


 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 71


 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 72


 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 73


 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 74


 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 75


 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 76


 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 77


 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 78


 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 79


 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 537              		.loc 3 877 27 view .LVU156
 538              	.LBB15:
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 539              		.loc 3 879 3 view .LVU157
 540              		.syntax unified
 541              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 542 0056 BFF34F8F 		dsb 0xF
 543              	@ 0 "" 2
 544              		.thumb
 545              		.syntax unified
 546              	.LBE15:
 547              	.LBE14:
1942:Drivers/CMSIS/Include/core_cm4.h ****                                                                        buffered write are completed
1943:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 548              		.loc 2 1943 3 view .LVU158
1944:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 549              		.loc 2 1944 32 is_stmt 0 view .LVU159
 550 005a 0649     		ldr	r1, .L35+4
 551 005c CA68     		ldr	r2, [r1, #12]
 552              		.loc 2 1944 40 view .LVU160
 553 005e 02F4E062 		and	r2, r2, #1792
1943:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 554              		.loc 2 1943 17 view .LVU161
 555 0062 054B     		ldr	r3, .L35+8
 556 0064 1343     		orrs	r3, r3, r2
1943:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 557              		.loc 2 1943 15 view .LVU162
 558 0066 CB60     		str	r3, [r1, #12]
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 80


1945:Drivers/CMSIS/Include/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1946:Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
 559              		.loc 2 1946 3 is_stmt 1 view .LVU163
 560              	.LBB16:
 561              	.LBI16:
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 562              		.loc 3 877 27 view .LVU164
 563              	.LBB17:
 564              		.loc 3 879 3 view .LVU165
 565              		.syntax unified
 566              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 567 0068 BFF34F8F 		dsb 0xF
 568              	@ 0 "" 2
 569              		.thumb
 570              		.syntax unified
 571              	.L31:
 572              		.loc 3 879 3 is_stmt 0 view .LVU166
 573              	.LBE17:
 574              	.LBE16:
1947:Drivers/CMSIS/Include/core_cm4.h **** 
1948:Drivers/CMSIS/Include/core_cm4.h ****   for(;;)                                                           /* wait until reset */
 575              		.loc 2 1948 3 is_stmt 1 view .LVU167
1949:Drivers/CMSIS/Include/core_cm4.h ****   {
1950:Drivers/CMSIS/Include/core_cm4.h ****     __NOP();
 576              		.loc 2 1950 5 view .LVU168
 577              		.syntax unified
 578              	@ 1950 "Drivers/CMSIS/Include/core_cm4.h" 1
 579 006c 00BF     		nop
 580              	@ 0 "" 2
1948:Drivers/CMSIS/Include/core_cm4.h ****   {
 581              		.loc 2 1948 8 view .LVU169
 582              		.thumb
 583              		.syntax unified
 584 006e FDE7     		b	.L31
 585              	.L36:
 586              		.align	2
 587              	.L35:
 588 0070 00000000 		.word	.LANCHOR0
 589 0074 00ED00E0 		.word	-536810240
 590 0078 0400FA05 		.word	100270084
 591              	.LBE13:
 592              	.LBE12:
 593              		.cfi_endproc
 594              	.LFE147:
 596              		.section	.text.USBD_DFU_EP0_TxReady,"ax",%progbits
 597              		.align	1
 598              		.syntax unified
 599              		.thumb
 600              		.thumb_func
 601              		.fpu fpv4-sp-d16
 603              	USBD_DFU_EP0_TxReady:
 604              	.LVL30:
 605              	.LFB132:
 528:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint32_t addr;
 606              		.loc 1 528 1 view -0
 607              		.cfi_startproc
 608              		@ args = 0, pretend = 0, frame = 8
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 81


 609              		@ frame_needed = 0, uses_anonymous_args = 0
 528:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint32_t addr;
 610              		.loc 1 528 1 is_stmt 0 view .LVU171
 611 0000 30B5     		push	{r4, r5, lr}
 612              	.LCFI3:
 613              		.cfi_def_cfa_offset 12
 614              		.cfi_offset 4, -12
 615              		.cfi_offset 5, -8
 616              		.cfi_offset 14, -4
 617 0002 83B0     		sub	sp, sp, #12
 618              	.LCFI4:
 619              		.cfi_def_cfa_offset 24
 529:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_SetupReqTypedef     req;
 620              		.loc 1 529 3 is_stmt 1 view .LVU172
 530:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 621              		.loc 1 530 3 view .LVU173
 531:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 622              		.loc 1 531 3 view .LVU174
 533:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 623              		.loc 1 533 3 view .LVU175
 533:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 624              		.loc 1 533 8 is_stmt 0 view .LVU176
 625 0004 D0F8B842 		ldr	r4, [r0, #696]
 626              	.LVL31:
 535:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 627              		.loc 1 535 3 is_stmt 1 view .LVU177
 535:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 628              		.loc 1 535 11 is_stmt 0 view .LVU178
 629 0008 94F81834 		ldrb	r3, [r4, #1048]	@ zero_extendqisi2
 535:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 630              		.loc 1 535 6 view .LVU179
 631 000c 042B     		cmp	r3, #4
 632 000e 04D0     		beq	.L49
 606:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 633              		.loc 1 606 5 is_stmt 1 view .LVU180
 606:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 634              		.loc 1 606 8 is_stmt 0 view .LVU181
 635 0010 072B     		cmp	r3, #7
 636 0012 69D0     		beq	.L50
 613:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 637              		.loc 1 613 10 view .LVU182
 638 0014 0020     		movs	r0, #0
 639              	.LVL32:
 640              	.L44:
 614:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** /**
 641              		.loc 1 614 1 view .LVU183
 642 0016 03B0     		add	sp, sp, #12
 643              	.LCFI5:
 644              		.cfi_remember_state
 645              		.cfi_def_cfa_offset 12
 646              		@ sp needed
 647 0018 30BD     		pop	{r4, r5, pc}
 648              	.LVL33:
 649              	.L49:
 650              	.LCFI6:
 651              		.cfi_restore_state
 538:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 82


 652              		.loc 1 538 5 is_stmt 1 view .LVU184
 538:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 653              		.loc 1 538 13 is_stmt 0 view .LVU185
 654 001a D4F80014 		ldr	r1, [r4, #1024]
 538:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 655              		.loc 1 538 8 view .LVU186
 656 001e 0029     		cmp	r1, #0
 657 0020 50D1     		bne	.L39
 540:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 658              		.loc 1 540 7 is_stmt 1 view .LVU187
 540:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 659              		.loc 1 540 27 is_stmt 0 view .LVU188
 660 0022 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 540:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 661              		.loc 1 540 10 view .LVU189
 662 0024 1BB9     		cbnz	r3, .L40
 540:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 663              		.loc 1 540 63 discriminator 1 view .LVU190
 664 0026 D4F80424 		ldr	r2, [r4, #1028]
 540:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 665              		.loc 1 540 55 discriminator 1 view .LVU191
 666 002a 012A     		cmp	r2, #1
 667 002c 39D0     		beq	.L41
 668              	.L40:
 544:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 669              		.loc 1 544 12 is_stmt 1 view .LVU192
 544:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 670              		.loc 1 544 15 is_stmt 0 view .LVU193
 671 002e 212B     		cmp	r3, #33
 672 0030 19D0     		beq	.L51
 673              	.L42:
 551:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 674              		.loc 1 551 12 is_stmt 1 view .LVU194
 551:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 675              		.loc 1 551 15 is_stmt 0 view .LVU195
 676 0032 412B     		cmp	r3, #65
 677 0034 28D1     		bne	.L43
 551:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 678              		.loc 1 551 62 discriminator 1 view .LVU196
 679 0036 D4F80434 		ldr	r3, [r4, #1028]
 551:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 680              		.loc 1 551 54 discriminator 1 view .LVU197
 681 003a 052B     		cmp	r3, #5
 682 003c 24D1     		bne	.L43
 553:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[2] << 8;
 683              		.loc 1 553 9 is_stmt 1 view .LVU198
 553:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[2] << 8;
 684              		.loc 1 553 41 is_stmt 0 view .LVU199
 685 003e 6378     		ldrb	r3, [r4, #1]	@ zero_extendqisi2
 554:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[3] << 16;
 686              		.loc 1 554 9 is_stmt 1 view .LVU200
 554:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[3] << 16;
 687              		.loc 1 554 52 is_stmt 0 view .LVU201
 688 0040 A278     		ldrb	r2, [r4, #2]	@ zero_extendqisi2
 554:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[3] << 16;
 689              		.loc 1 554 24 view .LVU202
 690 0042 03EB0223 		add	r3, r3, r2, lsl #8
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 83


 555:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[4] << 24;
 691              		.loc 1 555 9 is_stmt 1 view .LVU203
 555:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[4] << 24;
 692              		.loc 1 555 52 is_stmt 0 view .LVU204
 693 0046 E278     		ldrb	r2, [r4, #3]	@ zero_extendqisi2
 555:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[4] << 24;
 694              		.loc 1 555 24 view .LVU205
 695 0048 03EB0243 		add	r3, r3, r2, lsl #16
 556:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 696              		.loc 1 556 9 is_stmt 1 view .LVU206
 556:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 697              		.loc 1 556 52 is_stmt 0 view .LVU207
 698 004c 2279     		ldrb	r2, [r4, #4]	@ zero_extendqisi2
 556:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 699              		.loc 1 556 24 view .LVU208
 700 004e 03EB0263 		add	r3, r3, r2, lsl #24
 701 0052 C4F80834 		str	r3, [r4, #1032]
 558:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         {
 702              		.loc 1 558 9 is_stmt 1 view .LVU209
 558:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         {
 703              		.loc 1 558 43 is_stmt 0 view .LVU210
 704 0056 D0F8BC22 		ldr	r2, [r0, #700]
 558:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         {
 705              		.loc 1 558 55 view .LVU211
 706 005a D268     		ldr	r2, [r2, #12]
 558:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         {
 707              		.loc 1 558 14 view .LVU212
 708 005c 1846     		mov	r0, r3
 709              	.LVL34:
 558:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         {
 710              		.loc 1 558 14 view .LVU213
 711 005e 9047     		blx	r2
 712              	.LVL35:
 558:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         {
 713              		.loc 1 558 12 view .LVU214
 714 0060 F8B1     		cbz	r0, .L41
 560:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 715              		.loc 1 560 18 view .LVU215
 716 0062 0220     		movs	r0, #2
 717 0064 D7E7     		b	.L44
 718              	.LVL36:
 719              	.L51:
 544:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 720              		.loc 1 544 74 discriminator 1 view .LVU216
 721 0066 D4F80424 		ldr	r2, [r4, #1028]
 544:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 722              		.loc 1 544 66 discriminator 1 view .LVU217
 723 006a 052A     		cmp	r2, #5
 724 006c E1D1     		bne	.L42
 546:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[2] << 8;
 725              		.loc 1 546 9 is_stmt 1 view .LVU218
 546:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[2] << 8;
 726              		.loc 1 546 41 is_stmt 0 view .LVU219
 727 006e 6378     		ldrb	r3, [r4, #1]	@ zero_extendqisi2
 547:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[3] << 16;
 728              		.loc 1 547 9 is_stmt 1 view .LVU220
 547:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[3] << 16;
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 84


 729              		.loc 1 547 52 is_stmt 0 view .LVU221
 730 0070 A278     		ldrb	r2, [r4, #2]	@ zero_extendqisi2
 547:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[3] << 16;
 731              		.loc 1 547 24 view .LVU222
 732 0072 03EB0223 		add	r3, r3, r2, lsl #8
 548:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[4] << 24;
 733              		.loc 1 548 9 is_stmt 1 view .LVU223
 548:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[4] << 24;
 734              		.loc 1 548 52 is_stmt 0 view .LVU224
 735 0076 E278     		ldrb	r2, [r4, #3]	@ zero_extendqisi2
 548:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[4] << 24;
 736              		.loc 1 548 24 view .LVU225
 737 0078 03EB0243 		add	r3, r3, r2, lsl #16
 549:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 738              		.loc 1 549 9 is_stmt 1 view .LVU226
 549:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 739              		.loc 1 549 52 is_stmt 0 view .LVU227
 740 007c 2279     		ldrb	r2, [r4, #4]	@ zero_extendqisi2
 549:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 741              		.loc 1 549 24 view .LVU228
 742 007e 03EB0263 		add	r3, r3, r2, lsl #24
 743 0082 C4F80834 		str	r3, [r4, #1032]
 744 0086 0CE0     		b	.L41
 745              	.L43:
 566:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->wblock_num = 0U;
 746              		.loc 1 566 9 is_stmt 1 view .LVU229
 566:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->wblock_num = 0U;
 747              		.loc 1 566 23 is_stmt 0 view .LVU230
 748 0088 0023     		movs	r3, #0
 749 008a C4F80434 		str	r3, [r4, #1028]
 567:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Call the error management function (command will be nacked) */
 750              		.loc 1 567 9 is_stmt 1 view .LVU231
 567:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         /* Call the error management function (command will be nacked) */
 751              		.loc 1 567 26 is_stmt 0 view .LVU232
 752 008e C4F80034 		str	r3, [r4, #1024]
 569:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         req.wLength = 1U;
 753              		.loc 1 569 9 is_stmt 1 view .LVU233
 569:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         req.wLength = 1U;
 754              		.loc 1 569 23 is_stmt 0 view .LVU234
 755 0092 8DF80030 		strb	r3, [sp]
 570:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         USBD_CtlError(pdev, &req);
 756              		.loc 1 570 9 is_stmt 1 view .LVU235
 570:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         USBD_CtlError(pdev, &req);
 757              		.loc 1 570 21 is_stmt 0 view .LVU236
 758 0096 0123     		movs	r3, #1
 759 0098 ADF80630 		strh	r3, [sp, #6]	@ movhi
 571:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 760              		.loc 1 571 9 is_stmt 1 view .LVU237
 761 009c 6946     		mov	r1, sp
 762 009e FFF7FEFF 		bl	USBD_CtlError
 763              	.LVL37:
 764              	.L41:
 592:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wblock_num = 0U;
 765              		.loc 1 592 5 view .LVU238
 592:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wblock_num = 0U;
 766              		.loc 1 592 19 is_stmt 0 view .LVU239
 767 00a2 0020     		movs	r0, #0
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 85


 768 00a4 C4F80404 		str	r0, [r4, #1028]
 593:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 769              		.loc 1 593 5 is_stmt 1 view .LVU240
 593:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 770              		.loc 1 593 22 is_stmt 0 view .LVU241
 771 00a8 C4F80004 		str	r0, [r4, #1024]
 596:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 772              		.loc 1 596 5 is_stmt 1 view .LVU242
 596:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 773              		.loc 1 596 21 is_stmt 0 view .LVU243
 774 00ac 0323     		movs	r3, #3
 775 00ae 84F81834 		strb	r3, [r4, #1048]
 598:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 776              		.loc 1 598 5 is_stmt 1 view .LVU244
 598:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 777              		.loc 1 598 25 is_stmt 0 view .LVU245
 778 00b2 84F81104 		strb	r0, [r4, #1041]
 599:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U;
 779              		.loc 1 599 5 is_stmt 1 view .LVU246
 599:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U;
 780              		.loc 1 599 25 is_stmt 0 view .LVU247
 781 00b6 84F81204 		strb	r0, [r4, #1042]
 600:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;
 782              		.loc 1 600 5 is_stmt 1 view .LVU248
 600:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;
 783              		.loc 1 600 25 is_stmt 0 view .LVU249
 784 00ba 84F81304 		strb	r0, [r4, #1043]
 601:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     return USBD_OK;
 785              		.loc 1 601 5 is_stmt 1 view .LVU250
 601:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     return USBD_OK;
 786              		.loc 1 601 25 is_stmt 0 view .LVU251
 787 00be 84F81434 		strb	r3, [r4, #1044]
 602:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 788              		.loc 1 602 5 is_stmt 1 view .LVU252
 602:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 789              		.loc 1 602 12 is_stmt 0 view .LVU253
 790 00c2 A8E7     		b	.L44
 791              	.LVL38:
 792              	.L39:
 577:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 793              		.loc 1 577 7 is_stmt 1 view .LVU254
 577:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 794              		.loc 1 577 10 is_stmt 0 view .LVU255
 795 00c4 0129     		cmp	r1, #1
 796 00c6 ECD9     		bls	.L41
 580:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 797              		.loc 1 580 9 is_stmt 1 view .LVU256
 580:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 798              		.loc 1 580 35 is_stmt 0 view .LVU257
 799 00c8 0239     		subs	r1, r1, #2
 580:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 800              		.loc 1 580 69 view .LVU258
 801 00ca D4F80854 		ldr	r5, [r4, #1032]
 802              	.LVL39:
 583:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                                               (uint8_t *)addr, hdfu->wlength) != US
 803              		.loc 1 583 9 is_stmt 1 view .LVU259
 583:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                                               (uint8_t *)addr, hdfu->wlength) != US
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 86


 804              		.loc 1 583 43 is_stmt 0 view .LVU260
 805 00ce D0F8BC32 		ldr	r3, [r0, #700]
 583:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                                               (uint8_t *)addr, hdfu->wlength) != US
 806              		.loc 1 583 55 view .LVU261
 807 00d2 1B69     		ldr	r3, [r3, #16]
 583:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                                               (uint8_t *)addr, hdfu->wlength) != US
 808              		.loc 1 583 14 view .LVU262
 809 00d4 D4F80424 		ldr	r2, [r4, #1028]
 810 00d8 05EB8121 		add	r1, r5, r1, lsl #10
 811              	.LVL40:
 583:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                                               (uint8_t *)addr, hdfu->wlength) != US
 812              		.loc 1 583 14 view .LVU263
 813 00dc 2046     		mov	r0, r4
 814              	.LVL41:
 583:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                                               (uint8_t *)addr, hdfu->wlength) != US
 815              		.loc 1 583 14 view .LVU264
 816 00de 9847     		blx	r3
 817              	.LVL42:
 583:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                                                               (uint8_t *)addr, hdfu->wlength) != US
 818              		.loc 1 583 12 view .LVU265
 819 00e0 0028     		cmp	r0, #0
 820 00e2 DED0     		beq	.L41
 586:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 821              		.loc 1 586 18 view .LVU266
 822 00e4 0220     		movs	r0, #2
 823 00e6 96E7     		b	.L44
 824              	.LVL43:
 825              	.L50:
 609:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 826              		.loc 1 609 7 is_stmt 1 view .LVU267
 827 00e8 FFF7FEFF 		bl	DFU_Leave
 828              	.LVL44:
 613:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 829              		.loc 1 613 10 is_stmt 0 view .LVU268
 830 00ec 0020     		movs	r0, #0
 831 00ee 92E7     		b	.L44
 832              		.cfi_endproc
 833              	.LFE132:
 835              		.section	.text.DFU_Upload,"ax",%progbits
 836              		.align	1
 837              		.syntax unified
 838              		.thumb
 839              		.thumb_func
 840              		.fpu fpv4-sp-d16
 842              	DFU_Upload:
 843              	.LVL45:
 844              	.LFB142:
 829:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 845              		.loc 1 829 1 is_stmt 1 view -0
 846              		.cfi_startproc
 847              		@ args = 0, pretend = 0, frame = 0
 848              		@ frame_needed = 0, uses_anonymous_args = 0
 829:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 849              		.loc 1 829 1 is_stmt 0 view .LVU270
 850 0000 70B5     		push	{r4, r5, r6, lr}
 851              	.LCFI7:
 852              		.cfi_def_cfa_offset 16
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 87


 853              		.cfi_offset 4, -16
 854              		.cfi_offset 5, -12
 855              		.cfi_offset 6, -8
 856              		.cfi_offset 14, -4
 830:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 857              		.loc 1 830 3 is_stmt 1 view .LVU271
 832:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 858              		.loc 1 832 3 view .LVU272
 832:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 859              		.loc 1 832 8 is_stmt 0 view .LVU273
 860 0002 D0F8B842 		ldr	r4, [r0, #696]
 861              	.LVL46:
 834:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint32_t addr = 0U;
 862              		.loc 1 834 3 is_stmt 1 view .LVU274
 835:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 863              		.loc 1 835 3 view .LVU275
 838:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 864              		.loc 1 838 3 view .LVU276
 838:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 865              		.loc 1 838 10 is_stmt 0 view .LVU277
 866 0006 CB88     		ldrh	r3, [r1, #6]
 838:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 867              		.loc 1 838 6 view .LVU278
 868 0008 002B     		cmp	r3, #0
 869 000a 5FD0     		beq	.L53
 870 000c 0546     		mov	r5, r0
 840:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 871              		.loc 1 840 5 is_stmt 1 view .LVU279
 840:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 872              		.loc 1 840 14 is_stmt 0 view .LVU280
 873 000e 94F81834 		ldrb	r3, [r4, #1048]	@ zero_extendqisi2
 840:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 874              		.loc 1 840 8 view .LVU281
 875 0012 022B     		cmp	r3, #2
 876 0014 01D0     		beq	.L54
 840:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 877              		.loc 1 840 45 discriminator 1 view .LVU282
 878 0016 092B     		cmp	r3, #9
 879 0018 50D1     		bne	.L55
 880              	.L54:
 843:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wlength = req->wLength;
 881              		.loc 1 843 7 is_stmt 1 view .LVU283
 843:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wlength = req->wLength;
 882              		.loc 1 843 29 is_stmt 0 view .LVU284
 883 001a 4888     		ldrh	r0, [r1, #2]
 884              	.LVL47:
 843:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wlength = req->wLength;
 885              		.loc 1 843 24 view .LVU285
 886 001c C4F80004 		str	r0, [r4, #1024]
 844:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 887              		.loc 1 844 7 is_stmt 1 view .LVU286
 844:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 888              		.loc 1 844 26 is_stmt 0 view .LVU287
 889 0020 CA88     		ldrh	r2, [r1, #6]
 844:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 890              		.loc 1 844 21 view .LVU288
 891 0022 C4F80424 		str	r2, [r4, #1028]
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 88


 847:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 892              		.loc 1 847 7 is_stmt 1 view .LVU289
 847:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 893              		.loc 1 847 10 is_stmt 0 view .LVU290
 894 0026 D0B9     		cbnz	r0, .L56
 850:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 895              		.loc 1 850 9 is_stmt 1 view .LVU291
 850:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 896              		.loc 1 850 25 is_stmt 0 view .LVU292
 897 0028 032A     		cmp	r2, #3
 898 002a 16D9     		bls	.L60
 899 002c 0222     		movs	r2, #2
 900              	.L57:
 850:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 901              		.loc 1 850 25 discriminator 4 view .LVU293
 902 002e 84F81824 		strb	r2, [r4, #1048]
 852:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0U;
 903              		.loc 1 852 9 is_stmt 1 discriminator 4 view .LVU294
 852:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0U;
 904              		.loc 1 852 29 is_stmt 0 discriminator 4 view .LVU295
 905 0032 0023     		movs	r3, #0
 906 0034 84F81134 		strb	r3, [r4, #1041]
 853:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0U;
 907              		.loc 1 853 9 is_stmt 1 discriminator 4 view .LVU296
 853:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0U;
 908              		.loc 1 853 29 is_stmt 0 discriminator 4 view .LVU297
 909 0038 84F81234 		strb	r3, [r4, #1042]
 854:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 910              		.loc 1 854 9 is_stmt 1 discriminator 4 view .LVU298
 854:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 911              		.loc 1 854 29 is_stmt 0 discriminator 4 view .LVU299
 912 003c 84F81334 		strb	r3, [r4, #1043]
 855:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 913              		.loc 1 855 9 is_stmt 1 discriminator 4 view .LVU300
 855:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 914              		.loc 1 855 29 is_stmt 0 discriminator 4 view .LVU301
 915 0040 84F81424 		strb	r2, [r4, #1044]
 858:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->buffer.d8[1] = DFU_CMD_SETADDRESSPOINTER;
 916              		.loc 1 858 9 is_stmt 1 discriminator 4 view .LVU302
 858:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->buffer.d8[1] = DFU_CMD_SETADDRESSPOINTER;
 917              		.loc 1 858 28 is_stmt 0 discriminator 4 view .LVU303
 918 0044 2370     		strb	r3, [r4]
 859:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->buffer.d8[2] = DFU_CMD_ERASE;
 919              		.loc 1 859 9 is_stmt 1 discriminator 4 view .LVU304
 859:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->buffer.d8[2] = DFU_CMD_ERASE;
 920              		.loc 1 859 28 is_stmt 0 discriminator 4 view .LVU305
 921 0046 2123     		movs	r3, #33
 922 0048 6370     		strb	r3, [r4, #1]
 860:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 923              		.loc 1 860 9 is_stmt 1 discriminator 4 view .LVU306
 860:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 924              		.loc 1 860 28 is_stmt 0 discriminator 4 view .LVU307
 925 004a 4123     		movs	r3, #65
 926 004c A370     		strb	r3, [r4, #2]
 863:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 927              		.loc 1 863 9 is_stmt 1 discriminator 4 view .LVU308
 928 004e 0322     		movs	r2, #3
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 89


 929 0050 2146     		mov	r1, r4
 930              	.LVL48:
 863:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 931              		.loc 1 863 9 is_stmt 0 discriminator 4 view .LVU309
 932 0052 2846     		mov	r0, r5
 933 0054 FFF7FEFF 		bl	USBD_CtlSendData
 934              	.LVL49:
 935 0058 44E0     		b	.L52
 936              	.LVL50:
 937              	.L60:
 850:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 938              		.loc 1 850 25 view .LVU310
 939 005a 0922     		movs	r2, #9
 940 005c E7E7     		b	.L57
 941              	.L56:
 865:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 942              		.loc 1 865 12 is_stmt 1 view .LVU311
 865:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 943              		.loc 1 865 15 is_stmt 0 view .LVU312
 944 005e 0128     		cmp	r0, #1
 945 0060 1CD9     		bls	.L59
 867:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 946              		.loc 1 867 9 is_stmt 1 view .LVU313
 867:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 947              		.loc 1 867 25 is_stmt 0 view .LVU314
 948 0062 0921     		movs	r1, #9
 949              	.LVL51:
 867:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 950              		.loc 1 867 25 view .LVU315
 951 0064 84F81814 		strb	r1, [r4, #1048]
 869:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0U;
 952              		.loc 1 869 9 is_stmt 1 view .LVU316
 869:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0U;
 953              		.loc 1 869 29 is_stmt 0 view .LVU317
 954 0068 0023     		movs	r3, #0
 955 006a 84F81134 		strb	r3, [r4, #1041]
 870:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0U;
 956              		.loc 1 870 9 is_stmt 1 view .LVU318
 870:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0U;
 957              		.loc 1 870 29 is_stmt 0 view .LVU319
 958 006e 84F81234 		strb	r3, [r4, #1042]
 871:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 959              		.loc 1 871 9 is_stmt 1 view .LVU320
 871:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 960              		.loc 1 871 29 is_stmt 0 view .LVU321
 961 0072 84F81334 		strb	r3, [r4, #1043]
 872:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 962              		.loc 1 872 9 is_stmt 1 view .LVU322
 872:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 963              		.loc 1 872 29 is_stmt 0 view .LVU323
 964 0076 84F81414 		strb	r1, [r4, #1044]
 874:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 965              		.loc 1 874 9 is_stmt 1 view .LVU324
 874:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 966              		.loc 1 874 35 is_stmt 0 view .LVU325
 967 007a 0238     		subs	r0, r0, #2
 874:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 90


 968              		.loc 1 874 69 view .LVU326
 969 007c D4F80864 		ldr	r6, [r4, #1032]
 970              	.LVL52:
 877:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 971              		.loc 1 877 9 is_stmt 1 view .LVU327
 877:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 972              		.loc 1 877 48 is_stmt 0 view .LVU328
 973 0080 D5F8BC32 		ldr	r3, [r5, #700]
 877:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 974              		.loc 1 877 60 view .LVU329
 975 0084 5B69     		ldr	r3, [r3, #20]
 877:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 976              		.loc 1 877 19 view .LVU330
 977 0086 2146     		mov	r1, r4
 978 0088 06EB8020 		add	r0, r6, r0, lsl #10
 979              	.LVL53:
 877:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 980              		.loc 1 877 19 view .LVU331
 981 008c 9847     		blx	r3
 982              	.LVL54:
 877:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 983              		.loc 1 877 19 view .LVU332
 984 008e 0146     		mov	r1, r0
 985              	.LVL55:
 880:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 986              		.loc 1 880 9 is_stmt 1 view .LVU333
 987 0090 B4F80424 		ldrh	r2, [r4, #1028]
 988 0094 2846     		mov	r0, r5
 989              	.LVL56:
 880:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 990              		.loc 1 880 9 is_stmt 0 view .LVU334
 991 0096 FFF7FEFF 		bl	USBD_CtlSendData
 992              	.LVL57:
 880:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 993              		.loc 1 880 9 view .LVU335
 994 009a 23E0     		b	.L52
 995              	.LVL58:
 996              	.L59:
 884:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 997              		.loc 1 884 9 is_stmt 1 view .LVU336
 884:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 998              		.loc 1 884 25 is_stmt 0 view .LVU337
 999 009c 0F22     		movs	r2, #15
 1000 009e 84F81824 		strb	r2, [r4, #1048]
 886:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0U;
 1001              		.loc 1 886 9 is_stmt 1 view .LVU338
 886:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0U;
 1002              		.loc 1 886 29 is_stmt 0 view .LVU339
 1003 00a2 0023     		movs	r3, #0
 1004 00a4 84F81134 		strb	r3, [r4, #1041]
 887:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0U;
 1005              		.loc 1 887 9 is_stmt 1 view .LVU340
 887:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0U;
 1006              		.loc 1 887 29 is_stmt 0 view .LVU341
 1007 00a8 84F81234 		strb	r3, [r4, #1042]
 888:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 1008              		.loc 1 888 9 is_stmt 1 view .LVU342
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 91


 888:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 1009              		.loc 1 888 29 is_stmt 0 view .LVU343
 1010 00ac 84F81334 		strb	r3, [r4, #1043]
 889:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1011              		.loc 1 889 9 is_stmt 1 view .LVU344
 889:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1012              		.loc 1 889 29 is_stmt 0 view .LVU345
 1013 00b0 84F81424 		strb	r2, [r4, #1044]
 892:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 1014              		.loc 1 892 9 is_stmt 1 view .LVU346
 1015 00b4 2846     		mov	r0, r5
 1016 00b6 FFF7FEFF 		bl	USBD_CtlError
 1017              	.LVL59:
 892:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 1018              		.loc 1 892 9 is_stmt 0 view .LVU347
 1019 00ba 13E0     		b	.L52
 1020              	.LVL60:
 1021              	.L55:
 898:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wblock_num = 0U;
 1022              		.loc 1 898 7 is_stmt 1 view .LVU348
 898:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wblock_num = 0U;
 1023              		.loc 1 898 21 is_stmt 0 view .LVU349
 1024 00bc 0023     		movs	r3, #0
 1025 00be C4F80434 		str	r3, [r4, #1028]
 899:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Call the error management function (command will be nacked */
 1026              		.loc 1 899 7 is_stmt 1 view .LVU350
 899:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       /* Call the error management function (command will be nacked */
 1027              		.loc 1 899 24 is_stmt 0 view .LVU351
 1028 00c2 C4F80034 		str	r3, [r4, #1024]
 901:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 1029              		.loc 1 901 7 is_stmt 1 view .LVU352
 1030 00c6 FFF7FEFF 		bl	USBD_CtlError
 1031              	.LVL61:
 901:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 1032              		.loc 1 901 7 is_stmt 0 view .LVU353
 1033 00ca 0BE0     		b	.L52
 1034              	.LVL62:
 1035              	.L53:
 907:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1036              		.loc 1 907 5 is_stmt 1 view .LVU354
 907:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1037              		.loc 1 907 21 is_stmt 0 view .LVU355
 1038 00cc 0222     		movs	r2, #2
 1039 00ce 84F81824 		strb	r2, [r4, #1048]
 909:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 1040              		.loc 1 909 5 is_stmt 1 view .LVU356
 909:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 1041              		.loc 1 909 25 is_stmt 0 view .LVU357
 1042 00d2 0023     		movs	r3, #0
 1043 00d4 84F81134 		strb	r3, [r4, #1041]
 910:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U;
 1044              		.loc 1 910 5 is_stmt 1 view .LVU358
 910:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U;
 1045              		.loc 1 910 25 is_stmt 0 view .LVU359
 1046 00d8 84F81234 		strb	r3, [r4, #1042]
 911:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;
 1047              		.loc 1 911 5 is_stmt 1 view .LVU360
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 92


 911:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;
 1048              		.loc 1 911 25 is_stmt 0 view .LVU361
 1049 00dc 84F81334 		strb	r3, [r4, #1043]
 912:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 1050              		.loc 1 912 5 is_stmt 1 view .LVU362
 912:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 1051              		.loc 1 912 25 is_stmt 0 view .LVU363
 1052 00e0 84F81424 		strb	r2, [r4, #1044]
 1053              	.LVL63:
 1054              	.L52:
 914:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1055              		.loc 1 914 1 view .LVU364
 1056 00e4 70BD     		pop	{r4, r5, r6, pc}
 914:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1057              		.loc 1 914 1 view .LVU365
 1058              		.cfi_endproc
 1059              	.LFE142:
 1061              		.section	.text.DFU_GetStatus,"ax",%progbits
 1062              		.align	1
 1063              		.syntax unified
 1064              		.thumb
 1065              		.thumb_func
 1066              		.fpu fpv4-sp-d16
 1068              	DFU_GetStatus:
 1069              	.LVL64:
 1070              	.LFB143:
 923:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1071              		.loc 1 923 1 is_stmt 1 view -0
 1072              		.cfi_startproc
 1073              		@ args = 0, pretend = 0, frame = 0
 1074              		@ frame_needed = 0, uses_anonymous_args = 0
 923:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1075              		.loc 1 923 1 is_stmt 0 view .LVU367
 1076 0000 38B5     		push	{r3, r4, r5, lr}
 1077              	.LCFI8:
 1078              		.cfi_def_cfa_offset 16
 1079              		.cfi_offset 3, -16
 1080              		.cfi_offset 4, -12
 1081              		.cfi_offset 5, -8
 1082              		.cfi_offset 14, -4
 1083 0002 0546     		mov	r5, r0
 924:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1084              		.loc 1 924 3 is_stmt 1 view .LVU368
 926:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1085              		.loc 1 926 3 view .LVU369
 926:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1086              		.loc 1 926 8 is_stmt 0 view .LVU370
 1087 0004 D0F8B842 		ldr	r4, [r0, #696]
 1088              	.LVL65:
 928:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1089              		.loc 1 928 3 is_stmt 1 view .LVU371
 928:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1090              		.loc 1 928 15 is_stmt 0 view .LVU372
 1091 0008 94F81834 		ldrb	r3, [r4, #1048]	@ zero_extendqisi2
 928:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1092              		.loc 1 928 3 view .LVU373
 1093 000c 032B     		cmp	r3, #3
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 93


 1094 000e 08D0     		beq	.L63
 1095 0010 062B     		cmp	r3, #6
 1096 0012 3CD0     		beq	.L64
 1097              	.LVL66:
 1098              	.L65:
 990:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 1099              		.loc 1 990 3 is_stmt 1 view .LVU374
 1100 0014 0622     		movs	r2, #6
 1101 0016 04F58261 		add	r1, r4, #1040
 1102 001a 2846     		mov	r0, r5
 1103 001c FFF7FEFF 		bl	USBD_CtlSendData
 1104              	.LVL67:
 991:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1105              		.loc 1 991 1 is_stmt 0 view .LVU375
 1106 0020 38BD     		pop	{r3, r4, r5, pc}
 1107              	.LVL68:
 1108              	.L63:
 931:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 1109              		.loc 1 931 7 is_stmt 1 view .LVU376
 931:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 1110              		.loc 1 931 15 is_stmt 0 view .LVU377
 1111 0022 D4F80434 		ldr	r3, [r4, #1028]
 931:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 1112              		.loc 1 931 10 view .LVU378
 1113 0026 2BB3     		cbz	r3, .L66
 933:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1114              		.loc 1 933 9 is_stmt 1 view .LVU379
 933:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1115              		.loc 1 933 25 is_stmt 0 view .LVU380
 1116 0028 0422     		movs	r2, #4
 1117 002a 84F81824 		strb	r2, [r4, #1048]
 935:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0U;
 1118              		.loc 1 935 9 is_stmt 1 view .LVU381
 935:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0U;
 1119              		.loc 1 935 29 is_stmt 0 view .LVU382
 1120 002e 0023     		movs	r3, #0
 1121 0030 84F81134 		strb	r3, [r4, #1041]
 936:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0U;
 1122              		.loc 1 936 9 is_stmt 1 view .LVU383
 936:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0U;
 1123              		.loc 1 936 29 is_stmt 0 view .LVU384
 1124 0034 84F81234 		strb	r3, [r4, #1042]
 937:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 1125              		.loc 1 937 9 is_stmt 1 view .LVU385
 937:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 1126              		.loc 1 937 29 is_stmt 0 view .LVU386
 1127 0038 84F81334 		strb	r3, [r4, #1043]
 938:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1128              		.loc 1 938 9 is_stmt 1 view .LVU387
 938:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1129              		.loc 1 938 29 is_stmt 0 view .LVU388
 1130 003c 84F81424 		strb	r2, [r4, #1044]
 940:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         {
 1131              		.loc 1 940 9 is_stmt 1 view .LVU389
 940:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         {
 1132              		.loc 1 940 18 is_stmt 0 view .LVU390
 1133 0040 D4F80034 		ldr	r3, [r4, #1024]
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 94


 940:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         {
 1134              		.loc 1 940 12 view .LVU391
 1135 0044 13B9     		cbnz	r3, .L67
 940:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         {
 1136              		.loc 1 940 57 discriminator 1 view .LVU392
 1137 0046 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 940:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         {
 1138              		.loc 1 940 38 discriminator 1 view .LVU393
 1139 0048 412B     		cmp	r3, #65
 1140 004a 09D0     		beq	.L70
 1141              	.L67:
 946:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 1142              		.loc 1 946 11 is_stmt 1 view .LVU394
 946:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 1143              		.loc 1 946 41 is_stmt 0 view .LVU395
 1144 004c D5F8BC32 		ldr	r3, [r5, #700]
 946:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 1145              		.loc 1 946 53 view .LVU396
 1146 0050 9B69     		ldr	r3, [r3, #24]
 946:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 1147              		.loc 1 946 12 view .LVU397
 1148 0052 04F58262 		add	r2, r4, #1040
 1149 0056 0121     		movs	r1, #1
 1150 0058 D4F80804 		ldr	r0, [r4, #1032]
 1151              	.LVL69:
 946:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 1152              		.loc 1 946 12 view .LVU398
 1153 005c 9847     		blx	r3
 1154              	.LVL70:
 1155 005e D9E7     		b	.L65
 1156              	.LVL71:
 1157              	.L70:
 942:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 1158              		.loc 1 942 11 is_stmt 1 view .LVU399
 942:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 1159              		.loc 1 942 41 is_stmt 0 view .LVU400
 1160 0060 D0F8BC32 		ldr	r3, [r0, #700]
 942:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 1161              		.loc 1 942 53 view .LVU401
 1162 0064 9B69     		ldr	r3, [r3, #24]
 942:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 1163              		.loc 1 942 12 view .LVU402
 1164 0066 04F58262 		add	r2, r4, #1040
 1165 006a 0021     		movs	r1, #0
 1166 006c D4F80804 		ldr	r0, [r4, #1032]
 1167              	.LVL72:
 942:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 1168              		.loc 1 942 12 view .LVU403
 1169 0070 9847     		blx	r3
 1170              	.LVL73:
 1171 0072 CFE7     		b	.L65
 1172              	.LVL74:
 1173              	.L66:
 951:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1174              		.loc 1 951 9 is_stmt 1 view .LVU404
 951:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1175              		.loc 1 951 25 is_stmt 0 view .LVU405
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 95


 1176 0074 0522     		movs	r2, #5
 1177 0076 84F81824 		strb	r2, [r4, #1048]
 953:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0U;
 1178              		.loc 1 953 9 is_stmt 1 view .LVU406
 953:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0U;
 1179              		.loc 1 953 29 is_stmt 0 view .LVU407
 1180 007a 0023     		movs	r3, #0
 1181 007c 84F81134 		strb	r3, [r4, #1041]
 954:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0U;
 1182              		.loc 1 954 9 is_stmt 1 view .LVU408
 954:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0U;
 1183              		.loc 1 954 29 is_stmt 0 view .LVU409
 1184 0080 84F81234 		strb	r3, [r4, #1042]
 955:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 1185              		.loc 1 955 9 is_stmt 1 view .LVU410
 955:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 1186              		.loc 1 955 29 is_stmt 0 view .LVU411
 1187 0084 84F81334 		strb	r3, [r4, #1043]
 956:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 1188              		.loc 1 956 9 is_stmt 1 view .LVU412
 956:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 1189              		.loc 1 956 29 is_stmt 0 view .LVU413
 1190 0088 84F81424 		strb	r2, [r4, #1044]
 1191 008c C2E7     		b	.L65
 1192              	.L64:
 961:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 1193              		.loc 1 961 7 is_stmt 1 view .LVU414
 961:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 1194              		.loc 1 961 15 is_stmt 0 view .LVU415
 1195 008e 94F81934 		ldrb	r3, [r4, #1049]	@ zero_extendqisi2
 961:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 1196              		.loc 1 961 10 view .LVU416
 1197 0092 012B     		cmp	r3, #1
 1198 0094 13D0     		beq	.L71
 972:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             ((USBD_DFU_CfgDesc[(11U + (9U * USBD_DFU_MAX_ITF_NUM))]) & 0x04U))
 1199              		.loc 1 972 9 is_stmt 1 view .LVU417
 972:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             ((USBD_DFU_CfgDesc[(11U + (9U * USBD_DFU_MAX_ITF_NUM))]) & 0x04U))
 1200              		.loc 1 972 12 is_stmt 0 view .LVU418
 1201 0096 002B     		cmp	r3, #0
 1202 0098 BCD1     		bne	.L65
 973:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         {
 1203              		.loc 1 973 31 discriminator 1 view .LVU419
 1204 009a 104B     		ldr	r3, .L72
 1205 009c 1B7D     		ldrb	r3, [r3, #20]	@ zero_extendqisi2
 972:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             ((USBD_DFU_CfgDesc[(11U + (9U * USBD_DFU_MAX_ITF_NUM))]) & 0x04U))
 1206              		.loc 1 972 58 discriminator 1 view .LVU420
 1207 009e 13F0040F 		tst	r3, #4
 1208 00a2 B7D0     		beq	.L65
 975:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1209              		.loc 1 975 11 is_stmt 1 view .LVU421
 975:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1210              		.loc 1 975 27 is_stmt 0 view .LVU422
 1211 00a4 0222     		movs	r2, #2
 1212 00a6 84F81824 		strb	r2, [r4, #1048]
 977:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           hdfu->dev_status[2] = 0U;
 1213              		.loc 1 977 11 is_stmt 1 view .LVU423
 977:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           hdfu->dev_status[2] = 0U;
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 96


 1214              		.loc 1 977 31 is_stmt 0 view .LVU424
 1215 00aa 0023     		movs	r3, #0
 1216 00ac 84F81134 		strb	r3, [r4, #1041]
 978:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           hdfu->dev_status[3] = 0U;
 1217              		.loc 1 978 11 is_stmt 1 view .LVU425
 978:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           hdfu->dev_status[3] = 0U;
 1218              		.loc 1 978 31 is_stmt 0 view .LVU426
 1219 00b0 84F81234 		strb	r3, [r4, #1042]
 979:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           hdfu->dev_status[4] = hdfu->dev_state;
 1220              		.loc 1 979 11 is_stmt 1 view .LVU427
 979:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           hdfu->dev_status[4] = hdfu->dev_state;
 1221              		.loc 1 979 31 is_stmt 0 view .LVU428
 1222 00b4 84F81334 		strb	r3, [r4, #1043]
 980:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 1223              		.loc 1 980 11 is_stmt 1 view .LVU429
 980:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         }
 1224              		.loc 1 980 31 is_stmt 0 view .LVU430
 1225 00b8 84F81424 		strb	r2, [r4, #1044]
 1226 00bc AAE7     		b	.L65
 1227              	.L71:
 963:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1228              		.loc 1 963 9 is_stmt 1 view .LVU431
 963:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1229              		.loc 1 963 25 is_stmt 0 view .LVU432
 1230 00be 0723     		movs	r3, #7
 1231 00c0 84F81834 		strb	r3, [r4, #1048]
 965:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0U;
 1232              		.loc 1 965 9 is_stmt 1 view .LVU433
 965:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[2] = 0U;
 1233              		.loc 1 965 29 is_stmt 0 view .LVU434
 1234 00c4 0122     		movs	r2, #1
 1235 00c6 84F81124 		strb	r2, [r4, #1041]
 966:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0U;
 1236              		.loc 1 966 9 is_stmt 1 view .LVU435
 966:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[3] = 0U;
 1237              		.loc 1 966 29 is_stmt 0 view .LVU436
 1238 00ca 0022     		movs	r2, #0
 1239 00cc 84F81224 		strb	r2, [r4, #1042]
 967:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 1240              		.loc 1 967 9 is_stmt 1 view .LVU437
 967:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****         hdfu->dev_status[4] = hdfu->dev_state;
 1241              		.loc 1 967 29 is_stmt 0 view .LVU438
 1242 00d0 84F81324 		strb	r2, [r4, #1043]
 968:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 1243              		.loc 1 968 9 is_stmt 1 view .LVU439
 968:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 1244              		.loc 1 968 29 is_stmt 0 view .LVU440
 1245 00d4 84F81434 		strb	r3, [r4, #1044]
 1246 00d8 9CE7     		b	.L65
 1247              	.L73:
 1248 00da 00BF     		.align	2
 1249              	.L72:
 1250 00dc 00000000 		.word	.LANCHOR0
 1251              		.cfi_endproc
 1252              	.LFE143:
 1254              		.section	.text.DFU_GetState,"ax",%progbits
 1255              		.align	1
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 97


 1256              		.syntax unified
 1257              		.thumb
 1258              		.thumb_func
 1259              		.fpu fpv4-sp-d16
 1261              	DFU_GetState:
 1262              	.LVL75:
 1263              	.LFB145:
1035:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1264              		.loc 1 1035 1 is_stmt 1 view -0
 1265              		.cfi_startproc
 1266              		@ args = 0, pretend = 0, frame = 0
 1267              		@ frame_needed = 0, uses_anonymous_args = 0
1035:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1268              		.loc 1 1035 1 is_stmt 0 view .LVU442
 1269 0000 08B5     		push	{r3, lr}
 1270              	.LCFI9:
 1271              		.cfi_def_cfa_offset 8
 1272              		.cfi_offset 3, -8
 1273              		.cfi_offset 14, -4
1036:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1274              		.loc 1 1036 3 is_stmt 1 view .LVU443
1038:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1275              		.loc 1 1038 3 view .LVU444
1038:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1276              		.loc 1 1038 8 is_stmt 0 view .LVU445
 1277 0002 D0F8B812 		ldr	r1, [r0, #696]
 1278              	.LVL76:
1041:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 1279              		.loc 1 1041 3 is_stmt 1 view .LVU446
 1280 0006 0122     		movs	r2, #1
 1281 0008 01F58361 		add	r1, r1, #1048
 1282              	.LVL77:
1041:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 1283              		.loc 1 1041 3 is_stmt 0 view .LVU447
 1284 000c FFF7FEFF 		bl	USBD_CtlSendData
 1285              	.LVL78:
1042:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1286              		.loc 1 1042 1 view .LVU448
 1287 0010 08BD     		pop	{r3, pc}
 1288              		.cfi_endproc
 1289              	.LFE145:
 1291              		.section	.text.DFU_Download,"ax",%progbits
 1292              		.align	1
 1293              		.syntax unified
 1294              		.thumb
 1295              		.thumb_func
 1296              		.fpu fpv4-sp-d16
 1298              	DFU_Download:
 1299              	.LVL79:
 1300              	.LFB141:
 771:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1301              		.loc 1 771 1 is_stmt 1 view -0
 1302              		.cfi_startproc
 1303              		@ args = 0, pretend = 0, frame = 0
 1304              		@ frame_needed = 0, uses_anonymous_args = 0
 771:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1305              		.loc 1 771 1 is_stmt 0 view .LVU450
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 98


 1306 0000 08B5     		push	{r3, lr}
 1307              	.LCFI10:
 1308              		.cfi_def_cfa_offset 8
 1309              		.cfi_offset 3, -8
 1310              		.cfi_offset 14, -4
 772:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1311              		.loc 1 772 3 is_stmt 1 view .LVU451
 774:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1312              		.loc 1 774 3 view .LVU452
 774:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1313              		.loc 1 774 8 is_stmt 0 view .LVU453
 1314 0002 D0F8B832 		ldr	r3, [r0, #696]
 1315              	.LVL80:
 777:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1316              		.loc 1 777 3 is_stmt 1 view .LVU454
 777:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1317              		.loc 1 777 10 is_stmt 0 view .LVU455
 1318 0006 CA88     		ldrh	r2, [r1, #6]
 777:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1319              		.loc 1 777 6 view .LVU456
 1320 0008 BAB1     		cbz	r2, .L77
 779:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 1321              		.loc 1 779 5 is_stmt 1 view .LVU457
 779:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 1322              		.loc 1 779 14 is_stmt 0 view .LVU458
 1323 000a 93F81824 		ldrb	r2, [r3, #1048]	@ zero_extendqisi2
 779:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 1324              		.loc 1 779 8 view .LVU459
 1325 000e 022A     		cmp	r2, #2
 1326 0010 01D0     		beq	.L78
 779:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 1327              		.loc 1 779 45 discriminator 1 view .LVU460
 1328 0012 052A     		cmp	r2, #5
 1329 0014 0ED1     		bne	.L79
 1330              	.L78:
 782:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wlength = req->wLength;
 1331              		.loc 1 782 7 is_stmt 1 view .LVU461
 782:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wlength = req->wLength;
 1332              		.loc 1 782 29 is_stmt 0 view .LVU462
 1333 0016 4A88     		ldrh	r2, [r1, #2]
 782:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->wlength = req->wLength;
 1334              		.loc 1 782 24 view .LVU463
 1335 0018 C3F80024 		str	r2, [r3, #1024]
 783:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1336              		.loc 1 783 7 is_stmt 1 view .LVU464
 783:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1337              		.loc 1 783 26 is_stmt 0 view .LVU465
 1338 001c CA88     		ldrh	r2, [r1, #6]
 783:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1339              		.loc 1 783 21 view .LVU466
 1340 001e C3F80424 		str	r2, [r3, #1028]
 786:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;
 1341              		.loc 1 786 7 is_stmt 1 view .LVU467
 786:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;
 1342              		.loc 1 786 23 is_stmt 0 view .LVU468
 1343 0022 0321     		movs	r1, #3
 1344              	.LVL81:
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 99


 786:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;
 1345              		.loc 1 786 23 view .LVU469
 1346 0024 83F81814 		strb	r1, [r3, #1048]
 787:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1347              		.loc 1 787 7 is_stmt 1 view .LVU470
 787:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1348              		.loc 1 787 27 is_stmt 0 view .LVU471
 1349 0028 83F81414 		strb	r1, [r3, #1044]
 790:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                         (uint16_t)hdfu->wlength);
 1350              		.loc 1 790 7 is_stmt 1 view .LVU472
 1351 002c 1946     		mov	r1, r3
 1352 002e FFF7FEFF 		bl	USBD_CtlPrepareRx
 1353              	.LVL82:
 790:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****                         (uint16_t)hdfu->wlength);
 1354              		.loc 1 790 7 is_stmt 0 view .LVU473
 1355 0032 17E0     		b	.L76
 1356              	.LVL83:
 1357              	.L79:
 797:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 1358              		.loc 1 797 7 is_stmt 1 view .LVU474
 1359 0034 FFF7FEFF 		bl	USBD_CtlError
 1360              	.LVL84:
 797:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 1361              		.loc 1 797 7 is_stmt 0 view .LVU475
 1362 0038 14E0     		b	.L76
 1363              	.LVL85:
 1364              	.L77:
 804:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 1365              		.loc 1 804 5 is_stmt 1 view .LVU476
 804:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 1366              		.loc 1 804 13 is_stmt 0 view .LVU477
 1367 003a 93F81824 		ldrb	r2, [r3, #1048]	@ zero_extendqisi2
 804:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 1368              		.loc 1 804 8 view .LVU478
 1369 003e 052A     		cmp	r2, #5
 1370 0040 01D0     		beq	.L81
 804:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 1371              		.loc 1 804 50 discriminator 1 view .LVU479
 1372 0042 022A     		cmp	r2, #2
 1373 0044 0FD1     		bne	.L82
 1374              	.L81:
 806:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_state = DFU_STATE_MANIFEST_SYNC;
 1375              		.loc 1 806 7 is_stmt 1 view .LVU480
 806:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_state = DFU_STATE_MANIFEST_SYNC;
 1376              		.loc 1 806 25 is_stmt 0 view .LVU481
 1377 0046 0122     		movs	r2, #1
 1378 0048 83F81924 		strb	r2, [r3, #1049]
 807:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[1] = 0U;
 1379              		.loc 1 807 7 is_stmt 1 view .LVU482
 807:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[1] = 0U;
 1380              		.loc 1 807 23 is_stmt 0 view .LVU483
 1381 004c 0621     		movs	r1, #6
 1382              	.LVL86:
 807:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[1] = 0U;
 1383              		.loc 1 807 23 view .LVU484
 1384 004e 83F81814 		strb	r1, [r3, #1048]
 808:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[2] = 0U;
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 100


 1385              		.loc 1 808 7 is_stmt 1 view .LVU485
 808:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[2] = 0U;
 1386              		.loc 1 808 27 is_stmt 0 view .LVU486
 1387 0052 0022     		movs	r2, #0
 1388 0054 83F81124 		strb	r2, [r3, #1041]
 809:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[3] = 0U;
 1389              		.loc 1 809 7 is_stmt 1 view .LVU487
 809:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[3] = 0U;
 1390              		.loc 1 809 27 is_stmt 0 view .LVU488
 1391 0058 83F81224 		strb	r2, [r3, #1042]
 810:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;
 1392              		.loc 1 810 7 is_stmt 1 view .LVU489
 810:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       hdfu->dev_status[4] = hdfu->dev_state;
 1393              		.loc 1 810 27 is_stmt 0 view .LVU490
 1394 005c 83F81324 		strb	r2, [r3, #1043]
 811:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 1395              		.loc 1 811 7 is_stmt 1 view .LVU491
 811:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 1396              		.loc 1 811 27 is_stmt 0 view .LVU492
 1397 0060 83F81414 		strb	r1, [r3, #1044]
 1398              	.LVL87:
 1399              	.L76:
 819:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1400              		.loc 1 819 1 view .LVU493
 1401 0064 08BD     		pop	{r3, pc}
 1402              	.LVL88:
 1403              	.L82:
 816:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 1404              		.loc 1 816 7 is_stmt 1 view .LVU494
 1405 0066 FFF7FEFF 		bl	USBD_CtlError
 1406              	.LVL89:
 819:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1407              		.loc 1 819 1 is_stmt 0 view .LVU495
 1408 006a FBE7     		b	.L76
 1409              		.cfi_endproc
 1410              	.LFE141:
 1412              		.section	.text.DFU_Detach,"ax",%progbits
 1413              		.align	1
 1414              		.syntax unified
 1415              		.thumb
 1416              		.thumb_func
 1417              		.fpu fpv4-sp-d16
 1419              	DFU_Detach:
 1420              	.LVL90:
 1421              	.LFB140:
 728:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1422              		.loc 1 728 1 is_stmt 1 view -0
 1423              		.cfi_startproc
 1424              		@ args = 0, pretend = 0, frame = 0
 1425              		@ frame_needed = 0, uses_anonymous_args = 0
 728:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1426              		.loc 1 728 1 is_stmt 0 view .LVU497
 1427 0000 10B5     		push	{r4, lr}
 1428              	.LCFI11:
 1429              		.cfi_def_cfa_offset 8
 1430              		.cfi_offset 4, -8
 1431              		.cfi_offset 14, -4
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 101


 1432 0002 0446     		mov	r4, r0
 729:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1433              		.loc 1 729 3 is_stmt 1 view .LVU498
 731:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1434              		.loc 1 731 3 view .LVU499
 731:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1435              		.loc 1 731 8 is_stmt 0 view .LVU500
 1436 0004 D0F8B832 		ldr	r3, [r0, #696]
 1437              	.LVL91:
 733:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       || hdfu->dev_state == DFU_STATE_DNLOAD_IDLE || hdfu->dev_state == DFU_STATE_MANIFEST_SYNC
 1438              		.loc 1 733 3 is_stmt 1 view .LVU501
 733:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       || hdfu->dev_state == DFU_STATE_DNLOAD_IDLE || hdfu->dev_state == DFU_STATE_MANIFEST_SYNC
 1439              		.loc 1 733 11 is_stmt 0 view .LVU502
 1440 0008 93F81804 		ldrb	r0, [r3, #1048]	@ zero_extendqisi2
 1441              	.LVL92:
 733:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       || hdfu->dev_state == DFU_STATE_DNLOAD_IDLE || hdfu->dev_state == DFU_STATE_MANIFEST_SYNC
 1442              		.loc 1 733 41 view .LVU503
 1443 000c 821E     		subs	r2, r0, #2
 1444 000e D2B2     		uxtb	r2, r2
 733:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       || hdfu->dev_state == DFU_STATE_DNLOAD_IDLE || hdfu->dev_state == DFU_STATE_MANIFEST_SYNC
 1445              		.loc 1 733 6 view .LVU504
 1446 0010 012A     		cmp	r2, #1
 1447 0012 05D9     		bls	.L85
 734:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       || hdfu->dev_state == DFU_STATE_UPLOAD_IDLE)
 1448              		.loc 1 734 7 view .LVU505
 1449 0014 0528     		cmp	r0, #5
 1450 0016 03D0     		beq	.L85
 734:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       || hdfu->dev_state == DFU_STATE_UPLOAD_IDLE)
 1451              		.loc 1 734 51 discriminator 1 view .LVU506
 1452 0018 0628     		cmp	r0, #6
 1453 001a 01D0     		beq	.L85
 735:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1454              		.loc 1 735 7 view .LVU507
 1455 001c 0928     		cmp	r0, #9
 1456 001e 13D1     		bne	.L86
 1457              	.L85:
 738:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[0] = DFU_ERROR_NONE;
 1458              		.loc 1 738 5 is_stmt 1 view .LVU508
 738:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[0] = DFU_ERROR_NONE;
 1459              		.loc 1 738 21 is_stmt 0 view .LVU509
 1460 0020 0220     		movs	r0, #2
 1461 0022 83F81804 		strb	r0, [r3, #1048]
 739:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0U;
 1462              		.loc 1 739 5 is_stmt 1 view .LVU510
 739:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0U;
 1463              		.loc 1 739 25 is_stmt 0 view .LVU511
 1464 0026 0022     		movs	r2, #0
 1465 0028 83F81024 		strb	r2, [r3, #1040]
 740:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 1466              		.loc 1 740 5 is_stmt 1 view .LVU512
 740:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 1467              		.loc 1 740 25 is_stmt 0 view .LVU513
 1468 002c 83F81124 		strb	r2, [r3, #1041]
 741:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U; /*bwPollTimeout=0ms*/
 1469              		.loc 1 741 5 is_stmt 1 view .LVU514
 741:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U; /*bwPollTimeout=0ms*/
 1470              		.loc 1 741 25 is_stmt 0 view .LVU515
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 102


 1471 0030 83F81224 		strb	r2, [r3, #1042]
 742:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;
 1472              		.loc 1 742 5 is_stmt 1 view .LVU516
 742:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = hdfu->dev_state;
 1473              		.loc 1 742 25 is_stmt 0 view .LVU517
 1474 0034 83F81324 		strb	r2, [r3, #1043]
 743:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[5] = 0U; /*iString*/
 1475              		.loc 1 743 5 is_stmt 1 view .LVU518
 743:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[5] = 0U; /*iString*/
 1476              		.loc 1 743 25 is_stmt 0 view .LVU519
 1477 0038 83F81404 		strb	r0, [r3, #1044]
 744:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wblock_num = 0U;
 1478              		.loc 1 744 5 is_stmt 1 view .LVU520
 744:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wblock_num = 0U;
 1479              		.loc 1 744 25 is_stmt 0 view .LVU521
 1480 003c 83F81524 		strb	r2, [r3, #1045]
 745:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wlength = 0U;
 1481              		.loc 1 745 5 is_stmt 1 view .LVU522
 745:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wlength = 0U;
 1482              		.loc 1 745 22 is_stmt 0 view .LVU523
 1483 0040 C3F80024 		str	r2, [r3, #1024]
 746:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 1484              		.loc 1 746 5 is_stmt 1 view .LVU524
 746:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 1485              		.loc 1 746 19 is_stmt 0 view .LVU525
 1486 0044 C3F80424 		str	r2, [r3, #1028]
 1487              	.L86:
 750:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1488              		.loc 1 750 3 is_stmt 1 view .LVU526
 750:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1489              		.loc 1 750 24 is_stmt 0 view .LVU527
 1490 0048 074B     		ldr	r3, .L90
 1491              	.LVL93:
 750:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1492              		.loc 1 750 24 view .LVU528
 1493 004a 5B7D     		ldrb	r3, [r3, #21]	@ zero_extendqisi2
 750:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1494              		.loc 1 750 6 view .LVU529
 1495 004c 13F0100F 		tst	r3, #16
 1496 0050 06D0     		beq	.L87
 753:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_Start(pdev);
 1497              		.loc 1 753 5 is_stmt 1 view .LVU530
 1498 0052 2046     		mov	r0, r4
 1499 0054 FFF7FEFF 		bl	USBD_Stop
 1500              	.LVL94:
 754:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 1501              		.loc 1 754 5 view .LVU531
 1502 0058 2046     		mov	r0, r4
 1503 005a FFF7FEFF 		bl	USBD_Start
 1504              	.LVL95:
 1505              	.L84:
 761:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1506              		.loc 1 761 1 is_stmt 0 view .LVU532
 1507 005e 10BD     		pop	{r4, pc}
 1508              	.LVL96:
 1509              	.L87:
 759:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 103


 1510              		.loc 1 759 5 is_stmt 1 view .LVU533
 1511 0060 4888     		ldrh	r0, [r1, #2]
 1512 0062 FFF7FEFF 		bl	HAL_Delay
 1513              	.LVL97:
 761:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1514              		.loc 1 761 1 is_stmt 0 view .LVU534
 1515 0066 FAE7     		b	.L84
 1516              	.L91:
 1517              		.align	2
 1518              	.L90:
 1519 0068 00000000 		.word	.LANCHOR0
 1520              		.cfi_endproc
 1521              	.LFE140:
 1523              		.section	.text.USBD_DFU_Setup,"ax",%progbits
 1524              		.align	1
 1525              		.syntax unified
 1526              		.thumb
 1527              		.thumb_func
 1528              		.fpu fpv4-sp-d16
 1530              	USBD_DFU_Setup:
 1531              	.LVL98:
 1532              	.LFB128:
 359:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1533              		.loc 1 359 1 is_stmt 1 view -0
 1534              		.cfi_startproc
 1535              		@ args = 0, pretend = 0, frame = 8
 1536              		@ frame_needed = 0, uses_anonymous_args = 0
 359:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1537              		.loc 1 359 1 is_stmt 0 view .LVU536
 1538 0000 30B5     		push	{r4, r5, lr}
 1539              	.LCFI12:
 1540              		.cfi_def_cfa_offset 12
 1541              		.cfi_offset 4, -12
 1542              		.cfi_offset 5, -8
 1543              		.cfi_offset 14, -4
 1544 0002 83B0     		sub	sp, sp, #12
 1545              	.LCFI13:
 1546              		.cfi_def_cfa_offset 24
 360:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint8_t *pbuf = 0U;
 1547              		.loc 1 360 3 is_stmt 1 view .LVU537
 361:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint16_t len = 0U;
 1548              		.loc 1 361 3 view .LVU538
 1549              	.LVL99:
 362:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint16_t status_info = 0U;
 1550              		.loc 1 362 3 view .LVU539
 363:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint8_t ret = USBD_OK;
 1551              		.loc 1 363 3 view .LVU540
 363:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint8_t ret = USBD_OK;
 1552              		.loc 1 363 12 is_stmt 0 view .LVU541
 1553 0004 0023     		movs	r3, #0
 1554 0006 ADF80630 		strh	r3, [sp, #6]	@ movhi
 364:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1555              		.loc 1 364 3 is_stmt 1 view .LVU542
 1556              	.LVL100:
 366:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1557              		.loc 1 366 3 view .LVU543
 366:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 104


 1558              		.loc 1 366 8 is_stmt 0 view .LVU544
 1559 000a D0F8B832 		ldr	r3, [r0, #696]
 1560              	.LVL101:
 368:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1561              		.loc 1 368 3 is_stmt 1 view .LVU545
 368:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1562              		.loc 1 368 14 is_stmt 0 view .LVU546
 1563 000e 0C78     		ldrb	r4, [r1]	@ zero_extendqisi2
 368:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1564              		.loc 1 368 3 view .LVU547
 1565 0010 14F06004 		ands	r4, r4, #96
 1566 0014 29D0     		beq	.L93
 1567 0016 202C     		cmp	r4, #32
 1568 0018 73D1     		bne	.L94
 371:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 1569              		.loc 1 371 7 is_stmt 1 view .LVU548
 371:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 1570              		.loc 1 371 18 is_stmt 0 view .LVU549
 1571 001a 4C78     		ldrb	r4, [r1, #1]	@ zero_extendqisi2
 1572 001c 062C     		cmp	r4, #6
 1573 001e 20D8     		bhi	.L95
 1574 0020 DFE804F0 		tbb	[pc, r4]
 1575              	.LVL102:
 1576              	.L97:
 1577 0024 1C       		.byte	(.L103-.L97)/2
 1578 0025 04       		.byte	(.L102-.L97)/2
 1579 0026 08       		.byte	(.L101-.L97)/2
 1580 0027 0C       		.byte	(.L100-.L97)/2
 1581 0028 10       		.byte	(.L99-.L97)/2
 1582 0029 14       		.byte	(.L98-.L97)/2
 1583 002a 18       		.byte	(.L96-.L97)/2
 1584 002b 00       		.p2align 1
 1585              	.L102:
 374:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           break;
 1586              		.loc 1 374 11 is_stmt 1 view .LVU550
 1587 002c FFF7FEFF 		bl	DFU_Download
 1588              	.LVL103:
 375:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1589              		.loc 1 375 11 view .LVU551
 364:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1590              		.loc 1 364 11 is_stmt 0 view .LVU552
 1591 0030 0024     		movs	r4, #0
 375:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1592              		.loc 1 375 11 view .LVU553
 1593 0032 69E0     		b	.L104
 1594              	.LVL104:
 1595              	.L101:
 378:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           break;
 1596              		.loc 1 378 11 is_stmt 1 view .LVU554
 1597 0034 FFF7FEFF 		bl	DFU_Upload
 1598              	.LVL105:
 379:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1599              		.loc 1 379 11 view .LVU555
 364:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1600              		.loc 1 364 11 is_stmt 0 view .LVU556
 1601 0038 0024     		movs	r4, #0
 379:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 105


 1602              		.loc 1 379 11 view .LVU557
 1603 003a 65E0     		b	.L104
 1604              	.LVL106:
 1605              	.L100:
 382:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           break;
 1606              		.loc 1 382 11 is_stmt 1 view .LVU558
 1607 003c FFF7FEFF 		bl	DFU_GetStatus
 1608              	.LVL107:
 383:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1609              		.loc 1 383 11 view .LVU559
 364:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1610              		.loc 1 364 11 is_stmt 0 view .LVU560
 1611 0040 0024     		movs	r4, #0
 383:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1612              		.loc 1 383 11 view .LVU561
 1613 0042 61E0     		b	.L104
 1614              	.LVL108:
 1615              	.L99:
 386:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           break;
 1616              		.loc 1 386 11 is_stmt 1 view .LVU562
 1617 0044 FFF7FEFF 		bl	DFU_ClearStatus
 1618              	.LVL109:
 387:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1619              		.loc 1 387 11 view .LVU563
 364:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1620              		.loc 1 364 11 is_stmt 0 view .LVU564
 1621 0048 0024     		movs	r4, #0
 387:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1622              		.loc 1 387 11 view .LVU565
 1623 004a 5DE0     		b	.L104
 1624              	.LVL110:
 1625              	.L98:
 390:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           break;
 1626              		.loc 1 390 11 is_stmt 1 view .LVU566
 1627 004c FFF7FEFF 		bl	DFU_GetState
 1628              	.LVL111:
 391:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1629              		.loc 1 391 11 view .LVU567
 364:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1630              		.loc 1 364 11 is_stmt 0 view .LVU568
 1631 0050 0024     		movs	r4, #0
 391:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1632              		.loc 1 391 11 view .LVU569
 1633 0052 59E0     		b	.L104
 1634              	.LVL112:
 1635              	.L96:
 394:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           break;
 1636              		.loc 1 394 11 is_stmt 1 view .LVU570
 1637 0054 FFF7FEFF 		bl	DFU_Abort
 1638              	.LVL113:
 395:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1639              		.loc 1 395 11 view .LVU571
 364:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1640              		.loc 1 364 11 is_stmt 0 view .LVU572
 1641 0058 0024     		movs	r4, #0
 395:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1642              		.loc 1 395 11 view .LVU573
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 106


 1643 005a 55E0     		b	.L104
 1644              	.LVL114:
 1645              	.L103:
 398:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           break;
 1646              		.loc 1 398 11 is_stmt 1 view .LVU574
 1647 005c FFF7FEFF 		bl	DFU_Detach
 1648              	.LVL115:
 399:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1649              		.loc 1 399 11 view .LVU575
 1650 0060 52E0     		b	.L104
 1651              	.LVL116:
 1652              	.L95:
 402:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           ret = USBD_FAIL;
 1653              		.loc 1 402 11 view .LVU576
 1654 0062 FFF7FEFF 		bl	USBD_CtlError
 1655              	.LVL117:
 403:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           break;
 1656              		.loc 1 403 11 view .LVU577
 404:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 1657              		.loc 1 404 11 view .LVU578
 403:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           break;
 1658              		.loc 1 403 15 is_stmt 0 view .LVU579
 1659 0066 0224     		movs	r4, #2
 404:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 1660              		.loc 1 404 11 view .LVU580
 1661 0068 4EE0     		b	.L104
 1662              	.LVL118:
 1663              	.L93:
 409:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 1664              		.loc 1 409 7 is_stmt 1 view .LVU581
 409:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       {
 1665              		.loc 1 409 18 is_stmt 0 view .LVU582
 1666 006a 4D78     		ldrb	r5, [r1, #1]	@ zero_extendqisi2
 1667 006c 0B2D     		cmp	r5, #11
 1668 006e 44D8     		bhi	.L105
 1669 0070 DFE805F0 		tbb	[pc, r5]
 1670              	.L107:
 1671 0074 06       		.byte	(.L110-.L107)/2
 1672 0075 43       		.byte	(.L105-.L107)/2
 1673 0076 43       		.byte	(.L105-.L107)/2
 1674 0077 43       		.byte	(.L105-.L107)/2
 1675 0078 43       		.byte	(.L105-.L107)/2
 1676 0079 43       		.byte	(.L105-.L107)/2
 1677 007a 15       		.byte	(.L109-.L107)/2
 1678 007b 43       		.byte	(.L105-.L107)/2
 1679 007c 43       		.byte	(.L105-.L107)/2
 1680 007d 43       		.byte	(.L105-.L107)/2
 1681 007e 24       		.byte	(.L108-.L107)/2
 1682 007f 32       		.byte	(.L106-.L107)/2
 1683              		.p2align 1
 1684              	.L110:
 412:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           {
 1685              		.loc 1 412 11 is_stmt 1 view .LVU583
 412:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           {
 1686              		.loc 1 412 19 is_stmt 0 view .LVU584
 1687 0080 90F89C32 		ldrb	r3, [r0, #668]	@ zero_extendqisi2
 1688              	.LVL119:
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 107


 412:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           {
 1689              		.loc 1 412 14 view .LVU585
 1690 0084 032B     		cmp	r3, #3
 1691 0086 03D0     		beq	.L118
 418:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             ret = USBD_FAIL;
 1692              		.loc 1 418 13 is_stmt 1 view .LVU586
 1693 0088 FFF7FEFF 		bl	USBD_CtlError
 1694              	.LVL120:
 419:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           }
 1695              		.loc 1 419 13 view .LVU587
 419:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           }
 1696              		.loc 1 419 17 is_stmt 0 view .LVU588
 1697 008c 0224     		movs	r4, #2
 1698 008e 3BE0     		b	.L104
 1699              	.LVL121:
 1700              	.L118:
 414:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           }
 1701              		.loc 1 414 13 is_stmt 1 view .LVU589
 1702 0090 0222     		movs	r2, #2
 1703 0092 0DF10601 		add	r1, sp, #6
 1704              	.LVL122:
 414:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           }
 1705              		.loc 1 414 13 is_stmt 0 view .LVU590
 1706 0096 FFF7FEFF 		bl	USBD_CtlSendData
 1707              	.LVL123:
 364:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1708              		.loc 1 364 11 view .LVU591
 1709 009a 2C46     		mov	r4, r5
 1710 009c 34E0     		b	.L104
 1711              	.LVL124:
 1712              	.L109:
 424:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           {
 1713              		.loc 1 424 11 is_stmt 1 view .LVU592
 424:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           {
 1714              		.loc 1 424 19 is_stmt 0 view .LVU593
 1715 009e 4B88     		ldrh	r3, [r1, #2]
 1716              	.LVL125:
 424:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           {
 1717              		.loc 1 424 34 view .LVU594
 1718 00a0 1B0A     		lsrs	r3, r3, #8
 424:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           {
 1719              		.loc 1 424 14 view .LVU595
 1720 00a2 212B     		cmp	r3, #33
 1721 00a4 04D0     		beq	.L119
 362:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint16_t status_info = 0U;
 1722              		.loc 1 362 12 view .LVU596
 1723 00a6 0022     		movs	r2, #0
 361:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   uint16_t len = 0U;
 1724              		.loc 1 361 12 view .LVU597
 1725 00a8 1146     		mov	r1, r2
 1726              	.LVL126:
 1727              	.L112:
 430:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           break;
 1728              		.loc 1 430 11 is_stmt 1 view .LVU598
 1729 00aa FFF7FEFF 		bl	USBD_CtlSendData
 1730              	.LVL127:
 431:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 108


 1731              		.loc 1 431 11 view .LVU599
 1732 00ae 2BE0     		b	.L104
 1733              	.LVL128:
 1734              	.L119:
 426:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             len = MIN(USB_DFU_DESC_SIZ, req->wLength);
 1735              		.loc 1 426 13 view .LVU600
 427:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           }
 1736              		.loc 1 427 13 view .LVU601
 427:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           }
 1737              		.loc 1 427 19 is_stmt 0 view .LVU602
 1738 00b0 CA88     		ldrh	r2, [r1, #6]
 427:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           }
 1739              		.loc 1 427 17 view .LVU603
 1740 00b2 092A     		cmp	r2, #9
 1741 00b4 28BF     		it	cs
 1742 00b6 0922     		movcs	r2, #9
 1743              	.LVL129:
 426:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             len = MIN(USB_DFU_DESC_SIZ, req->wLength);
 1744              		.loc 1 426 18 view .LVU604
 1745 00b8 1549     		ldr	r1, .L121
 1746              	.LVL130:
 426:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             len = MIN(USB_DFU_DESC_SIZ, req->wLength);
 1747              		.loc 1 426 18 view .LVU605
 1748 00ba F6E7     		b	.L112
 1749              	.LVL131:
 1750              	.L108:
 434:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           {
 1751              		.loc 1 434 11 is_stmt 1 view .LVU606
 434:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           {
 1752              		.loc 1 434 19 is_stmt 0 view .LVU607
 1753 00bc 90F89C22 		ldrb	r2, [r0, #668]	@ zero_extendqisi2
 434:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           {
 1754              		.loc 1 434 14 view .LVU608
 1755 00c0 032A     		cmp	r2, #3
 1756 00c2 03D0     		beq	.L120
 440:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             ret = USBD_FAIL;
 1757              		.loc 1 440 13 is_stmt 1 view .LVU609
 1758 00c4 FFF7FEFF 		bl	USBD_CtlError
 1759              	.LVL132:
 441:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           }
 1760              		.loc 1 441 13 view .LVU610
 441:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           }
 1761              		.loc 1 441 17 is_stmt 0 view .LVU611
 1762 00c8 0224     		movs	r4, #2
 1763 00ca 1DE0     		b	.L104
 1764              	.LVL133:
 1765              	.L120:
 436:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           }
 1766              		.loc 1 436 13 is_stmt 1 view .LVU612
 1767 00cc 0122     		movs	r2, #1
 1768 00ce 03F20C41 		addw	r1, r3, #1036
 1769              	.LVL134:
 436:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           }
 1770              		.loc 1 436 13 is_stmt 0 view .LVU613
 1771 00d2 FFF7FEFF 		bl	USBD_CtlSendData
 1772              	.LVL135:
 436:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           }
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 109


 1773              		.loc 1 436 13 view .LVU614
 1774 00d6 17E0     		b	.L104
 1775              	.LVL136:
 1776              	.L106:
 446:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           {
 1777              		.loc 1 446 11 is_stmt 1 view .LVU615
 446:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           {
 1778              		.loc 1 446 15 is_stmt 0 view .LVU616
 1779 00d8 8C78     		ldrb	r4, [r1, #2]	@ zero_extendqisi2
 446:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           {
 1780              		.loc 1 446 14 view .LVU617
 1781 00da 54B9     		cbnz	r4, .L114
 448:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             {
 1782              		.loc 1 448 13 is_stmt 1 view .LVU618
 448:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             {
 1783              		.loc 1 448 21 is_stmt 0 view .LVU619
 1784 00dc 90F89C22 		ldrb	r2, [r0, #668]	@ zero_extendqisi2
 448:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             {
 1785              		.loc 1 448 16 view .LVU620
 1786 00e0 032A     		cmp	r2, #3
 1787 00e2 02D1     		bne	.L115
 450:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             }
 1788              		.loc 1 450 15 is_stmt 1 view .LVU621
 450:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             }
 1789              		.loc 1 450 33 is_stmt 0 view .LVU622
 1790 00e4 C3F80C44 		str	r4, [r3, #1036]
 1791 00e8 0EE0     		b	.L104
 1792              	.L115:
 454:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****               ret = USBD_FAIL;
 1793              		.loc 1 454 15 is_stmt 1 view .LVU623
 1794 00ea FFF7FEFF 		bl	USBD_CtlError
 1795              	.LVL137:
 455:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             }
 1796              		.loc 1 455 15 view .LVU624
 455:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             }
 1797              		.loc 1 455 19 is_stmt 0 view .LVU625
 1798 00ee 0224     		movs	r4, #2
 1799 00f0 0AE0     		b	.L104
 1800              	.LVL138:
 1801              	.L114:
 461:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****             ret = USBD_FAIL;
 1802              		.loc 1 461 13 is_stmt 1 view .LVU626
 1803 00f2 FFF7FEFF 		bl	USBD_CtlError
 1804              	.LVL139:
 462:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           }
 1805              		.loc 1 462 13 view .LVU627
 462:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           }
 1806              		.loc 1 462 17 is_stmt 0 view .LVU628
 1807 00f6 0224     		movs	r4, #2
 1808 00f8 06E0     		b	.L104
 1809              	.LVL140:
 1810              	.L105:
 467:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           ret = USBD_FAIL;
 1811              		.loc 1 467 11 is_stmt 1 view .LVU629
 1812 00fa FFF7FEFF 		bl	USBD_CtlError
 1813              	.LVL141:
 468:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           break;
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 110


 1814              		.loc 1 468 11 view .LVU630
 469:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 1815              		.loc 1 469 11 view .LVU631
 468:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****           break;
 1816              		.loc 1 468 15 is_stmt 0 view .LVU632
 1817 00fe 0224     		movs	r4, #2
 469:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       }
 1818              		.loc 1 469 11 view .LVU633
 1819 0100 02E0     		b	.L104
 1820              	.LVL142:
 1821              	.L94:
 474:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       ret = USBD_FAIL;
 1822              		.loc 1 474 7 is_stmt 1 view .LVU634
 1823 0102 FFF7FEFF 		bl	USBD_CtlError
 1824              	.LVL143:
 475:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 1825              		.loc 1 475 7 view .LVU635
 476:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 1826              		.loc 1 476 7 view .LVU636
 475:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****       break;
 1827              		.loc 1 475 11 is_stmt 0 view .LVU637
 1828 0106 0224     		movs	r4, #2
 1829              	.LVL144:
 1830              	.L104:
 479:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 1831              		.loc 1 479 3 is_stmt 1 view .LVU638
 480:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1832              		.loc 1 480 1 is_stmt 0 view .LVU639
 1833 0108 2046     		mov	r0, r4
 1834 010a 03B0     		add	sp, sp, #12
 1835              	.LCFI14:
 1836              		.cfi_def_cfa_offset 12
 1837              		@ sp needed
 1838 010c 30BD     		pop	{r4, r5, pc}
 1839              	.LVL145:
 1840              	.L122:
 480:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1841              		.loc 1 480 1 view .LVU640
 1842 010e 00BF     		.align	2
 1843              	.L121:
 1844 0110 12000000 		.word	.LANCHOR0+18
 1845              		.cfi_endproc
 1846              	.LFE128:
 1848              		.section	.text.USBD_DFU_DeInit,"ax",%progbits
 1849              		.align	1
 1850              		.syntax unified
 1851              		.thumb
 1852              		.thumb_func
 1853              		.fpu fpv4-sp-d16
 1855              	USBD_DFU_DeInit:
 1856              	.LVL146:
 1857              	.LFB127:
 327:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1858              		.loc 1 327 1 is_stmt 1 view -0
 1859              		.cfi_startproc
 1860              		@ args = 0, pretend = 0, frame = 0
 1861              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 111


 328:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu = (USBD_DFU_HandleTypeDef *) pdev->pClassData;
 1862              		.loc 1 328 3 view .LVU642
 329:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1863              		.loc 1 329 3 view .LVU643
 329:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1864              		.loc 1 329 8 is_stmt 0 view .LVU644
 1865 0000 D0F8B832 		ldr	r3, [r0, #696]
 1866              	.LVL147:
 331:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->wlength = 0U;
 1867              		.loc 1 331 3 is_stmt 1 view .LVU645
 331:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->wlength = 0U;
 1868              		.loc 1 331 20 is_stmt 0 view .LVU646
 1869 0004 0022     		movs	r2, #0
 1870 0006 C3F80024 		str	r2, [r3, #1024]
 332:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1871              		.loc 1 332 3 is_stmt 1 view .LVU647
 332:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1872              		.loc 1 332 17 is_stmt 0 view .LVU648
 1873 000a C3F80424 		str	r2, [r3, #1028]
 334:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->dev_status[0] = DFU_ERROR_NONE;
 1874              		.loc 1 334 3 is_stmt 1 view .LVU649
 334:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->dev_status[0] = DFU_ERROR_NONE;
 1875              		.loc 1 334 19 is_stmt 0 view .LVU650
 1876 000e 0221     		movs	r1, #2
 1877              	.LVL148:
 334:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->dev_status[0] = DFU_ERROR_NONE;
 1878              		.loc 1 334 19 view .LVU651
 1879 0010 83F81814 		strb	r1, [r3, #1048]
 335:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->dev_status[4] = DFU_STATE_IDLE;
 1880              		.loc 1 335 3 is_stmt 1 view .LVU652
 335:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   hdfu->dev_status[4] = DFU_STATE_IDLE;
 1881              		.loc 1 335 23 is_stmt 0 view .LVU653
 1882 0014 83F81024 		strb	r2, [r3, #1040]
 336:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1883              		.loc 1 336 3 is_stmt 1 view .LVU654
 336:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1884              		.loc 1 336 23 is_stmt 0 view .LVU655
 1885 0018 83F81414 		strb	r1, [r3, #1044]
 339:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1886              		.loc 1 339 3 is_stmt 1 view .LVU656
 339:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1887              		.loc 1 339 11 is_stmt 0 view .LVU657
 1888 001c D0F8B832 		ldr	r3, [r0, #696]
 1889              	.LVL149:
 339:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1890              		.loc 1 339 6 view .LVU658
 1891 0020 73B1     		cbz	r3, .L126
 327:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1892              		.loc 1 327 1 view .LVU659
 1893 0022 10B5     		push	{r4, lr}
 1894              	.LCFI15:
 1895              		.cfi_def_cfa_offset 8
 1896              		.cfi_offset 4, -8
 1897              		.cfi_offset 14, -4
 1898 0024 0446     		mov	r4, r0
 342:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_free(pdev->pClassData);
 1899              		.loc 1 342 5 is_stmt 1 view .LVU660
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 112


 342:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_free(pdev->pClassData);
 1900              		.loc 1 342 35 is_stmt 0 view .LVU661
 1901 0026 D0F8BC32 		ldr	r3, [r0, #700]
 342:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_free(pdev->pClassData);
 1902              		.loc 1 342 47 view .LVU662
 1903 002a 9B68     		ldr	r3, [r3, #8]
 342:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     USBD_free(pdev->pClassData);
 1904              		.loc 1 342 6 view .LVU663
 1905 002c 9847     		blx	r3
 1906              	.LVL150:
 343:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     pdev->pClassData = NULL;
 1907              		.loc 1 343 5 is_stmt 1 view .LVU664
 1908 002e D4F8B802 		ldr	r0, [r4, #696]
 1909 0032 FFF7FEFF 		bl	USBD_static_free
 1910              	.LVL151:
 344:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 1911              		.loc 1 344 5 view .LVU665
 344:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 1912              		.loc 1 344 22 is_stmt 0 view .LVU666
 1913 0036 0023     		movs	r3, #0
 1914 0038 C4F8B832 		str	r3, [r4, #696]
 347:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 1915              		.loc 1 347 3 is_stmt 1 view .LVU667
 348:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1916              		.loc 1 348 1 is_stmt 0 view .LVU668
 1917 003c 0020     		movs	r0, #0
 1918 003e 10BD     		pop	{r4, pc}
 1919              	.LVL152:
 1920              	.L126:
 1921              	.LCFI16:
 1922              		.cfi_def_cfa_offset 0
 1923              		.cfi_restore 4
 1924              		.cfi_restore 14
 347:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 1925              		.loc 1 347 3 is_stmt 1 view .LVU669
 348:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1926              		.loc 1 348 1 is_stmt 0 view .LVU670
 1927 0040 0020     		movs	r0, #0
 1928              	.LVL153:
 348:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1929              		.loc 1 348 1 view .LVU671
 1930 0042 7047     		bx	lr
 1931              		.cfi_endproc
 1932              	.LFE127:
 1934              		.section	.text.USBD_DFU_Init,"ax",%progbits
 1935              		.align	1
 1936              		.syntax unified
 1937              		.thumb
 1938              		.thumb_func
 1939              		.fpu fpv4-sp-d16
 1941              	USBD_DFU_Init:
 1942              	.LVL154:
 1943              	.LFB126:
 280:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1944              		.loc 1 280 1 is_stmt 1 view -0
 1945              		.cfi_startproc
 1946              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 113


 1947              		@ frame_needed = 0, uses_anonymous_args = 0
 280:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   USBD_DFU_HandleTypeDef   *hdfu;
 1948              		.loc 1 280 1 is_stmt 0 view .LVU673
 1949 0000 10B5     		push	{r4, lr}
 1950              	.LCFI17:
 1951              		.cfi_def_cfa_offset 8
 1952              		.cfi_offset 4, -8
 1953              		.cfi_offset 14, -4
 1954 0002 0446     		mov	r4, r0
 281:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1955              		.loc 1 281 3 is_stmt 1 view .LVU674
 284:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1956              		.loc 1 284 3 view .LVU675
 284:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1957              		.loc 1 284 22 is_stmt 0 view .LVU676
 1958 0004 40F21C40 		movw	r0, #1052
 1959              	.LVL155:
 284:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1960              		.loc 1 284 22 view .LVU677
 1961 0008 FFF7FEFF 		bl	USBD_static_malloc
 1962              	.LVL156:
 284:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1963              		.loc 1 284 20 view .LVU678
 1964 000c C4F8B802 		str	r0, [r4, #696]
 286:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1965              		.loc 1 286 3 is_stmt 1 view .LVU679
 286:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 1966              		.loc 1 286 6 is_stmt 0 view .LVU680
 1967 0010 08B3     		cbz	r0, .L131
 292:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1968              		.loc 1 292 5 is_stmt 1 view .LVU681
 1969              	.LVL157:
 294:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->data_ptr = USBD_DFU_APP_DEFAULT_ADD;
 1970              		.loc 1 294 5 view .LVU682
 294:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->data_ptr = USBD_DFU_APP_DEFAULT_ADD;
 1971              		.loc 1 294 23 is_stmt 0 view .LVU683
 1972 0012 0023     		movs	r3, #0
 1973 0014 C0F80C34 		str	r3, [r0, #1036]
 295:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wblock_num = 0U;
 1974              		.loc 1 295 5 is_stmt 1 view .LVU684
 295:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wblock_num = 0U;
 1975              		.loc 1 295 20 is_stmt 0 view .LVU685
 1976 0018 4FF00062 		mov	r2, #134217728
 1977 001c C0F80824 		str	r2, [r0, #1032]
 296:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wlength = 0U;
 1978              		.loc 1 296 5 is_stmt 1 view .LVU686
 296:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->wlength = 0U;
 1979              		.loc 1 296 22 is_stmt 0 view .LVU687
 1980 0020 C0F80034 		str	r3, [r0, #1024]
 297:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1981              		.loc 1 297 5 is_stmt 1 view .LVU688
 297:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1982              		.loc 1 297 19 is_stmt 0 view .LVU689
 1983 0024 C0F80434 		str	r3, [r0, #1028]
 299:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_IDLE;
 1984              		.loc 1 299 5 is_stmt 1 view .LVU690
 299:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_state = DFU_STATE_IDLE;
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 114


 1985              		.loc 1 299 23 is_stmt 0 view .LVU691
 1986 0028 80F81934 		strb	r3, [r0, #1049]
 300:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1987              		.loc 1 300 5 is_stmt 1 view .LVU692
 300:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 1988              		.loc 1 300 21 is_stmt 0 view .LVU693
 1989 002c 0222     		movs	r2, #2
 1990 002e 80F81824 		strb	r2, [r0, #1048]
 302:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0U;
 1991              		.loc 1 302 5 is_stmt 1 view .LVU694
 302:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[1] = 0U;
 1992              		.loc 1 302 25 is_stmt 0 view .LVU695
 1993 0032 80F81034 		strb	r3, [r0, #1040]
 303:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 1994              		.loc 1 303 5 is_stmt 1 view .LVU696
 303:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[2] = 0U;
 1995              		.loc 1 303 25 is_stmt 0 view .LVU697
 1996 0036 80F81134 		strb	r3, [r0, #1041]
 304:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U;
 1997              		.loc 1 304 5 is_stmt 1 view .LVU698
 304:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[3] = 0U;
 1998              		.loc 1 304 25 is_stmt 0 view .LVU699
 1999 003a 80F81234 		strb	r3, [r0, #1042]
 305:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = DFU_STATE_IDLE;
 2000              		.loc 1 305 5 is_stmt 1 view .LVU700
 305:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[4] = DFU_STATE_IDLE;
 2001              		.loc 1 305 25 is_stmt 0 view .LVU701
 2002 003e 80F81334 		strb	r3, [r0, #1043]
 306:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[5] = 0U;
 2003              		.loc 1 306 5 is_stmt 1 view .LVU702
 306:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     hdfu->dev_status[5] = 0U;
 2004              		.loc 1 306 25 is_stmt 0 view .LVU703
 2005 0042 80F81424 		strb	r2, [r0, #1044]
 307:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 2006              		.loc 1 307 5 is_stmt 1 view .LVU704
 307:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 2007              		.loc 1 307 25 is_stmt 0 view .LVU705
 2008 0046 80F81534 		strb	r3, [r0, #1045]
 310:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 2009              		.loc 1 310 5 is_stmt 1 view .LVU706
 310:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 2010              		.loc 1 310 39 is_stmt 0 view .LVU707
 2011 004a D4F8BC32 		ldr	r3, [r4, #700]
 310:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 2012              		.loc 1 310 51 view .LVU708
 2013 004e 5B68     		ldr	r3, [r3, #4]
 310:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 2014              		.loc 1 310 10 view .LVU709
 2015 0050 9847     		blx	r3
 2016              	.LVL158:
 310:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     {
 2017              		.loc 1 310 8 view .LVU710
 2018 0052 10B9     		cbnz	r0, .L132
 2019              	.L130:
 316:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 2020              		.loc 1 316 1 view .LVU711
 2021 0054 10BD     		pop	{r4, pc}
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 115


 2022              	.LVL159:
 2023              	.L131:
 288:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 2024              		.loc 1 288 12 view .LVU712
 2025 0056 0220     		movs	r0, #2
 2026 0058 FCE7     		b	.L130
 2027              	.L132:
 312:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****     }
 2028              		.loc 1 312 14 view .LVU713
 2029 005a 0220     		movs	r0, #2
 2030 005c FAE7     		b	.L130
 2031              		.cfi_endproc
 2032              	.LFE126:
 2034              		.section	.text.USBD_DFU_RegisterMedia,"ax",%progbits
 2035              		.align	1
 2036              		.global	USBD_DFU_RegisterMedia
 2037              		.syntax unified
 2038              		.thumb
 2039              		.thumb_func
 2040              		.fpu fpv4-sp-d16
 2042              	USBD_DFU_RegisterMedia:
 2043              	.LVL160:
 2044              	.LFB139:
 709:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   if (fops != NULL)
 2045              		.loc 1 709 1 is_stmt 1 view -0
 2046              		.cfi_startproc
 2047              		@ args = 0, pretend = 0, frame = 0
 2048              		@ frame_needed = 0, uses_anonymous_args = 0
 2049              		@ link register save eliminated.
 710:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 2050              		.loc 1 710 3 view .LVU715
 710:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   {
 2051              		.loc 1 710 6 is_stmt 0 view .LVU716
 2052 0000 09B1     		cbz	r1, .L135
 712:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 2053              		.loc 1 712 5 is_stmt 1 view .LVU717
 712:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c ****   }
 2054              		.loc 1 712 21 is_stmt 0 view .LVU718
 2055 0002 C0F8BC12 		str	r1, [r0, #700]
 2056              	.L135:
 714:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** }
 2057              		.loc 1 714 3 is_stmt 1 view .LVU719
 715:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 2058              		.loc 1 715 1 is_stmt 0 view .LVU720
 2059 0006 0020     		movs	r0, #0
 2060              	.LVL161:
 715:Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Src/usbd_dfu.c **** 
 2061              		.loc 1 715 1 view .LVU721
 2062 0008 7047     		bx	lr
 2063              		.cfi_endproc
 2064              	.LFE139:
 2066              		.global	USBD_DFU
 2067              		.section	.bss.USBD_StrDesc.10846,"aw",%nobits
 2068              		.align	2
 2069              		.set	.LANCHOR2,. + 0
 2072              	USBD_StrDesc.10846:
 2073 0000 00000000 		.space	255
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 116


 2073      00000000 
 2073      00000000 
 2073      00000000 
 2073      00000000 
 2074              		.section	.data.USBD_DFU,"aw"
 2075              		.align	2
 2078              	USBD_DFU:
 2079 0000 00000000 		.word	USBD_DFU_Init
 2080 0004 00000000 		.word	USBD_DFU_DeInit
 2081 0008 00000000 		.word	USBD_DFU_Setup
 2082 000c 00000000 		.word	USBD_DFU_EP0_TxReady
 2083 0010 00000000 		.word	USBD_DFU_EP0_RxReady
 2084 0014 00000000 		.word	USBD_DFU_DataIn
 2085 0018 00000000 		.word	USBD_DFU_DataOut
 2086 001c 00000000 		.word	USBD_DFU_SOF
 2087 0020 00000000 		.word	USBD_DFU_IsoINIncomplete
 2088 0024 00000000 		.word	USBD_DFU_IsoOutIncomplete
 2089 0028 00000000 		.word	USBD_DFU_GetCfgDesc
 2090 002c 00000000 		.word	USBD_DFU_GetCfgDesc
 2091 0030 00000000 		.word	USBD_DFU_GetCfgDesc
 2092 0034 00000000 		.word	USBD_DFU_GetDeviceQualifierDesc
 2093 0038 00000000 		.word	USBD_DFU_GetUsrStringDesc
 2094              		.section	.data.USBD_DFU_CfgDesc,"aw"
 2095              		.align	2
 2096              		.set	.LANCHOR0,. + 0
 2099              	USBD_DFU_CfgDesc:
 2100 0000 09021B00 		.ascii	"\011\002\033\000\001\001\002\3002\011\004\000\000\000"
 2100      010102C0 
 2100      32090400 
 2100      0000
 2101 000e FE010206 		.ascii	"\376\001\002\006\011!\013\377\000\000\004\032\001"
 2101      09210BFF 
 2101      0000041A 
 2101      01
 2102              		.section	.data.USBD_DFU_DeviceQualifierDesc,"aw"
 2103              		.align	2
 2104              		.set	.LANCHOR1,. + 0
 2107              	USBD_DFU_DeviceQualifierDesc:
 2108 0000 0A060002 		.ascii	"\012\006\000\002\000\000\000@\001\000"
 2108      00000040 
 2108      0100
 2109              		.text
 2110              	.Letext0:
 2111              		.file 4 "c:\\users\\pierre-anthony\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgcc
 2112              		.file 5 "c:\\users\\pierre-anthony\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgcc
 2113              		.file 6 "c:\\users\\pierre-anthony\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgcc
 2114              		.file 7 "c:\\users\\pierre-anthony\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgcc
 2115              		.file 8 "c:\\users\\pierre-anthony\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgcc
 2116              		.file 9 "c:\\users\\pierre-anthony\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgcc
 2117              		.file 10 "c:\\users\\pierre-anthony\\.vscode\\extensions\\buzzyelectronics.stm-helper-1.2.9\\armgc
 2118              		.file 11 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 2119              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 2120              		.file 13 "Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_def.h"
 2121              		.file 14 "Middlewares/ST/STM32_USB_Device_Library/Class/DFU/Inc/usbd_dfu.h"
 2122              		.file 15 "Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_core.h"
 2123              		.file 16 "Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_ioreq.h"
 2124              		.file 17 "Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_ctlreq.h"
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 117


 2125              		.file 18 "USB_DEVICE/Target/usbd_conf.h"
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 118


DEFINED SYMBOLS
                            *ABS*:0000000000000000 usbd_dfu.c
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:18     .text.USBD_DFU_GetCfgDesc:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:25     .text.USBD_DFU_GetCfgDesc:0000000000000000 USBD_DFU_GetCfgDesc
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:47     .text.USBD_DFU_GetCfgDesc:0000000000000008 $d
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:52     .text.USBD_DFU_DataIn:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:58     .text.USBD_DFU_DataIn:0000000000000000 USBD_DFU_DataIn
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:76     .text.USBD_DFU_EP0_RxReady:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:82     .text.USBD_DFU_EP0_RxReady:0000000000000000 USBD_DFU_EP0_RxReady
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:100    .text.USBD_DFU_SOF:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:106    .text.USBD_DFU_SOF:0000000000000000 USBD_DFU_SOF
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:124    .text.USBD_DFU_IsoINIncomplete:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:130    .text.USBD_DFU_IsoINIncomplete:0000000000000000 USBD_DFU_IsoINIncomplete
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:148    .text.USBD_DFU_IsoOutIncomplete:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:154    .text.USBD_DFU_IsoOutIncomplete:0000000000000000 USBD_DFU_IsoOutIncomplete
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:172    .text.USBD_DFU_DataOut:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:178    .text.USBD_DFU_DataOut:0000000000000000 USBD_DFU_DataOut
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:196    .text.USBD_DFU_GetDeviceQualifierDesc:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:202    .text.USBD_DFU_GetDeviceQualifierDesc:0000000000000000 USBD_DFU_GetDeviceQualifierDesc
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:223    .text.USBD_DFU_GetDeviceQualifierDesc:0000000000000008 $d
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:228    .text.DFU_ClearStatus:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:234    .text.DFU_ClearStatus:0000000000000000 DFU_ClearStatus
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:308    .text.DFU_Abort:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:314    .text.DFU_Abort:0000000000000000 DFU_Abort
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:382    .text.USBD_DFU_GetUsrStringDesc:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:388    .text.USBD_DFU_GetUsrStringDesc:0000000000000000 USBD_DFU_GetUsrStringDesc
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:438    .text.USBD_DFU_GetUsrStringDesc:000000000000001c $d
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:443    .text.DFU_Leave:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:449    .text.DFU_Leave:0000000000000000 DFU_Leave
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:588    .text.DFU_Leave:0000000000000070 $d
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:597    .text.USBD_DFU_EP0_TxReady:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:603    .text.USBD_DFU_EP0_TxReady:0000000000000000 USBD_DFU_EP0_TxReady
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:836    .text.DFU_Upload:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:842    .text.DFU_Upload:0000000000000000 DFU_Upload
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:1062   .text.DFU_GetStatus:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:1068   .text.DFU_GetStatus:0000000000000000 DFU_GetStatus
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:1250   .text.DFU_GetStatus:00000000000000dc $d
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:1255   .text.DFU_GetState:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:1261   .text.DFU_GetState:0000000000000000 DFU_GetState
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:1292   .text.DFU_Download:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:1298   .text.DFU_Download:0000000000000000 DFU_Download
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:1413   .text.DFU_Detach:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:1419   .text.DFU_Detach:0000000000000000 DFU_Detach
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:1519   .text.DFU_Detach:0000000000000068 $d
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:1524   .text.USBD_DFU_Setup:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:1530   .text.USBD_DFU_Setup:0000000000000000 USBD_DFU_Setup
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:1577   .text.USBD_DFU_Setup:0000000000000024 $d
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:1671   .text.USBD_DFU_Setup:0000000000000074 $d
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:1683   .text.USBD_DFU_Setup:0000000000000080 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:1844   .text.USBD_DFU_Setup:0000000000000110 $d
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:1849   .text.USBD_DFU_DeInit:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:1855   .text.USBD_DFU_DeInit:0000000000000000 USBD_DFU_DeInit
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:1935   .text.USBD_DFU_Init:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:1941   .text.USBD_DFU_Init:0000000000000000 USBD_DFU_Init
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:2035   .text.USBD_DFU_RegisterMedia:0000000000000000 $t
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:2042   .text.USBD_DFU_RegisterMedia:0000000000000000 USBD_DFU_RegisterMedia
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:2078   .data.USBD_DFU:0000000000000000 USBD_DFU
ARM GAS  C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s 			page 119


C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:2068   .bss.USBD_StrDesc.10846:0000000000000000 $d
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:2072   .bss.USBD_StrDesc.10846:0000000000000000 USBD_StrDesc.10846
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:2075   .data.USBD_DFU:0000000000000000 $d
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:2095   .data.USBD_DFU_CfgDesc:0000000000000000 $d
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:2099   .data.USBD_DFU_CfgDesc:0000000000000000 USBD_DFU_CfgDesc
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:2103   .data.USBD_DFU_DeviceQualifierDesc:0000000000000000 $d
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:2107   .data.USBD_DFU_DeviceQualifierDesc:0000000000000000 USBD_DFU_DeviceQualifierDesc
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:1584   .text.USBD_DFU_Setup:000000000000002b $d
C:\Users\PIERRE~1\AppData\Local\Temp\ccx4gejg.s:1584   .text.USBD_DFU_Setup:000000000000002c $t

UNDEFINED SYMBOLS
USBD_GetString
USBD_Stop
USBD_CtlError
USBD_CtlSendData
USBD_CtlPrepareRx
USBD_Start
HAL_Delay
USBD_static_free
USBD_static_malloc
