// Seed: 2931741996
macromodule module_0;
  assign id_1 = id_1;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input  wand id_0,
    input  tri0 id_1,
    output tri1 id_2,
    output wand id_3,
    input  tri0 id_4
);
  parameter id_6 = -1;
  wire id_7, id_8;
  always @(1 or posedge -1) id_2 = 1;
  always id_6[1'b0 : 1] = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply1 id_0,
    output uwire id_1,
    input wire id_2,
    output tri id_3,
    output logic id_4,
    input wire id_5,
    input supply0 id_6,
    input uwire id_7,
    input logic id_8,
    output tri id_9,
    input uwire id_10,
    output tri0 id_11,
    input tri0 id_12
);
  always begin : LABEL_0
    id_4 <= id_8;
  end
  module_0 modCall_1 ();
endmodule
