

================================================================
== Vitis HLS Report for 'insertChecksum'
================================================================
* Date:           Sat Mar 18 14:31:46 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        icmp_server_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.218 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.21>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dataOut_internal, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dataOut_internal, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dataOut_internal, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dataOut_internal, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln363 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:363]   --->   Operation 23 'specpipeline' 'specpipeline_ln363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ic_wordCount_V_load = load i16 %ic_wordCount_V"   --->   Operation 24 'load' 'ic_wordCount_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%streamSource_V_1_load = load i1 %streamSource_V_1"   --->   Operation 25 'load' 'streamSource_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.49ns)   --->   "%switch_ln372 = switch i16 %ic_wordCount_V_load, void, i16 0, void, i16 2, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:372]   --->   Operation 26 'switch' 'switch_ln372' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %streamSource_V_1_load, void %V.i3156.case.0.i, void %V.i3156.case.1.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 27 'br' 'br_ln135' <Predicate = (ic_wordCount_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_3_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 28 'nbreadreq' 'tmp_3_i' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln135 = br void %V.i3156.exit.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 29 'br' 'br_ln135' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load)> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 30 'nbreadreq' 'tmp_2_i' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln135 = br void %V.i3156.exit.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 31 'br' 'br_ln135' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty = phi i1 %tmp_3_i, void %V.i3156.case.0.i, i1 %tmp_2_i, void %V.i3156.case.1.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 32 'phi' 'empty' <Predicate = (ic_wordCount_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln389 = br i1 %empty, void %V.i3156.exit._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:389]   --->   Operation 33 'br' 'br_ln389' <Predicate = (ic_wordCount_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %streamSource_V_1_load, void %V.i2858.case.0.i, void %V.i2858.case.1.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 34 'br' 'br_ln135' <Predicate = (ic_wordCount_V_load == 2 & empty)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_5_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 35 'nbreadreq' 'tmp_5_i' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load & empty)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 16> <FIFO>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%br_ln135 = br void %V.i2858.exit.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 36 'br' 'br_ln135' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load & empty)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_4_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 37 'nbreadreq' 'tmp_4_i' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load & empty)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 16> <FIFO>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln135 = br void %V.i2858.exit.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 38 'br' 'br_ln135' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load & empty)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_38 = phi i1 %tmp_5_i, void %V.i2858.case.0.i, i1 %tmp_4_i, void %V.i2858.case.1.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 39 'phi' 'empty_38' <Predicate = (ic_wordCount_V_load == 2 & empty)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln389 = br i1 %empty_38, void %V.i3156.exit._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:389]   --->   Operation 40 'br' 'br_ln389' <Predicate = (ic_wordCount_V_load == 2 & empty)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %streamSource_V_1_load, void %V.i2858.case.011.i, void %V.i2858.case.112.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 41 'br' 'br_ln144' <Predicate = (ic_wordCount_V_load == 2 & empty & empty_38)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.16ns)   --->   "%icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1_read_2 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 42 'read' 'icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1_read_2' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load & empty & empty_38)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_1 : Operation 43 [1/1] (1.16ns)   --->   "%icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 43 'read' 'icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_read' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load & empty & empty_38)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 16> <FIFO>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%br_ln144 = br void %V.i2858.exit10.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 44 'br' 'br_ln144' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load & empty & empty_38)> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (1.16ns)   --->   "%icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_read_2 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 45 'read' 'icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_read_2' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load & empty & empty_38)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_1 : Operation 46 [1/1] (1.16ns)   --->   "%icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 46 'read' 'icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1_read' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load & empty & empty_38)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 16> <FIFO>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln144 = br void %V.i2858.exit10.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 47 'br' 'br_ln144' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load & empty & empty_38)> <Delay = 0.38>
ST_1 : Operation 48 [1/1] (0.41ns)   --->   "%store_ln885 = store i16 3, i16 %ic_wordCount_V"   --->   Operation 48 'store' 'store_ln885' <Predicate = (ic_wordCount_V_load == 2 & empty & empty_38)> <Delay = 0.41>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln396 = br void %insertChecksum.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:396]   --->   Operation 49 'br' 'br_ln396' <Predicate = (ic_wordCount_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 50 'nbreadreq' 'tmp_i' <Predicate = (ic_wordCount_V_load == 0)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_i_37 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 51 'nbreadreq' 'tmp_i_37' <Predicate = (ic_wordCount_V_load == 0)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_1 : Operation 52 [1/1] (0.12ns)   --->   "%or_ln379 = or i1 %tmp_i, i1 %tmp_i_37" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:379]   --->   Operation 52 'or' 'or_ln379' <Predicate = (ic_wordCount_V_load == 0)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln379 = br i1 %or_ln379, void %.loopexit137.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:379]   --->   Operation 53 'br' 'br_ln379' <Predicate = (ic_wordCount_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.12ns)   --->   "%xor_ln318 = xor i1 %tmp_i, i1 1"   --->   Operation 54 'xor' 'xor_ln318' <Predicate = (ic_wordCount_V_load == 0 & or_ln379)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln380 = store i1 %xor_ln318, i1 %streamSource_V_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:380]   --->   Operation 55 'store' 'store_ln380' <Predicate = (ic_wordCount_V_load == 0 & or_ln379)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %tmp_i, void %V.i.i4567.case.1.i, void %V.i.i4567.case.0.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 56 'br' 'br_ln144' <Predicate = (ic_wordCount_V_load == 0 & or_ln379)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.16ns)   --->   "%icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 57 'read' 'icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_read' <Predicate = (ic_wordCount_V_load == 0 & or_ln379 & !tmp_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_1 : Operation 58 [1/1] (0.38ns)   --->   "%br_ln144 = br void %V.i.i4567.exit.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 58 'br' 'br_ln144' <Predicate = (ic_wordCount_V_load == 0 & or_ln379 & !tmp_i)> <Delay = 0.38>
ST_1 : Operation 59 [1/1] (1.16ns)   --->   "%icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 59 'read' 'icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1_read' <Predicate = (ic_wordCount_V_load == 0 & or_ln379 & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_1 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln144 = br void %V.i.i4567.exit.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 60 'br' 'br_ln144' <Predicate = (ic_wordCount_V_load == 0 & or_ln379 & tmp_i)> <Delay = 0.38>
ST_1 : Operation 61 [1/1] (0.41ns)   --->   "%store_ln885 = store i16 1, i16 %ic_wordCount_V"   --->   Operation 61 'store' 'store_ln885' <Predicate = (ic_wordCount_V_load == 0 & or_ln379)> <Delay = 0.41>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln387 = br void %insertChecksum.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:387]   --->   Operation 62 'br' 'br_ln387' <Predicate = (ic_wordCount_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %streamSource_V_1_load, void %V.i871.case.0.i, void %V.i871.case.1.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 63 'br' 'br_ln135' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 64 'nbreadreq' 'tmp_1_i' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & !streamSource_V_1_load)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_1 : Operation 65 [1/1] (0.38ns)   --->   "%br_ln135 = br void %V.i871.exit.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 65 'br' 'br_ln135' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & !streamSource_V_1_load)> <Delay = 0.38>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_9_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 66 'nbreadreq' 'tmp_9_i' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & streamSource_V_1_load)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_1 : Operation 67 [1/1] (0.38ns)   --->   "%br_ln135 = br void %V.i871.exit.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 67 'br' 'br_ln135' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & streamSource_V_1_load)> <Delay = 0.38>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%empty_39 = phi i1 %tmp_1_i, void %V.i871.case.0.i, i1 %tmp_9_i, void %V.i871.case.1.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 68 'phi' 'empty_39' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln398 = br i1 %empty_39, void %V.i871.exit._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:398]   --->   Operation 69 'br' 'br_ln398' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %streamSource_V_1_load, void %V.i871.case.018.i, void %V.i871.case.119.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 70 'br' 'br_ln144' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & empty_39)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.16ns)   --->   "%icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 71 'read' 'icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1_read_1' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & !streamSource_V_1_load & empty_39)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_1 : Operation 72 [1/1] (0.38ns)   --->   "%br_ln144 = br void %V.i871.exit17.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 72 'br' 'br_ln144' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & !streamSource_V_1_load & empty_39)> <Delay = 0.38>
ST_1 : Operation 73 [1/1] (1.16ns)   --->   "%icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 73 'read' 'icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_read_1' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & streamSource_V_1_load & empty_39)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_1 : Operation 74 [1/1] (0.38ns)   --->   "%br_ln144 = br void %V.i871.exit17.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 74 'br' 'br_ln144' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & streamSource_V_1_load & empty_39)> <Delay = 0.38>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_09 = phi i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1_read_1, void %V.i871.case.018.i, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_read_1, void %V.i871.case.119.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 75 'phi' 'p_09' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & empty_39)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%inputWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %p_09, i32 72" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 76 'bitselect' 'inputWord_last_V' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & empty_39)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.78ns)   --->   "%add_ln885 = add i16 %ic_wordCount_V_load, i16 1"   --->   Operation 77 'add' 'add_ln885' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & empty_39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.24ns)   --->   "%select_ln401 = select i1 %inputWord_last_V, i16 0, i16 %add_ln885" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:401]   --->   Operation 78 'select' 'select_ln401' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & empty_39)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.41ns)   --->   "%store_ln402 = store i16 %select_ln401, i16 %ic_wordCount_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:402]   --->   Operation 79 'store' 'store_ln402' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & empty_39)> <Delay = 0.41>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln406 = br void %insertChecksum.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:406]   --->   Operation 80 'br' 'br_ln406' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%phi_ln144 = phi i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1_read_2, void %V.i2858.case.011.i, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_read_2, void %V.i2858.case.112.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 81 'phi' 'phi_ln144' <Predicate = (ic_wordCount_V_load == 2 & empty & empty_38)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_11 = phi i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_read, void %V.i2858.case.011.i, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1_read, void %V.i2858.case.112.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 82 'phi' 'tmp_11' <Predicate = (ic_wordCount_V_load == 2 & empty & empty_38)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%p_Val2_s = trunc i128 %phi_ln144" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 83 'trunc' 'p_Val2_s' <Predicate = (ic_wordCount_V_load == 2 & empty & empty_38)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_s = partset i64 @llvm.part.set.i64.i16, i64 %p_Val2_s, i16 %tmp_11, i32 48, i32 63"   --->   Operation 84 'partset' 'p_Result_s' <Predicate = (ic_wordCount_V_load == 2 & empty & empty_38)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i9 @_ssdm_op_PartSelect.i9.i128.i32.i32, i128 %phi_ln144, i32 64, i32 72" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 85 'partselect' 'tmp_1' <Predicate = (ic_wordCount_V_load == 2 & empty & empty_38)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i9.i64, i9 %tmp_1, i64 %p_Result_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 86 'bitconcatenate' 'tmp_s' <Predicate = (ic_wordCount_V_load == 2 & empty & empty_38)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i73 %tmp_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 87 'zext' 'zext_ln173' <Predicate = (ic_wordCount_V_load == 2 & empty & empty_38)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %dataOut_internal, i128 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 88 'write' 'write_ln173' <Predicate = (ic_wordCount_V_load == 2 & empty & empty_38)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln395 = br void %V.i3156.exit._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:395]   --->   Operation 89 'br' 'br_ln395' <Predicate = (ic_wordCount_V_load == 2 & empty & empty_38)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp = phi i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1_read, void %V.i.i4567.case.0.i, i128 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_read, void %V.i.i4567.case.1.i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 90 'phi' 'tmp' <Predicate = (ic_wordCount_V_load == 0 & or_ln379)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %dataOut_internal, i128 %tmp" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 91 'write' 'write_ln173' <Predicate = (ic_wordCount_V_load == 0 & or_ln379)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln384 = br void %.loopexit137.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:384]   --->   Operation 92 'br' 'br_ln384' <Predicate = (ic_wordCount_V_load == 0 & or_ln379)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %dataOut_internal, i128 %p_09" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 93 'write' 'write_ln173' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & empty_39)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln405 = br void %V.i871.exit._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:405]   --->   Operation 94 'br' 'br_ln405' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & empty_39)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 95 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ic_wordCount_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ streamSource_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dataOut_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0                                                                                                      (specinterface ) [ 000]
specinterface_ln0                                                                                                      (specinterface ) [ 000]
specinterface_ln0                                                                                                      (specinterface ) [ 000]
specinterface_ln0                                                                                                      (specinterface ) [ 000]
specinterface_ln0                                                                                                      (specinterface ) [ 000]
specinterface_ln0                                                                                                      (specinterface ) [ 000]
specinterface_ln0                                                                                                      (specinterface ) [ 000]
specinterface_ln0                                                                                                      (specinterface ) [ 000]
specinterface_ln0                                                                                                      (specinterface ) [ 000]
specinterface_ln0                                                                                                      (specinterface ) [ 000]
specinterface_ln0                                                                                                      (specinterface ) [ 000]
specinterface_ln0                                                                                                      (specinterface ) [ 000]
specinterface_ln0                                                                                                      (specinterface ) [ 000]
specinterface_ln0                                                                                                      (specinterface ) [ 000]
specinterface_ln0                                                                                                      (specinterface ) [ 000]
specinterface_ln0                                                                                                      (specinterface ) [ 000]
specinterface_ln0                                                                                                      (specinterface ) [ 000]
specinterface_ln0                                                                                                      (specinterface ) [ 000]
specinterface_ln0                                                                                                      (specinterface ) [ 000]
specinterface_ln0                                                                                                      (specinterface ) [ 000]
specpipeline_ln363                                                                                                     (specpipeline  ) [ 000]
ic_wordCount_V_load                                                                                                    (load          ) [ 011]
streamSource_V_1_load                                                                                                  (load          ) [ 010]
switch_ln372                                                                                                           (switch        ) [ 000]
br_ln135                                                                                                               (br            ) [ 000]
tmp_3_i                                                                                                                (nbreadreq     ) [ 000]
br_ln135                                                                                                               (br            ) [ 000]
tmp_2_i                                                                                                                (nbreadreq     ) [ 000]
br_ln135                                                                                                               (br            ) [ 000]
empty                                                                                                                  (phi           ) [ 011]
br_ln389                                                                                                               (br            ) [ 000]
br_ln135                                                                                                               (br            ) [ 000]
tmp_5_i                                                                                                                (nbreadreq     ) [ 000]
br_ln135                                                                                                               (br            ) [ 000]
tmp_4_i                                                                                                                (nbreadreq     ) [ 000]
br_ln135                                                                                                               (br            ) [ 000]
empty_38                                                                                                               (phi           ) [ 011]
br_ln389                                                                                                               (br            ) [ 000]
br_ln144                                                                                                               (br            ) [ 000]
icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1_read_2   (read          ) [ 011]
icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_read   (read          ) [ 011]
br_ln144                                                                                                               (br            ) [ 011]
icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_read_2     (read          ) [ 011]
icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1_read (read          ) [ 011]
br_ln144                                                                                                               (br            ) [ 011]
store_ln885                                                                                                            (store         ) [ 000]
br_ln396                                                                                                               (br            ) [ 000]
tmp_i                                                                                                                  (nbreadreq     ) [ 010]
tmp_i_37                                                                                                               (nbreadreq     ) [ 000]
or_ln379                                                                                                               (or            ) [ 011]
br_ln379                                                                                                               (br            ) [ 000]
xor_ln318                                                                                                              (xor           ) [ 000]
store_ln380                                                                                                            (store         ) [ 000]
br_ln144                                                                                                               (br            ) [ 000]
icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_read       (read          ) [ 011]
br_ln144                                                                                                               (br            ) [ 011]
icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1_read     (read          ) [ 011]
br_ln144                                                                                                               (br            ) [ 011]
store_ln885                                                                                                            (store         ) [ 000]
br_ln387                                                                                                               (br            ) [ 000]
br_ln135                                                                                                               (br            ) [ 000]
tmp_1_i                                                                                                                (nbreadreq     ) [ 000]
br_ln135                                                                                                               (br            ) [ 000]
tmp_9_i                                                                                                                (nbreadreq     ) [ 000]
br_ln135                                                                                                               (br            ) [ 000]
empty_39                                                                                                               (phi           ) [ 011]
br_ln398                                                                                                               (br            ) [ 000]
br_ln144                                                                                                               (br            ) [ 000]
icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1_read_1   (read          ) [ 000]
br_ln144                                                                                                               (br            ) [ 000]
icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_read_1     (read          ) [ 000]
br_ln144                                                                                                               (br            ) [ 000]
p_09                                                                                                                   (phi           ) [ 011]
inputWord_last_V                                                                                                       (bitselect     ) [ 000]
add_ln885                                                                                                              (add           ) [ 000]
select_ln401                                                                                                           (select        ) [ 000]
store_ln402                                                                                                            (store         ) [ 000]
br_ln406                                                                                                               (br            ) [ 000]
phi_ln144                                                                                                              (phi           ) [ 011]
tmp_11                                                                                                                 (phi           ) [ 011]
p_Val2_s                                                                                                               (trunc         ) [ 000]
p_Result_s                                                                                                             (partset       ) [ 000]
tmp_1                                                                                                                  (partselect    ) [ 000]
tmp_s                                                                                                                  (bitconcatenate) [ 000]
zext_ln173                                                                                                             (zext          ) [ 000]
write_ln173                                                                                                            (write         ) [ 000]
br_ln395                                                                                                               (br            ) [ 000]
tmp                                                                                                                    (phi           ) [ 011]
write_ln173                                                                                                            (write         ) [ 000]
br_ln384                                                                                                               (br            ) [ 000]
write_ln173                                                                                                            (write         ) [ 000]
br_ln405                                                                                                               (br            ) [ 000]
ret_ln0                                                                                                                (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ic_wordCount_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ic_wordCount_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="streamSource_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamSource_V_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dataOut_internal">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataOut_internal"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i64.i16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i73.i9.i64"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="grp_nbreadreq_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="128" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_3_i/1 tmp_i/1 tmp_1_i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_nbreadreq_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="128" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_2_i/1 tmp_i_37/1 tmp_9_i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_5_i_nbreadreq_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_5_i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_4_i_nbreadreq_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_4_i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="128" slack="0"/>
<pin id="96" dir="0" index="1" bw="128" slack="0"/>
<pin id="97" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1_read_2/1 icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1_read/1 icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1_read_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="128" slack="0"/>
<pin id="108" dir="0" index="1" bw="128" slack="0"/>
<pin id="109" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_read_2/1 icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_read/1 icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_read_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="128" slack="0"/>
<pin id="121" dir="0" index="2" bw="128" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="empty_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="empty_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="137" class="1005" name="empty_38_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_38 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="empty_38_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_38/1 "/>
</bind>
</comp>

<comp id="149" class="1005" name="empty_39_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_39 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="empty_39_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_39/1 "/>
</bind>
</comp>

<comp id="161" class="1005" name="p_09_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="128" slack="1"/>
<pin id="163" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_09 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_09_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="128" slack="0"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="128" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_09/1 "/>
</bind>
</comp>

<comp id="174" class="1005" name="phi_ln144_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="176" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln144 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="phi_ln144_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="128" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="128" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln144/2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="tmp_11_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="185" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_11 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_11_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="16" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="192" class="1005" name="tmp_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="194" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="128" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="128" slack="1"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="128" slack="1"/>
<pin id="204" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1_read_2 icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1_read "/>
</bind>
</comp>

<comp id="208" class="1005" name="reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="128" slack="1"/>
<pin id="210" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_read_2 icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_read "/>
</bind>
</comp>

<comp id="214" class="1004" name="ic_wordCount_V_load_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ic_wordCount_V_load/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="streamSource_V_1_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="streamSource_V_1_load/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln885_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="or_ln379_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln379/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="xor_ln318_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln318/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln380_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln380/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln885_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="inputWord_last_V_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="128" slack="0"/>
<pin id="255" dir="0" index="2" bw="8" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="inputWord_last_V/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln885_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="select_ln401_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="16" slack="0"/>
<pin id="270" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln401/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln402_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln402/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_Val2_s_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="128" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_Result_s_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="0"/>
<pin id="287" dir="0" index="2" bw="16" slack="0"/>
<pin id="288" dir="0" index="3" bw="7" slack="0"/>
<pin id="289" dir="0" index="4" bw="7" slack="0"/>
<pin id="290" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="9" slack="0"/>
<pin id="298" dir="0" index="1" bw="128" slack="0"/>
<pin id="299" dir="0" index="2" bw="8" slack="0"/>
<pin id="300" dir="0" index="3" bw="8" slack="0"/>
<pin id="301" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_s_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="73" slack="0"/>
<pin id="308" dir="0" index="1" bw="9" slack="0"/>
<pin id="309" dir="0" index="2" bw="64" slack="0"/>
<pin id="310" dir="1" index="3" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln173_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="73" slack="0"/>
<pin id="316" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/2 "/>
</bind>
</comp>

<comp id="319" class="1005" name="ic_wordCount_V_load_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="1"/>
<pin id="321" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="ic_wordCount_V_load "/>
</bind>
</comp>

<comp id="326" class="1005" name="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_read_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="1"/>
<pin id="328" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_read "/>
</bind>
</comp>

<comp id="331" class="1005" name="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1_read_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="1"/>
<pin id="333" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1_read "/>
</bind>
</comp>

<comp id="339" class="1005" name="or_ln379_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln379 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="30" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="24" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="30" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="32" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="60" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="134"><net_src comp="62" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="70" pin="3"/><net_sink comp="128" pin=2"/></net>

<net id="136"><net_src comp="128" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="146"><net_src comp="78" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="86" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="148"><net_src comp="140" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="158"><net_src comp="62" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="70" pin="3"/><net_sink comp="152" pin=2"/></net>

<net id="160"><net_src comp="152" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="164"><net_src comp="161" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="171"><net_src comp="94" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="106" pin="2"/><net_sink comp="165" pin=2"/></net>

<net id="173"><net_src comp="165" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="201"><net_src comp="195" pin="4"/><net_sink comp="118" pin=2"/></net>

<net id="205"><net_src comp="94" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="211"><net_src comp="106" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="38" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="0" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="62" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="70" pin="3"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="62" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="2" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="42" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="0" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="44" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="165" pin="4"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="46" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="264"><net_src comp="214" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="42" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="252" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="26" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="260" pin="2"/><net_sink comp="266" pin=2"/></net>

<net id="278"><net_src comp="266" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="0" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="177" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="291"><net_src comp="48" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="280" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="186" pin="4"/><net_sink comp="284" pin=2"/></net>

<net id="294"><net_src comp="50" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="284" pin=4"/></net>

<net id="302"><net_src comp="54" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="177" pin="4"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="56" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="46" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="311"><net_src comp="58" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="296" pin="4"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="284" pin="5"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="306" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="322"><net_src comp="214" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="100" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="334"><net_src comp="112" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="342"><net_src comp="228" pin="2"/><net_sink comp="339" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ic_wordCount_V | {1 }
	Port: streamSource_V_1 | {1 }
	Port: dataOut_internal | {2 }
 - Input state : 
	Port: insertChecksum : ic_wordCount_V | {1 }
	Port: insertChecksum : streamSource_V_1 | {1 }
	Port: insertChecksum : icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams_1 | {1 }
	Port: insertChecksum : icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_dataStreams | {1 }
	Port: insertChecksum : icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams | {1 }
	Port: insertChecksum : icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1 | {1 }
  - Chain level:
	State 1
		switch_ln372 : 1
		br_ln135 : 1
		empty : 1
		br_ln389 : 2
		br_ln135 : 1
		empty_38 : 1
		br_ln389 : 2
		br_ln144 : 1
		br_ln135 : 1
		empty_39 : 1
		br_ln398 : 2
		br_ln144 : 1
		p_09 : 1
		inputWord_last_V : 2
		add_ln885 : 1
		select_ln401 : 3
		store_ln402 : 4
	State 2
		p_Val2_s : 1
		p_Result_s : 2
		tmp_1 : 1
		tmp_s : 3
		zext_ln173 : 4
		write_ln173 : 5
		write_ln173 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
| Operation|                                                           Functional Unit                                                          |    FF   |   LUT   |
|----------|------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|    add   |                                                          add_ln885_fu_260                                                          |    0    |    23   |
|----------|------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|  select  |                                                         select_ln401_fu_266                                                        |    0    |    16   |
|----------|------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|    or    |                                                           or_ln379_fu_228                                                          |    0    |    2    |
|----------|------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|    xor   |                                                          xor_ln318_fu_234                                                          |    0    |    2    |
|----------|------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|          |                                                         grp_nbreadreq_fu_62                                                        |    0    |    0    |
| nbreadreq|                                                         grp_nbreadreq_fu_70                                                        |    0    |    0    |
|          |                                                       tmp_5_i_nbreadreq_fu_78                                                      |    0    |    0    |
|          |                                                       tmp_4_i_nbreadreq_fu_86                                                      |    0    |    0    |
|----------|------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|          |                                                           grp_read_fu_94                                                           |    0    |    0    |
|   read   |  icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_read_read_fu_100  |    0    |    0    |
|          |                                                           grp_read_fu_106                                                          |    0    |    0    |
|          | icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1_read_read_fu_112 |    0    |    0    |
|----------|------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|   write  |                                                          grp_write_fu_118                                                          |    0    |    0    |
|----------|------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
| bitselect|                                                       inputWord_last_V_fu_252                                                      |    0    |    0    |
|----------|------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|   trunc  |                                                           p_Val2_s_fu_280                                                          |    0    |    0    |
|----------|------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|  partset |                                                          p_Result_s_fu_284                                                         |    0    |    0    |
|----------|------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|partselect|                                                            tmp_1_fu_296                                                            |    0    |    0    |
|----------|------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|bitconcatenate|                                                            tmp_s_fu_306                                                            |    0    |    0    |
|----------|------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|   zext   |                                                          zext_ln173_fu_314                                                         |    0    |    0    |
|----------|------------------------------------------------------------------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                                                                                    |    0    |    43   |
|----------|------------------------------------------------------------------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------------------------------------------------------------------------------------+--------+
|                                                                                                                              |   FF   |
+------------------------------------------------------------------------------------------------------------------------------+--------+
|                                                       empty_38_reg_137                                                       |    1   |
|                                                       empty_39_reg_149                                                       |    1   |
|                                                         empty_reg_125                                                        |    1   |
|                                                  ic_wordCount_V_load_reg_319                                                 |   16   |
|icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1_read_reg_331|   16   |
| icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_read_reg_326 |   16   |
|                                                       or_ln379_reg_339                                                       |    1   |
|                                                         p_09_reg_161                                                         |   128  |
|                                                       phi_ln144_reg_174                                                      |   128  |
|                                                            reg_202                                                           |   128  |
|                                                            reg_208                                                           |   128  |
|                                                        tmp_11_reg_183                                                        |   16   |
|                                                          tmp_reg_192                                                         |   128  |
+------------------------------------------------------------------------------------------------------------------------------+--------+
|                                                             Total                                                            |   708  |
+------------------------------------------------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_118 |  p2  |   3  |  128 |   384  ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   384  || 0.419857||    14   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   43   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   14   |
|  Register |    -   |   708  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   708  |   57   |
+-----------+--------+--------+--------+
