
Test_AA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005730  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00085730  00085730  0000d730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009ac  20070000  00085738  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000198  200709ac  000860e4  000109ac  2**2
                  ALLOC
  4 .stack        00002004  20070b44  0008627c  000109ac  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000109ac  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000109d5  2**0
                  CONTENTS, READONLY
  7 .debug_info   00011b11  00000000  00000000  00010a30  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003042  00000000  00000000  00022541  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00005014  00000000  00000000  00025583  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000b88  00000000  00000000  0002a597  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000cd0  00000000  00000000  0002b11f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001a21b  00000000  00000000  0002bdef  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000130cc  00000000  00000000  0004600a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00063f5b  00000000  00000000  000590d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002420  00000000  00000000  000bd034  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072b48 	.word	0x20072b48
   80004:	00081075 	.word	0x00081075
   80008:	00081071 	.word	0x00081071
   8000c:	00081071 	.word	0x00081071
   80010:	00081071 	.word	0x00081071
   80014:	00081071 	.word	0x00081071
   80018:	00081071 	.word	0x00081071
	...
   8002c:	00081071 	.word	0x00081071
   80030:	00081071 	.word	0x00081071
   80034:	00000000 	.word	0x00000000
   80038:	00081071 	.word	0x00081071
   8003c:	00081071 	.word	0x00081071
   80040:	00081071 	.word	0x00081071
   80044:	00081071 	.word	0x00081071
   80048:	00081071 	.word	0x00081071
   8004c:	00081071 	.word	0x00081071
   80050:	00081071 	.word	0x00081071
   80054:	00081071 	.word	0x00081071
   80058:	00081071 	.word	0x00081071
   8005c:	00081071 	.word	0x00081071
   80060:	00081071 	.word	0x00081071
   80064:	00081071 	.word	0x00081071
   80068:	00000000 	.word	0x00000000
   8006c:	00080ee1 	.word	0x00080ee1
   80070:	00080ef5 	.word	0x00080ef5
   80074:	00080f09 	.word	0x00080f09
   80078:	00080f1d 	.word	0x00080f1d
	...
   80084:	0008041d 	.word	0x0008041d
   80088:	00081071 	.word	0x00081071
   8008c:	00081071 	.word	0x00081071
   80090:	00081071 	.word	0x00081071
   80094:	00081071 	.word	0x00081071
   80098:	00081071 	.word	0x00081071
   8009c:	00081071 	.word	0x00081071
   800a0:	00081071 	.word	0x00081071
   800a4:	00000000 	.word	0x00000000
   800a8:	00081071 	.word	0x00081071
   800ac:	00081071 	.word	0x00081071
   800b0:	00081071 	.word	0x00081071
   800b4:	00081071 	.word	0x00081071
   800b8:	00081071 	.word	0x00081071
   800bc:	00081071 	.word	0x00081071
   800c0:	00081071 	.word	0x00081071
   800c4:	00081071 	.word	0x00081071
   800c8:	00081071 	.word	0x00081071
   800cc:	00081071 	.word	0x00081071
   800d0:	00081071 	.word	0x00081071
   800d4:	00081071 	.word	0x00081071
   800d8:	00081071 	.word	0x00081071
   800dc:	00081071 	.word	0x00081071
   800e0:	00081071 	.word	0x00081071
   800e4:	00081071 	.word	0x00081071
   800e8:	00081071 	.word	0x00081071
   800ec:	00081071 	.word	0x00081071
   800f0:	00081071 	.word	0x00081071

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709ac 	.word	0x200709ac
   80110:	00000000 	.word	0x00000000
   80114:	00085738 	.word	0x00085738

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00085738 	.word	0x00085738
   8013c:	200709b0 	.word	0x200709b0
   80140:	00085738 	.word	0x00085738
   80144:	00000000 	.word	0x00000000

00080148 <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
   80148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8014c:	b083      	sub	sp, #12
   8014e:	4605      	mov	r5, r0
	while (len) {
   80150:	4690      	mov	r8, r2
   80152:	2a00      	cmp	r2, #0
   80154:	d047      	beq.n	801e6 <usart_serial_read_packet+0x9e>
   80156:	1c4e      	adds	r6, r1, #1
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80158:	4f25      	ldr	r7, [pc, #148]	; (801f0 <usart_serial_read_packet+0xa8>)
		while (usart_read(p_usart, &val));
   8015a:	4c26      	ldr	r4, [pc, #152]	; (801f4 <usart_serial_read_packet+0xac>)
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8015c:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 80208 <usart_serial_read_packet+0xc0>
	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
   80160:	f8df b094 	ldr.w	fp, [pc, #148]	; 801f8 <usart_serial_read_packet+0xb0>
   80164:	f106 39ff 	add.w	r9, r6, #4294967295
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
   80168:	2300      	movs	r3, #0
   8016a:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   8016c:	4b22      	ldr	r3, [pc, #136]	; (801f8 <usart_serial_read_packet+0xb0>)
   8016e:	429d      	cmp	r5, r3
   80170:	d106      	bne.n	80180 <usart_serial_read_packet+0x38>
		while (uart_read((Uart*)p_usart, data));
   80172:	4658      	mov	r0, fp
   80174:	4649      	mov	r1, r9
   80176:	4b21      	ldr	r3, [pc, #132]	; (801fc <usart_serial_read_packet+0xb4>)
   80178:	4798      	blx	r3
   8017a:	2800      	cmp	r0, #0
   8017c:	d1f9      	bne.n	80172 <usart_serial_read_packet+0x2a>
   8017e:	e019      	b.n	801b4 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80180:	4b1f      	ldr	r3, [pc, #124]	; (80200 <usart_serial_read_packet+0xb8>)
   80182:	429d      	cmp	r5, r3
   80184:	d109      	bne.n	8019a <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   80186:	4699      	mov	r9, r3
   80188:	4648      	mov	r0, r9
   8018a:	a901      	add	r1, sp, #4
   8018c:	47a0      	blx	r4
   8018e:	2800      	cmp	r0, #0
   80190:	d1fa      	bne.n	80188 <usart_serial_read_packet+0x40>
		*data = (uint8_t)(val & 0xFF);
   80192:	9b01      	ldr	r3, [sp, #4]
   80194:	f806 3c01 	strb.w	r3, [r6, #-1]
   80198:	e017      	b.n	801ca <usart_serial_read_packet+0x82>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   8019a:	4b1a      	ldr	r3, [pc, #104]	; (80204 <usart_serial_read_packet+0xbc>)
   8019c:	429d      	cmp	r5, r3
   8019e:	d109      	bne.n	801b4 <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   801a0:	4699      	mov	r9, r3
   801a2:	4648      	mov	r0, r9
   801a4:	a901      	add	r1, sp, #4
   801a6:	47a0      	blx	r4
   801a8:	2800      	cmp	r0, #0
   801aa:	d1fa      	bne.n	801a2 <usart_serial_read_packet+0x5a>
		*data = (uint8_t)(val & 0xFF);
   801ac:	9b01      	ldr	r3, [sp, #4]
   801ae:	f806 3c01 	strb.w	r3, [r6, #-1]
   801b2:	e014      	b.n	801de <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   801b4:	4555      	cmp	r5, sl
   801b6:	d108      	bne.n	801ca <usart_serial_read_packet+0x82>
		while (usart_read(p_usart, &val));
   801b8:	4650      	mov	r0, sl
   801ba:	a901      	add	r1, sp, #4
   801bc:	47a0      	blx	r4
   801be:	2800      	cmp	r0, #0
   801c0:	d1fa      	bne.n	801b8 <usart_serial_read_packet+0x70>
		*data = (uint8_t)(val & 0xFF);
   801c2:	9b01      	ldr	r3, [sp, #4]
   801c4:	f806 3c01 	strb.w	r3, [r6, #-1]
   801c8:	e009      	b.n	801de <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   801ca:	42bd      	cmp	r5, r7
   801cc:	d107      	bne.n	801de <usart_serial_read_packet+0x96>
		while (usart_read(p_usart, &val));
   801ce:	4638      	mov	r0, r7
   801d0:	a901      	add	r1, sp, #4
   801d2:	47a0      	blx	r4
   801d4:	2800      	cmp	r0, #0
   801d6:	d1fa      	bne.n	801ce <usart_serial_read_packet+0x86>
		*data = (uint8_t)(val & 0xFF);
   801d8:	9b01      	ldr	r3, [sp, #4]
   801da:	f806 3c01 	strb.w	r3, [r6, #-1]
   801de:	3601      	adds	r6, #1
   801e0:	f1b8 0801 	subs.w	r8, r8, #1
   801e4:	d1be      	bne.n	80164 <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
   801e6:	2000      	movs	r0, #0
   801e8:	b003      	add	sp, #12
   801ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   801ee:	bf00      	nop
   801f0:	400a4000 	.word	0x400a4000
   801f4:	00080405 	.word	0x00080405
   801f8:	400e0800 	.word	0x400e0800
   801fc:	000802ed 	.word	0x000802ed
   80200:	40098000 	.word	0x40098000
   80204:	4009c000 	.word	0x4009c000
   80208:	400a0000 	.word	0x400a0000

0008020c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   8020c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80210:	460c      	mov	r4, r1
   80212:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   80214:	b960      	cbnz	r0, 80230 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   80216:	2a00      	cmp	r2, #0
   80218:	dd0e      	ble.n	80238 <_read+0x2c>
   8021a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   8021c:	4e09      	ldr	r6, [pc, #36]	; (80244 <_read+0x38>)
   8021e:	4d0a      	ldr	r5, [pc, #40]	; (80248 <_read+0x3c>)
   80220:	6830      	ldr	r0, [r6, #0]
   80222:	4621      	mov	r1, r4
   80224:	682b      	ldr	r3, [r5, #0]
   80226:	4798      	blx	r3
		ptr++;
   80228:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8022a:	42bc      	cmp	r4, r7
   8022c:	d1f8      	bne.n	80220 <_read+0x14>
   8022e:	e006      	b.n	8023e <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   80230:	f04f 30ff 	mov.w	r0, #4294967295
   80234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   80238:	2000      	movs	r0, #0
   8023a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   8023e:	4640      	mov	r0, r8
	}
	return nChars;
}
   80240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80244:	20070b3c 	.word	0x20070b3c
   80248:	20070b34 	.word	0x20070b34

0008024c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   8024c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80250:	460e      	mov	r6, r1
   80252:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   80254:	3801      	subs	r0, #1
   80256:	2802      	cmp	r0, #2
   80258:	d80f      	bhi.n	8027a <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   8025a:	b192      	cbz	r2, 80282 <_write+0x36>
   8025c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   8025e:	f8df 803c 	ldr.w	r8, [pc, #60]	; 8029c <_write+0x50>
   80262:	4f0d      	ldr	r7, [pc, #52]	; (80298 <_write+0x4c>)
   80264:	f8d8 0000 	ldr.w	r0, [r8]
   80268:	5d31      	ldrb	r1, [r6, r4]
   8026a:	683b      	ldr	r3, [r7, #0]
   8026c:	4798      	blx	r3
   8026e:	2800      	cmp	r0, #0
   80270:	db0a      	blt.n	80288 <_write+0x3c>
			return -1;
		}
		++nChars;
   80272:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   80274:	42a5      	cmp	r5, r4
   80276:	d1f5      	bne.n	80264 <_write+0x18>
   80278:	e00a      	b.n	80290 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   8027a:	f04f 30ff 	mov.w	r0, #4294967295
   8027e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   80282:	2000      	movs	r0, #0
   80284:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   80288:	f04f 30ff 	mov.w	r0, #4294967295
   8028c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   80290:	4620      	mov	r0, r4
	}
	return nChars;
}
   80292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80296:	bf00      	nop
   80298:	20070b38 	.word	0x20070b38
   8029c:	20070b3c 	.word	0x20070b3c

000802a0 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   802a0:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   802a2:	0189      	lsls	r1, r1, #6
   802a4:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   802a6:	2402      	movs	r4, #2
   802a8:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   802aa:	f04f 31ff 	mov.w	r1, #4294967295
   802ae:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   802b0:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   802b2:	605a      	str	r2, [r3, #4]
}
   802b4:	f85d 4b04 	ldr.w	r4, [sp], #4
   802b8:	4770      	bx	lr
   802ba:	bf00      	nop

000802bc <tc_set_block_mode>:
		uint32_t ul_blockmode)
{
	/* Validate inputs. */
	Assert(p_tc);
	
	p_tc->TC_BMR = ul_blockmode;
   802bc:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
   802c0:	4770      	bx	lr
   802c2:	bf00      	nop

000802c4 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   802c4:	0189      	lsls	r1, r1, #6
   802c6:	2305      	movs	r3, #5
   802c8:	5043      	str	r3, [r0, r1]
   802ca:	4770      	bx	lr

000802cc <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
   802cc:	0189      	lsls	r1, r1, #6
   802ce:	2302      	movs	r3, #2
   802d0:	5043      	str	r3, [r0, r1]
   802d2:	4770      	bx	lr

000802d4 <tc_read_cv>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_CV;
   802d4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   802d8:	6908      	ldr	r0, [r1, #16]
}
   802da:	4770      	bx	lr

000802dc <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   802dc:	6943      	ldr	r3, [r0, #20]
   802de:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   802e2:	bf1a      	itte	ne
   802e4:	61c1      	strne	r1, [r0, #28]
	return 0;
   802e6:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   802e8:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   802ea:	4770      	bx	lr

000802ec <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   802ec:	6943      	ldr	r3, [r0, #20]
   802ee:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   802f2:	bf1d      	ittte	ne
   802f4:	6983      	ldrne	r3, [r0, #24]
   802f6:	700b      	strbne	r3, [r1, #0]
	return 0;
   802f8:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   802fa:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   802fc:	4770      	bx	lr
   802fe:	bf00      	nop

00080300 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
   80300:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
   80302:	010b      	lsls	r3, r1, #4
   80304:	4293      	cmp	r3, r2
   80306:	d90d      	bls.n	80324 <usart_set_async_baudrate+0x24>
   80308:	e01a      	b.n	80340 <usart_set_async_baudrate+0x40>
		return 1;
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
   8030a:	6841      	ldr	r1, [r0, #4]
   8030c:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
   80310:	6041      	str	r1, [r0, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
   80312:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   80316:	6203      	str	r3, [r0, #32]

	return 0;
   80318:	2000      	movs	r0, #0
   8031a:	e020      	b.n	8035e <usart_set_async_baudrate+0x5e>
	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
	cd = cd_fp >> 3;
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
		return 1;
   8031c:	2001      	movs	r0, #1
   8031e:	e01e      	b.n	8035e <usart_set_async_baudrate+0x5e>
   80320:	2001      	movs	r0, #1
   80322:	e01c      	b.n	8035e <usart_set_async_baudrate+0x5e>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
   80324:	00d2      	lsls	r2, r2, #3
   80326:	eb02 0253 	add.w	r2, r2, r3, lsr #1
   8032a:	fbb2 f3f3 	udiv	r3, r2, r3
	cd = cd_fp >> 3;
   8032e:	08da      	lsrs	r2, r3, #3
	fp = cd_fp & 0x07;
   80330:	f003 0307 	and.w	r3, r3, #7
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
   80334:	1e54      	subs	r4, r2, #1
   80336:	f64f 71fe 	movw	r1, #65534	; 0xfffe
   8033a:	428c      	cmp	r4, r1
   8033c:	d9e9      	bls.n	80312 <usart_set_async_baudrate+0x12>
   8033e:	e7ed      	b.n	8031c <usart_set_async_baudrate+0x1c>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
   80340:	00c9      	lsls	r1, r1, #3
   80342:	00d3      	lsls	r3, r2, #3
   80344:	eb03 0351 	add.w	r3, r3, r1, lsr #1
   80348:	fbb3 f3f1 	udiv	r3, r3, r1
	cd = cd_fp >> 3;
   8034c:	08da      	lsrs	r2, r3, #3
	fp = cd_fp & 0x07;
   8034e:	f003 0307 	and.w	r3, r3, #7
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
   80352:	1e54      	subs	r4, r2, #1
   80354:	f64f 71fe 	movw	r1, #65534	; 0xfffe
   80358:	428c      	cmp	r4, r1
   8035a:	d9d6      	bls.n	8030a <usart_set_async_baudrate+0xa>
   8035c:	e7e0      	b.n	80320 <usart_set_async_baudrate+0x20>

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);

	return 0;
}
   8035e:	f85d 4b04 	ldr.w	r4, [sp], #4
   80362:	4770      	bx	lr

00080364 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
   80364:	4b08      	ldr	r3, [pc, #32]	; (80388 <usart_reset+0x24>)
   80366:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
{
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
   8036a:	2300      	movs	r3, #0
   8036c:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
   8036e:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
   80370:	6283      	str	r3, [r0, #40]	; 0x28
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
   80372:	2388      	movs	r3, #136	; 0x88
   80374:	6003      	str	r3, [r0, #0]
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
   80376:	2324      	movs	r3, #36	; 0x24
   80378:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RSTSTA;
   8037a:	f44f 7380 	mov.w	r3, #256	; 0x100
   8037e:	6003      	str	r3, [r0, #0]
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RTSDIS;
   80380:	f44f 2300 	mov.w	r3, #524288	; 0x80000
   80384:	6003      	str	r3, [r0, #0]
   80386:	4770      	bx	lr
   80388:	55534100 	.word	0x55534100

0008038c <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
   8038c:	b570      	push	{r4, r5, r6, lr}
   8038e:	4605      	mov	r5, r0
   80390:	460c      	mov	r4, r1
   80392:	4616      	mov	r6, r2
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
   80394:	4b0f      	ldr	r3, [pc, #60]	; (803d4 <usart_init_rs232+0x48>)
   80396:	4798      	blx	r3

	ul_reg_val = 0;
   80398:	2100      	movs	r1, #0
   8039a:	4b0f      	ldr	r3, [pc, #60]	; (803d8 <usart_init_rs232+0x4c>)
   8039c:	6019      	str	r1, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
   8039e:	b19c      	cbz	r4, 803c8 <usart_init_rs232+0x3c>
   803a0:	4628      	mov	r0, r5
   803a2:	6821      	ldr	r1, [r4, #0]
   803a4:	4632      	mov	r2, r6
   803a6:	4b0d      	ldr	r3, [pc, #52]	; (803dc <usart_init_rs232+0x50>)
   803a8:	4798      	blx	r3
   803aa:	4603      	mov	r3, r0
   803ac:	b970      	cbnz	r0, 803cc <usart_init_rs232+0x40>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   803ae:	68a1      	ldr	r1, [r4, #8]
   803b0:	6862      	ldr	r2, [r4, #4]
   803b2:	430a      	orrs	r2, r1
   803b4:	6921      	ldr	r1, [r4, #16]
   803b6:	430a      	orrs	r2, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
   803b8:	68e0      	ldr	r0, [r4, #12]
   803ba:	4302      	orrs	r2, r0
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   803bc:	4906      	ldr	r1, [pc, #24]	; (803d8 <usart_init_rs232+0x4c>)
   803be:	600a      	str	r2, [r1, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;
   803c0:	6869      	ldr	r1, [r5, #4]
   803c2:	430a      	orrs	r2, r1
   803c4:	606a      	str	r2, [r5, #4]

	return 0;
   803c6:	e002      	b.n	803ce <usart_init_rs232+0x42>

	ul_reg_val = 0;
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
   803c8:	2301      	movs	r3, #1
   803ca:	e000      	b.n	803ce <usart_init_rs232+0x42>
   803cc:	2301      	movs	r3, #1
	ul_reg_val |= US_MR_USART_MODE_NORMAL;

	p_usart->US_MR |= ul_reg_val;

	return 0;
}
   803ce:	4618      	mov	r0, r3
   803d0:	bd70      	pop	{r4, r5, r6, pc}
   803d2:	bf00      	nop
   803d4:	00080365 	.word	0x00080365
   803d8:	200709c8 	.word	0x200709c8
   803dc:	00080301 	.word	0x00080301

000803e0 <usart_enable_tx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_TXEN;
   803e0:	2340      	movs	r3, #64	; 0x40
   803e2:	6003      	str	r3, [r0, #0]
   803e4:	4770      	bx	lr
   803e6:	bf00      	nop

000803e8 <usart_enable_rx>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
	p_usart->US_CR = US_CR_RXEN;
   803e8:	2310      	movs	r3, #16
   803ea:	6003      	str	r3, [r0, #0]
   803ec:	4770      	bx	lr
   803ee:	bf00      	nop

000803f0 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   803f0:	6943      	ldr	r3, [r0, #20]
   803f2:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   803f6:	bf1d      	ittte	ne
   803f8:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   803fc:	61c1      	strne	r1, [r0, #28]
	return 0;
   803fe:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   80400:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   80402:	4770      	bx	lr

00080404 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   80404:	6943      	ldr	r3, [r0, #20]
   80406:	f013 0f01 	tst.w	r3, #1
   8040a:	d005      	beq.n	80418 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   8040c:	6983      	ldr	r3, [r0, #24]
   8040e:	f3c3 0308 	ubfx	r3, r3, #0, #9
   80412:	600b      	str	r3, [r1, #0]

	return 0;
   80414:	2000      	movs	r0, #0
   80416:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   80418:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   8041a:	4770      	bx	lr

0008041c <USART0_Handler>:
#if SAMD || SAMR21 || SAML21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   8041c:	b500      	push	{lr}
   8041e:	b083      	sub	sp, #12
	uint8_t temp;
#if SAMD || SAMR21 || SAML21
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
   80420:	4811      	ldr	r0, [pc, #68]	; (80468 <USART0_Handler+0x4c>)
   80422:	f10d 0107 	add.w	r1, sp, #7
   80426:	2201      	movs	r2, #1
   80428:	4b10      	ldr	r3, [pc, #64]	; (8046c <USART0_Handler+0x50>)
   8042a:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   8042c:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   8042e:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   80432:	2200      	movs	r2, #0
   80434:	4b0e      	ldr	r3, [pc, #56]	; (80470 <USART0_Handler+0x54>)
   80436:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
   80438:	4b0e      	ldr	r3, [pc, #56]	; (80474 <USART0_Handler+0x58>)
   8043a:	781b      	ldrb	r3, [r3, #0]
   8043c:	f89d 1007 	ldrb.w	r1, [sp, #7]
   80440:	4a0d      	ldr	r2, [pc, #52]	; (80478 <USART0_Handler+0x5c>)
   80442:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   80444:	2b9b      	cmp	r3, #155	; 0x9b
   80446:	d103      	bne.n	80450 <USART0_Handler+0x34>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   80448:	2200      	movs	r2, #0
   8044a:	4b0a      	ldr	r3, [pc, #40]	; (80474 <USART0_Handler+0x58>)
   8044c:	701a      	strb	r2, [r3, #0]
   8044e:	e002      	b.n	80456 <USART0_Handler+0x3a>
	} else {
		serial_rx_buf_tail++;
   80450:	3301      	adds	r3, #1
   80452:	4a08      	ldr	r2, [pc, #32]	; (80474 <USART0_Handler+0x58>)
   80454:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   80456:	2201      	movs	r2, #1
   80458:	4b05      	ldr	r3, [pc, #20]	; (80470 <USART0_Handler+0x54>)
   8045a:	701a      	strb	r2, [r3, #0]
   8045c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   80460:	b662      	cpsie	i
}
   80462:	b003      	add	sp, #12
   80464:	f85d fb04 	ldr.w	pc, [sp], #4
   80468:	40098000 	.word	0x40098000
   8046c:	00080149 	.word	0x00080149
   80470:	20070134 	.word	0x20070134
   80474:	20070a68 	.word	0x20070a68
   80478:	200709cc 	.word	0x200709cc

0008047c <getX_diff>:
int getX_diff(int dest, int pos){					//pos = current x position, dest = destination
	
	int diffx = dest - pos;
	
	return diffx;
}
   8047c:	1a40      	subs	r0, r0, r1
   8047e:	4770      	bx	lr

00080480 <getY_diff>:
int getY_diff(int dest, int pos){					//pos = current y position, dest = destination
	
	int diffy = dest - pos;
	
	return diffy;
}
   80480:	1a40      	subs	r0, r0, r1
   80482:	4770      	bx	lr
   80484:	0000      	movs	r0, r0
	...

00080488 <calculateAngle>:


int calculateAngle(int mot, int nar){				//mot = motstående (y), nar = närliggande (x)
   80488:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8048c:	4607      	mov	r7, r0
   8048e:	460e      	mov	r6, r1
	
	
	int angle = acos(nar/(sqrt((mot*mot)+(nar*nar)))) * (180/M_PI);
   80490:	fb01 f401 	mul.w	r4, r1, r1
   80494:	fb00 4400 	mla	r4, r0, r0, r4
   80498:	f8df 8070 	ldr.w	r8, [pc, #112]	; 8050c <calculateAngle+0x84>
   8049c:	4620      	mov	r0, r4
   8049e:	47c0      	blx	r8
   804a0:	4b15      	ldr	r3, [pc, #84]	; (804f8 <calculateAngle+0x70>)
   804a2:	4798      	blx	r3
   804a4:	4604      	mov	r4, r0
   804a6:	460d      	mov	r5, r1
   804a8:	4630      	mov	r0, r6
   804aa:	47c0      	blx	r8
   804ac:	4622      	mov	r2, r4
   804ae:	462b      	mov	r3, r5
   804b0:	4c12      	ldr	r4, [pc, #72]	; (804fc <calculateAngle+0x74>)
   804b2:	47a0      	blx	r4
   804b4:	4b12      	ldr	r3, [pc, #72]	; (80500 <calculateAngle+0x78>)
   804b6:	4798      	blx	r3
   804b8:	a30d      	add	r3, pc, #52	; (adr r3, 804f0 <calculateAngle+0x68>)
   804ba:	e9d3 2300 	ldrd	r2, r3, [r3]
   804be:	4c11      	ldr	r4, [pc, #68]	; (80504 <calculateAngle+0x7c>)
   804c0:	47a0      	blx	r4
   804c2:	4b11      	ldr	r3, [pc, #68]	; (80508 <calculateAngle+0x80>)
   804c4:	4798      	blx	r3
	
	if(nar < 0 && mot > 0){
   804c6:	2e00      	cmp	r6, #0
   804c8:	da09      	bge.n	804de <calculateAngle+0x56>
   804ca:	2f00      	cmp	r7, #0
   804cc:	dd02      	ble.n	804d4 <calculateAngle+0x4c>
		angle = angle + 90;
   804ce:	305a      	adds	r0, #90	; 0x5a
   804d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}
	else if(nar < 0 && mot < 0){
   804d4:	2f00      	cmp	r7, #0
   804d6:	da08      	bge.n	804ea <calculateAngle+0x62>
		angle = angle + 180;
   804d8:	30b4      	adds	r0, #180	; 0xb4
   804da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}
	else if(nar > 0 && mot < 0){
   804de:	2e00      	cmp	r6, #0
   804e0:	dd03      	ble.n	804ea <calculateAngle+0x62>
   804e2:	2f00      	cmp	r7, #0
		angle = angle + 270;
   804e4:	bfb8      	it	lt
   804e6:	f500 7087 	addlt.w	r0, r0, #270	; 0x10e
	}
	
	return angle;
}
   804ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   804ee:	bf00      	nop
   804f0:	1a63c1f8 	.word	0x1a63c1f8
   804f4:	404ca5dc 	.word	0x404ca5dc
   804f8:	00081649 	.word	0x00081649
   804fc:	0008235d 	.word	0x0008235d
   80500:	000815a1 	.word	0x000815a1
   80504:	00082109 	.word	0x00082109
   80508:	0008263d 	.word	0x0008263d
   8050c:	0008203d 	.word	0x0008203d

00080510 <calculateDistance>:
	
	return set_point;
}


int calculateDistance(int mot, int nar){
   80510:	b538      	push	{r3, r4, r5, lr}
	
	int dist = sqrt((mot*mot)+(nar*nar));
   80512:	fb01 f101 	mul.w	r1, r1, r1
   80516:	fb00 1500 	mla	r5, r0, r0, r1
   8051a:	4c04      	ldr	r4, [pc, #16]	; (8052c <calculateDistance+0x1c>)
   8051c:	4628      	mov	r0, r5
   8051e:	47a0      	blx	r4
   80520:	4b03      	ldr	r3, [pc, #12]	; (80530 <calculateDistance+0x20>)
   80522:	4798      	blx	r3
   80524:	4b03      	ldr	r3, [pc, #12]	; (80534 <calculateDistance+0x24>)
   80526:	4798      	blx	r3
	
	return dist;
}
   80528:	bd38      	pop	{r3, r4, r5, pc}
   8052a:	bf00      	nop
   8052c:	0008203d 	.word	0x0008203d
   80530:	00081649 	.word	0x00081649
   80534:	0008263d 	.word	0x0008263d

00080538 <initDrive>:





void initDrive(void){
   80538:	b470      	push	{r4, r5, r6}
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   8053a:	4b20      	ldr	r3, [pc, #128]	; (805bc <initDrive+0x84>)
   8053c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   80540:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80542:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80546:	491e      	ldr	r1, [pc, #120]	; (805c0 <initDrive+0x88>)
   80548:	f44f 4380 	mov.w	r3, #16384	; 0x4000
   8054c:	610b      	str	r3, [r1, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8054e:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80552:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   80556:	614b      	str	r3, [r1, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80558:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8055c:	4b19      	ldr	r3, [pc, #100]	; (805c4 <initDrive+0x8c>)
   8055e:	2402      	movs	r4, #2
   80560:	615c      	str	r4, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80562:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80566:	2008      	movs	r0, #8
   80568:	6158      	str	r0, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8056a:	f8c3 00a0 	str.w	r0, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8056e:	f44f 7200 	mov.w	r2, #512	; 0x200
   80572:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80574:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80578:	f44f 6280 	mov.w	r2, #1024	; 0x400
   8057c:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8057e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80582:	4a11      	ldr	r2, [pc, #68]	; (805c8 <initDrive+0x90>)
   80584:	2504      	movs	r5, #4
   80586:	6155      	str	r5, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80588:	f8c2 50a0 	str.w	r5, [r2, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8058c:	2601      	movs	r6, #1
   8058e:	615e      	str	r6, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80590:	f8c3 60a0 	str.w	r6, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80594:	615d      	str	r5, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80596:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8059a:	2540      	movs	r5, #64	; 0x40
   8059c:	615d      	str	r5, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8059e:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   805a2:	2380      	movs	r3, #128	; 0x80
   805a4:	614b      	str	r3, [r1, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   805a6:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   805aa:	6154      	str	r4, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   805ac:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   805b0:	6150      	str	r0, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   805b2:	f8c2 00a0 	str.w	r0, [r2, #160]	; 0xa0
	ioport_set_pin_dir(L1,IOPORT_DIR_INPUT);
	ioport_set_pin_dir(L2,IOPORT_DIR_INPUT);
	ioport_set_pin_dir(L3,IOPORT_DIR_INPUT);
	ioport_set_pin_dir(L4,IOPORT_DIR_INPUT);
	ioport_set_pin_dir(L5,IOPORT_DIR_INPUT);
}
   805b6:	bc70      	pop	{r4, r5, r6}
   805b8:	4770      	bx	lr
   805ba:	bf00      	nop
   805bc:	400e1000 	.word	0x400e1000
   805c0:	400e0e00 	.word	0x400e0e00
   805c4:	400e1400 	.word	0x400e1400
   805c8:	400e1200 	.word	0x400e1200

000805cc <driveTo>:
// 	
// 	
// 		
// }

void driveTo(int obj){
   805cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   805d0:	b083      	sub	sp, #12
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   805d2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   805d6:	4b35      	ldr	r3, [pc, #212]	; (806ac <driveTo+0xe0>)
   805d8:	635a      	str	r2, [r3, #52]	; 0x34
   805da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   805de:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
   805e2:	635a      	str	r2, [r3, #52]	; 0x34
	int l_count = 0;
	
	ioport_set_pin_level(R_RESET,LOW);
	ioport_set_pin_level(L_RESET,LOW);
	
	while(newcount < obj){
   805e4:	f1b0 0b00 	subs.w	fp, r0, #0
   805e8:	dd58      	ble.n	8069c <driveTo+0xd0>
// 		
// }

void driveTo(int obj){
	
	int newcount = 0;
   805ea:	2700      	movs	r7, #0
   805ec:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 806ac <driveTo+0xe0>
   805f0:	461d      	mov	r5, r3
   805f2:	9201      	str	r2, [sp, #4]
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   805f4:	4c2e      	ldr	r4, [pc, #184]	; (806b0 <driveTo+0xe4>)
   805f6:	4e2f      	ldr	r6, [pc, #188]	; (806b4 <driveTo+0xe8>)
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   805f8:	f04f 6880 	mov.w	r8, #67108864	; 0x4000000
   805fc:	f8ca 8034 	str.w	r8, [sl, #52]	; 0x34
   80600:	9b01      	ldr	r3, [sp, #4]
   80602:	636b      	str	r3, [r5, #52]	; 0x34
	while(newcount < obj){
				
		ioport_set_pin_level(R_RESET,LOW);
		ioport_set_pin_level(L_RESET,LOW);
		
		delayMicroseconds(500000);
   80604:	482c      	ldr	r0, [pc, #176]	; (806b8 <driveTo+0xec>)
   80606:	4b2d      	ldr	r3, [pc, #180]	; (806bc <driveTo+0xf0>)
   80608:	4798      	blx	r3
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   8060a:	f8d5 c03c 	ldr.w	ip, [r5, #60]	; 0x3c
   8060e:	f8d4 e03c 	ldr.w	lr, [r4, #60]	; 0x3c
   80612:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   80614:	6be1      	ldr	r1, [r4, #60]	; 0x3c
   80616:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   80618:	6bf2      	ldr	r2, [r6, #60]	; 0x3c
   8061a:	f3cc 3cc0 	ubfx	ip, ip, #15, #1
   8061e:	f3ce 0e40 	ubfx	lr, lr, #1, #1
		
		r_count = ioport_get_pin_level(R0)+ioport_get_pin_level(R1)*2+ioport_get_pin_level(R2)*4+ioport_get_pin_level(R3)*8
   80622:	eb0c 0e4e 	add.w	lr, ip, lr, lsl #1
   80626:	f3c0 00c0 	ubfx	r0, r0, #3, #1
   8062a:	eb0e 0080 	add.w	r0, lr, r0, lsl #2
   8062e:	f3c1 2140 	ubfx	r1, r1, #9, #1
   80632:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
   80636:	f3c3 2380 	ubfx	r3, r3, #10, #1
		+ioport_get_pin_level(R4)*16+ioport_get_pin_level(R5)*32;
   8063a:	eb01 1303 	add.w	r3, r1, r3, lsl #4
   8063e:	f3c2 0980 	ubfx	r9, r2, #2, #1
		ioport_set_pin_level(R_RESET,LOW);
		ioport_set_pin_level(L_RESET,LOW);
		
		delayMicroseconds(500000);
		
		r_count = ioport_get_pin_level(R0)+ioport_get_pin_level(R1)*2+ioport_get_pin_level(R2)*4+ioport_get_pin_level(R3)*8
   80642:	eb03 1949 	add.w	r9, r3, r9, lsl #5
   80646:	f8d4 c03c 	ldr.w	ip, [r4, #60]	; 0x3c
   8064a:	f8d4 e03c 	ldr.w	lr, [r4, #60]	; 0x3c
   8064e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   80650:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   80652:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
   80654:	6bf1      	ldr	r1, [r6, #60]	; 0x3c
   80656:	f00c 0c01 	and.w	ip, ip, #1
   8065a:	f3ce 0e80 	ubfx	lr, lr, #2, #1
		+ioport_get_pin_level(R4)*16+ioport_get_pin_level(R5)*32;
		
		
		
		l_count = ioport_get_pin_level(L0)+ioport_get_pin_level(L1)*2+ioport_get_pin_level(L2)*4+ioport_get_pin_level(L3)*8
   8065e:	eb0c 0e4e 	add.w	lr, ip, lr, lsl #1
   80662:	f3c0 1080 	ubfx	r0, r0, #6, #1
   80666:	eb0e 0080 	add.w	r0, lr, r0, lsl #2
   8066a:	f3c2 12c0 	ubfx	r2, r2, #7, #1
   8066e:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
   80672:	f3c3 0340 	ubfx	r3, r3, #1, #1
		+ioport_get_pin_level(L4)*16+ioport_get_pin_level(L5)*32;
   80676:	eb02 1303 	add.w	r3, r2, r3, lsl #4
   8067a:	f3c1 01c0 	ubfx	r1, r1, #3, #1
		r_count = ioport_get_pin_level(R0)+ioport_get_pin_level(R1)*2+ioport_get_pin_level(R2)*4+ioport_get_pin_level(R3)*8
		+ioport_get_pin_level(R4)*16+ioport_get_pin_level(R5)*32;
		
		
		
		l_count = ioport_get_pin_level(L0)+ioport_get_pin_level(L1)*2+ioport_get_pin_level(L2)*4+ioport_get_pin_level(L3)*8
   8067e:	eb03 1141 	add.w	r1, r3, r1, lsl #5
		+ioport_get_pin_level(L4)*16+ioport_get_pin_level(L5)*32;
		
		
		int disp = r_count - l_count;
		
		P_regulator(0,disp);
   80682:	2000      	movs	r0, #0
   80684:	ebc1 0109 	rsb	r1, r1, r9
   80688:	4b0d      	ldr	r3, [pc, #52]	; (806c0 <driveTo+0xf4>)
   8068a:	4798      	blx	r3
		
		//delayMicroseconds(400000);

		newcount = newcount + r_count;
   8068c:	444f      	add	r7, r9
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   8068e:	f8ca 8030 	str.w	r8, [sl, #48]	; 0x30
   80692:	f44f 4380 	mov.w	r3, #16384	; 0x4000
   80696:	632b      	str	r3, [r5, #48]	; 0x30
	int l_count = 0;
	
	ioport_set_pin_level(R_RESET,LOW);
	ioport_set_pin_level(L_RESET,LOW);
	
	while(newcount < obj){
   80698:	45bb      	cmp	fp, r7
   8069a:	dcad      	bgt.n	805f8 <driveTo+0x2c>
// 	char str[20];
// 	sprintf(str,"\nTotal: %d",newcount);
// 	printf (str);
	
	newcount = 0;
	moveForward(1500,1500);
   8069c:	f240 50dc 	movw	r0, #1500	; 0x5dc
   806a0:	4601      	mov	r1, r0
   806a2:	4b08      	ldr	r3, [pc, #32]	; (806c4 <driveTo+0xf8>)
   806a4:	4798      	blx	r3
}
   806a6:	b003      	add	sp, #12
   806a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   806ac:	400e1000 	.word	0x400e1000
   806b0:	400e1400 	.word	0x400e1400
   806b4:	400e1200 	.word	0x400e1200
   806b8:	0007a120 	.word	0x0007a120
   806bc:	00080781 	.word	0x00080781
   806c0:	000806cd 	.word	0x000806cd
   806c4:	00080805 	.word	0x00080805

000806c8 <initRegulator>:
int speed=1650;
int r_speed=0;
int l_speed=0;


void initRegulator(void){
   806c8:	4770      	bx	lr
   806ca:	bf00      	nop

000806cc <P_regulator>:
}



void P_regulator(int b,int u)
{
   806cc:	b508      	push	{r3, lr}
	
// 	ioport_set_pin_level(R_RESET,HIGH);
// 	ioport_set_pin_level(L_RESET,HIGH);

	r_speed=speed;
   806ce:	4b16      	ldr	r3, [pc, #88]	; (80728 <P_regulator+0x5c>)
   806d0:	681b      	ldr	r3, [r3, #0]
   806d2:	4a16      	ldr	r2, [pc, #88]	; (8072c <P_regulator+0x60>)
   806d4:	6013      	str	r3, [r2, #0]
	l_speed=speed;
   806d6:	4a16      	ldr	r2, [pc, #88]	; (80730 <P_regulator+0x64>)
   806d8:	6013      	str	r3, [r2, #0]
	int e = b - u; //Felvärde = Börvärde - ärvärde
   806da:	1a41      	subs	r1, r0, r1
	if(e > 0) {
   806dc:	2900      	cmp	r1, #0
   806de:	dd0c      	ble.n	806fa <P_regulator+0x2e>

		r_speed=speed-(e*Kp);
   806e0:	4a14      	ldr	r2, [pc, #80]	; (80734 <P_regulator+0x68>)
   806e2:	6810      	ldr	r0, [r2, #0]
   806e4:	fb00 f001 	mul.w	r0, r0, r1
   806e8:	1a19      	subs	r1, r3, r0
   806ea:	4a10      	ldr	r2, [pc, #64]	; (8072c <P_regulator+0x60>)
   806ec:	6011      	str	r1, [r2, #0]
		l_speed=speed+(e*Kp);
   806ee:	4418      	add	r0, r3
   806f0:	4b0f      	ldr	r3, [pc, #60]	; (80730 <P_regulator+0x64>)
   806f2:	6018      	str	r0, [r3, #0]
		moveForward(l_speed,r_speed);
   806f4:	4b10      	ldr	r3, [pc, #64]	; (80738 <P_regulator+0x6c>)
   806f6:	4798      	blx	r3
   806f8:	e012      	b.n	80720 <P_regulator+0x54>
		
	}
	else if (e<0){
   806fa:	2900      	cmp	r1, #0
   806fc:	da0c      	bge.n	80718 <P_regulator+0x4c>
		
		r_speed=speed+(e*Kp);
   806fe:	4a0d      	ldr	r2, [pc, #52]	; (80734 <P_regulator+0x68>)
   80700:	6810      	ldr	r0, [r2, #0]
   80702:	fb00 f001 	mul.w	r0, r0, r1
   80706:	1819      	adds	r1, r3, r0
   80708:	4a08      	ldr	r2, [pc, #32]	; (8072c <P_regulator+0x60>)
   8070a:	6011      	str	r1, [r2, #0]
		l_speed=speed-(e*Kp);
   8070c:	1a18      	subs	r0, r3, r0
   8070e:	4b08      	ldr	r3, [pc, #32]	; (80730 <P_regulator+0x64>)
   80710:	6018      	str	r0, [r3, #0]
		moveForward(l_speed,r_speed);
   80712:	4b09      	ldr	r3, [pc, #36]	; (80738 <P_regulator+0x6c>)
   80714:	4798      	blx	r3
   80716:	e003      	b.n	80720 <P_regulator+0x54>
	}
	else{
		moveForward(l_speed,r_speed);
   80718:	4618      	mov	r0, r3
   8071a:	4619      	mov	r1, r3
   8071c:	4b06      	ldr	r3, [pc, #24]	; (80738 <P_regulator+0x6c>)
   8071e:	4798      	blx	r3
	}
	delayMicroseconds(500000);
   80720:	4806      	ldr	r0, [pc, #24]	; (8073c <P_regulator+0x70>)
   80722:	4b07      	ldr	r3, [pc, #28]	; (80740 <P_regulator+0x74>)
   80724:	4798      	blx	r3
   80726:	bd08      	pop	{r3, pc}
   80728:	20070130 	.word	0x20070130
   8072c:	20070a6c 	.word	0x20070a6c
   80730:	20070a70 	.word	0x20070a70
   80734:	2007012c 	.word	0x2007012c
   80738:	00080805 	.word	0x00080805
   8073c:	0007a120 	.word	0x0007a120
   80740:	00080781 	.word	0x00080781

00080744 <delayInit>:

#include "asf.h"
#include "DelayFunctions.h"

void delayInit(void)		/* Initializes the timer used for delays */
{
   80744:	b510      	push	{r4, lr}
	pmc_enable_periph_clk(ID_TC0);
   80746:	201b      	movs	r0, #27
   80748:	4b08      	ldr	r3, [pc, #32]	; (8076c <delayInit+0x28>)
   8074a:	4798      	blx	r3
	tc_init(TC0,0,0);		 /* TC0, channel 0, TCLK1 och capturemode */
   8074c:	4c08      	ldr	r4, [pc, #32]	; (80770 <delayInit+0x2c>)
   8074e:	4620      	mov	r0, r4
   80750:	2100      	movs	r1, #0
   80752:	460a      	mov	r2, r1
   80754:	4b07      	ldr	r3, [pc, #28]	; (80774 <delayInit+0x30>)
   80756:	4798      	blx	r3
	tc_set_block_mode(TC0,0);
   80758:	4620      	mov	r0, r4
   8075a:	2100      	movs	r1, #0
   8075c:	4b06      	ldr	r3, [pc, #24]	; (80778 <delayInit+0x34>)
   8075e:	4798      	blx	r3
	tc_stop(TC0,0);			/* making sure the timer does not run  */
   80760:	4620      	mov	r0, r4
   80762:	2100      	movs	r1, #0
   80764:	4b05      	ldr	r3, [pc, #20]	; (8077c <delayInit+0x38>)
   80766:	4798      	blx	r3
   80768:	bd10      	pop	{r4, pc}
   8076a:	bf00      	nop
   8076c:	00081019 	.word	0x00081019
   80770:	40080000 	.word	0x40080000
   80774:	000802a1 	.word	0x000802a1
   80778:	000802bd 	.word	0x000802bd
   8077c:	000802cd 	.word	0x000802cd

00080780 <delayMicroseconds>:
}


void delayMicroseconds(uint32_t us)		/* A simple implementation for a delay in us (not calibrated) */
{
   80780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80782:	4604      	mov	r4, r0
	tc_start(TC0,0);
   80784:	4809      	ldr	r0, [pc, #36]	; (807ac <delayMicroseconds+0x2c>)
   80786:	2100      	movs	r1, #0
   80788:	4b09      	ldr	r3, [pc, #36]	; (807b0 <delayMicroseconds+0x30>)
   8078a:	4798      	blx	r3
	while (tc_read_cv(TC0,0) < us*42); /* Only works in newere version of ASF */
   8078c:	272a      	movs	r7, #42	; 0x2a
   8078e:	fb07 f704 	mul.w	r7, r7, r4
   80792:	4e06      	ldr	r6, [pc, #24]	; (807ac <delayMicroseconds+0x2c>)
   80794:	2500      	movs	r5, #0
   80796:	4c07      	ldr	r4, [pc, #28]	; (807b4 <delayMicroseconds+0x34>)
   80798:	4630      	mov	r0, r6
   8079a:	4629      	mov	r1, r5
   8079c:	47a0      	blx	r4
   8079e:	42b8      	cmp	r0, r7
   807a0:	d3fa      	bcc.n	80798 <delayMicroseconds+0x18>
	tc_stop(TC0,0);
   807a2:	4802      	ldr	r0, [pc, #8]	; (807ac <delayMicroseconds+0x2c>)
   807a4:	2100      	movs	r1, #0
   807a6:	4b04      	ldr	r3, [pc, #16]	; (807b8 <delayMicroseconds+0x38>)
   807a8:	4798      	blx	r3
   807aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   807ac:	40080000 	.word	0x40080000
   807b0:	000802c5 	.word	0x000802c5
   807b4:	000802d5 	.word	0x000802d5
   807b8:	000802cd 	.word	0x000802cd

000807bc <initMotor>:
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   807bc:	4b04      	ldr	r3, [pc, #16]	; (807d0 <initMotor+0x14>)
   807be:	2210      	movs	r2, #16
   807c0:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   807c2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   807c6:	2220      	movs	r2, #32
   807c8:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   807ca:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
   807ce:	4770      	bx	lr
   807d0:	400e1200 	.word	0x400e1200

000807d4 <pulseLeft>:
}




void pulseLeft(int p1){
   807d4:	b538      	push	{r3, r4, r5, lr}
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   807d6:	4c03      	ldr	r4, [pc, #12]	; (807e4 <pulseLeft+0x10>)
   807d8:	2510      	movs	r5, #16
   807da:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(LEFT,HIGH);
	delayMicroseconds(p1);
   807dc:	4b02      	ldr	r3, [pc, #8]	; (807e8 <pulseLeft+0x14>)
   807de:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   807e0:	6365      	str	r5, [r4, #52]	; 0x34
   807e2:	bd38      	pop	{r3, r4, r5, pc}
   807e4:	400e1200 	.word	0x400e1200
   807e8:	00080781 	.word	0x00080781

000807ec <pulseRight>:
	ioport_set_pin_level(LEFT,LOW);
}
void pulseRight(int p2){
   807ec:	b538      	push	{r3, r4, r5, lr}
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   807ee:	4c03      	ldr	r4, [pc, #12]	; (807fc <pulseRight+0x10>)
   807f0:	2520      	movs	r5, #32
   807f2:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(RIGHT,HIGH);
	delayMicroseconds(p2);
   807f4:	4b02      	ldr	r3, [pc, #8]	; (80800 <pulseRight+0x14>)
   807f6:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   807f8:	6365      	str	r5, [r4, #52]	; 0x34
   807fa:	bd38      	pop	{r3, r4, r5, pc}
   807fc:	400e1200 	.word	0x400e1200
   80800:	00080781 	.word	0x00080781

00080804 <moveForward>:
	ioport_set_pin_level(RIGHT,LOW);
}

void moveForward(int l,int r){
   80804:	b510      	push	{r4, lr}
   80806:	460c      	mov	r4, r1
	pulseLeft(l);
   80808:	4b04      	ldr	r3, [pc, #16]	; (8081c <moveForward+0x18>)
   8080a:	4798      	blx	r3
	pulseRight(r);
   8080c:	4620      	mov	r0, r4
   8080e:	4b04      	ldr	r3, [pc, #16]	; (80820 <moveForward+0x1c>)
   80810:	4798      	blx	r3
	delayMicroseconds(5250);
   80812:	f241 4082 	movw	r0, #5250	; 0x1482
   80816:	4b03      	ldr	r3, [pc, #12]	; (80824 <moveForward+0x20>)
   80818:	4798      	blx	r3
   8081a:	bd10      	pop	{r4, pc}
   8081c:	000807d5 	.word	0x000807d5
   80820:	000807ed 	.word	0x000807ed
   80824:	00080781 	.word	0x00080781

00080828 <initRotateMotor>:
uint16_t firstx = 0;
uint16_t firsty = 0;
uint16_t secondx = 0;
uint16_t secondy = 0;

void initRotateMotor(void){
   80828:	b470      	push	{r4, r5, r6}
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   8082a:	4b20      	ldr	r3, [pc, #128]	; (808ac <initRotateMotor+0x84>)
   8082c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   80830:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80832:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80836:	491e      	ldr	r1, [pc, #120]	; (808b0 <initRotateMotor+0x88>)
   80838:	f44f 4380 	mov.w	r3, #16384	; 0x4000
   8083c:	610b      	str	r3, [r1, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8083e:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80842:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   80846:	614b      	str	r3, [r1, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80848:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8084c:	4b19      	ldr	r3, [pc, #100]	; (808b4 <initRotateMotor+0x8c>)
   8084e:	2402      	movs	r4, #2
   80850:	615c      	str	r4, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80852:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80856:	2008      	movs	r0, #8
   80858:	6158      	str	r0, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8085a:	f8c3 00a0 	str.w	r0, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8085e:	f44f 7200 	mov.w	r2, #512	; 0x200
   80862:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80864:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80868:	f44f 6280 	mov.w	r2, #1024	; 0x400
   8086c:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8086e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80872:	4a11      	ldr	r2, [pc, #68]	; (808b8 <initRotateMotor+0x90>)
   80874:	2504      	movs	r5, #4
   80876:	6155      	str	r5, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80878:	f8c2 50a0 	str.w	r5, [r2, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8087c:	2601      	movs	r6, #1
   8087e:	615e      	str	r6, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80880:	f8c3 60a0 	str.w	r6, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80884:	615d      	str	r5, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80886:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8088a:	2540      	movs	r5, #64	; 0x40
   8088c:	615d      	str	r5, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8088e:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80892:	2380      	movs	r3, #128	; 0x80
   80894:	614b      	str	r3, [r1, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80896:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8089a:	6154      	str	r4, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8089c:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   808a0:	6150      	str	r0, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   808a2:	f8c2 00a0 	str.w	r0, [r2, #160]	; 0xa0
    ioport_set_pin_dir(L4,IOPORT_DIR_INPUT);
    ioport_set_pin_dir(L5,IOPORT_DIR_INPUT);

	  
    
}
   808a6:	bc70      	pop	{r4, r5, r6}
   808a8:	4770      	bx	lr
   808aa:	bf00      	nop
   808ac:	400e1000 	.word	0x400e1000
   808b0:	400e0e00 	.word	0x400e0e00
   808b4:	400e1400 	.word	0x400e1400
   808b8:	400e1200 	.word	0x400e1200

000808bc <startupMeasure1>:
int getDirection(void){
	return direction;
}

void startupMeasure1(uint16_t x1,uint16_t x2){
	firstx = x1;
   808bc:	4b02      	ldr	r3, [pc, #8]	; (808c8 <startupMeasure1+0xc>)
   808be:	8018      	strh	r0, [r3, #0]
	firsty = x2;
   808c0:	4b02      	ldr	r3, [pc, #8]	; (808cc <startupMeasure1+0x10>)
   808c2:	8019      	strh	r1, [r3, #0]
   808c4:	4770      	bx	lr
   808c6:	bf00      	nop
   808c8:	20070a88 	.word	0x20070a88
   808cc:	20070a74 	.word	0x20070a74

000808d0 <startupMeasure2>:
}

void startupMeasure2(uint16_t x1,uint16_t x2){
   808d0:	b538      	push	{r3, r4, r5, lr}
	secondx = x1;
   808d2:	4b0a      	ldr	r3, [pc, #40]	; (808fc <startupMeasure2+0x2c>)
   808d4:	8018      	strh	r0, [r3, #0]
	secondy = x2;
   808d6:	4c0a      	ldr	r4, [pc, #40]	; (80900 <startupMeasure2+0x30>)
   808d8:	8021      	strh	r1, [r4, #0]
	
	int xdiff = getX_diff(secondx,firstx);
   808da:	4b0a      	ldr	r3, [pc, #40]	; (80904 <startupMeasure2+0x34>)
   808dc:	8819      	ldrh	r1, [r3, #0]
   808de:	4b0a      	ldr	r3, [pc, #40]	; (80908 <startupMeasure2+0x38>)
   808e0:	4798      	blx	r3
   808e2:	4605      	mov	r5, r0
	int ydiff = getY_diff(secondy,firsty);
   808e4:	8820      	ldrh	r0, [r4, #0]
   808e6:	4b09      	ldr	r3, [pc, #36]	; (8090c <startupMeasure2+0x3c>)
   808e8:	8819      	ldrh	r1, [r3, #0]
   808ea:	4b09      	ldr	r3, [pc, #36]	; (80910 <startupMeasure2+0x40>)
   808ec:	4798      	blx	r3
	
	direction = calculateAngle(ydiff,xdiff);
   808ee:	4629      	mov	r1, r5
   808f0:	4b08      	ldr	r3, [pc, #32]	; (80914 <startupMeasure2+0x44>)
   808f2:	4798      	blx	r3
   808f4:	4b08      	ldr	r3, [pc, #32]	; (80918 <startupMeasure2+0x48>)
   808f6:	6018      	str	r0, [r3, #0]
   808f8:	bd38      	pop	{r3, r4, r5, pc}
   808fa:	bf00      	nop
   808fc:	20070a80 	.word	0x20070a80
   80900:	20070a82 	.word	0x20070a82
   80904:	20070a88 	.word	0x20070a88
   80908:	0008047d 	.word	0x0008047d
   8090c:	20070a74 	.word	0x20070a74
   80910:	00080481 	.word	0x00080481
   80914:	00080489 	.word	0x00080489
   80918:	20070a7c 	.word	0x20070a7c

0008091c <updateDirection>:
}

void updateDirection(int d){
	direction = (d + 360 - direction) % 360;
   8091c:	4908      	ldr	r1, [pc, #32]	; (80940 <updateDirection+0x24>)
   8091e:	f500 70b4 	add.w	r0, r0, #360	; 0x168
   80922:	680b      	ldr	r3, [r1, #0]
   80924:	1ac0      	subs	r0, r0, r3
   80926:	4a07      	ldr	r2, [pc, #28]	; (80944 <updateDirection+0x28>)
   80928:	fb80 2302 	smull	r2, r3, r0, r2
   8092c:	18c2      	adds	r2, r0, r3
   8092e:	17c3      	asrs	r3, r0, #31
   80930:	ebc3 2322 	rsb	r3, r3, r2, asr #8
   80934:	f44f 72b4 	mov.w	r2, #360	; 0x168
   80938:	fb02 0013 	mls	r0, r2, r3, r0
   8093c:	6008      	str	r0, [r1, #0]
   8093e:	4770      	bx	lr
   80940:	20070a7c 	.word	0x20070a7c
   80944:	b60b60b7 	.word	0xb60b60b7

00080948 <rotate>:

	  
    
}

void rotate(int d){					//Minimum d is 4
   80948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8094c:	b083      	sub	sp, #12
   8094e:	9001      	str	r0, [sp, #4]
    //double ticks = d * 0.25;
	
	int direct_angle = d - ((direction + 180) % 360);
   80950:	4b7f      	ldr	r3, [pc, #508]	; (80b50 <rotate+0x208>)
   80952:	6819      	ldr	r1, [r3, #0]
   80954:	31b4      	adds	r1, #180	; 0xb4
   80956:	4a7f      	ldr	r2, [pc, #508]	; (80b54 <rotate+0x20c>)
   80958:	fb81 2302 	smull	r2, r3, r1, r2
   8095c:	18ca      	adds	r2, r1, r3
   8095e:	17cb      	asrs	r3, r1, #31
   80960:	ebc3 2322 	rsb	r3, r3, r2, asr #8
   80964:	f44f 7ab4 	mov.w	sl, #360	; 0x168
   80968:	fb0a 1113 	mls	r1, sl, r3, r1
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   8096c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   80970:	4b79      	ldr	r3, [pc, #484]	; (80b58 <rotate+0x210>)
   80972:	635a      	str	r2, [r3, #52]	; 0x34
   80974:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   80978:	f503 7300 	add.w	r3, r3, #512	; 0x200
   8097c:	635a      	str	r2, [r3, #52]	; 0x34
	
	ioport_set_pin_level(L_RESET,LOW);
	ioport_set_pin_level(R_RESET,LOW);
	
	if(direct_angle < 0){
   8097e:	9b01      	ldr	r3, [sp, #4]
   80980:	1a59      	subs	r1, r3, r1
   80982:	d565      	bpl.n	80a50 <rotate+0x108>
		while(r_count < ((abs(direct_angle) + direction) * 0.25)){
   80984:	ea81 7ae1 	eor.w	sl, r1, r1, asr #31
   80988:	ebaa 7ae1 	sub.w	sl, sl, r1, asr #31
   8098c:	4e73      	ldr	r6, [pc, #460]	; (80b5c <rotate+0x214>)
   8098e:	4b74      	ldr	r3, [pc, #464]	; (80b60 <rotate+0x218>)
   80990:	6818      	ldr	r0, [r3, #0]
   80992:	47b0      	blx	r6
   80994:	4604      	mov	r4, r0
   80996:	460d      	mov	r5, r1
   80998:	4b6d      	ldr	r3, [pc, #436]	; (80b50 <rotate+0x208>)
   8099a:	6818      	ldr	r0, [r3, #0]
   8099c:	4450      	add	r0, sl
   8099e:	47b0      	blx	r6
   809a0:	2200      	movs	r2, #0
   809a2:	4b70      	ldr	r3, [pc, #448]	; (80b64 <rotate+0x21c>)
   809a4:	4e70      	ldr	r6, [pc, #448]	; (80b68 <rotate+0x220>)
   809a6:	47b0      	blx	r6
   809a8:	4602      	mov	r2, r0
   809aa:	460b      	mov	r3, r1
   809ac:	4620      	mov	r0, r4
   809ae:	4629      	mov	r1, r5
   809b0:	4c6e      	ldr	r4, [pc, #440]	; (80b6c <rotate+0x224>)
   809b2:	47a0      	blx	r4
   809b4:	2800      	cmp	r0, #0
   809b6:	d042      	beq.n	80a3e <rotate+0xf6>
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   809b8:	f8df b19c 	ldr.w	fp, [pc, #412]	; 80b58 <rotate+0x210>
   809bc:	4e6c      	ldr	r6, [pc, #432]	; (80b70 <rotate+0x228>)
   809be:	f8df 91c0 	ldr.w	r9, [pc, #448]	; 80b80 <rotate+0x238>
			r_count = ioport_get_pin_level(R0)+ioport_get_pin_level(R1)*2+ioport_get_pin_level(R2)*4+ioport_get_pin_level(R3)*8
   809c2:	f8df 819c 	ldr.w	r8, [pc, #412]	; 80b60 <rotate+0x218>
   809c6:	f8db 503c 	ldr.w	r5, [fp, #60]	; 0x3c
   809ca:	6bf4      	ldr	r4, [r6, #60]	; 0x3c
   809cc:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
   809ce:	6bf1      	ldr	r1, [r6, #60]	; 0x3c
   809d0:	6bf2      	ldr	r2, [r6, #60]	; 0x3c
   809d2:	f8d9 303c 	ldr.w	r3, [r9, #60]	; 0x3c
   809d6:	f3c5 35c0 	ubfx	r5, r5, #15, #1
   809da:	f3c4 0440 	ubfx	r4, r4, #1, #1
   809de:	eb05 0444 	add.w	r4, r5, r4, lsl #1
   809e2:	f3c0 00c0 	ubfx	r0, r0, #3, #1
   809e6:	eb04 0080 	add.w	r0, r4, r0, lsl #2
   809ea:	f3c1 2140 	ubfx	r1, r1, #9, #1
   809ee:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
   809f2:	f3c2 2280 	ubfx	r2, r2, #10, #1
			+ioport_get_pin_level(R4)*16+ioport_get_pin_level(R5)*32;
   809f6:	eb01 1202 	add.w	r2, r1, r2, lsl #4
   809fa:	f3c3 0380 	ubfx	r3, r3, #2, #1
   809fe:	eb02 1343 	add.w	r3, r2, r3, lsl #5
	ioport_set_pin_level(L_RESET,LOW);
	ioport_set_pin_level(R_RESET,LOW);
	
	if(direct_angle < 0){
		while(r_count < ((abs(direct_angle) + direction) * 0.25)){
			r_count = ioport_get_pin_level(R0)+ioport_get_pin_level(R1)*2+ioport_get_pin_level(R2)*4+ioport_get_pin_level(R3)*8
   80a02:	f8c8 3000 	str.w	r3, [r8]
			+ioport_get_pin_level(R4)*16+ioport_get_pin_level(R5)*32;
			//ioport_set_pin_level(R_RESET,HIGH);
			
			moveForward(1400,1600);
   80a06:	f44f 60af 	mov.w	r0, #1400	; 0x578
   80a0a:	f44f 61c8 	mov.w	r1, #1600	; 0x640
   80a0e:	4b59      	ldr	r3, [pc, #356]	; (80b74 <rotate+0x22c>)
   80a10:	4798      	blx	r3
	
	ioport_set_pin_level(L_RESET,LOW);
	ioport_set_pin_level(R_RESET,LOW);
	
	if(direct_angle < 0){
		while(r_count < ((abs(direct_angle) + direction) * 0.25)){
   80a12:	4f52      	ldr	r7, [pc, #328]	; (80b5c <rotate+0x214>)
   80a14:	f8d8 0000 	ldr.w	r0, [r8]
   80a18:	47b8      	blx	r7
   80a1a:	4604      	mov	r4, r0
   80a1c:	460d      	mov	r5, r1
   80a1e:	4b4c      	ldr	r3, [pc, #304]	; (80b50 <rotate+0x208>)
   80a20:	6818      	ldr	r0, [r3, #0]
   80a22:	4450      	add	r0, sl
   80a24:	47b8      	blx	r7
   80a26:	2200      	movs	r2, #0
   80a28:	4b4e      	ldr	r3, [pc, #312]	; (80b64 <rotate+0x21c>)
   80a2a:	4f4f      	ldr	r7, [pc, #316]	; (80b68 <rotate+0x220>)
   80a2c:	47b8      	blx	r7
   80a2e:	4602      	mov	r2, r0
   80a30:	460b      	mov	r3, r1
   80a32:	4620      	mov	r0, r4
   80a34:	4629      	mov	r1, r5
   80a36:	4c4d      	ldr	r4, [pc, #308]	; (80b6c <rotate+0x224>)
   80a38:	47a0      	blx	r4
   80a3a:	2800      	cmp	r0, #0
   80a3c:	d1c3      	bne.n	809c6 <rotate+0x7e>
			//ioport_set_pin_level(R_RESET,HIGH);
			
			moveForward(1400,1600);
			
		}
		updateDirection(d);
   80a3e:	9801      	ldr	r0, [sp, #4]
   80a40:	4b4d      	ldr	r3, [pc, #308]	; (80b78 <rotate+0x230>)
   80a42:	4798      	blx	r3
		//direction = (d + 360 - direction) % 360;
		moveForward(1500,1500);	
   80a44:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80a48:	4601      	mov	r1, r0
   80a4a:	4b4a      	ldr	r3, [pc, #296]	; (80b74 <rotate+0x22c>)
   80a4c:	4798      	blx	r3
   80a4e:	e06d      	b.n	80b2c <rotate+0x1e4>
	}
	
	else if(direct_angle > 0){
   80a50:	2900      	cmp	r1, #0
   80a52:	dd66      	ble.n	80b22 <rotate+0x1da>
		while(l_count < ((abs(direct_angle) + direction) * 0.25)){			
   80a54:	ea81 7ae1 	eor.w	sl, r1, r1, asr #31
   80a58:	ebaa 7ae1 	sub.w	sl, sl, r1, asr #31
   80a5c:	4e3f      	ldr	r6, [pc, #252]	; (80b5c <rotate+0x214>)
   80a5e:	4b47      	ldr	r3, [pc, #284]	; (80b7c <rotate+0x234>)
   80a60:	6818      	ldr	r0, [r3, #0]
   80a62:	47b0      	blx	r6
   80a64:	4604      	mov	r4, r0
   80a66:	460d      	mov	r5, r1
   80a68:	4b39      	ldr	r3, [pc, #228]	; (80b50 <rotate+0x208>)
   80a6a:	6818      	ldr	r0, [r3, #0]
   80a6c:	4450      	add	r0, sl
   80a6e:	47b0      	blx	r6
   80a70:	2200      	movs	r2, #0
   80a72:	4b3c      	ldr	r3, [pc, #240]	; (80b64 <rotate+0x21c>)
   80a74:	4e3c      	ldr	r6, [pc, #240]	; (80b68 <rotate+0x220>)
   80a76:	47b0      	blx	r6
   80a78:	4602      	mov	r2, r0
   80a7a:	460b      	mov	r3, r1
   80a7c:	4620      	mov	r0, r4
   80a7e:	4629      	mov	r1, r5
   80a80:	4c3a      	ldr	r4, [pc, #232]	; (80b6c <rotate+0x224>)
   80a82:	47a0      	blx	r4
   80a84:	2800      	cmp	r0, #0
   80a86:	d043      	beq.n	80b10 <rotate+0x1c8>
   80a88:	4e39      	ldr	r6, [pc, #228]	; (80b70 <rotate+0x228>)
   80a8a:	f8df b0cc 	ldr.w	fp, [pc, #204]	; 80b58 <rotate+0x210>
   80a8e:	f8df 90f0 	ldr.w	r9, [pc, #240]	; 80b80 <rotate+0x238>
			l_count = ioport_get_pin_level(L0)+ioport_get_pin_level(L1)*2+ioport_get_pin_level(L2)*4+ioport_get_pin_level(L3)*8
   80a92:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 80b7c <rotate+0x234>
   80a96:	6bf5      	ldr	r5, [r6, #60]	; 0x3c
   80a98:	6bf4      	ldr	r4, [r6, #60]	; 0x3c
   80a9a:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
   80a9c:	f8db 103c 	ldr.w	r1, [fp, #60]	; 0x3c
   80aa0:	f8d9 203c 	ldr.w	r2, [r9, #60]	; 0x3c
   80aa4:	f8d9 303c 	ldr.w	r3, [r9, #60]	; 0x3c
   80aa8:	f005 0501 	and.w	r5, r5, #1
   80aac:	f3c4 0480 	ubfx	r4, r4, #2, #1
   80ab0:	eb05 0444 	add.w	r4, r5, r4, lsl #1
   80ab4:	f3c0 1080 	ubfx	r0, r0, #6, #1
   80ab8:	eb04 0080 	add.w	r0, r4, r0, lsl #2
   80abc:	f3c1 11c0 	ubfx	r1, r1, #7, #1
   80ac0:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
   80ac4:	f3c2 0240 	ubfx	r2, r2, #1, #1
			+ioport_get_pin_level(L4)*16+ioport_get_pin_level(L5)*32;
   80ac8:	eb01 1202 	add.w	r2, r1, r2, lsl #4
   80acc:	f3c3 03c0 	ubfx	r3, r3, #3, #1
   80ad0:	eb02 1343 	add.w	r3, r2, r3, lsl #5
		moveForward(1500,1500);	
	}
	
	else if(direct_angle > 0){
		while(l_count < ((abs(direct_angle) + direction) * 0.25)){			
			l_count = ioport_get_pin_level(L0)+ioport_get_pin_level(L1)*2+ioport_get_pin_level(L2)*4+ioport_get_pin_level(L3)*8
   80ad4:	f8c8 3000 	str.w	r3, [r8]
			+ioport_get_pin_level(L4)*16+ioport_get_pin_level(L5)*32;
			//ioport_set_pin_level(L_RESET,HIGH);
			
			moveForward(1600,1400);
   80ad8:	f44f 60c8 	mov.w	r0, #1600	; 0x640
   80adc:	f44f 61af 	mov.w	r1, #1400	; 0x578
   80ae0:	4b24      	ldr	r3, [pc, #144]	; (80b74 <rotate+0x22c>)
   80ae2:	4798      	blx	r3
		//direction = (d + 360 - direction) % 360;
		moveForward(1500,1500);	
	}
	
	else if(direct_angle > 0){
		while(l_count < ((abs(direct_angle) + direction) * 0.25)){			
   80ae4:	4f1d      	ldr	r7, [pc, #116]	; (80b5c <rotate+0x214>)
   80ae6:	f8d8 0000 	ldr.w	r0, [r8]
   80aea:	47b8      	blx	r7
   80aec:	4604      	mov	r4, r0
   80aee:	460d      	mov	r5, r1
   80af0:	4b17      	ldr	r3, [pc, #92]	; (80b50 <rotate+0x208>)
   80af2:	6818      	ldr	r0, [r3, #0]
   80af4:	4450      	add	r0, sl
   80af6:	47b8      	blx	r7
   80af8:	2200      	movs	r2, #0
   80afa:	4b1a      	ldr	r3, [pc, #104]	; (80b64 <rotate+0x21c>)
   80afc:	4f1a      	ldr	r7, [pc, #104]	; (80b68 <rotate+0x220>)
   80afe:	47b8      	blx	r7
   80b00:	4602      	mov	r2, r0
   80b02:	460b      	mov	r3, r1
   80b04:	4620      	mov	r0, r4
   80b06:	4629      	mov	r1, r5
   80b08:	4c18      	ldr	r4, [pc, #96]	; (80b6c <rotate+0x224>)
   80b0a:	47a0      	blx	r4
   80b0c:	2800      	cmp	r0, #0
   80b0e:	d1c2      	bne.n	80a96 <rotate+0x14e>
			//ioport_set_pin_level(L_RESET,HIGH);
			
			moveForward(1600,1400);

		}
		updateDirection(d);
   80b10:	9801      	ldr	r0, [sp, #4]
   80b12:	4b19      	ldr	r3, [pc, #100]	; (80b78 <rotate+0x230>)
   80b14:	4798      	blx	r3
		//direction = (d + 360 - direction) % 360;
		moveForward(1500,1500);	
   80b16:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80b1a:	4601      	mov	r1, r0
   80b1c:	4b15      	ldr	r3, [pc, #84]	; (80b74 <rotate+0x22c>)
   80b1e:	4798      	blx	r3
   80b20:	e004      	b.n	80b2c <rotate+0x1e4>
	}
	
	else{
		moveForward(1500,1500);
   80b22:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80b26:	4601      	mov	r1, r0
   80b28:	4b12      	ldr	r3, [pc, #72]	; (80b74 <rotate+0x22c>)
   80b2a:	4798      	blx	r3
	}
	
	l_count = 0;
   80b2c:	2300      	movs	r3, #0
   80b2e:	4a13      	ldr	r2, [pc, #76]	; (80b7c <rotate+0x234>)
   80b30:	6013      	str	r3, [r2, #0]
	r_count = 0;
   80b32:	4a0b      	ldr	r2, [pc, #44]	; (80b60 <rotate+0x218>)
   80b34:	6013      	str	r3, [r2, #0]
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80b36:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   80b3a:	4b07      	ldr	r3, [pc, #28]	; (80b58 <rotate+0x210>)
   80b3c:	631a      	str	r2, [r3, #48]	; 0x30
   80b3e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   80b42:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80b46:	631a      	str	r2, [r3, #48]	; 0x30
// 	sprintf(str,"\nVinkel: %d",d);
// 	printf (str);
// 	sprintf(str,"\nTicks: %f",ticks);
// 	printf (str);
	
}
   80b48:	b003      	add	sp, #12
   80b4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80b4e:	bf00      	nop
   80b50:	20070a7c 	.word	0x20070a7c
   80b54:	b60b60b7 	.word	0xb60b60b7
   80b58:	400e0e00 	.word	0x400e0e00
   80b5c:	0008203d 	.word	0x0008203d
   80b60:	20070a84 	.word	0x20070a84
   80b64:	3fd00000 	.word	0x3fd00000
   80b68:	00082109 	.word	0x00082109
   80b6c:	000825ed 	.word	0x000825ed
   80b70:	400e1400 	.word	0x400e1400
   80b74:	00080805 	.word	0x00080805
   80b78:	0008091d 	.word	0x0008091d
   80b7c:	20070a78 	.word	0x20070a78
   80b80:	400e1200 	.word	0x400e1200

00080b84 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80b84:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   80b86:	480e      	ldr	r0, [pc, #56]	; (80bc0 <sysclk_init+0x3c>)
   80b88:	4b0e      	ldr	r3, [pc, #56]	; (80bc4 <sysclk_init+0x40>)
   80b8a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80b8c:	2000      	movs	r0, #0
   80b8e:	213e      	movs	r1, #62	; 0x3e
   80b90:	4b0d      	ldr	r3, [pc, #52]	; (80bc8 <sysclk_init+0x44>)
   80b92:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80b94:	4c0d      	ldr	r4, [pc, #52]	; (80bcc <sysclk_init+0x48>)
   80b96:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80b98:	2800      	cmp	r0, #0
   80b9a:	d0fc      	beq.n	80b96 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80b9c:	4b0c      	ldr	r3, [pc, #48]	; (80bd0 <sysclk_init+0x4c>)
   80b9e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80ba0:	4a0c      	ldr	r2, [pc, #48]	; (80bd4 <sysclk_init+0x50>)
   80ba2:	4b0d      	ldr	r3, [pc, #52]	; (80bd8 <sysclk_init+0x54>)
   80ba4:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   80ba6:	4c0d      	ldr	r4, [pc, #52]	; (80bdc <sysclk_init+0x58>)
   80ba8:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   80baa:	2800      	cmp	r0, #0
   80bac:	d0fc      	beq.n	80ba8 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80bae:	2010      	movs	r0, #16
   80bb0:	4b0b      	ldr	r3, [pc, #44]	; (80be0 <sysclk_init+0x5c>)
   80bb2:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80bb4:	4b0b      	ldr	r3, [pc, #44]	; (80be4 <sysclk_init+0x60>)
   80bb6:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80bb8:	4801      	ldr	r0, [pc, #4]	; (80bc0 <sysclk_init+0x3c>)
   80bba:	4b02      	ldr	r3, [pc, #8]	; (80bc4 <sysclk_init+0x40>)
   80bbc:	4798      	blx	r3
   80bbe:	bd10      	pop	{r4, pc}
   80bc0:	0501bd00 	.word	0x0501bd00
   80bc4:	200700a5 	.word	0x200700a5
   80bc8:	00080f95 	.word	0x00080f95
   80bcc:	00080fe9 	.word	0x00080fe9
   80bd0:	00080ff9 	.word	0x00080ff9
   80bd4:	200d3f01 	.word	0x200d3f01
   80bd8:	400e0600 	.word	0x400e0600
   80bdc:	00081009 	.word	0x00081009
   80be0:	00080f31 	.word	0x00080f31
   80be4:	00081125 	.word	0x00081125

00080be8 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80be8:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80bea:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80bee:	4b18      	ldr	r3, [pc, #96]	; (80c50 <board_init+0x68>)
   80bf0:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80bf2:	200b      	movs	r0, #11
   80bf4:	4c17      	ldr	r4, [pc, #92]	; (80c54 <board_init+0x6c>)
   80bf6:	47a0      	blx	r4
   80bf8:	200c      	movs	r0, #12
   80bfa:	47a0      	blx	r4
   80bfc:	200d      	movs	r0, #13
   80bfe:	47a0      	blx	r4
   80c00:	200e      	movs	r0, #14
   80c02:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80c04:	203b      	movs	r0, #59	; 0x3b
   80c06:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80c0a:	4c13      	ldr	r4, [pc, #76]	; (80c58 <board_init+0x70>)
   80c0c:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   80c0e:	2055      	movs	r0, #85	; 0x55
   80c10:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80c14:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80c16:	2056      	movs	r0, #86	; 0x56
   80c18:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80c1c:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80c1e:	2068      	movs	r0, #104	; 0x68
   80c20:	490e      	ldr	r1, [pc, #56]	; (80c5c <board_init+0x74>)
   80c22:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80c24:	205c      	movs	r0, #92	; 0x5c
   80c26:	490e      	ldr	r1, [pc, #56]	; (80c60 <board_init+0x78>)
   80c28:	47a0      	blx	r4
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
   80c2a:	480e      	ldr	r0, [pc, #56]	; (80c64 <board_init+0x7c>)
   80c2c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
   80c30:	6603      	str	r3, [r0, #96]	; 0x60
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   80c32:	6543      	str	r3, [r0, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
   80c34:	6243      	str	r3, [r0, #36]	; 0x24
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   80c36:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
   80c3a:	6f02      	ldr	r2, [r0, #112]	; 0x70
   80c3c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
   80c40:	6702      	str	r2, [r0, #112]	; 0x70
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   80c42:	6043      	str	r3, [r0, #4]

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_port_mode(IOPORT_PIOA, PIO_PA12A_RXD1 | PIO_PA13A_TXD1, IOPORT_MODE_MUX_A);
	ioport_disable_port(IOPORT_PIOA, PIO_PA12A_RXD1 | PIO_PA13A_TXD1);
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   80c44:	f44f 7140 	mov.w	r1, #768	; 0x300
   80c48:	4a07      	ldr	r2, [pc, #28]	; (80c68 <board_init+0x80>)
   80c4a:	4b08      	ldr	r3, [pc, #32]	; (80c6c <board_init+0x84>)
   80c4c:	4798      	blx	r3
   80c4e:	bd10      	pop	{r4, pc}
   80c50:	400e1a50 	.word	0x400e1a50
   80c54:	00081019 	.word	0x00081019
   80c58:	00080d15 	.word	0x00080d15
   80c5c:	28000079 	.word	0x28000079
   80c60:	28000001 	.word	0x28000001
   80c64:	400e0e00 	.word	0x400e0e00
   80c68:	08000001 	.word	0x08000001
   80c6c:	00080de9 	.word	0x00080de9

00080c70 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80c70:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80c72:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80c76:	d016      	beq.n	80ca6 <pio_set_peripheral+0x36>
   80c78:	d804      	bhi.n	80c84 <pio_set_peripheral+0x14>
   80c7a:	b1c1      	cbz	r1, 80cae <pio_set_peripheral+0x3e>
   80c7c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80c80:	d00a      	beq.n	80c98 <pio_set_peripheral+0x28>
   80c82:	e013      	b.n	80cac <pio_set_peripheral+0x3c>
   80c84:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80c88:	d011      	beq.n	80cae <pio_set_peripheral+0x3e>
   80c8a:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80c8e:	d00e      	beq.n	80cae <pio_set_peripheral+0x3e>
   80c90:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80c94:	d10a      	bne.n	80cac <pio_set_peripheral+0x3c>
   80c96:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80c98:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80c9a:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80c9c:	400b      	ands	r3, r1
   80c9e:	ea23 0302 	bic.w	r3, r3, r2
   80ca2:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80ca4:	e002      	b.n	80cac <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   80ca6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80ca8:	4313      	orrs	r3, r2
   80caa:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80cac:	6042      	str	r2, [r0, #4]
   80cae:	4770      	bx	lr

00080cb0 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80cb0:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80cb2:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80cb6:	bf14      	ite	ne
   80cb8:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80cba:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80cbc:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80cc0:	bf14      	ite	ne
   80cc2:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80cc4:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   80cc6:	f012 0f02 	tst.w	r2, #2
   80cca:	d002      	beq.n	80cd2 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   80ccc:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80cd0:	e004      	b.n	80cdc <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   80cd2:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   80cd6:	bf18      	it	ne
   80cd8:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   80cdc:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   80cde:	6001      	str	r1, [r0, #0]
   80ce0:	4770      	bx	lr
   80ce2:	bf00      	nop

00080ce4 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   80ce4:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80ce6:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80ce8:	9c01      	ldr	r4, [sp, #4]
   80cea:	b10c      	cbz	r4, 80cf0 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   80cec:	6641      	str	r1, [r0, #100]	; 0x64
   80cee:	e000      	b.n	80cf2 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80cf0:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   80cf2:	b10b      	cbz	r3, 80cf8 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   80cf4:	6501      	str	r1, [r0, #80]	; 0x50
   80cf6:	e000      	b.n	80cfa <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80cf8:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   80cfa:	b10a      	cbz	r2, 80d00 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   80cfc:	6301      	str	r1, [r0, #48]	; 0x30
   80cfe:	e000      	b.n	80d02 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80d00:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   80d02:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80d04:	6001      	str	r1, [r0, #0]
}
   80d06:	f85d 4b04 	ldr.w	r4, [sp], #4
   80d0a:	4770      	bx	lr

00080d0c <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80d0c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   80d0e:	4770      	bx	lr

00080d10 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80d10:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80d12:	4770      	bx	lr

00080d14 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80d14:	b570      	push	{r4, r5, r6, lr}
   80d16:	b082      	sub	sp, #8
   80d18:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80d1a:	0944      	lsrs	r4, r0, #5
   80d1c:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   80d20:	f204 7407 	addw	r4, r4, #1799	; 0x707
   80d24:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80d26:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   80d2a:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   80d2e:	d030      	beq.n	80d92 <pio_configure_pin+0x7e>
   80d30:	d806      	bhi.n	80d40 <pio_configure_pin+0x2c>
   80d32:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80d36:	d00a      	beq.n	80d4e <pio_configure_pin+0x3a>
   80d38:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80d3c:	d018      	beq.n	80d70 <pio_configure_pin+0x5c>
   80d3e:	e049      	b.n	80dd4 <pio_configure_pin+0xc0>
   80d40:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80d44:	d030      	beq.n	80da8 <pio_configure_pin+0x94>
   80d46:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80d4a:	d02d      	beq.n	80da8 <pio_configure_pin+0x94>
   80d4c:	e042      	b.n	80dd4 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80d4e:	f000 001f 	and.w	r0, r0, #31
   80d52:	2401      	movs	r4, #1
   80d54:	4084      	lsls	r4, r0
   80d56:	4630      	mov	r0, r6
   80d58:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80d5c:	4622      	mov	r2, r4
   80d5e:	4b1f      	ldr	r3, [pc, #124]	; (80ddc <pio_configure_pin+0xc8>)
   80d60:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80d62:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80d66:	bf14      	ite	ne
   80d68:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80d6a:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80d6c:	2001      	movs	r0, #1
   80d6e:	e032      	b.n	80dd6 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80d70:	f000 001f 	and.w	r0, r0, #31
   80d74:	2401      	movs	r4, #1
   80d76:	4084      	lsls	r4, r0
   80d78:	4630      	mov	r0, r6
   80d7a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80d7e:	4622      	mov	r2, r4
   80d80:	4b16      	ldr	r3, [pc, #88]	; (80ddc <pio_configure_pin+0xc8>)
   80d82:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80d84:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80d88:	bf14      	ite	ne
   80d8a:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80d8c:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80d8e:	2001      	movs	r0, #1
   80d90:	e021      	b.n	80dd6 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80d92:	f000 011f 	and.w	r1, r0, #31
   80d96:	2401      	movs	r4, #1
   80d98:	4630      	mov	r0, r6
   80d9a:	fa04 f101 	lsl.w	r1, r4, r1
   80d9e:	462a      	mov	r2, r5
   80da0:	4b0f      	ldr	r3, [pc, #60]	; (80de0 <pio_configure_pin+0xcc>)
   80da2:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80da4:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   80da6:	e016      	b.n	80dd6 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80da8:	f000 011f 	and.w	r1, r0, #31
   80dac:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80dae:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80db2:	ea05 0304 	and.w	r3, r5, r4
   80db6:	9300      	str	r3, [sp, #0]
   80db8:	4630      	mov	r0, r6
   80dba:	fa04 f101 	lsl.w	r1, r4, r1
   80dbe:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80dc2:	bf14      	ite	ne
   80dc4:	2200      	movne	r2, #0
   80dc6:	2201      	moveq	r2, #1
   80dc8:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80dcc:	4d05      	ldr	r5, [pc, #20]	; (80de4 <pio_configure_pin+0xd0>)
   80dce:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   80dd0:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80dd2:	e000      	b.n	80dd6 <pio_configure_pin+0xc2>

	default:
		return 0;
   80dd4:	2000      	movs	r0, #0
	}

	return 1;
}
   80dd6:	b002      	add	sp, #8
   80dd8:	bd70      	pop	{r4, r5, r6, pc}
   80dda:	bf00      	nop
   80ddc:	00080c71 	.word	0x00080c71
   80de0:	00080cb1 	.word	0x00080cb1
   80de4:	00080ce5 	.word	0x00080ce5

00080de8 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   80de8:	b5f0      	push	{r4, r5, r6, r7, lr}
   80dea:	b083      	sub	sp, #12
   80dec:	4607      	mov	r7, r0
   80dee:	460e      	mov	r6, r1
   80df0:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80df2:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   80df6:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   80dfa:	d026      	beq.n	80e4a <pio_configure_pin_group+0x62>
   80dfc:	d806      	bhi.n	80e0c <pio_configure_pin_group+0x24>
   80dfe:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80e02:	d00a      	beq.n	80e1a <pio_configure_pin_group+0x32>
   80e04:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80e08:	d013      	beq.n	80e32 <pio_configure_pin_group+0x4a>
   80e0a:	e034      	b.n	80e76 <pio_configure_pin_group+0x8e>
   80e0c:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80e10:	d01f      	beq.n	80e52 <pio_configure_pin_group+0x6a>
   80e12:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80e16:	d01c      	beq.n	80e52 <pio_configure_pin_group+0x6a>
   80e18:	e02d      	b.n	80e76 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   80e1a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80e1e:	4632      	mov	r2, r6
   80e20:	4b16      	ldr	r3, [pc, #88]	; (80e7c <pio_configure_pin_group+0x94>)
   80e22:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80e24:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80e28:	bf14      	ite	ne
   80e2a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80e2c:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80e2e:	2001      	movs	r0, #1
   80e30:	e022      	b.n	80e78 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80e32:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80e36:	4632      	mov	r2, r6
   80e38:	4b10      	ldr	r3, [pc, #64]	; (80e7c <pio_configure_pin_group+0x94>)
   80e3a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80e3c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80e40:	bf14      	ite	ne
   80e42:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80e44:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80e46:	2001      	movs	r0, #1
   80e48:	e016      	b.n	80e78 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   80e4a:	4b0d      	ldr	r3, [pc, #52]	; (80e80 <pio_configure_pin_group+0x98>)
   80e4c:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80e4e:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   80e50:	e012      	b.n	80e78 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80e52:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   80e56:	f005 0301 	and.w	r3, r5, #1
   80e5a:	9300      	str	r3, [sp, #0]
   80e5c:	4638      	mov	r0, r7
   80e5e:	4631      	mov	r1, r6
   80e60:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80e64:	bf14      	ite	ne
   80e66:	2200      	movne	r2, #0
   80e68:	2201      	moveq	r2, #1
   80e6a:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80e6e:	4c05      	ldr	r4, [pc, #20]	; (80e84 <pio_configure_pin_group+0x9c>)
   80e70:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80e72:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80e74:	e000      	b.n	80e78 <pio_configure_pin_group+0x90>

	default:
		return 0;
   80e76:	2000      	movs	r0, #0
	}

	return 1;
}
   80e78:	b003      	add	sp, #12
   80e7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80e7c:	00080c71 	.word	0x00080c71
   80e80:	00080cb1 	.word	0x00080cb1
   80e84:	00080ce5 	.word	0x00080ce5

00080e88 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80e88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80e8c:	4604      	mov	r4, r0
   80e8e:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80e90:	4b10      	ldr	r3, [pc, #64]	; (80ed4 <pio_handler_process+0x4c>)
   80e92:	4798      	blx	r3
   80e94:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80e96:	4620      	mov	r0, r4
   80e98:	4b0f      	ldr	r3, [pc, #60]	; (80ed8 <pio_handler_process+0x50>)
   80e9a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80e9c:	4005      	ands	r5, r0
   80e9e:	d017      	beq.n	80ed0 <pio_handler_process+0x48>
   80ea0:	4f0e      	ldr	r7, [pc, #56]	; (80edc <pio_handler_process+0x54>)
   80ea2:	f107 040c 	add.w	r4, r7, #12
   80ea6:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80ea8:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   80eac:	42b3      	cmp	r3, r6
   80eae:	d10a      	bne.n	80ec6 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80eb0:	f854 1c08 	ldr.w	r1, [r4, #-8]
   80eb4:	4229      	tst	r1, r5
   80eb6:	d006      	beq.n	80ec6 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80eb8:	6823      	ldr	r3, [r4, #0]
   80eba:	4630      	mov	r0, r6
   80ebc:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   80ebe:	f854 3c08 	ldr.w	r3, [r4, #-8]
   80ec2:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   80ec6:	42bc      	cmp	r4, r7
   80ec8:	d002      	beq.n	80ed0 <pio_handler_process+0x48>
   80eca:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   80ecc:	2d00      	cmp	r5, #0
   80ece:	d1eb      	bne.n	80ea8 <pio_handler_process+0x20>
   80ed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80ed4:	00080d0d 	.word	0x00080d0d
   80ed8:	00080d11 	.word	0x00080d11
   80edc:	20070a8c 	.word	0x20070a8c

00080ee0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80ee0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   80ee2:	4802      	ldr	r0, [pc, #8]	; (80eec <PIOA_Handler+0xc>)
   80ee4:	210b      	movs	r1, #11
   80ee6:	4b02      	ldr	r3, [pc, #8]	; (80ef0 <PIOA_Handler+0x10>)
   80ee8:	4798      	blx	r3
   80eea:	bd08      	pop	{r3, pc}
   80eec:	400e0e00 	.word	0x400e0e00
   80ef0:	00080e89 	.word	0x00080e89

00080ef4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80ef4:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   80ef6:	4802      	ldr	r0, [pc, #8]	; (80f00 <PIOB_Handler+0xc>)
   80ef8:	210c      	movs	r1, #12
   80efa:	4b02      	ldr	r3, [pc, #8]	; (80f04 <PIOB_Handler+0x10>)
   80efc:	4798      	blx	r3
   80efe:	bd08      	pop	{r3, pc}
   80f00:	400e1000 	.word	0x400e1000
   80f04:	00080e89 	.word	0x00080e89

00080f08 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80f08:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   80f0a:	4802      	ldr	r0, [pc, #8]	; (80f14 <PIOC_Handler+0xc>)
   80f0c:	210d      	movs	r1, #13
   80f0e:	4b02      	ldr	r3, [pc, #8]	; (80f18 <PIOC_Handler+0x10>)
   80f10:	4798      	blx	r3
   80f12:	bd08      	pop	{r3, pc}
   80f14:	400e1200 	.word	0x400e1200
   80f18:	00080e89 	.word	0x00080e89

00080f1c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80f1c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   80f1e:	4802      	ldr	r0, [pc, #8]	; (80f28 <PIOD_Handler+0xc>)
   80f20:	210e      	movs	r1, #14
   80f22:	4b02      	ldr	r3, [pc, #8]	; (80f2c <PIOD_Handler+0x10>)
   80f24:	4798      	blx	r3
   80f26:	bd08      	pop	{r3, pc}
   80f28:	400e1400 	.word	0x400e1400
   80f2c:	00080e89 	.word	0x00080e89

00080f30 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80f30:	4b17      	ldr	r3, [pc, #92]	; (80f90 <pmc_switch_mck_to_pllack+0x60>)
   80f32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80f34:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   80f38:	4310      	orrs	r0, r2
   80f3a:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80f3c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80f3e:	f013 0f08 	tst.w	r3, #8
   80f42:	d109      	bne.n	80f58 <pmc_switch_mck_to_pllack+0x28>
   80f44:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80f48:	4911      	ldr	r1, [pc, #68]	; (80f90 <pmc_switch_mck_to_pllack+0x60>)
   80f4a:	e001      	b.n	80f50 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80f4c:	3b01      	subs	r3, #1
   80f4e:	d019      	beq.n	80f84 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80f50:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80f52:	f012 0f08 	tst.w	r2, #8
   80f56:	d0f9      	beq.n	80f4c <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80f58:	4b0d      	ldr	r3, [pc, #52]	; (80f90 <pmc_switch_mck_to_pllack+0x60>)
   80f5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80f5c:	f022 0203 	bic.w	r2, r2, #3
   80f60:	f042 0202 	orr.w	r2, r2, #2
   80f64:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80f66:	6e98      	ldr	r0, [r3, #104]	; 0x68
   80f68:	f010 0008 	ands.w	r0, r0, #8
   80f6c:	d10c      	bne.n	80f88 <pmc_switch_mck_to_pllack+0x58>
   80f6e:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80f72:	4907      	ldr	r1, [pc, #28]	; (80f90 <pmc_switch_mck_to_pllack+0x60>)
   80f74:	e001      	b.n	80f7a <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80f76:	3b01      	subs	r3, #1
   80f78:	d008      	beq.n	80f8c <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80f7a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80f7c:	f012 0f08 	tst.w	r2, #8
   80f80:	d0f9      	beq.n	80f76 <pmc_switch_mck_to_pllack+0x46>
   80f82:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80f84:	2001      	movs	r0, #1
   80f86:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   80f88:	2000      	movs	r0, #0
   80f8a:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80f8c:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   80f8e:	4770      	bx	lr
   80f90:	400e0600 	.word	0x400e0600

00080f94 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80f94:	b138      	cbz	r0, 80fa6 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80f96:	4911      	ldr	r1, [pc, #68]	; (80fdc <pmc_switch_mainck_to_xtal+0x48>)
   80f98:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   80f9a:	4a11      	ldr	r2, [pc, #68]	; (80fe0 <pmc_switch_mainck_to_xtal+0x4c>)
   80f9c:	401a      	ands	r2, r3
   80f9e:	4b11      	ldr	r3, [pc, #68]	; (80fe4 <pmc_switch_mainck_to_xtal+0x50>)
   80fa0:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80fa2:	620b      	str	r3, [r1, #32]
   80fa4:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80fa6:	4a0d      	ldr	r2, [pc, #52]	; (80fdc <pmc_switch_mainck_to_xtal+0x48>)
   80fa8:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80faa:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80fae:	f023 0303 	bic.w	r3, r3, #3
   80fb2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80fb6:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   80fba:	0209      	lsls	r1, r1, #8
   80fbc:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80fbe:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80fc0:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80fc2:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80fc4:	f013 0f01 	tst.w	r3, #1
   80fc8:	d0fb      	beq.n	80fc2 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   80fca:	4a04      	ldr	r2, [pc, #16]	; (80fdc <pmc_switch_mainck_to_xtal+0x48>)
   80fcc:	6a13      	ldr	r3, [r2, #32]
   80fce:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80fd2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80fd6:	6213      	str	r3, [r2, #32]
   80fd8:	4770      	bx	lr
   80fda:	bf00      	nop
   80fdc:	400e0600 	.word	0x400e0600
   80fe0:	fec8fffc 	.word	0xfec8fffc
   80fe4:	01370002 	.word	0x01370002

00080fe8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80fe8:	4b02      	ldr	r3, [pc, #8]	; (80ff4 <pmc_osc_is_ready_mainck+0xc>)
   80fea:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80fec:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80ff0:	4770      	bx	lr
   80ff2:	bf00      	nop
   80ff4:	400e0600 	.word	0x400e0600

00080ff8 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80ff8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80ffc:	4b01      	ldr	r3, [pc, #4]	; (81004 <pmc_disable_pllack+0xc>)
   80ffe:	629a      	str	r2, [r3, #40]	; 0x28
   81000:	4770      	bx	lr
   81002:	bf00      	nop
   81004:	400e0600 	.word	0x400e0600

00081008 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   81008:	4b02      	ldr	r3, [pc, #8]	; (81014 <pmc_is_locked_pllack+0xc>)
   8100a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   8100c:	f000 0002 	and.w	r0, r0, #2
   81010:	4770      	bx	lr
   81012:	bf00      	nop
   81014:	400e0600 	.word	0x400e0600

00081018 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   81018:	282c      	cmp	r0, #44	; 0x2c
   8101a:	d820      	bhi.n	8105e <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   8101c:	281f      	cmp	r0, #31
   8101e:	d80d      	bhi.n	8103c <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   81020:	4b12      	ldr	r3, [pc, #72]	; (8106c <pmc_enable_periph_clk+0x54>)
   81022:	699a      	ldr	r2, [r3, #24]
   81024:	2301      	movs	r3, #1
   81026:	4083      	lsls	r3, r0
   81028:	401a      	ands	r2, r3
   8102a:	4293      	cmp	r3, r2
   8102c:	d019      	beq.n	81062 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   8102e:	2301      	movs	r3, #1
   81030:	fa03 f000 	lsl.w	r0, r3, r0
   81034:	4b0d      	ldr	r3, [pc, #52]	; (8106c <pmc_enable_periph_clk+0x54>)
   81036:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   81038:	2000      	movs	r0, #0
   8103a:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   8103c:	4b0b      	ldr	r3, [pc, #44]	; (8106c <pmc_enable_periph_clk+0x54>)
   8103e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   81042:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   81044:	2301      	movs	r3, #1
   81046:	4083      	lsls	r3, r0
   81048:	401a      	ands	r2, r3
   8104a:	4293      	cmp	r3, r2
   8104c:	d00b      	beq.n	81066 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   8104e:	2301      	movs	r3, #1
   81050:	fa03 f000 	lsl.w	r0, r3, r0
   81054:	4b05      	ldr	r3, [pc, #20]	; (8106c <pmc_enable_periph_clk+0x54>)
   81056:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   8105a:	2000      	movs	r0, #0
   8105c:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   8105e:	2001      	movs	r0, #1
   81060:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   81062:	2000      	movs	r0, #0
   81064:	4770      	bx	lr
   81066:	2000      	movs	r0, #0
}
   81068:	4770      	bx	lr
   8106a:	bf00      	nop
   8106c:	400e0600 	.word	0x400e0600

00081070 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   81070:	e7fe      	b.n	81070 <Dummy_Handler>
   81072:	bf00      	nop

00081074 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   81074:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   81076:	4b1e      	ldr	r3, [pc, #120]	; (810f0 <Reset_Handler+0x7c>)
   81078:	4a1e      	ldr	r2, [pc, #120]	; (810f4 <Reset_Handler+0x80>)
   8107a:	429a      	cmp	r2, r3
   8107c:	d003      	beq.n	81086 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   8107e:	4b1e      	ldr	r3, [pc, #120]	; (810f8 <Reset_Handler+0x84>)
   81080:	4a1b      	ldr	r2, [pc, #108]	; (810f0 <Reset_Handler+0x7c>)
   81082:	429a      	cmp	r2, r3
   81084:	d304      	bcc.n	81090 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81086:	4b1d      	ldr	r3, [pc, #116]	; (810fc <Reset_Handler+0x88>)
   81088:	4a1d      	ldr	r2, [pc, #116]	; (81100 <Reset_Handler+0x8c>)
   8108a:	429a      	cmp	r2, r3
   8108c:	d30f      	bcc.n	810ae <Reset_Handler+0x3a>
   8108e:	e01a      	b.n	810c6 <Reset_Handler+0x52>
   81090:	4b1c      	ldr	r3, [pc, #112]	; (81104 <Reset_Handler+0x90>)
   81092:	4c1d      	ldr	r4, [pc, #116]	; (81108 <Reset_Handler+0x94>)
   81094:	1ae4      	subs	r4, r4, r3
   81096:	f024 0403 	bic.w	r4, r4, #3
   8109a:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   8109c:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   8109e:	4814      	ldr	r0, [pc, #80]	; (810f0 <Reset_Handler+0x7c>)
   810a0:	4914      	ldr	r1, [pc, #80]	; (810f4 <Reset_Handler+0x80>)
   810a2:	585a      	ldr	r2, [r3, r1]
   810a4:	501a      	str	r2, [r3, r0]
   810a6:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   810a8:	42a3      	cmp	r3, r4
   810aa:	d1fa      	bne.n	810a2 <Reset_Handler+0x2e>
   810ac:	e7eb      	b.n	81086 <Reset_Handler+0x12>
   810ae:	4b17      	ldr	r3, [pc, #92]	; (8110c <Reset_Handler+0x98>)
   810b0:	4917      	ldr	r1, [pc, #92]	; (81110 <Reset_Handler+0x9c>)
   810b2:	1ac9      	subs	r1, r1, r3
   810b4:	f021 0103 	bic.w	r1, r1, #3
   810b8:	1d1a      	adds	r2, r3, #4
   810ba:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   810bc:	2200      	movs	r2, #0
   810be:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   810c2:	428b      	cmp	r3, r1
   810c4:	d1fb      	bne.n	810be <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   810c6:	4a13      	ldr	r2, [pc, #76]	; (81114 <Reset_Handler+0xa0>)
   810c8:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   810cc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   810d0:	4911      	ldr	r1, [pc, #68]	; (81118 <Reset_Handler+0xa4>)
   810d2:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   810d4:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   810d8:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   810dc:	d203      	bcs.n	810e6 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   810de:	688a      	ldr	r2, [r1, #8]
   810e0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   810e4:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   810e6:	4b0d      	ldr	r3, [pc, #52]	; (8111c <Reset_Handler+0xa8>)
   810e8:	4798      	blx	r3

	/* Branch to main function */
	main();
   810ea:	4b0d      	ldr	r3, [pc, #52]	; (81120 <Reset_Handler+0xac>)
   810ec:	4798      	blx	r3
   810ee:	e7fe      	b.n	810ee <Reset_Handler+0x7a>
   810f0:	20070000 	.word	0x20070000
   810f4:	00085738 	.word	0x00085738
   810f8:	200709ac 	.word	0x200709ac
   810fc:	20070b44 	.word	0x20070b44
   81100:	200709ac 	.word	0x200709ac
   81104:	20070004 	.word	0x20070004
   81108:	200709af 	.word	0x200709af
   8110c:	200709a8 	.word	0x200709a8
   81110:	20070b3f 	.word	0x20070b3f
   81114:	00080000 	.word	0x00080000
   81118:	e000ed00 	.word	0xe000ed00
   8111c:	00082699 	.word	0x00082699
   81120:	000813e1 	.word	0x000813e1

00081124 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   81124:	4b3e      	ldr	r3, [pc, #248]	; (81220 <SystemCoreClockUpdate+0xfc>)
   81126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81128:	f003 0303 	and.w	r3, r3, #3
   8112c:	2b03      	cmp	r3, #3
   8112e:	d85f      	bhi.n	811f0 <SystemCoreClockUpdate+0xcc>
   81130:	e8df f003 	tbb	[pc, r3]
   81134:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   81138:	4b3a      	ldr	r3, [pc, #232]	; (81224 <SystemCoreClockUpdate+0x100>)
   8113a:	695b      	ldr	r3, [r3, #20]
   8113c:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   81140:	bf14      	ite	ne
   81142:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   81146:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   8114a:	4b37      	ldr	r3, [pc, #220]	; (81228 <SystemCoreClockUpdate+0x104>)
   8114c:	601a      	str	r2, [r3, #0]
   8114e:	e04f      	b.n	811f0 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81150:	4b33      	ldr	r3, [pc, #204]	; (81220 <SystemCoreClockUpdate+0xfc>)
   81152:	6a1b      	ldr	r3, [r3, #32]
   81154:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81158:	d003      	beq.n	81162 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   8115a:	4a34      	ldr	r2, [pc, #208]	; (8122c <SystemCoreClockUpdate+0x108>)
   8115c:	4b32      	ldr	r3, [pc, #200]	; (81228 <SystemCoreClockUpdate+0x104>)
   8115e:	601a      	str	r2, [r3, #0]
   81160:	e046      	b.n	811f0 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   81162:	4a33      	ldr	r2, [pc, #204]	; (81230 <SystemCoreClockUpdate+0x10c>)
   81164:	4b30      	ldr	r3, [pc, #192]	; (81228 <SystemCoreClockUpdate+0x104>)
   81166:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   81168:	4b2d      	ldr	r3, [pc, #180]	; (81220 <SystemCoreClockUpdate+0xfc>)
   8116a:	6a1b      	ldr	r3, [r3, #32]
   8116c:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81170:	2b10      	cmp	r3, #16
   81172:	d002      	beq.n	8117a <SystemCoreClockUpdate+0x56>
   81174:	2b20      	cmp	r3, #32
   81176:	d004      	beq.n	81182 <SystemCoreClockUpdate+0x5e>
   81178:	e03a      	b.n	811f0 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   8117a:	4a2e      	ldr	r2, [pc, #184]	; (81234 <SystemCoreClockUpdate+0x110>)
   8117c:	4b2a      	ldr	r3, [pc, #168]	; (81228 <SystemCoreClockUpdate+0x104>)
   8117e:	601a      	str	r2, [r3, #0]
				break;
   81180:	e036      	b.n	811f0 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   81182:	4a2a      	ldr	r2, [pc, #168]	; (8122c <SystemCoreClockUpdate+0x108>)
   81184:	4b28      	ldr	r3, [pc, #160]	; (81228 <SystemCoreClockUpdate+0x104>)
   81186:	601a      	str	r2, [r3, #0]
				break;
   81188:	e032      	b.n	811f0 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   8118a:	4b25      	ldr	r3, [pc, #148]	; (81220 <SystemCoreClockUpdate+0xfc>)
   8118c:	6a1b      	ldr	r3, [r3, #32]
   8118e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81192:	d003      	beq.n	8119c <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81194:	4a25      	ldr	r2, [pc, #148]	; (8122c <SystemCoreClockUpdate+0x108>)
   81196:	4b24      	ldr	r3, [pc, #144]	; (81228 <SystemCoreClockUpdate+0x104>)
   81198:	601a      	str	r2, [r3, #0]
   8119a:	e012      	b.n	811c2 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8119c:	4a24      	ldr	r2, [pc, #144]	; (81230 <SystemCoreClockUpdate+0x10c>)
   8119e:	4b22      	ldr	r3, [pc, #136]	; (81228 <SystemCoreClockUpdate+0x104>)
   811a0:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   811a2:	4b1f      	ldr	r3, [pc, #124]	; (81220 <SystemCoreClockUpdate+0xfc>)
   811a4:	6a1b      	ldr	r3, [r3, #32]
   811a6:	f003 0370 	and.w	r3, r3, #112	; 0x70
   811aa:	2b10      	cmp	r3, #16
   811ac:	d002      	beq.n	811b4 <SystemCoreClockUpdate+0x90>
   811ae:	2b20      	cmp	r3, #32
   811b0:	d004      	beq.n	811bc <SystemCoreClockUpdate+0x98>
   811b2:	e006      	b.n	811c2 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   811b4:	4a1f      	ldr	r2, [pc, #124]	; (81234 <SystemCoreClockUpdate+0x110>)
   811b6:	4b1c      	ldr	r3, [pc, #112]	; (81228 <SystemCoreClockUpdate+0x104>)
   811b8:	601a      	str	r2, [r3, #0]
				break;
   811ba:	e002      	b.n	811c2 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   811bc:	4a1b      	ldr	r2, [pc, #108]	; (8122c <SystemCoreClockUpdate+0x108>)
   811be:	4b1a      	ldr	r3, [pc, #104]	; (81228 <SystemCoreClockUpdate+0x104>)
   811c0:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   811c2:	4b17      	ldr	r3, [pc, #92]	; (81220 <SystemCoreClockUpdate+0xfc>)
   811c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   811c6:	f003 0303 	and.w	r3, r3, #3
   811ca:	2b02      	cmp	r3, #2
   811cc:	d10d      	bne.n	811ea <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   811ce:	4b14      	ldr	r3, [pc, #80]	; (81220 <SystemCoreClockUpdate+0xfc>)
   811d0:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   811d2:	6a99      	ldr	r1, [r3, #40]	; 0x28
   811d4:	4b14      	ldr	r3, [pc, #80]	; (81228 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   811d6:	f3c0 400a 	ubfx	r0, r0, #16, #11
   811da:	681a      	ldr	r2, [r3, #0]
   811dc:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   811e0:	b2c9      	uxtb	r1, r1
   811e2:	fbb2 f2f1 	udiv	r2, r2, r1
   811e6:	601a      	str	r2, [r3, #0]
   811e8:	e002      	b.n	811f0 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   811ea:	4a13      	ldr	r2, [pc, #76]	; (81238 <SystemCoreClockUpdate+0x114>)
   811ec:	4b0e      	ldr	r3, [pc, #56]	; (81228 <SystemCoreClockUpdate+0x104>)
   811ee:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   811f0:	4b0b      	ldr	r3, [pc, #44]	; (81220 <SystemCoreClockUpdate+0xfc>)
   811f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   811f4:	f003 0370 	and.w	r3, r3, #112	; 0x70
   811f8:	2b70      	cmp	r3, #112	; 0x70
   811fa:	d107      	bne.n	8120c <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   811fc:	4b0a      	ldr	r3, [pc, #40]	; (81228 <SystemCoreClockUpdate+0x104>)
   811fe:	681a      	ldr	r2, [r3, #0]
   81200:	490e      	ldr	r1, [pc, #56]	; (8123c <SystemCoreClockUpdate+0x118>)
   81202:	fba1 0202 	umull	r0, r2, r1, r2
   81206:	0852      	lsrs	r2, r2, #1
   81208:	601a      	str	r2, [r3, #0]
   8120a:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   8120c:	4b04      	ldr	r3, [pc, #16]	; (81220 <SystemCoreClockUpdate+0xfc>)
   8120e:	6b19      	ldr	r1, [r3, #48]	; 0x30
   81210:	4b05      	ldr	r3, [pc, #20]	; (81228 <SystemCoreClockUpdate+0x104>)
   81212:	f3c1 1102 	ubfx	r1, r1, #4, #3
   81216:	681a      	ldr	r2, [r3, #0]
   81218:	40ca      	lsrs	r2, r1
   8121a:	601a      	str	r2, [r3, #0]
   8121c:	4770      	bx	lr
   8121e:	bf00      	nop
   81220:	400e0600 	.word	0x400e0600
   81224:	400e1a10 	.word	0x400e1a10
   81228:	20070138 	.word	0x20070138
   8122c:	00b71b00 	.word	0x00b71b00
   81230:	003d0900 	.word	0x003d0900
   81234:	007a1200 	.word	0x007a1200
   81238:	0e4e1c00 	.word	0x0e4e1c00
   8123c:	aaaaaaab 	.word	0xaaaaaaab

00081240 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   81240:	4b09      	ldr	r3, [pc, #36]	; (81268 <_sbrk+0x28>)
   81242:	681b      	ldr	r3, [r3, #0]
   81244:	b913      	cbnz	r3, 8124c <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   81246:	4a09      	ldr	r2, [pc, #36]	; (8126c <_sbrk+0x2c>)
   81248:	4b07      	ldr	r3, [pc, #28]	; (81268 <_sbrk+0x28>)
   8124a:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   8124c:	4b06      	ldr	r3, [pc, #24]	; (81268 <_sbrk+0x28>)
   8124e:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   81250:	181a      	adds	r2, r3, r0
   81252:	4907      	ldr	r1, [pc, #28]	; (81270 <_sbrk+0x30>)
   81254:	4291      	cmp	r1, r2
   81256:	db04      	blt.n	81262 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   81258:	4610      	mov	r0, r2
   8125a:	4a03      	ldr	r2, [pc, #12]	; (81268 <_sbrk+0x28>)
   8125c:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   8125e:	4618      	mov	r0, r3
   81260:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   81262:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   81266:	4770      	bx	lr
   81268:	20070afc 	.word	0x20070afc
   8126c:	20072b48 	.word	0x20072b48
   81270:	20087ffc 	.word	0x20087ffc

00081274 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   81274:	f04f 30ff 	mov.w	r0, #4294967295
   81278:	4770      	bx	lr
   8127a:	bf00      	nop

0008127c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   8127c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   81280:	604b      	str	r3, [r1, #4]

	return 0;
}
   81282:	2000      	movs	r0, #0
   81284:	4770      	bx	lr
   81286:	bf00      	nop

00081288 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   81288:	2001      	movs	r0, #1
   8128a:	4770      	bx	lr

0008128c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   8128c:	2000      	movs	r0, #0
   8128e:	4770      	bx	lr

00081290 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   81290:	b5f0      	push	{r4, r5, r6, r7, lr}
   81292:	b083      	sub	sp, #12
   81294:	4604      	mov	r4, r0
   81296:	460d      	mov	r5, r1
	uint32_t val = 0;
   81298:	2300      	movs	r3, #0
   8129a:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   8129c:	4b1f      	ldr	r3, [pc, #124]	; (8131c <usart_serial_getchar+0x8c>)
   8129e:	4298      	cmp	r0, r3
   812a0:	d107      	bne.n	812b2 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   812a2:	461f      	mov	r7, r3
   812a4:	4e1e      	ldr	r6, [pc, #120]	; (81320 <usart_serial_getchar+0x90>)
   812a6:	4638      	mov	r0, r7
   812a8:	4629      	mov	r1, r5
   812aa:	47b0      	blx	r6
   812ac:	2800      	cmp	r0, #0
   812ae:	d1fa      	bne.n	812a6 <usart_serial_getchar+0x16>
   812b0:	e019      	b.n	812e6 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   812b2:	4b1c      	ldr	r3, [pc, #112]	; (81324 <usart_serial_getchar+0x94>)
   812b4:	4298      	cmp	r0, r3
   812b6:	d109      	bne.n	812cc <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   812b8:	461f      	mov	r7, r3
   812ba:	4e1b      	ldr	r6, [pc, #108]	; (81328 <usart_serial_getchar+0x98>)
   812bc:	4638      	mov	r0, r7
   812be:	a901      	add	r1, sp, #4
   812c0:	47b0      	blx	r6
   812c2:	2800      	cmp	r0, #0
   812c4:	d1fa      	bne.n	812bc <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   812c6:	9b01      	ldr	r3, [sp, #4]
   812c8:	702b      	strb	r3, [r5, #0]
   812ca:	e019      	b.n	81300 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   812cc:	4b17      	ldr	r3, [pc, #92]	; (8132c <usart_serial_getchar+0x9c>)
   812ce:	4298      	cmp	r0, r3
   812d0:	d109      	bne.n	812e6 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   812d2:	461e      	mov	r6, r3
   812d4:	4c14      	ldr	r4, [pc, #80]	; (81328 <usart_serial_getchar+0x98>)
   812d6:	4630      	mov	r0, r6
   812d8:	a901      	add	r1, sp, #4
   812da:	47a0      	blx	r4
   812dc:	2800      	cmp	r0, #0
   812de:	d1fa      	bne.n	812d6 <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   812e0:	9b01      	ldr	r3, [sp, #4]
   812e2:	702b      	strb	r3, [r5, #0]
   812e4:	e018      	b.n	81318 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   812e6:	4b12      	ldr	r3, [pc, #72]	; (81330 <usart_serial_getchar+0xa0>)
   812e8:	429c      	cmp	r4, r3
   812ea:	d109      	bne.n	81300 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   812ec:	461e      	mov	r6, r3
   812ee:	4c0e      	ldr	r4, [pc, #56]	; (81328 <usart_serial_getchar+0x98>)
   812f0:	4630      	mov	r0, r6
   812f2:	a901      	add	r1, sp, #4
   812f4:	47a0      	blx	r4
   812f6:	2800      	cmp	r0, #0
   812f8:	d1fa      	bne.n	812f0 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   812fa:	9b01      	ldr	r3, [sp, #4]
   812fc:	702b      	strb	r3, [r5, #0]
   812fe:	e00b      	b.n	81318 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   81300:	4b0c      	ldr	r3, [pc, #48]	; (81334 <usart_serial_getchar+0xa4>)
   81302:	429c      	cmp	r4, r3
   81304:	d108      	bne.n	81318 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   81306:	461e      	mov	r6, r3
   81308:	4c07      	ldr	r4, [pc, #28]	; (81328 <usart_serial_getchar+0x98>)
   8130a:	4630      	mov	r0, r6
   8130c:	a901      	add	r1, sp, #4
   8130e:	47a0      	blx	r4
   81310:	2800      	cmp	r0, #0
   81312:	d1fa      	bne.n	8130a <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   81314:	9b01      	ldr	r3, [sp, #4]
   81316:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   81318:	b003      	add	sp, #12
   8131a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8131c:	400e0800 	.word	0x400e0800
   81320:	000802ed 	.word	0x000802ed
   81324:	40098000 	.word	0x40098000
   81328:	00080405 	.word	0x00080405
   8132c:	4009c000 	.word	0x4009c000
   81330:	400a0000 	.word	0x400a0000
   81334:	400a4000 	.word	0x400a4000

00081338 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   81338:	b570      	push	{r4, r5, r6, lr}
   8133a:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   8133c:	4b21      	ldr	r3, [pc, #132]	; (813c4 <usart_serial_putchar+0x8c>)
   8133e:	4298      	cmp	r0, r3
   81340:	d107      	bne.n	81352 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   81342:	461e      	mov	r6, r3
   81344:	4d20      	ldr	r5, [pc, #128]	; (813c8 <usart_serial_putchar+0x90>)
   81346:	4630      	mov	r0, r6
   81348:	4621      	mov	r1, r4
   8134a:	47a8      	blx	r5
   8134c:	2800      	cmp	r0, #0
   8134e:	d1fa      	bne.n	81346 <usart_serial_putchar+0xe>
   81350:	e02b      	b.n	813aa <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   81352:	4b1e      	ldr	r3, [pc, #120]	; (813cc <usart_serial_putchar+0x94>)
   81354:	4298      	cmp	r0, r3
   81356:	d107      	bne.n	81368 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   81358:	461e      	mov	r6, r3
   8135a:	4d1d      	ldr	r5, [pc, #116]	; (813d0 <usart_serial_putchar+0x98>)
   8135c:	4630      	mov	r0, r6
   8135e:	4621      	mov	r1, r4
   81360:	47a8      	blx	r5
   81362:	2800      	cmp	r0, #0
   81364:	d1fa      	bne.n	8135c <usart_serial_putchar+0x24>
   81366:	e022      	b.n	813ae <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   81368:	4b1a      	ldr	r3, [pc, #104]	; (813d4 <usart_serial_putchar+0x9c>)
   8136a:	4298      	cmp	r0, r3
   8136c:	d107      	bne.n	8137e <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   8136e:	461e      	mov	r6, r3
   81370:	4d17      	ldr	r5, [pc, #92]	; (813d0 <usart_serial_putchar+0x98>)
   81372:	4630      	mov	r0, r6
   81374:	4621      	mov	r1, r4
   81376:	47a8      	blx	r5
   81378:	2800      	cmp	r0, #0
   8137a:	d1fa      	bne.n	81372 <usart_serial_putchar+0x3a>
   8137c:	e019      	b.n	813b2 <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8137e:	4b16      	ldr	r3, [pc, #88]	; (813d8 <usart_serial_putchar+0xa0>)
   81380:	4298      	cmp	r0, r3
   81382:	d107      	bne.n	81394 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   81384:	461e      	mov	r6, r3
   81386:	4d12      	ldr	r5, [pc, #72]	; (813d0 <usart_serial_putchar+0x98>)
   81388:	4630      	mov	r0, r6
   8138a:	4621      	mov	r1, r4
   8138c:	47a8      	blx	r5
   8138e:	2800      	cmp	r0, #0
   81390:	d1fa      	bne.n	81388 <usart_serial_putchar+0x50>
   81392:	e010      	b.n	813b6 <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   81394:	4b11      	ldr	r3, [pc, #68]	; (813dc <usart_serial_putchar+0xa4>)
   81396:	4298      	cmp	r0, r3
   81398:	d10f      	bne.n	813ba <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   8139a:	461e      	mov	r6, r3
   8139c:	4d0c      	ldr	r5, [pc, #48]	; (813d0 <usart_serial_putchar+0x98>)
   8139e:	4630      	mov	r0, r6
   813a0:	4621      	mov	r1, r4
   813a2:	47a8      	blx	r5
   813a4:	2800      	cmp	r0, #0
   813a6:	d1fa      	bne.n	8139e <usart_serial_putchar+0x66>
   813a8:	e009      	b.n	813be <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   813aa:	2001      	movs	r0, #1
   813ac:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   813ae:	2001      	movs	r0, #1
   813b0:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   813b2:	2001      	movs	r0, #1
   813b4:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   813b6:	2001      	movs	r0, #1
   813b8:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   813ba:	2000      	movs	r0, #0
   813bc:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   813be:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   813c0:	bd70      	pop	{r4, r5, r6, pc}
   813c2:	bf00      	nop
   813c4:	400e0800 	.word	0x400e0800
   813c8:	000802dd 	.word	0x000802dd
   813cc:	40098000 	.word	0x40098000
   813d0:	000803f1 	.word	0x000803f1
   813d4:	4009c000 	.word	0x4009c000
   813d8:	400a0000 	.word	0x400a0000
   813dc:	400a4000 	.word	0x400a4000

000813e0 <main>:
// 			*p_variable = *p_variable + (*p_string - '0');
// }


int main (void)
{
   813e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   813e4:	b087      	sub	sp, #28
	sysclk_init();
   813e6:	4b44      	ldr	r3, [pc, #272]	; (814f8 <main+0x118>)
   813e8:	4798      	blx	r3
	board_init();
   813ea:	4b44      	ldr	r3, [pc, #272]	; (814fc <main+0x11c>)
   813ec:	4798      	blx	r3
   813ee:	200b      	movs	r0, #11
   813f0:	4c43      	ldr	r4, [pc, #268]	; (81500 <main+0x120>)
   813f2:	47a0      	blx	r4
   813f4:	200c      	movs	r0, #12
   813f6:	47a0      	blx	r4
   813f8:	200d      	movs	r0, #13
   813fa:	47a0      	blx	r4
   813fc:	200e      	movs	r0, #14
   813fe:	47a0      	blx	r4
	ioport_init();
	delayInit();
   81400:	4b40      	ldr	r3, [pc, #256]	; (81504 <main+0x124>)
   81402:	4798      	blx	r3
	initRegulator();
   81404:	4b40      	ldr	r3, [pc, #256]	; (81508 <main+0x128>)
   81406:	4798      	blx	r3
	initMotor();
   81408:	4b40      	ldr	r3, [pc, #256]	; (8150c <main+0x12c>)
   8140a:	4798      	blx	r3
	initRotateMotor();
   8140c:	4b40      	ldr	r3, [pc, #256]	; (81510 <main+0x130>)
   8140e:	4798      	blx	r3
   81410:	2008      	movs	r0, #8
   81412:	47a0      	blx	r4
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   81414:	4e3f      	ldr	r6, [pc, #252]	; (81514 <main+0x134>)
   81416:	4b40      	ldr	r3, [pc, #256]	; (81518 <main+0x138>)
   81418:	601e      	str	r6, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   8141a:	4a40      	ldr	r2, [pc, #256]	; (8151c <main+0x13c>)
   8141c:	4b40      	ldr	r3, [pc, #256]	; (81520 <main+0x140>)
   8141e:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   81420:	4a40      	ldr	r2, [pc, #256]	; (81524 <main+0x144>)
   81422:	4b41      	ldr	r3, [pc, #260]	; (81528 <main+0x148>)
   81424:	601a      	str	r2, [r3, #0]
	uart_settings.ul_baudrate = opt->baudrate;
	uart_settings.ul_mode = opt->paritytype;
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
   81426:	f44f 5316 	mov.w	r3, #9600	; 0x2580
   8142a:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
   8142c:	2500      	movs	r5, #0
   8142e:	9501      	str	r5, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
   81430:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81434:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
   81436:	9503      	str	r5, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
   81438:	9504      	str	r5, [sp, #16]
   8143a:	2012      	movs	r0, #18
   8143c:	47a0      	blx	r4
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
   8143e:	4630      	mov	r0, r6
   81440:	4669      	mov	r1, sp
   81442:	4a3a      	ldr	r2, [pc, #232]	; (8152c <main+0x14c>)
   81444:	4b3a      	ldr	r3, [pc, #232]	; (81530 <main+0x150>)
   81446:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
   81448:	4630      	mov	r0, r6
   8144a:	4b3a      	ldr	r3, [pc, #232]	; (81534 <main+0x154>)
   8144c:	4798      	blx	r3
		usart_enable_rx(p_usart);
   8144e:	4630      	mov	r0, r6
   81450:	4b39      	ldr	r3, [pc, #228]	; (81538 <main+0x158>)
   81452:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   81454:	4e39      	ldr	r6, [pc, #228]	; (8153c <main+0x15c>)
   81456:	6833      	ldr	r3, [r6, #0]
   81458:	6898      	ldr	r0, [r3, #8]
   8145a:	4629      	mov	r1, r5
   8145c:	4c38      	ldr	r4, [pc, #224]	; (81540 <main+0x160>)
   8145e:	47a0      	blx	r4
	setbuf(stdin, NULL);
   81460:	6833      	ldr	r3, [r6, #0]
   81462:	6858      	ldr	r0, [r3, #4]
   81464:	4629      	mov	r1, r5
   81466:	47a0      	blx	r4
	};
	
	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	printf("Konsolen reado\n");
   81468:	4836      	ldr	r0, [pc, #216]	; (81544 <main+0x164>)
   8146a:	4c37      	ldr	r4, [pc, #220]	; (81548 <main+0x168>)
   8146c:	47a0      	blx	r4
	printf("===============\n");
   8146e:	4837      	ldr	r0, [pc, #220]	; (8154c <main+0x16c>)
   81470:	47a0      	blx	r4
	printf("-- %s\n\r", BOARD_NAME);
   81472:	4837      	ldr	r0, [pc, #220]	; (81550 <main+0x170>)
   81474:	4937      	ldr	r1, [pc, #220]	; (81554 <main+0x174>)
   81476:	47a0      	blx	r4
	printf("-- Compiled: %s %s --\n\r", __DATE__, __TIME__);
   81478:	4837      	ldr	r0, [pc, #220]	; (81558 <main+0x178>)
   8147a:	4938      	ldr	r1, [pc, #224]	; (8155c <main+0x17c>)
   8147c:	4a38      	ldr	r2, [pc, #224]	; (81560 <main+0x180>)
   8147e:	47a0      	blx	r4
	printf("Whilesatsen");
   81480:	4838      	ldr	r0, [pc, #224]	; (81564 <main+0x184>)
   81482:	47a0      	blx	r4
	delayInit();
	initRegulator();
	initMotor();
	initRotateMotor();
	configure_console();
	initDrive();
   81484:	4b38      	ldr	r3, [pc, #224]	; (81568 <main+0x188>)
   81486:	4798      	blx	r3
// 		stringToInt(&x2, str2);
// 		stringToInt(&x3, str3);
// 		stringToInt(&x4, str4);
// 			

startupMeasure1(0,0);
   81488:	f8df a108 	ldr.w	sl, [pc, #264]	; 81594 <main+0x1b4>
moveForward(1650,1650);
   8148c:	f8df 8108 	ldr.w	r8, [pc, #264]	; 81598 <main+0x1b8>
delayMicroseconds(1000000);
   81490:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8159c <main+0x1bc>
// 		stringToInt(&x2, str2);
// 		stringToInt(&x3, str3);
// 		stringToInt(&x4, str4);
// 			

startupMeasure1(0,0);
   81494:	2000      	movs	r0, #0
   81496:	4601      	mov	r1, r0
   81498:	47d0      	blx	sl
moveForward(1650,1650);
   8149a:	f240 6072 	movw	r0, #1650	; 0x672
   8149e:	4601      	mov	r1, r0
   814a0:	47c0      	blx	r8
delayMicroseconds(1000000);
   814a2:	4648      	mov	r0, r9
   814a4:	4b31      	ldr	r3, [pc, #196]	; (8156c <main+0x18c>)
   814a6:	4798      	blx	r3
moveForward(1500,1500);
   814a8:	f240 50dc 	movw	r0, #1500	; 0x5dc
   814ac:	4601      	mov	r1, r0
   814ae:	47c0      	blx	r8
startupMeasure2(20,20);
   814b0:	2014      	movs	r0, #20
   814b2:	4601      	mov	r1, r0
   814b4:	4b2e      	ldr	r3, [pc, #184]	; (81570 <main+0x190>)
   814b6:	4798      	blx	r3

		int casen=0;
		switch (casen)
		{
		case 0:
			rotate(calculateAngle(getY_diff(OB1x,x1),getX_diff(OB1y,y1)));
   814b8:	4f2e      	ldr	r7, [pc, #184]	; (81574 <main+0x194>)
   814ba:	6838      	ldr	r0, [r7, #0]
   814bc:	2100      	movs	r1, #0
   814be:	4e2e      	ldr	r6, [pc, #184]	; (81578 <main+0x198>)
   814c0:	47b0      	blx	r6
   814c2:	4683      	mov	fp, r0
   814c4:	4d2d      	ldr	r5, [pc, #180]	; (8157c <main+0x19c>)
   814c6:	6828      	ldr	r0, [r5, #0]
   814c8:	2100      	movs	r1, #0
   814ca:	4c2d      	ldr	r4, [pc, #180]	; (81580 <main+0x1a0>)
   814cc:	47a0      	blx	r4
   814ce:	4601      	mov	r1, r0
   814d0:	4658      	mov	r0, fp
   814d2:	4b2c      	ldr	r3, [pc, #176]	; (81584 <main+0x1a4>)
   814d4:	4798      	blx	r3
   814d6:	4b2c      	ldr	r3, [pc, #176]	; (81588 <main+0x1a8>)
   814d8:	4798      	blx	r3
		case 1:
			driveTo(calculateDistance(getY_diff(OB1x,x1),getX_diff(OB1y,y1)));
   814da:	6838      	ldr	r0, [r7, #0]
   814dc:	2100      	movs	r1, #0
   814de:	47b0      	blx	r6
   814e0:	4606      	mov	r6, r0
   814e2:	6828      	ldr	r0, [r5, #0]
   814e4:	2100      	movs	r1, #0
   814e6:	47a0      	blx	r4
   814e8:	4601      	mov	r1, r0
   814ea:	4630      	mov	r0, r6
   814ec:	4b27      	ldr	r3, [pc, #156]	; (8158c <main+0x1ac>)
   814ee:	4798      	blx	r3
   814f0:	4b27      	ldr	r3, [pc, #156]	; (81590 <main+0x1b0>)
   814f2:	4798      	blx	r3
   814f4:	e7ce      	b.n	81494 <main+0xb4>
   814f6:	bf00      	nop
   814f8:	00080b85 	.word	0x00080b85
   814fc:	00080be9 	.word	0x00080be9
   81500:	00081019 	.word	0x00081019
   81504:	00080745 	.word	0x00080745
   81508:	000806c9 	.word	0x000806c9
   8150c:	000807bd 	.word	0x000807bd
   81510:	00080829 	.word	0x00080829
   81514:	4009c000 	.word	0x4009c000
   81518:	20070b3c 	.word	0x20070b3c
   8151c:	00081339 	.word	0x00081339
   81520:	20070b38 	.word	0x20070b38
   81524:	00081291 	.word	0x00081291
   81528:	20070b34 	.word	0x20070b34
   8152c:	0501bd00 	.word	0x0501bd00
   81530:	0008038d 	.word	0x0008038d
   81534:	000803e1 	.word	0x000803e1
   81538:	000803e9 	.word	0x000803e9
   8153c:	20070570 	.word	0x20070570
   81540:	000827a5 	.word	0x000827a5
   81544:	0008562c 	.word	0x0008562c
   81548:	000826e9 	.word	0x000826e9
   8154c:	0008563c 	.word	0x0008563c
   81550:	00085650 	.word	0x00085650
   81554:	00085658 	.word	0x00085658
   81558:	00085668 	.word	0x00085668
   8155c:	00085680 	.word	0x00085680
   81560:	0008568c 	.word	0x0008568c
   81564:	00085698 	.word	0x00085698
   81568:	00080539 	.word	0x00080539
   8156c:	00080781 	.word	0x00080781
   81570:	000808d1 	.word	0x000808d1
   81574:	2007013c 	.word	0x2007013c
   81578:	00080481 	.word	0x00080481
   8157c:	20070140 	.word	0x20070140
   81580:	0008047d 	.word	0x0008047d
   81584:	00080489 	.word	0x00080489
   81588:	00080949 	.word	0x00080949
   8158c:	00080511 	.word	0x00080511
   81590:	000805cd 	.word	0x000805cd
   81594:	000808bd 	.word	0x000808bd
   81598:	00080805 	.word	0x00080805
   8159c:	000f4240 	.word	0x000f4240

000815a0 <acos>:
   815a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   815a4:	b08a      	sub	sp, #40	; 0x28
   815a6:	4604      	mov	r4, r0
   815a8:	460d      	mov	r5, r1
   815aa:	f000 f8a5 	bl	816f8 <__ieee754_acos>
   815ae:	f8df 8094 	ldr.w	r8, [pc, #148]	; 81644 <acos+0xa4>
   815b2:	4606      	mov	r6, r0
   815b4:	f998 3000 	ldrsb.w	r3, [r8]
   815b8:	460f      	mov	r7, r1
   815ba:	3301      	adds	r3, #1
   815bc:	d004      	beq.n	815c8 <acos+0x28>
   815be:	4620      	mov	r0, r4
   815c0:	4629      	mov	r1, r5
   815c2:	f000 fbb9 	bl	81d38 <__fpclassifyd>
   815c6:	b920      	cbnz	r0, 815d2 <acos+0x32>
   815c8:	4630      	mov	r0, r6
   815ca:	4639      	mov	r1, r7
   815cc:	b00a      	add	sp, #40	; 0x28
   815ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   815d2:	4620      	mov	r0, r4
   815d4:	4629      	mov	r1, r5
   815d6:	f000 fbab 	bl	81d30 <fabs>
   815da:	2200      	movs	r2, #0
   815dc:	4b16      	ldr	r3, [pc, #88]	; (81638 <acos+0x98>)
   815de:	f001 f823 	bl	82628 <__aeabi_dcmpgt>
   815e2:	2800      	cmp	r0, #0
   815e4:	d0f0      	beq.n	815c8 <acos+0x28>
   815e6:	4915      	ldr	r1, [pc, #84]	; (8163c <acos+0x9c>)
   815e8:	2300      	movs	r3, #0
   815ea:	2201      	movs	r2, #1
   815ec:	4814      	ldr	r0, [pc, #80]	; (81640 <acos+0xa0>)
   815ee:	9308      	str	r3, [sp, #32]
   815f0:	e9cd 4504 	strd	r4, r5, [sp, #16]
   815f4:	e9cd 4502 	strd	r4, r5, [sp, #8]
   815f8:	9101      	str	r1, [sp, #4]
   815fa:	9200      	str	r2, [sp, #0]
   815fc:	f000 fbc6 	bl	81d8c <nan>
   81600:	f998 3000 	ldrsb.w	r3, [r8]
   81604:	e9cd 0106 	strd	r0, r1, [sp, #24]
   81608:	2b02      	cmp	r3, #2
   8160a:	d00a      	beq.n	81622 <acos+0x82>
   8160c:	4668      	mov	r0, sp
   8160e:	f000 fbbb 	bl	81d88 <matherr>
   81612:	b130      	cbz	r0, 81622 <acos+0x82>
   81614:	9b08      	ldr	r3, [sp, #32]
   81616:	b94b      	cbnz	r3, 8162c <acos+0x8c>
   81618:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   8161c:	b00a      	add	sp, #40	; 0x28
   8161e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81622:	f001 f833 	bl	8268c <__errno>
   81626:	2321      	movs	r3, #33	; 0x21
   81628:	6003      	str	r3, [r0, #0]
   8162a:	e7f3      	b.n	81614 <acos+0x74>
   8162c:	f001 f82e 	bl	8268c <__errno>
   81630:	9b08      	ldr	r3, [sp, #32]
   81632:	6003      	str	r3, [r0, #0]
   81634:	e7f0      	b.n	81618 <acos+0x78>
   81636:	bf00      	nop
   81638:	3ff00000 	.word	0x3ff00000
   8163c:	000856a4 	.word	0x000856a4
   81640:	0008564c 	.word	0x0008564c
   81644:	20070144 	.word	0x20070144

00081648 <sqrt>:
   81648:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8164c:	b08a      	sub	sp, #40	; 0x28
   8164e:	4604      	mov	r4, r0
   81650:	460d      	mov	r5, r1
   81652:	f000 faad 	bl	81bb0 <__ieee754_sqrt>
   81656:	f8df a098 	ldr.w	sl, [pc, #152]	; 816f0 <sqrt+0xa8>
   8165a:	4606      	mov	r6, r0
   8165c:	f99a 3000 	ldrsb.w	r3, [sl]
   81660:	460f      	mov	r7, r1
   81662:	3301      	adds	r3, #1
   81664:	d00f      	beq.n	81686 <sqrt+0x3e>
   81666:	4620      	mov	r0, r4
   81668:	4629      	mov	r1, r5
   8166a:	f000 fb65 	bl	81d38 <__fpclassifyd>
   8166e:	b150      	cbz	r0, 81686 <sqrt+0x3e>
   81670:	f04f 0800 	mov.w	r8, #0
   81674:	f04f 0900 	mov.w	r9, #0
   81678:	4642      	mov	r2, r8
   8167a:	464b      	mov	r3, r9
   8167c:	4620      	mov	r0, r4
   8167e:	4629      	mov	r1, r5
   81680:	f000 ffb4 	bl	825ec <__aeabi_dcmplt>
   81684:	b920      	cbnz	r0, 81690 <sqrt+0x48>
   81686:	4630      	mov	r0, r6
   81688:	4639      	mov	r1, r7
   8168a:	b00a      	add	sp, #40	; 0x28
   8168c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81690:	4916      	ldr	r1, [pc, #88]	; (816ec <sqrt+0xa4>)
   81692:	f89a 6000 	ldrb.w	r6, [sl]
   81696:	2201      	movs	r2, #1
   81698:	2300      	movs	r3, #0
   8169a:	e9cd 4504 	strd	r4, r5, [sp, #16]
   8169e:	e9cd 4502 	strd	r4, r5, [sp, #8]
   816a2:	9101      	str	r1, [sp, #4]
   816a4:	9200      	str	r2, [sp, #0]
   816a6:	9308      	str	r3, [sp, #32]
   816a8:	b966      	cbnz	r6, 816c4 <sqrt+0x7c>
   816aa:	e9cd 8906 	strd	r8, r9, [sp, #24]
   816ae:	4668      	mov	r0, sp
   816b0:	f000 fb6a 	bl	81d88 <matherr>
   816b4:	b180      	cbz	r0, 816d8 <sqrt+0x90>
   816b6:	9b08      	ldr	r3, [sp, #32]
   816b8:	b99b      	cbnz	r3, 816e2 <sqrt+0x9a>
   816ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   816be:	b00a      	add	sp, #40	; 0x28
   816c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   816c4:	4640      	mov	r0, r8
   816c6:	4649      	mov	r1, r9
   816c8:	4642      	mov	r2, r8
   816ca:	464b      	mov	r3, r9
   816cc:	f000 fe46 	bl	8235c <__aeabi_ddiv>
   816d0:	2e02      	cmp	r6, #2
   816d2:	e9cd 0106 	strd	r0, r1, [sp, #24]
   816d6:	d1ea      	bne.n	816ae <sqrt+0x66>
   816d8:	f000 ffd8 	bl	8268c <__errno>
   816dc:	2321      	movs	r3, #33	; 0x21
   816de:	6003      	str	r3, [r0, #0]
   816e0:	e7e9      	b.n	816b6 <sqrt+0x6e>
   816e2:	f000 ffd3 	bl	8268c <__errno>
   816e6:	9b08      	ldr	r3, [sp, #32]
   816e8:	6003      	str	r3, [r0, #0]
   816ea:	e7e6      	b.n	816ba <sqrt+0x72>
   816ec:	000856ac 	.word	0x000856ac
   816f0:	20070144 	.word	0x20070144
   816f4:	00000000 	.word	0x00000000

000816f8 <__ieee754_acos>:
   816f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   816fc:	4f80      	ldr	r7, [pc, #512]	; (81900 <__ieee754_acos+0x208>)
   816fe:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   81702:	42be      	cmp	r6, r7
   81704:	4604      	mov	r4, r0
   81706:	460d      	mov	r5, r1
   81708:	dd0e      	ble.n	81728 <__ieee754_acos+0x30>
   8170a:	f106 4c40 	add.w	ip, r6, #3221225472	; 0xc0000000
   8170e:	f50c 1c80 	add.w	ip, ip, #1048576	; 0x100000
   81712:	ea5c 0c00 	orrs.w	ip, ip, r0
   81716:	f040 80bb 	bne.w	81890 <__ieee754_acos+0x198>
   8171a:	2900      	cmp	r1, #0
   8171c:	f340 817c 	ble.w	81a18 <__ieee754_acos+0x320>
   81720:	2000      	movs	r0, #0
   81722:	2100      	movs	r1, #0
   81724:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81728:	4f76      	ldr	r7, [pc, #472]	; (81904 <__ieee754_acos+0x20c>)
   8172a:	42be      	cmp	r6, r7
   8172c:	f340 80a8 	ble.w	81880 <__ieee754_acos+0x188>
   81730:	2900      	cmp	r1, #0
   81732:	f2c0 8176 	blt.w	81a22 <__ieee754_acos+0x32a>
   81736:	4602      	mov	r2, r0
   81738:	460b      	mov	r3, r1
   8173a:	2000      	movs	r0, #0
   8173c:	4972      	ldr	r1, [pc, #456]	; (81908 <__ieee754_acos+0x210>)
   8173e:	f000 fb2f 	bl	81da0 <__aeabi_dsub>
   81742:	2200      	movs	r2, #0
   81744:	4b71      	ldr	r3, [pc, #452]	; (8190c <__ieee754_acos+0x214>)
   81746:	f000 fcdf 	bl	82108 <__aeabi_dmul>
   8174a:	4604      	mov	r4, r0
   8174c:	460d      	mov	r5, r1
   8174e:	f000 fa2f 	bl	81bb0 <__ieee754_sqrt>
   81752:	a355      	add	r3, pc, #340	; (adr r3, 818a8 <__ieee754_acos+0x1b0>)
   81754:	e9d3 2300 	ldrd	r2, r3, [r3]
   81758:	4689      	mov	r9, r1
   8175a:	4680      	mov	r8, r0
   8175c:	4629      	mov	r1, r5
   8175e:	4620      	mov	r0, r4
   81760:	f000 fcd2 	bl	82108 <__aeabi_dmul>
   81764:	a352      	add	r3, pc, #328	; (adr r3, 818b0 <__ieee754_acos+0x1b8>)
   81766:	e9d3 2300 	ldrd	r2, r3, [r3]
   8176a:	f000 fb1b 	bl	81da4 <__adddf3>
   8176e:	4622      	mov	r2, r4
   81770:	462b      	mov	r3, r5
   81772:	f000 fcc9 	bl	82108 <__aeabi_dmul>
   81776:	a350      	add	r3, pc, #320	; (adr r3, 818b8 <__ieee754_acos+0x1c0>)
   81778:	e9d3 2300 	ldrd	r2, r3, [r3]
   8177c:	f000 fb10 	bl	81da0 <__aeabi_dsub>
   81780:	4622      	mov	r2, r4
   81782:	462b      	mov	r3, r5
   81784:	f000 fcc0 	bl	82108 <__aeabi_dmul>
   81788:	a34d      	add	r3, pc, #308	; (adr r3, 818c0 <__ieee754_acos+0x1c8>)
   8178a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8178e:	f000 fb09 	bl	81da4 <__adddf3>
   81792:	4622      	mov	r2, r4
   81794:	462b      	mov	r3, r5
   81796:	f000 fcb7 	bl	82108 <__aeabi_dmul>
   8179a:	a34b      	add	r3, pc, #300	; (adr r3, 818c8 <__ieee754_acos+0x1d0>)
   8179c:	e9d3 2300 	ldrd	r2, r3, [r3]
   817a0:	f000 fafe 	bl	81da0 <__aeabi_dsub>
   817a4:	4622      	mov	r2, r4
   817a6:	462b      	mov	r3, r5
   817a8:	f000 fcae 	bl	82108 <__aeabi_dmul>
   817ac:	a348      	add	r3, pc, #288	; (adr r3, 818d0 <__ieee754_acos+0x1d8>)
   817ae:	e9d3 2300 	ldrd	r2, r3, [r3]
   817b2:	f000 faf7 	bl	81da4 <__adddf3>
   817b6:	4622      	mov	r2, r4
   817b8:	462b      	mov	r3, r5
   817ba:	f000 fca5 	bl	82108 <__aeabi_dmul>
   817be:	a346      	add	r3, pc, #280	; (adr r3, 818d8 <__ieee754_acos+0x1e0>)
   817c0:	e9d3 2300 	ldrd	r2, r3, [r3]
   817c4:	4682      	mov	sl, r0
   817c6:	468b      	mov	fp, r1
   817c8:	4620      	mov	r0, r4
   817ca:	4629      	mov	r1, r5
   817cc:	f000 fc9c 	bl	82108 <__aeabi_dmul>
   817d0:	a343      	add	r3, pc, #268	; (adr r3, 818e0 <__ieee754_acos+0x1e8>)
   817d2:	e9d3 2300 	ldrd	r2, r3, [r3]
   817d6:	f000 fae3 	bl	81da0 <__aeabi_dsub>
   817da:	4622      	mov	r2, r4
   817dc:	462b      	mov	r3, r5
   817de:	f000 fc93 	bl	82108 <__aeabi_dmul>
   817e2:	a341      	add	r3, pc, #260	; (adr r3, 818e8 <__ieee754_acos+0x1f0>)
   817e4:	e9d3 2300 	ldrd	r2, r3, [r3]
   817e8:	f000 fadc 	bl	81da4 <__adddf3>
   817ec:	4622      	mov	r2, r4
   817ee:	462b      	mov	r3, r5
   817f0:	f000 fc8a 	bl	82108 <__aeabi_dmul>
   817f4:	a33e      	add	r3, pc, #248	; (adr r3, 818f0 <__ieee754_acos+0x1f8>)
   817f6:	e9d3 2300 	ldrd	r2, r3, [r3]
   817fa:	f000 fad1 	bl	81da0 <__aeabi_dsub>
   817fe:	4622      	mov	r2, r4
   81800:	462b      	mov	r3, r5
   81802:	f000 fc81 	bl	82108 <__aeabi_dmul>
   81806:	2200      	movs	r2, #0
   81808:	4b3f      	ldr	r3, [pc, #252]	; (81908 <__ieee754_acos+0x210>)
   8180a:	f000 facb 	bl	81da4 <__adddf3>
   8180e:	4602      	mov	r2, r0
   81810:	460b      	mov	r3, r1
   81812:	4650      	mov	r0, sl
   81814:	4659      	mov	r1, fp
   81816:	f000 fda1 	bl	8235c <__aeabi_ddiv>
   8181a:	4642      	mov	r2, r8
   8181c:	464b      	mov	r3, r9
   8181e:	f000 fc73 	bl	82108 <__aeabi_dmul>
   81822:	2600      	movs	r6, #0
   81824:	4682      	mov	sl, r0
   81826:	468b      	mov	fp, r1
   81828:	4632      	mov	r2, r6
   8182a:	464b      	mov	r3, r9
   8182c:	4630      	mov	r0, r6
   8182e:	4649      	mov	r1, r9
   81830:	f000 fc6a 	bl	82108 <__aeabi_dmul>
   81834:	4602      	mov	r2, r0
   81836:	460b      	mov	r3, r1
   81838:	4620      	mov	r0, r4
   8183a:	4629      	mov	r1, r5
   8183c:	f000 fab0 	bl	81da0 <__aeabi_dsub>
   81840:	4632      	mov	r2, r6
   81842:	4604      	mov	r4, r0
   81844:	460d      	mov	r5, r1
   81846:	464b      	mov	r3, r9
   81848:	4640      	mov	r0, r8
   8184a:	4649      	mov	r1, r9
   8184c:	f000 faaa 	bl	81da4 <__adddf3>
   81850:	4602      	mov	r2, r0
   81852:	460b      	mov	r3, r1
   81854:	4620      	mov	r0, r4
   81856:	4629      	mov	r1, r5
   81858:	f000 fd80 	bl	8235c <__aeabi_ddiv>
   8185c:	4602      	mov	r2, r0
   8185e:	460b      	mov	r3, r1
   81860:	4650      	mov	r0, sl
   81862:	4659      	mov	r1, fp
   81864:	f000 fa9e 	bl	81da4 <__adddf3>
   81868:	4602      	mov	r2, r0
   8186a:	460b      	mov	r3, r1
   8186c:	4630      	mov	r0, r6
   8186e:	4649      	mov	r1, r9
   81870:	f000 fa98 	bl	81da4 <__adddf3>
   81874:	4602      	mov	r2, r0
   81876:	460b      	mov	r3, r1
   81878:	f000 fa94 	bl	81da4 <__adddf3>
   8187c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81880:	4b23      	ldr	r3, [pc, #140]	; (81910 <__ieee754_acos+0x218>)
   81882:	429e      	cmp	r6, r3
   81884:	dc46      	bgt.n	81914 <__ieee754_acos+0x21c>
   81886:	a11c      	add	r1, pc, #112	; (adr r1, 818f8 <__ieee754_acos+0x200>)
   81888:	e9d1 0100 	ldrd	r0, r1, [r1]
   8188c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81890:	4602      	mov	r2, r0
   81892:	460b      	mov	r3, r1
   81894:	f000 fa84 	bl	81da0 <__aeabi_dsub>
   81898:	4602      	mov	r2, r0
   8189a:	460b      	mov	r3, r1
   8189c:	f000 fd5e 	bl	8235c <__aeabi_ddiv>
   818a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   818a4:	f3af 8000 	nop.w
   818a8:	0dfdf709 	.word	0x0dfdf709
   818ac:	3f023de1 	.word	0x3f023de1
   818b0:	7501b288 	.word	0x7501b288
   818b4:	3f49efe0 	.word	0x3f49efe0
   818b8:	b5688f3b 	.word	0xb5688f3b
   818bc:	3fa48228 	.word	0x3fa48228
   818c0:	0e884455 	.word	0x0e884455
   818c4:	3fc9c155 	.word	0x3fc9c155
   818c8:	03eb6f7d 	.word	0x03eb6f7d
   818cc:	3fd4d612 	.word	0x3fd4d612
   818d0:	55555555 	.word	0x55555555
   818d4:	3fc55555 	.word	0x3fc55555
   818d8:	b12e9282 	.word	0xb12e9282
   818dc:	3fb3b8c5 	.word	0x3fb3b8c5
   818e0:	1b8d0159 	.word	0x1b8d0159
   818e4:	3fe6066c 	.word	0x3fe6066c
   818e8:	9c598ac8 	.word	0x9c598ac8
   818ec:	40002ae5 	.word	0x40002ae5
   818f0:	1c8a2d4b 	.word	0x1c8a2d4b
   818f4:	40033a27 	.word	0x40033a27
   818f8:	54442d18 	.word	0x54442d18
   818fc:	3ff921fb 	.word	0x3ff921fb
   81900:	3fefffff 	.word	0x3fefffff
   81904:	3fdfffff 	.word	0x3fdfffff
   81908:	3ff00000 	.word	0x3ff00000
   8190c:	3fe00000 	.word	0x3fe00000
   81910:	3c600000 	.word	0x3c600000
   81914:	4602      	mov	r2, r0
   81916:	460b      	mov	r3, r1
   81918:	f000 fbf6 	bl	82108 <__aeabi_dmul>
   8191c:	a388      	add	r3, pc, #544	; (adr r3, 81b40 <__ieee754_acos+0x448>)
   8191e:	e9d3 2300 	ldrd	r2, r3, [r3]
   81922:	4606      	mov	r6, r0
   81924:	460f      	mov	r7, r1
   81926:	f000 fbef 	bl	82108 <__aeabi_dmul>
   8192a:	a387      	add	r3, pc, #540	; (adr r3, 81b48 <__ieee754_acos+0x450>)
   8192c:	e9d3 2300 	ldrd	r2, r3, [r3]
   81930:	f000 fa38 	bl	81da4 <__adddf3>
   81934:	4632      	mov	r2, r6
   81936:	463b      	mov	r3, r7
   81938:	f000 fbe6 	bl	82108 <__aeabi_dmul>
   8193c:	a384      	add	r3, pc, #528	; (adr r3, 81b50 <__ieee754_acos+0x458>)
   8193e:	e9d3 2300 	ldrd	r2, r3, [r3]
   81942:	f000 fa2d 	bl	81da0 <__aeabi_dsub>
   81946:	4632      	mov	r2, r6
   81948:	463b      	mov	r3, r7
   8194a:	f000 fbdd 	bl	82108 <__aeabi_dmul>
   8194e:	a382      	add	r3, pc, #520	; (adr r3, 81b58 <__ieee754_acos+0x460>)
   81950:	e9d3 2300 	ldrd	r2, r3, [r3]
   81954:	f000 fa26 	bl	81da4 <__adddf3>
   81958:	4632      	mov	r2, r6
   8195a:	463b      	mov	r3, r7
   8195c:	f000 fbd4 	bl	82108 <__aeabi_dmul>
   81960:	a37f      	add	r3, pc, #508	; (adr r3, 81b60 <__ieee754_acos+0x468>)
   81962:	e9d3 2300 	ldrd	r2, r3, [r3]
   81966:	f000 fa1b 	bl	81da0 <__aeabi_dsub>
   8196a:	4632      	mov	r2, r6
   8196c:	463b      	mov	r3, r7
   8196e:	f000 fbcb 	bl	82108 <__aeabi_dmul>
   81972:	a37d      	add	r3, pc, #500	; (adr r3, 81b68 <__ieee754_acos+0x470>)
   81974:	e9d3 2300 	ldrd	r2, r3, [r3]
   81978:	f000 fa14 	bl	81da4 <__adddf3>
   8197c:	4632      	mov	r2, r6
   8197e:	463b      	mov	r3, r7
   81980:	f000 fbc2 	bl	82108 <__aeabi_dmul>
   81984:	a37a      	add	r3, pc, #488	; (adr r3, 81b70 <__ieee754_acos+0x478>)
   81986:	e9d3 2300 	ldrd	r2, r3, [r3]
   8198a:	4680      	mov	r8, r0
   8198c:	4689      	mov	r9, r1
   8198e:	4630      	mov	r0, r6
   81990:	4639      	mov	r1, r7
   81992:	f000 fbb9 	bl	82108 <__aeabi_dmul>
   81996:	a378      	add	r3, pc, #480	; (adr r3, 81b78 <__ieee754_acos+0x480>)
   81998:	e9d3 2300 	ldrd	r2, r3, [r3]
   8199c:	f000 fa00 	bl	81da0 <__aeabi_dsub>
   819a0:	4632      	mov	r2, r6
   819a2:	463b      	mov	r3, r7
   819a4:	f000 fbb0 	bl	82108 <__aeabi_dmul>
   819a8:	a375      	add	r3, pc, #468	; (adr r3, 81b80 <__ieee754_acos+0x488>)
   819aa:	e9d3 2300 	ldrd	r2, r3, [r3]
   819ae:	f000 f9f9 	bl	81da4 <__adddf3>
   819b2:	4632      	mov	r2, r6
   819b4:	463b      	mov	r3, r7
   819b6:	f000 fba7 	bl	82108 <__aeabi_dmul>
   819ba:	a373      	add	r3, pc, #460	; (adr r3, 81b88 <__ieee754_acos+0x490>)
   819bc:	e9d3 2300 	ldrd	r2, r3, [r3]
   819c0:	f000 f9ee 	bl	81da0 <__aeabi_dsub>
   819c4:	4632      	mov	r2, r6
   819c6:	463b      	mov	r3, r7
   819c8:	f000 fb9e 	bl	82108 <__aeabi_dmul>
   819cc:	2200      	movs	r2, #0
   819ce:	4b76      	ldr	r3, [pc, #472]	; (81ba8 <__ieee754_acos+0x4b0>)
   819d0:	f000 f9e8 	bl	81da4 <__adddf3>
   819d4:	4602      	mov	r2, r0
   819d6:	460b      	mov	r3, r1
   819d8:	4640      	mov	r0, r8
   819da:	4649      	mov	r1, r9
   819dc:	f000 fcbe 	bl	8235c <__aeabi_ddiv>
   819e0:	4602      	mov	r2, r0
   819e2:	460b      	mov	r3, r1
   819e4:	4620      	mov	r0, r4
   819e6:	4629      	mov	r1, r5
   819e8:	f000 fb8e 	bl	82108 <__aeabi_dmul>
   819ec:	4602      	mov	r2, r0
   819ee:	460b      	mov	r3, r1
   819f0:	a167      	add	r1, pc, #412	; (adr r1, 81b90 <__ieee754_acos+0x498>)
   819f2:	e9d1 0100 	ldrd	r0, r1, [r1]
   819f6:	f000 f9d3 	bl	81da0 <__aeabi_dsub>
   819fa:	4602      	mov	r2, r0
   819fc:	460b      	mov	r3, r1
   819fe:	4620      	mov	r0, r4
   81a00:	4629      	mov	r1, r5
   81a02:	f000 f9cd 	bl	81da0 <__aeabi_dsub>
   81a06:	4602      	mov	r2, r0
   81a08:	460b      	mov	r3, r1
   81a0a:	a163      	add	r1, pc, #396	; (adr r1, 81b98 <__ieee754_acos+0x4a0>)
   81a0c:	e9d1 0100 	ldrd	r0, r1, [r1]
   81a10:	f000 f9c6 	bl	81da0 <__aeabi_dsub>
   81a14:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81a18:	a161      	add	r1, pc, #388	; (adr r1, 81ba0 <__ieee754_acos+0x4a8>)
   81a1a:	e9d1 0100 	ldrd	r0, r1, [r1]
   81a1e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81a22:	2200      	movs	r2, #0
   81a24:	4b60      	ldr	r3, [pc, #384]	; (81ba8 <__ieee754_acos+0x4b0>)
   81a26:	f000 f9bd 	bl	81da4 <__adddf3>
   81a2a:	2200      	movs	r2, #0
   81a2c:	4b5f      	ldr	r3, [pc, #380]	; (81bac <__ieee754_acos+0x4b4>)
   81a2e:	f000 fb6b 	bl	82108 <__aeabi_dmul>
   81a32:	a343      	add	r3, pc, #268	; (adr r3, 81b40 <__ieee754_acos+0x448>)
   81a34:	e9d3 2300 	ldrd	r2, r3, [r3]
   81a38:	4604      	mov	r4, r0
   81a3a:	460d      	mov	r5, r1
   81a3c:	f000 fb64 	bl	82108 <__aeabi_dmul>
   81a40:	a341      	add	r3, pc, #260	; (adr r3, 81b48 <__ieee754_acos+0x450>)
   81a42:	e9d3 2300 	ldrd	r2, r3, [r3]
   81a46:	f000 f9ad 	bl	81da4 <__adddf3>
   81a4a:	4622      	mov	r2, r4
   81a4c:	462b      	mov	r3, r5
   81a4e:	f000 fb5b 	bl	82108 <__aeabi_dmul>
   81a52:	a33f      	add	r3, pc, #252	; (adr r3, 81b50 <__ieee754_acos+0x458>)
   81a54:	e9d3 2300 	ldrd	r2, r3, [r3]
   81a58:	f000 f9a2 	bl	81da0 <__aeabi_dsub>
   81a5c:	4622      	mov	r2, r4
   81a5e:	462b      	mov	r3, r5
   81a60:	f000 fb52 	bl	82108 <__aeabi_dmul>
   81a64:	a33c      	add	r3, pc, #240	; (adr r3, 81b58 <__ieee754_acos+0x460>)
   81a66:	e9d3 2300 	ldrd	r2, r3, [r3]
   81a6a:	f000 f99b 	bl	81da4 <__adddf3>
   81a6e:	4622      	mov	r2, r4
   81a70:	462b      	mov	r3, r5
   81a72:	f000 fb49 	bl	82108 <__aeabi_dmul>
   81a76:	a33a      	add	r3, pc, #232	; (adr r3, 81b60 <__ieee754_acos+0x468>)
   81a78:	e9d3 2300 	ldrd	r2, r3, [r3]
   81a7c:	f000 f990 	bl	81da0 <__aeabi_dsub>
   81a80:	4622      	mov	r2, r4
   81a82:	462b      	mov	r3, r5
   81a84:	f000 fb40 	bl	82108 <__aeabi_dmul>
   81a88:	a337      	add	r3, pc, #220	; (adr r3, 81b68 <__ieee754_acos+0x470>)
   81a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
   81a8e:	f000 f989 	bl	81da4 <__adddf3>
   81a92:	4622      	mov	r2, r4
   81a94:	462b      	mov	r3, r5
   81a96:	f000 fb37 	bl	82108 <__aeabi_dmul>
   81a9a:	4680      	mov	r8, r0
   81a9c:	4689      	mov	r9, r1
   81a9e:	4620      	mov	r0, r4
   81aa0:	4629      	mov	r1, r5
   81aa2:	f000 f885 	bl	81bb0 <__ieee754_sqrt>
   81aa6:	a332      	add	r3, pc, #200	; (adr r3, 81b70 <__ieee754_acos+0x478>)
   81aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
   81aac:	4606      	mov	r6, r0
   81aae:	460f      	mov	r7, r1
   81ab0:	4620      	mov	r0, r4
   81ab2:	4629      	mov	r1, r5
   81ab4:	f000 fb28 	bl	82108 <__aeabi_dmul>
   81ab8:	a32f      	add	r3, pc, #188	; (adr r3, 81b78 <__ieee754_acos+0x480>)
   81aba:	e9d3 2300 	ldrd	r2, r3, [r3]
   81abe:	f000 f96f 	bl	81da0 <__aeabi_dsub>
   81ac2:	4622      	mov	r2, r4
   81ac4:	462b      	mov	r3, r5
   81ac6:	f000 fb1f 	bl	82108 <__aeabi_dmul>
   81aca:	a32d      	add	r3, pc, #180	; (adr r3, 81b80 <__ieee754_acos+0x488>)
   81acc:	e9d3 2300 	ldrd	r2, r3, [r3]
   81ad0:	f000 f968 	bl	81da4 <__adddf3>
   81ad4:	4622      	mov	r2, r4
   81ad6:	462b      	mov	r3, r5
   81ad8:	f000 fb16 	bl	82108 <__aeabi_dmul>
   81adc:	a32a      	add	r3, pc, #168	; (adr r3, 81b88 <__ieee754_acos+0x490>)
   81ade:	e9d3 2300 	ldrd	r2, r3, [r3]
   81ae2:	f000 f95d 	bl	81da0 <__aeabi_dsub>
   81ae6:	4622      	mov	r2, r4
   81ae8:	462b      	mov	r3, r5
   81aea:	f000 fb0d 	bl	82108 <__aeabi_dmul>
   81aee:	2200      	movs	r2, #0
   81af0:	4b2d      	ldr	r3, [pc, #180]	; (81ba8 <__ieee754_acos+0x4b0>)
   81af2:	f000 f957 	bl	81da4 <__adddf3>
   81af6:	4602      	mov	r2, r0
   81af8:	460b      	mov	r3, r1
   81afa:	4640      	mov	r0, r8
   81afc:	4649      	mov	r1, r9
   81afe:	f000 fc2d 	bl	8235c <__aeabi_ddiv>
   81b02:	4632      	mov	r2, r6
   81b04:	463b      	mov	r3, r7
   81b06:	f000 faff 	bl	82108 <__aeabi_dmul>
   81b0a:	a321      	add	r3, pc, #132	; (adr r3, 81b90 <__ieee754_acos+0x498>)
   81b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
   81b10:	f000 f946 	bl	81da0 <__aeabi_dsub>
   81b14:	4602      	mov	r2, r0
   81b16:	460b      	mov	r3, r1
   81b18:	4630      	mov	r0, r6
   81b1a:	4639      	mov	r1, r7
   81b1c:	f000 f942 	bl	81da4 <__adddf3>
   81b20:	4602      	mov	r2, r0
   81b22:	460b      	mov	r3, r1
   81b24:	f000 f93e 	bl	81da4 <__adddf3>
   81b28:	4602      	mov	r2, r0
   81b2a:	460b      	mov	r3, r1
   81b2c:	a11c      	add	r1, pc, #112	; (adr r1, 81ba0 <__ieee754_acos+0x4a8>)
   81b2e:	e9d1 0100 	ldrd	r0, r1, [r1]
   81b32:	f000 f935 	bl	81da0 <__aeabi_dsub>
   81b36:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81b3a:	bf00      	nop
   81b3c:	f3af 8000 	nop.w
   81b40:	0dfdf709 	.word	0x0dfdf709
   81b44:	3f023de1 	.word	0x3f023de1
   81b48:	7501b288 	.word	0x7501b288
   81b4c:	3f49efe0 	.word	0x3f49efe0
   81b50:	b5688f3b 	.word	0xb5688f3b
   81b54:	3fa48228 	.word	0x3fa48228
   81b58:	0e884455 	.word	0x0e884455
   81b5c:	3fc9c155 	.word	0x3fc9c155
   81b60:	03eb6f7d 	.word	0x03eb6f7d
   81b64:	3fd4d612 	.word	0x3fd4d612
   81b68:	55555555 	.word	0x55555555
   81b6c:	3fc55555 	.word	0x3fc55555
   81b70:	b12e9282 	.word	0xb12e9282
   81b74:	3fb3b8c5 	.word	0x3fb3b8c5
   81b78:	1b8d0159 	.word	0x1b8d0159
   81b7c:	3fe6066c 	.word	0x3fe6066c
   81b80:	9c598ac8 	.word	0x9c598ac8
   81b84:	40002ae5 	.word	0x40002ae5
   81b88:	1c8a2d4b 	.word	0x1c8a2d4b
   81b8c:	40033a27 	.word	0x40033a27
   81b90:	33145c07 	.word	0x33145c07
   81b94:	3c91a626 	.word	0x3c91a626
   81b98:	54442d18 	.word	0x54442d18
   81b9c:	3ff921fb 	.word	0x3ff921fb
   81ba0:	54442d18 	.word	0x54442d18
   81ba4:	400921fb 	.word	0x400921fb
   81ba8:	3ff00000 	.word	0x3ff00000
   81bac:	3fe00000 	.word	0x3fe00000

00081bb0 <__ieee754_sqrt>:
   81bb0:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
   81bb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   81bb8:	ea4f 5c1c 	mov.w	ip, ip, lsr #20
   81bbc:	f8df 816c 	ldr.w	r8, [pc, #364]	; 81d2c <__ieee754_sqrt+0x17c>
   81bc0:	ea4f 5c0c 	mov.w	ip, ip, lsl #20
   81bc4:	45c4      	cmp	ip, r8
   81bc6:	4606      	mov	r6, r0
   81bc8:	460f      	mov	r7, r1
   81bca:	460b      	mov	r3, r1
   81bcc:	4602      	mov	r2, r0
   81bce:	f000 808f 	beq.w	81cf0 <__ieee754_sqrt+0x140>
   81bd2:	2900      	cmp	r1, #0
   81bd4:	dd6f      	ble.n	81cb6 <__ieee754_sqrt+0x106>
   81bd6:	150f      	asrs	r7, r1, #20
   81bd8:	d078      	beq.n	81ccc <__ieee754_sqrt+0x11c>
   81bda:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
   81bde:	f3c3 0313 	ubfx	r3, r3, #0, #20
   81be2:	07f9      	lsls	r1, r7, #31
   81be4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81be8:	d460      	bmi.n	81cac <__ieee754_sqrt+0xfc>
   81bea:	0fd1      	lsrs	r1, r2, #31
   81bec:	f04f 0c00 	mov.w	ip, #0
   81bf0:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   81bf4:	107f      	asrs	r7, r7, #1
   81bf6:	0052      	lsls	r2, r2, #1
   81bf8:	4665      	mov	r5, ip
   81bfa:	2016      	movs	r0, #22
   81bfc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
   81c00:	186c      	adds	r4, r5, r1
   81c02:	429c      	cmp	r4, r3
   81c04:	ea4f 76d2 	mov.w	r6, r2, lsr #31
   81c08:	ea4f 0242 	mov.w	r2, r2, lsl #1
   81c0c:	dc02      	bgt.n	81c14 <__ieee754_sqrt+0x64>
   81c0e:	1b1b      	subs	r3, r3, r4
   81c10:	1865      	adds	r5, r4, r1
   81c12:	448c      	add	ip, r1
   81c14:	3801      	subs	r0, #1
   81c16:	eb06 0343 	add.w	r3, r6, r3, lsl #1
   81c1a:	ea4f 0151 	mov.w	r1, r1, lsr #1
   81c1e:	d1ef      	bne.n	81c00 <__ieee754_sqrt+0x50>
   81c20:	4680      	mov	r8, r0
   81c22:	2620      	movs	r6, #32
   81c24:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   81c28:	e009      	b.n	81c3e <__ieee754_sqrt+0x8e>
   81c2a:	d023      	beq.n	81c74 <__ieee754_sqrt+0xc4>
   81c2c:	0fd4      	lsrs	r4, r2, #31
   81c2e:	3e01      	subs	r6, #1
   81c30:	ea4f 0151 	mov.w	r1, r1, lsr #1
   81c34:	eb04 0343 	add.w	r3, r4, r3, lsl #1
   81c38:	ea4f 0242 	mov.w	r2, r2, lsl #1
   81c3c:	d01e      	beq.n	81c7c <__ieee754_sqrt+0xcc>
   81c3e:	42ab      	cmp	r3, r5
   81c40:	eb01 0408 	add.w	r4, r1, r8
   81c44:	ddf1      	ble.n	81c2a <__ieee754_sqrt+0x7a>
   81c46:	f004 4900 	and.w	r9, r4, #2147483648	; 0x80000000
   81c4a:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
   81c4e:	eb04 0801 	add.w	r8, r4, r1
   81c52:	d009      	beq.n	81c68 <__ieee754_sqrt+0xb8>
   81c54:	46a9      	mov	r9, r5
   81c56:	1b5b      	subs	r3, r3, r5
   81c58:	4294      	cmp	r4, r2
   81c5a:	bf88      	it	hi
   81c5c:	f103 33ff 	addhi.w	r3, r3, #4294967295
   81c60:	1b12      	subs	r2, r2, r4
   81c62:	4408      	add	r0, r1
   81c64:	464d      	mov	r5, r9
   81c66:	e7e1      	b.n	81c2c <__ieee754_sqrt+0x7c>
   81c68:	f1b8 0f00 	cmp.w	r8, #0
   81c6c:	dbf2      	blt.n	81c54 <__ieee754_sqrt+0xa4>
   81c6e:	f105 0901 	add.w	r9, r5, #1
   81c72:	e7f0      	b.n	81c56 <__ieee754_sqrt+0xa6>
   81c74:	4294      	cmp	r4, r2
   81c76:	d9e6      	bls.n	81c46 <__ieee754_sqrt+0x96>
   81c78:	461d      	mov	r5, r3
   81c7a:	e7d7      	b.n	81c2c <__ieee754_sqrt+0x7c>
   81c7c:	431a      	orrs	r2, r3
   81c7e:	d004      	beq.n	81c8a <__ieee754_sqrt+0xda>
   81c80:	1c43      	adds	r3, r0, #1
   81c82:	d041      	beq.n	81d08 <__ieee754_sqrt+0x158>
   81c84:	f000 0301 	and.w	r3, r0, #1
   81c88:	4418      	add	r0, r3
   81c8a:	0846      	lsrs	r6, r0, #1
   81c8c:	ea4f 036c 	mov.w	r3, ip, asr #1
   81c90:	f01c 0f01 	tst.w	ip, #1
   81c94:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
   81c98:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   81c9c:	bf18      	it	ne
   81c9e:	f046 4600 	orrne.w	r6, r6, #2147483648	; 0x80000000
   81ca2:	eb03 5107 	add.w	r1, r3, r7, lsl #20
   81ca6:	4630      	mov	r0, r6
   81ca8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81cac:	0fd1      	lsrs	r1, r2, #31
   81cae:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   81cb2:	0052      	lsls	r2, r2, #1
   81cb4:	e799      	b.n	81bea <__ieee754_sqrt+0x3a>
   81cb6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   81cba:	4303      	orrs	r3, r0
   81cbc:	d022      	beq.n	81d04 <__ieee754_sqrt+0x154>
   81cbe:	bb51      	cbnz	r1, 81d16 <__ieee754_sqrt+0x166>
   81cc0:	460f      	mov	r7, r1
   81cc2:	0ad3      	lsrs	r3, r2, #11
   81cc4:	3f15      	subs	r7, #21
   81cc6:	0552      	lsls	r2, r2, #21
   81cc8:	2b00      	cmp	r3, #0
   81cca:	d0fa      	beq.n	81cc2 <__ieee754_sqrt+0x112>
   81ccc:	f413 1180 	ands.w	r1, r3, #1048576	; 0x100000
   81cd0:	d11d      	bne.n	81d0e <__ieee754_sqrt+0x15e>
   81cd2:	005b      	lsls	r3, r3, #1
   81cd4:	02d8      	lsls	r0, r3, #11
   81cd6:	f101 0101 	add.w	r1, r1, #1
   81cda:	d5fa      	bpl.n	81cd2 <__ieee754_sqrt+0x122>
   81cdc:	f1c1 0001 	rsb	r0, r1, #1
   81ce0:	f1c1 0420 	rsb	r4, r1, #32
   81ce4:	fa22 f404 	lsr.w	r4, r2, r4
   81ce8:	4407      	add	r7, r0
   81cea:	408a      	lsls	r2, r1
   81cec:	4323      	orrs	r3, r4
   81cee:	e774      	b.n	81bda <__ieee754_sqrt+0x2a>
   81cf0:	4602      	mov	r2, r0
   81cf2:	460b      	mov	r3, r1
   81cf4:	f000 fa08 	bl	82108 <__aeabi_dmul>
   81cf8:	4632      	mov	r2, r6
   81cfa:	463b      	mov	r3, r7
   81cfc:	f000 f852 	bl	81da4 <__adddf3>
   81d00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81d04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81d08:	f10c 0c01 	add.w	ip, ip, #1
   81d0c:	e7be      	b.n	81c8c <__ieee754_sqrt+0xdc>
   81d0e:	2420      	movs	r4, #32
   81d10:	2001      	movs	r0, #1
   81d12:	2100      	movs	r1, #0
   81d14:	e7e6      	b.n	81ce4 <__ieee754_sqrt+0x134>
   81d16:	4602      	mov	r2, r0
   81d18:	460b      	mov	r3, r1
   81d1a:	f000 f841 	bl	81da0 <__aeabi_dsub>
   81d1e:	4602      	mov	r2, r0
   81d20:	460b      	mov	r3, r1
   81d22:	f000 fb1b 	bl	8235c <__aeabi_ddiv>
   81d26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81d2a:	bf00      	nop
   81d2c:	7ff00000 	.word	0x7ff00000

00081d30 <fabs>:
   81d30:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81d34:	4770      	bx	lr
   81d36:	bf00      	nop

00081d38 <__fpclassifyd>:
   81d38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   81d3c:	b410      	push	{r4}
   81d3e:	d008      	beq.n	81d52 <__fpclassifyd+0x1a>
   81d40:	4a0f      	ldr	r2, [pc, #60]	; (81d80 <__fpclassifyd+0x48>)
   81d42:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
   81d46:	4294      	cmp	r4, r2
   81d48:	d80a      	bhi.n	81d60 <__fpclassifyd+0x28>
   81d4a:	2004      	movs	r0, #4
   81d4c:	f85d 4b04 	ldr.w	r4, [sp], #4
   81d50:	4770      	bx	lr
   81d52:	2800      	cmp	r0, #0
   81d54:	bf0c      	ite	eq
   81d56:	2002      	moveq	r0, #2
   81d58:	2003      	movne	r0, #3
   81d5a:	f85d 4b04 	ldr.w	r4, [sp], #4
   81d5e:	4770      	bx	lr
   81d60:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   81d64:	d201      	bcs.n	81d6a <__fpclassifyd+0x32>
   81d66:	2003      	movs	r0, #3
   81d68:	e7f7      	b.n	81d5a <__fpclassifyd+0x22>
   81d6a:	4a06      	ldr	r2, [pc, #24]	; (81d84 <__fpclassifyd+0x4c>)
   81d6c:	4293      	cmp	r3, r2
   81d6e:	d001      	beq.n	81d74 <__fpclassifyd+0x3c>
   81d70:	2000      	movs	r0, #0
   81d72:	e7f2      	b.n	81d5a <__fpclassifyd+0x22>
   81d74:	f1d0 0001 	rsbs	r0, r0, #1
   81d78:	bf38      	it	cc
   81d7a:	2000      	movcc	r0, #0
   81d7c:	e7ed      	b.n	81d5a <__fpclassifyd+0x22>
   81d7e:	bf00      	nop
   81d80:	7fdfffff 	.word	0x7fdfffff
   81d84:	7ff00000 	.word	0x7ff00000

00081d88 <matherr>:
   81d88:	2000      	movs	r0, #0
   81d8a:	4770      	bx	lr

00081d8c <nan>:
   81d8c:	2000      	movs	r0, #0
   81d8e:	4901      	ldr	r1, [pc, #4]	; (81d94 <nan+0x8>)
   81d90:	4770      	bx	lr
   81d92:	bf00      	nop
   81d94:	7ff80000 	.word	0x7ff80000

00081d98 <__aeabi_drsub>:
   81d98:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   81d9c:	e002      	b.n	81da4 <__adddf3>
   81d9e:	bf00      	nop

00081da0 <__aeabi_dsub>:
   81da0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00081da4 <__adddf3>:
   81da4:	b530      	push	{r4, r5, lr}
   81da6:	ea4f 0441 	mov.w	r4, r1, lsl #1
   81daa:	ea4f 0543 	mov.w	r5, r3, lsl #1
   81dae:	ea94 0f05 	teq	r4, r5
   81db2:	bf08      	it	eq
   81db4:	ea90 0f02 	teqeq	r0, r2
   81db8:	bf1f      	itttt	ne
   81dba:	ea54 0c00 	orrsne.w	ip, r4, r0
   81dbe:	ea55 0c02 	orrsne.w	ip, r5, r2
   81dc2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   81dc6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   81dca:	f000 80e2 	beq.w	81f92 <__adddf3+0x1ee>
   81dce:	ea4f 5454 	mov.w	r4, r4, lsr #21
   81dd2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   81dd6:	bfb8      	it	lt
   81dd8:	426d      	neglt	r5, r5
   81dda:	dd0c      	ble.n	81df6 <__adddf3+0x52>
   81ddc:	442c      	add	r4, r5
   81dde:	ea80 0202 	eor.w	r2, r0, r2
   81de2:	ea81 0303 	eor.w	r3, r1, r3
   81de6:	ea82 0000 	eor.w	r0, r2, r0
   81dea:	ea83 0101 	eor.w	r1, r3, r1
   81dee:	ea80 0202 	eor.w	r2, r0, r2
   81df2:	ea81 0303 	eor.w	r3, r1, r3
   81df6:	2d36      	cmp	r5, #54	; 0x36
   81df8:	bf88      	it	hi
   81dfa:	bd30      	pophi	{r4, r5, pc}
   81dfc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   81e00:	ea4f 3101 	mov.w	r1, r1, lsl #12
   81e04:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   81e08:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   81e0c:	d002      	beq.n	81e14 <__adddf3+0x70>
   81e0e:	4240      	negs	r0, r0
   81e10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81e14:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   81e18:	ea4f 3303 	mov.w	r3, r3, lsl #12
   81e1c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   81e20:	d002      	beq.n	81e28 <__adddf3+0x84>
   81e22:	4252      	negs	r2, r2
   81e24:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   81e28:	ea94 0f05 	teq	r4, r5
   81e2c:	f000 80a7 	beq.w	81f7e <__adddf3+0x1da>
   81e30:	f1a4 0401 	sub.w	r4, r4, #1
   81e34:	f1d5 0e20 	rsbs	lr, r5, #32
   81e38:	db0d      	blt.n	81e56 <__adddf3+0xb2>
   81e3a:	fa02 fc0e 	lsl.w	ip, r2, lr
   81e3e:	fa22 f205 	lsr.w	r2, r2, r5
   81e42:	1880      	adds	r0, r0, r2
   81e44:	f141 0100 	adc.w	r1, r1, #0
   81e48:	fa03 f20e 	lsl.w	r2, r3, lr
   81e4c:	1880      	adds	r0, r0, r2
   81e4e:	fa43 f305 	asr.w	r3, r3, r5
   81e52:	4159      	adcs	r1, r3
   81e54:	e00e      	b.n	81e74 <__adddf3+0xd0>
   81e56:	f1a5 0520 	sub.w	r5, r5, #32
   81e5a:	f10e 0e20 	add.w	lr, lr, #32
   81e5e:	2a01      	cmp	r2, #1
   81e60:	fa03 fc0e 	lsl.w	ip, r3, lr
   81e64:	bf28      	it	cs
   81e66:	f04c 0c02 	orrcs.w	ip, ip, #2
   81e6a:	fa43 f305 	asr.w	r3, r3, r5
   81e6e:	18c0      	adds	r0, r0, r3
   81e70:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   81e74:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81e78:	d507      	bpl.n	81e8a <__adddf3+0xe6>
   81e7a:	f04f 0e00 	mov.w	lr, #0
   81e7e:	f1dc 0c00 	rsbs	ip, ip, #0
   81e82:	eb7e 0000 	sbcs.w	r0, lr, r0
   81e86:	eb6e 0101 	sbc.w	r1, lr, r1
   81e8a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   81e8e:	d31b      	bcc.n	81ec8 <__adddf3+0x124>
   81e90:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   81e94:	d30c      	bcc.n	81eb0 <__adddf3+0x10c>
   81e96:	0849      	lsrs	r1, r1, #1
   81e98:	ea5f 0030 	movs.w	r0, r0, rrx
   81e9c:	ea4f 0c3c 	mov.w	ip, ip, rrx
   81ea0:	f104 0401 	add.w	r4, r4, #1
   81ea4:	ea4f 5244 	mov.w	r2, r4, lsl #21
   81ea8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   81eac:	f080 809a 	bcs.w	81fe4 <__adddf3+0x240>
   81eb0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   81eb4:	bf08      	it	eq
   81eb6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   81eba:	f150 0000 	adcs.w	r0, r0, #0
   81ebe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81ec2:	ea41 0105 	orr.w	r1, r1, r5
   81ec6:	bd30      	pop	{r4, r5, pc}
   81ec8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   81ecc:	4140      	adcs	r0, r0
   81ece:	eb41 0101 	adc.w	r1, r1, r1
   81ed2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81ed6:	f1a4 0401 	sub.w	r4, r4, #1
   81eda:	d1e9      	bne.n	81eb0 <__adddf3+0x10c>
   81edc:	f091 0f00 	teq	r1, #0
   81ee0:	bf04      	itt	eq
   81ee2:	4601      	moveq	r1, r0
   81ee4:	2000      	moveq	r0, #0
   81ee6:	fab1 f381 	clz	r3, r1
   81eea:	bf08      	it	eq
   81eec:	3320      	addeq	r3, #32
   81eee:	f1a3 030b 	sub.w	r3, r3, #11
   81ef2:	f1b3 0220 	subs.w	r2, r3, #32
   81ef6:	da0c      	bge.n	81f12 <__adddf3+0x16e>
   81ef8:	320c      	adds	r2, #12
   81efa:	dd08      	ble.n	81f0e <__adddf3+0x16a>
   81efc:	f102 0c14 	add.w	ip, r2, #20
   81f00:	f1c2 020c 	rsb	r2, r2, #12
   81f04:	fa01 f00c 	lsl.w	r0, r1, ip
   81f08:	fa21 f102 	lsr.w	r1, r1, r2
   81f0c:	e00c      	b.n	81f28 <__adddf3+0x184>
   81f0e:	f102 0214 	add.w	r2, r2, #20
   81f12:	bfd8      	it	le
   81f14:	f1c2 0c20 	rsble	ip, r2, #32
   81f18:	fa01 f102 	lsl.w	r1, r1, r2
   81f1c:	fa20 fc0c 	lsr.w	ip, r0, ip
   81f20:	bfdc      	itt	le
   81f22:	ea41 010c 	orrle.w	r1, r1, ip
   81f26:	4090      	lslle	r0, r2
   81f28:	1ae4      	subs	r4, r4, r3
   81f2a:	bfa2      	ittt	ge
   81f2c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   81f30:	4329      	orrge	r1, r5
   81f32:	bd30      	popge	{r4, r5, pc}
   81f34:	ea6f 0404 	mvn.w	r4, r4
   81f38:	3c1f      	subs	r4, #31
   81f3a:	da1c      	bge.n	81f76 <__adddf3+0x1d2>
   81f3c:	340c      	adds	r4, #12
   81f3e:	dc0e      	bgt.n	81f5e <__adddf3+0x1ba>
   81f40:	f104 0414 	add.w	r4, r4, #20
   81f44:	f1c4 0220 	rsb	r2, r4, #32
   81f48:	fa20 f004 	lsr.w	r0, r0, r4
   81f4c:	fa01 f302 	lsl.w	r3, r1, r2
   81f50:	ea40 0003 	orr.w	r0, r0, r3
   81f54:	fa21 f304 	lsr.w	r3, r1, r4
   81f58:	ea45 0103 	orr.w	r1, r5, r3
   81f5c:	bd30      	pop	{r4, r5, pc}
   81f5e:	f1c4 040c 	rsb	r4, r4, #12
   81f62:	f1c4 0220 	rsb	r2, r4, #32
   81f66:	fa20 f002 	lsr.w	r0, r0, r2
   81f6a:	fa01 f304 	lsl.w	r3, r1, r4
   81f6e:	ea40 0003 	orr.w	r0, r0, r3
   81f72:	4629      	mov	r1, r5
   81f74:	bd30      	pop	{r4, r5, pc}
   81f76:	fa21 f004 	lsr.w	r0, r1, r4
   81f7a:	4629      	mov	r1, r5
   81f7c:	bd30      	pop	{r4, r5, pc}
   81f7e:	f094 0f00 	teq	r4, #0
   81f82:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   81f86:	bf06      	itte	eq
   81f88:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   81f8c:	3401      	addeq	r4, #1
   81f8e:	3d01      	subne	r5, #1
   81f90:	e74e      	b.n	81e30 <__adddf3+0x8c>
   81f92:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   81f96:	bf18      	it	ne
   81f98:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   81f9c:	d029      	beq.n	81ff2 <__adddf3+0x24e>
   81f9e:	ea94 0f05 	teq	r4, r5
   81fa2:	bf08      	it	eq
   81fa4:	ea90 0f02 	teqeq	r0, r2
   81fa8:	d005      	beq.n	81fb6 <__adddf3+0x212>
   81faa:	ea54 0c00 	orrs.w	ip, r4, r0
   81fae:	bf04      	itt	eq
   81fb0:	4619      	moveq	r1, r3
   81fb2:	4610      	moveq	r0, r2
   81fb4:	bd30      	pop	{r4, r5, pc}
   81fb6:	ea91 0f03 	teq	r1, r3
   81fba:	bf1e      	ittt	ne
   81fbc:	2100      	movne	r1, #0
   81fbe:	2000      	movne	r0, #0
   81fc0:	bd30      	popne	{r4, r5, pc}
   81fc2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   81fc6:	d105      	bne.n	81fd4 <__adddf3+0x230>
   81fc8:	0040      	lsls	r0, r0, #1
   81fca:	4149      	adcs	r1, r1
   81fcc:	bf28      	it	cs
   81fce:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   81fd2:	bd30      	pop	{r4, r5, pc}
   81fd4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   81fd8:	bf3c      	itt	cc
   81fda:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   81fde:	bd30      	popcc	{r4, r5, pc}
   81fe0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81fe4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   81fe8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81fec:	f04f 0000 	mov.w	r0, #0
   81ff0:	bd30      	pop	{r4, r5, pc}
   81ff2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   81ff6:	bf1a      	itte	ne
   81ff8:	4619      	movne	r1, r3
   81ffa:	4610      	movne	r0, r2
   81ffc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   82000:	bf1c      	itt	ne
   82002:	460b      	movne	r3, r1
   82004:	4602      	movne	r2, r0
   82006:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8200a:	bf06      	itte	eq
   8200c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   82010:	ea91 0f03 	teqeq	r1, r3
   82014:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   82018:	bd30      	pop	{r4, r5, pc}
   8201a:	bf00      	nop

0008201c <__aeabi_ui2d>:
   8201c:	f090 0f00 	teq	r0, #0
   82020:	bf04      	itt	eq
   82022:	2100      	moveq	r1, #0
   82024:	4770      	bxeq	lr
   82026:	b530      	push	{r4, r5, lr}
   82028:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8202c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82030:	f04f 0500 	mov.w	r5, #0
   82034:	f04f 0100 	mov.w	r1, #0
   82038:	e750      	b.n	81edc <__adddf3+0x138>
   8203a:	bf00      	nop

0008203c <__aeabi_i2d>:
   8203c:	f090 0f00 	teq	r0, #0
   82040:	bf04      	itt	eq
   82042:	2100      	moveq	r1, #0
   82044:	4770      	bxeq	lr
   82046:	b530      	push	{r4, r5, lr}
   82048:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8204c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82050:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   82054:	bf48      	it	mi
   82056:	4240      	negmi	r0, r0
   82058:	f04f 0100 	mov.w	r1, #0
   8205c:	e73e      	b.n	81edc <__adddf3+0x138>
   8205e:	bf00      	nop

00082060 <__aeabi_f2d>:
   82060:	0042      	lsls	r2, r0, #1
   82062:	ea4f 01e2 	mov.w	r1, r2, asr #3
   82066:	ea4f 0131 	mov.w	r1, r1, rrx
   8206a:	ea4f 7002 	mov.w	r0, r2, lsl #28
   8206e:	bf1f      	itttt	ne
   82070:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   82074:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   82078:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   8207c:	4770      	bxne	lr
   8207e:	f092 0f00 	teq	r2, #0
   82082:	bf14      	ite	ne
   82084:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   82088:	4770      	bxeq	lr
   8208a:	b530      	push	{r4, r5, lr}
   8208c:	f44f 7460 	mov.w	r4, #896	; 0x380
   82090:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82094:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   82098:	e720      	b.n	81edc <__adddf3+0x138>
   8209a:	bf00      	nop

0008209c <__aeabi_ul2d>:
   8209c:	ea50 0201 	orrs.w	r2, r0, r1
   820a0:	bf08      	it	eq
   820a2:	4770      	bxeq	lr
   820a4:	b530      	push	{r4, r5, lr}
   820a6:	f04f 0500 	mov.w	r5, #0
   820aa:	e00a      	b.n	820c2 <__aeabi_l2d+0x16>

000820ac <__aeabi_l2d>:
   820ac:	ea50 0201 	orrs.w	r2, r0, r1
   820b0:	bf08      	it	eq
   820b2:	4770      	bxeq	lr
   820b4:	b530      	push	{r4, r5, lr}
   820b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   820ba:	d502      	bpl.n	820c2 <__aeabi_l2d+0x16>
   820bc:	4240      	negs	r0, r0
   820be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   820c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
   820c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
   820ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   820ce:	f43f aedc 	beq.w	81e8a <__adddf3+0xe6>
   820d2:	f04f 0203 	mov.w	r2, #3
   820d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   820da:	bf18      	it	ne
   820dc:	3203      	addne	r2, #3
   820de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   820e2:	bf18      	it	ne
   820e4:	3203      	addne	r2, #3
   820e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   820ea:	f1c2 0320 	rsb	r3, r2, #32
   820ee:	fa00 fc03 	lsl.w	ip, r0, r3
   820f2:	fa20 f002 	lsr.w	r0, r0, r2
   820f6:	fa01 fe03 	lsl.w	lr, r1, r3
   820fa:	ea40 000e 	orr.w	r0, r0, lr
   820fe:	fa21 f102 	lsr.w	r1, r1, r2
   82102:	4414      	add	r4, r2
   82104:	e6c1      	b.n	81e8a <__adddf3+0xe6>
   82106:	bf00      	nop

00082108 <__aeabi_dmul>:
   82108:	b570      	push	{r4, r5, r6, lr}
   8210a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8210e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   82112:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   82116:	bf1d      	ittte	ne
   82118:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   8211c:	ea94 0f0c 	teqne	r4, ip
   82120:	ea95 0f0c 	teqne	r5, ip
   82124:	f000 f8de 	bleq	822e4 <__aeabi_dmul+0x1dc>
   82128:	442c      	add	r4, r5
   8212a:	ea81 0603 	eor.w	r6, r1, r3
   8212e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   82132:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   82136:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   8213a:	bf18      	it	ne
   8213c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   82140:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82144:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   82148:	d038      	beq.n	821bc <__aeabi_dmul+0xb4>
   8214a:	fba0 ce02 	umull	ip, lr, r0, r2
   8214e:	f04f 0500 	mov.w	r5, #0
   82152:	fbe1 e502 	umlal	lr, r5, r1, r2
   82156:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   8215a:	fbe0 e503 	umlal	lr, r5, r0, r3
   8215e:	f04f 0600 	mov.w	r6, #0
   82162:	fbe1 5603 	umlal	r5, r6, r1, r3
   82166:	f09c 0f00 	teq	ip, #0
   8216a:	bf18      	it	ne
   8216c:	f04e 0e01 	orrne.w	lr, lr, #1
   82170:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   82174:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   82178:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   8217c:	d204      	bcs.n	82188 <__aeabi_dmul+0x80>
   8217e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   82182:	416d      	adcs	r5, r5
   82184:	eb46 0606 	adc.w	r6, r6, r6
   82188:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   8218c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   82190:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   82194:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   82198:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   8219c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   821a0:	bf88      	it	hi
   821a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   821a6:	d81e      	bhi.n	821e6 <__aeabi_dmul+0xde>
   821a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   821ac:	bf08      	it	eq
   821ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   821b2:	f150 0000 	adcs.w	r0, r0, #0
   821b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   821ba:	bd70      	pop	{r4, r5, r6, pc}
   821bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   821c0:	ea46 0101 	orr.w	r1, r6, r1
   821c4:	ea40 0002 	orr.w	r0, r0, r2
   821c8:	ea81 0103 	eor.w	r1, r1, r3
   821cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   821d0:	bfc2      	ittt	gt
   821d2:	ebd4 050c 	rsbsgt	r5, r4, ip
   821d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   821da:	bd70      	popgt	{r4, r5, r6, pc}
   821dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   821e0:	f04f 0e00 	mov.w	lr, #0
   821e4:	3c01      	subs	r4, #1
   821e6:	f300 80ab 	bgt.w	82340 <__aeabi_dmul+0x238>
   821ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
   821ee:	bfde      	ittt	le
   821f0:	2000      	movle	r0, #0
   821f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   821f6:	bd70      	pople	{r4, r5, r6, pc}
   821f8:	f1c4 0400 	rsb	r4, r4, #0
   821fc:	3c20      	subs	r4, #32
   821fe:	da35      	bge.n	8226c <__aeabi_dmul+0x164>
   82200:	340c      	adds	r4, #12
   82202:	dc1b      	bgt.n	8223c <__aeabi_dmul+0x134>
   82204:	f104 0414 	add.w	r4, r4, #20
   82208:	f1c4 0520 	rsb	r5, r4, #32
   8220c:	fa00 f305 	lsl.w	r3, r0, r5
   82210:	fa20 f004 	lsr.w	r0, r0, r4
   82214:	fa01 f205 	lsl.w	r2, r1, r5
   82218:	ea40 0002 	orr.w	r0, r0, r2
   8221c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   82220:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   82224:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   82228:	fa21 f604 	lsr.w	r6, r1, r4
   8222c:	eb42 0106 	adc.w	r1, r2, r6
   82230:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   82234:	bf08      	it	eq
   82236:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8223a:	bd70      	pop	{r4, r5, r6, pc}
   8223c:	f1c4 040c 	rsb	r4, r4, #12
   82240:	f1c4 0520 	rsb	r5, r4, #32
   82244:	fa00 f304 	lsl.w	r3, r0, r4
   82248:	fa20 f005 	lsr.w	r0, r0, r5
   8224c:	fa01 f204 	lsl.w	r2, r1, r4
   82250:	ea40 0002 	orr.w	r0, r0, r2
   82254:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82258:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   8225c:	f141 0100 	adc.w	r1, r1, #0
   82260:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   82264:	bf08      	it	eq
   82266:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8226a:	bd70      	pop	{r4, r5, r6, pc}
   8226c:	f1c4 0520 	rsb	r5, r4, #32
   82270:	fa00 f205 	lsl.w	r2, r0, r5
   82274:	ea4e 0e02 	orr.w	lr, lr, r2
   82278:	fa20 f304 	lsr.w	r3, r0, r4
   8227c:	fa01 f205 	lsl.w	r2, r1, r5
   82280:	ea43 0302 	orr.w	r3, r3, r2
   82284:	fa21 f004 	lsr.w	r0, r1, r4
   82288:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8228c:	fa21 f204 	lsr.w	r2, r1, r4
   82290:	ea20 0002 	bic.w	r0, r0, r2
   82294:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   82298:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8229c:	bf08      	it	eq
   8229e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   822a2:	bd70      	pop	{r4, r5, r6, pc}
   822a4:	f094 0f00 	teq	r4, #0
   822a8:	d10f      	bne.n	822ca <__aeabi_dmul+0x1c2>
   822aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   822ae:	0040      	lsls	r0, r0, #1
   822b0:	eb41 0101 	adc.w	r1, r1, r1
   822b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   822b8:	bf08      	it	eq
   822ba:	3c01      	subeq	r4, #1
   822bc:	d0f7      	beq.n	822ae <__aeabi_dmul+0x1a6>
   822be:	ea41 0106 	orr.w	r1, r1, r6
   822c2:	f095 0f00 	teq	r5, #0
   822c6:	bf18      	it	ne
   822c8:	4770      	bxne	lr
   822ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   822ce:	0052      	lsls	r2, r2, #1
   822d0:	eb43 0303 	adc.w	r3, r3, r3
   822d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   822d8:	bf08      	it	eq
   822da:	3d01      	subeq	r5, #1
   822dc:	d0f7      	beq.n	822ce <__aeabi_dmul+0x1c6>
   822de:	ea43 0306 	orr.w	r3, r3, r6
   822e2:	4770      	bx	lr
   822e4:	ea94 0f0c 	teq	r4, ip
   822e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   822ec:	bf18      	it	ne
   822ee:	ea95 0f0c 	teqne	r5, ip
   822f2:	d00c      	beq.n	8230e <__aeabi_dmul+0x206>
   822f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   822f8:	bf18      	it	ne
   822fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   822fe:	d1d1      	bne.n	822a4 <__aeabi_dmul+0x19c>
   82300:	ea81 0103 	eor.w	r1, r1, r3
   82304:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82308:	f04f 0000 	mov.w	r0, #0
   8230c:	bd70      	pop	{r4, r5, r6, pc}
   8230e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   82312:	bf06      	itte	eq
   82314:	4610      	moveq	r0, r2
   82316:	4619      	moveq	r1, r3
   82318:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8231c:	d019      	beq.n	82352 <__aeabi_dmul+0x24a>
   8231e:	ea94 0f0c 	teq	r4, ip
   82322:	d102      	bne.n	8232a <__aeabi_dmul+0x222>
   82324:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   82328:	d113      	bne.n	82352 <__aeabi_dmul+0x24a>
   8232a:	ea95 0f0c 	teq	r5, ip
   8232e:	d105      	bne.n	8233c <__aeabi_dmul+0x234>
   82330:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   82334:	bf1c      	itt	ne
   82336:	4610      	movne	r0, r2
   82338:	4619      	movne	r1, r3
   8233a:	d10a      	bne.n	82352 <__aeabi_dmul+0x24a>
   8233c:	ea81 0103 	eor.w	r1, r1, r3
   82340:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82344:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   82348:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   8234c:	f04f 0000 	mov.w	r0, #0
   82350:	bd70      	pop	{r4, r5, r6, pc}
   82352:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   82356:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   8235a:	bd70      	pop	{r4, r5, r6, pc}

0008235c <__aeabi_ddiv>:
   8235c:	b570      	push	{r4, r5, r6, lr}
   8235e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   82362:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   82366:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8236a:	bf1d      	ittte	ne
   8236c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   82370:	ea94 0f0c 	teqne	r4, ip
   82374:	ea95 0f0c 	teqne	r5, ip
   82378:	f000 f8a7 	bleq	824ca <__aeabi_ddiv+0x16e>
   8237c:	eba4 0405 	sub.w	r4, r4, r5
   82380:	ea81 0e03 	eor.w	lr, r1, r3
   82384:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   82388:	ea4f 3101 	mov.w	r1, r1, lsl #12
   8238c:	f000 8088 	beq.w	824a0 <__aeabi_ddiv+0x144>
   82390:	ea4f 3303 	mov.w	r3, r3, lsl #12
   82394:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   82398:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   8239c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   823a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
   823a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   823a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   823ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
   823b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   823b4:	429d      	cmp	r5, r3
   823b6:	bf08      	it	eq
   823b8:	4296      	cmpeq	r6, r2
   823ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   823be:	f504 7440 	add.w	r4, r4, #768	; 0x300
   823c2:	d202      	bcs.n	823ca <__aeabi_ddiv+0x6e>
   823c4:	085b      	lsrs	r3, r3, #1
   823c6:	ea4f 0232 	mov.w	r2, r2, rrx
   823ca:	1ab6      	subs	r6, r6, r2
   823cc:	eb65 0503 	sbc.w	r5, r5, r3
   823d0:	085b      	lsrs	r3, r3, #1
   823d2:	ea4f 0232 	mov.w	r2, r2, rrx
   823d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   823da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   823de:	ebb6 0e02 	subs.w	lr, r6, r2
   823e2:	eb75 0e03 	sbcs.w	lr, r5, r3
   823e6:	bf22      	ittt	cs
   823e8:	1ab6      	subcs	r6, r6, r2
   823ea:	4675      	movcs	r5, lr
   823ec:	ea40 000c 	orrcs.w	r0, r0, ip
   823f0:	085b      	lsrs	r3, r3, #1
   823f2:	ea4f 0232 	mov.w	r2, r2, rrx
   823f6:	ebb6 0e02 	subs.w	lr, r6, r2
   823fa:	eb75 0e03 	sbcs.w	lr, r5, r3
   823fe:	bf22      	ittt	cs
   82400:	1ab6      	subcs	r6, r6, r2
   82402:	4675      	movcs	r5, lr
   82404:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   82408:	085b      	lsrs	r3, r3, #1
   8240a:	ea4f 0232 	mov.w	r2, r2, rrx
   8240e:	ebb6 0e02 	subs.w	lr, r6, r2
   82412:	eb75 0e03 	sbcs.w	lr, r5, r3
   82416:	bf22      	ittt	cs
   82418:	1ab6      	subcs	r6, r6, r2
   8241a:	4675      	movcs	r5, lr
   8241c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   82420:	085b      	lsrs	r3, r3, #1
   82422:	ea4f 0232 	mov.w	r2, r2, rrx
   82426:	ebb6 0e02 	subs.w	lr, r6, r2
   8242a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8242e:	bf22      	ittt	cs
   82430:	1ab6      	subcs	r6, r6, r2
   82432:	4675      	movcs	r5, lr
   82434:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   82438:	ea55 0e06 	orrs.w	lr, r5, r6
   8243c:	d018      	beq.n	82470 <__aeabi_ddiv+0x114>
   8243e:	ea4f 1505 	mov.w	r5, r5, lsl #4
   82442:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   82446:	ea4f 1606 	mov.w	r6, r6, lsl #4
   8244a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   8244e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   82452:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   82456:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   8245a:	d1c0      	bne.n	823de <__aeabi_ddiv+0x82>
   8245c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82460:	d10b      	bne.n	8247a <__aeabi_ddiv+0x11e>
   82462:	ea41 0100 	orr.w	r1, r1, r0
   82466:	f04f 0000 	mov.w	r0, #0
   8246a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   8246e:	e7b6      	b.n	823de <__aeabi_ddiv+0x82>
   82470:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82474:	bf04      	itt	eq
   82476:	4301      	orreq	r1, r0
   82478:	2000      	moveq	r0, #0
   8247a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   8247e:	bf88      	it	hi
   82480:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   82484:	f63f aeaf 	bhi.w	821e6 <__aeabi_dmul+0xde>
   82488:	ebb5 0c03 	subs.w	ip, r5, r3
   8248c:	bf04      	itt	eq
   8248e:	ebb6 0c02 	subseq.w	ip, r6, r2
   82492:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   82496:	f150 0000 	adcs.w	r0, r0, #0
   8249a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8249e:	bd70      	pop	{r4, r5, r6, pc}
   824a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   824a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   824a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   824ac:	bfc2      	ittt	gt
   824ae:	ebd4 050c 	rsbsgt	r5, r4, ip
   824b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   824b6:	bd70      	popgt	{r4, r5, r6, pc}
   824b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   824bc:	f04f 0e00 	mov.w	lr, #0
   824c0:	3c01      	subs	r4, #1
   824c2:	e690      	b.n	821e6 <__aeabi_dmul+0xde>
   824c4:	ea45 0e06 	orr.w	lr, r5, r6
   824c8:	e68d      	b.n	821e6 <__aeabi_dmul+0xde>
   824ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   824ce:	ea94 0f0c 	teq	r4, ip
   824d2:	bf08      	it	eq
   824d4:	ea95 0f0c 	teqeq	r5, ip
   824d8:	f43f af3b 	beq.w	82352 <__aeabi_dmul+0x24a>
   824dc:	ea94 0f0c 	teq	r4, ip
   824e0:	d10a      	bne.n	824f8 <__aeabi_ddiv+0x19c>
   824e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   824e6:	f47f af34 	bne.w	82352 <__aeabi_dmul+0x24a>
   824ea:	ea95 0f0c 	teq	r5, ip
   824ee:	f47f af25 	bne.w	8233c <__aeabi_dmul+0x234>
   824f2:	4610      	mov	r0, r2
   824f4:	4619      	mov	r1, r3
   824f6:	e72c      	b.n	82352 <__aeabi_dmul+0x24a>
   824f8:	ea95 0f0c 	teq	r5, ip
   824fc:	d106      	bne.n	8250c <__aeabi_ddiv+0x1b0>
   824fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   82502:	f43f aefd 	beq.w	82300 <__aeabi_dmul+0x1f8>
   82506:	4610      	mov	r0, r2
   82508:	4619      	mov	r1, r3
   8250a:	e722      	b.n	82352 <__aeabi_dmul+0x24a>
   8250c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   82510:	bf18      	it	ne
   82512:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   82516:	f47f aec5 	bne.w	822a4 <__aeabi_dmul+0x19c>
   8251a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   8251e:	f47f af0d 	bne.w	8233c <__aeabi_dmul+0x234>
   82522:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   82526:	f47f aeeb 	bne.w	82300 <__aeabi_dmul+0x1f8>
   8252a:	e712      	b.n	82352 <__aeabi_dmul+0x24a>

0008252c <__gedf2>:
   8252c:	f04f 3cff 	mov.w	ip, #4294967295
   82530:	e006      	b.n	82540 <__cmpdf2+0x4>
   82532:	bf00      	nop

00082534 <__ledf2>:
   82534:	f04f 0c01 	mov.w	ip, #1
   82538:	e002      	b.n	82540 <__cmpdf2+0x4>
   8253a:	bf00      	nop

0008253c <__cmpdf2>:
   8253c:	f04f 0c01 	mov.w	ip, #1
   82540:	f84d cd04 	str.w	ip, [sp, #-4]!
   82544:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   82548:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8254c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   82550:	bf18      	it	ne
   82552:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   82556:	d01b      	beq.n	82590 <__cmpdf2+0x54>
   82558:	b001      	add	sp, #4
   8255a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   8255e:	bf0c      	ite	eq
   82560:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   82564:	ea91 0f03 	teqne	r1, r3
   82568:	bf02      	ittt	eq
   8256a:	ea90 0f02 	teqeq	r0, r2
   8256e:	2000      	moveq	r0, #0
   82570:	4770      	bxeq	lr
   82572:	f110 0f00 	cmn.w	r0, #0
   82576:	ea91 0f03 	teq	r1, r3
   8257a:	bf58      	it	pl
   8257c:	4299      	cmppl	r1, r3
   8257e:	bf08      	it	eq
   82580:	4290      	cmpeq	r0, r2
   82582:	bf2c      	ite	cs
   82584:	17d8      	asrcs	r0, r3, #31
   82586:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   8258a:	f040 0001 	orr.w	r0, r0, #1
   8258e:	4770      	bx	lr
   82590:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   82594:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   82598:	d102      	bne.n	825a0 <__cmpdf2+0x64>
   8259a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   8259e:	d107      	bne.n	825b0 <__cmpdf2+0x74>
   825a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   825a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   825a8:	d1d6      	bne.n	82558 <__cmpdf2+0x1c>
   825aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   825ae:	d0d3      	beq.n	82558 <__cmpdf2+0x1c>
   825b0:	f85d 0b04 	ldr.w	r0, [sp], #4
   825b4:	4770      	bx	lr
   825b6:	bf00      	nop

000825b8 <__aeabi_cdrcmple>:
   825b8:	4684      	mov	ip, r0
   825ba:	4610      	mov	r0, r2
   825bc:	4662      	mov	r2, ip
   825be:	468c      	mov	ip, r1
   825c0:	4619      	mov	r1, r3
   825c2:	4663      	mov	r3, ip
   825c4:	e000      	b.n	825c8 <__aeabi_cdcmpeq>
   825c6:	bf00      	nop

000825c8 <__aeabi_cdcmpeq>:
   825c8:	b501      	push	{r0, lr}
   825ca:	f7ff ffb7 	bl	8253c <__cmpdf2>
   825ce:	2800      	cmp	r0, #0
   825d0:	bf48      	it	mi
   825d2:	f110 0f00 	cmnmi.w	r0, #0
   825d6:	bd01      	pop	{r0, pc}

000825d8 <__aeabi_dcmpeq>:
   825d8:	f84d ed08 	str.w	lr, [sp, #-8]!
   825dc:	f7ff fff4 	bl	825c8 <__aeabi_cdcmpeq>
   825e0:	bf0c      	ite	eq
   825e2:	2001      	moveq	r0, #1
   825e4:	2000      	movne	r0, #0
   825e6:	f85d fb08 	ldr.w	pc, [sp], #8
   825ea:	bf00      	nop

000825ec <__aeabi_dcmplt>:
   825ec:	f84d ed08 	str.w	lr, [sp, #-8]!
   825f0:	f7ff ffea 	bl	825c8 <__aeabi_cdcmpeq>
   825f4:	bf34      	ite	cc
   825f6:	2001      	movcc	r0, #1
   825f8:	2000      	movcs	r0, #0
   825fa:	f85d fb08 	ldr.w	pc, [sp], #8
   825fe:	bf00      	nop

00082600 <__aeabi_dcmple>:
   82600:	f84d ed08 	str.w	lr, [sp, #-8]!
   82604:	f7ff ffe0 	bl	825c8 <__aeabi_cdcmpeq>
   82608:	bf94      	ite	ls
   8260a:	2001      	movls	r0, #1
   8260c:	2000      	movhi	r0, #0
   8260e:	f85d fb08 	ldr.w	pc, [sp], #8
   82612:	bf00      	nop

00082614 <__aeabi_dcmpge>:
   82614:	f84d ed08 	str.w	lr, [sp, #-8]!
   82618:	f7ff ffce 	bl	825b8 <__aeabi_cdrcmple>
   8261c:	bf94      	ite	ls
   8261e:	2001      	movls	r0, #1
   82620:	2000      	movhi	r0, #0
   82622:	f85d fb08 	ldr.w	pc, [sp], #8
   82626:	bf00      	nop

00082628 <__aeabi_dcmpgt>:
   82628:	f84d ed08 	str.w	lr, [sp, #-8]!
   8262c:	f7ff ffc4 	bl	825b8 <__aeabi_cdrcmple>
   82630:	bf34      	ite	cc
   82632:	2001      	movcc	r0, #1
   82634:	2000      	movcs	r0, #0
   82636:	f85d fb08 	ldr.w	pc, [sp], #8
   8263a:	bf00      	nop

0008263c <__aeabi_d2iz>:
   8263c:	ea4f 0241 	mov.w	r2, r1, lsl #1
   82640:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   82644:	d215      	bcs.n	82672 <__aeabi_d2iz+0x36>
   82646:	d511      	bpl.n	8266c <__aeabi_d2iz+0x30>
   82648:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   8264c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   82650:	d912      	bls.n	82678 <__aeabi_d2iz+0x3c>
   82652:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   82656:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8265a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   8265e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   82662:	fa23 f002 	lsr.w	r0, r3, r2
   82666:	bf18      	it	ne
   82668:	4240      	negne	r0, r0
   8266a:	4770      	bx	lr
   8266c:	f04f 0000 	mov.w	r0, #0
   82670:	4770      	bx	lr
   82672:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   82676:	d105      	bne.n	82684 <__aeabi_d2iz+0x48>
   82678:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   8267c:	bf08      	it	eq
   8267e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   82682:	4770      	bx	lr
   82684:	f04f 0000 	mov.w	r0, #0
   82688:	4770      	bx	lr
   8268a:	bf00      	nop

0008268c <__errno>:
   8268c:	4b01      	ldr	r3, [pc, #4]	; (82694 <__errno+0x8>)
   8268e:	6818      	ldr	r0, [r3, #0]
   82690:	4770      	bx	lr
   82692:	bf00      	nop
   82694:	20070570 	.word	0x20070570

00082698 <__libc_init_array>:
   82698:	b570      	push	{r4, r5, r6, lr}
   8269a:	4e0f      	ldr	r6, [pc, #60]	; (826d8 <__libc_init_array+0x40>)
   8269c:	4d0f      	ldr	r5, [pc, #60]	; (826dc <__libc_init_array+0x44>)
   8269e:	1b76      	subs	r6, r6, r5
   826a0:	10b6      	asrs	r6, r6, #2
   826a2:	d007      	beq.n	826b4 <__libc_init_array+0x1c>
   826a4:	3d04      	subs	r5, #4
   826a6:	2400      	movs	r4, #0
   826a8:	3401      	adds	r4, #1
   826aa:	f855 3f04 	ldr.w	r3, [r5, #4]!
   826ae:	4798      	blx	r3
   826b0:	42a6      	cmp	r6, r4
   826b2:	d1f9      	bne.n	826a8 <__libc_init_array+0x10>
   826b4:	4e0a      	ldr	r6, [pc, #40]	; (826e0 <__libc_init_array+0x48>)
   826b6:	4d0b      	ldr	r5, [pc, #44]	; (826e4 <__libc_init_array+0x4c>)
   826b8:	f003 f828 	bl	8570c <_init>
   826bc:	1b76      	subs	r6, r6, r5
   826be:	10b6      	asrs	r6, r6, #2
   826c0:	d008      	beq.n	826d4 <__libc_init_array+0x3c>
   826c2:	3d04      	subs	r5, #4
   826c4:	2400      	movs	r4, #0
   826c6:	3401      	adds	r4, #1
   826c8:	f855 3f04 	ldr.w	r3, [r5, #4]!
   826cc:	4798      	blx	r3
   826ce:	42a6      	cmp	r6, r4
   826d0:	d1f9      	bne.n	826c6 <__libc_init_array+0x2e>
   826d2:	bd70      	pop	{r4, r5, r6, pc}
   826d4:	bd70      	pop	{r4, r5, r6, pc}
   826d6:	bf00      	nop
   826d8:	00085718 	.word	0x00085718
   826dc:	00085718 	.word	0x00085718
   826e0:	00085720 	.word	0x00085720
   826e4:	00085718 	.word	0x00085718

000826e8 <iprintf>:
   826e8:	b40f      	push	{r0, r1, r2, r3}
   826ea:	b510      	push	{r4, lr}
   826ec:	4b07      	ldr	r3, [pc, #28]	; (8270c <iprintf+0x24>)
   826ee:	b082      	sub	sp, #8
   826f0:	ac04      	add	r4, sp, #16
   826f2:	f854 2b04 	ldr.w	r2, [r4], #4
   826f6:	6818      	ldr	r0, [r3, #0]
   826f8:	4623      	mov	r3, r4
   826fa:	6881      	ldr	r1, [r0, #8]
   826fc:	9401      	str	r4, [sp, #4]
   826fe:	f000 f915 	bl	8292c <_vfiprintf_r>
   82702:	b002      	add	sp, #8
   82704:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82708:	b004      	add	sp, #16
   8270a:	4770      	bx	lr
   8270c:	20070570 	.word	0x20070570

00082710 <memset>:
   82710:	b4f0      	push	{r4, r5, r6, r7}
   82712:	0784      	lsls	r4, r0, #30
   82714:	d043      	beq.n	8279e <memset+0x8e>
   82716:	1e54      	subs	r4, r2, #1
   82718:	2a00      	cmp	r2, #0
   8271a:	d03e      	beq.n	8279a <memset+0x8a>
   8271c:	b2cd      	uxtb	r5, r1
   8271e:	4603      	mov	r3, r0
   82720:	e003      	b.n	8272a <memset+0x1a>
   82722:	1e62      	subs	r2, r4, #1
   82724:	2c00      	cmp	r4, #0
   82726:	d038      	beq.n	8279a <memset+0x8a>
   82728:	4614      	mov	r4, r2
   8272a:	f803 5b01 	strb.w	r5, [r3], #1
   8272e:	079a      	lsls	r2, r3, #30
   82730:	d1f7      	bne.n	82722 <memset+0x12>
   82732:	2c03      	cmp	r4, #3
   82734:	d92a      	bls.n	8278c <memset+0x7c>
   82736:	b2cd      	uxtb	r5, r1
   82738:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   8273c:	2c0f      	cmp	r4, #15
   8273e:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   82742:	d915      	bls.n	82770 <memset+0x60>
   82744:	f1a4 0710 	sub.w	r7, r4, #16
   82748:	093f      	lsrs	r7, r7, #4
   8274a:	f103 0610 	add.w	r6, r3, #16
   8274e:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   82752:	461a      	mov	r2, r3
   82754:	6015      	str	r5, [r2, #0]
   82756:	6055      	str	r5, [r2, #4]
   82758:	6095      	str	r5, [r2, #8]
   8275a:	60d5      	str	r5, [r2, #12]
   8275c:	3210      	adds	r2, #16
   8275e:	42b2      	cmp	r2, r6
   82760:	d1f8      	bne.n	82754 <memset+0x44>
   82762:	f004 040f 	and.w	r4, r4, #15
   82766:	3701      	adds	r7, #1
   82768:	2c03      	cmp	r4, #3
   8276a:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   8276e:	d90d      	bls.n	8278c <memset+0x7c>
   82770:	461e      	mov	r6, r3
   82772:	4622      	mov	r2, r4
   82774:	3a04      	subs	r2, #4
   82776:	2a03      	cmp	r2, #3
   82778:	f846 5b04 	str.w	r5, [r6], #4
   8277c:	d8fa      	bhi.n	82774 <memset+0x64>
   8277e:	1f22      	subs	r2, r4, #4
   82780:	f022 0203 	bic.w	r2, r2, #3
   82784:	3204      	adds	r2, #4
   82786:	4413      	add	r3, r2
   82788:	f004 0403 	and.w	r4, r4, #3
   8278c:	b12c      	cbz	r4, 8279a <memset+0x8a>
   8278e:	b2c9      	uxtb	r1, r1
   82790:	441c      	add	r4, r3
   82792:	f803 1b01 	strb.w	r1, [r3], #1
   82796:	42a3      	cmp	r3, r4
   82798:	d1fb      	bne.n	82792 <memset+0x82>
   8279a:	bcf0      	pop	{r4, r5, r6, r7}
   8279c:	4770      	bx	lr
   8279e:	4614      	mov	r4, r2
   827a0:	4603      	mov	r3, r0
   827a2:	e7c6      	b.n	82732 <memset+0x22>

000827a4 <setbuf>:
   827a4:	2900      	cmp	r1, #0
   827a6:	bf0c      	ite	eq
   827a8:	2202      	moveq	r2, #2
   827aa:	2200      	movne	r2, #0
   827ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
   827b0:	f000 b800 	b.w	827b4 <setvbuf>

000827b4 <setvbuf>:
   827b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   827b8:	4d3c      	ldr	r5, [pc, #240]	; (828ac <setvbuf+0xf8>)
   827ba:	4604      	mov	r4, r0
   827bc:	682d      	ldr	r5, [r5, #0]
   827be:	4688      	mov	r8, r1
   827c0:	4616      	mov	r6, r2
   827c2:	461f      	mov	r7, r3
   827c4:	b115      	cbz	r5, 827cc <setvbuf+0x18>
   827c6:	6bab      	ldr	r3, [r5, #56]	; 0x38
   827c8:	2b00      	cmp	r3, #0
   827ca:	d04f      	beq.n	8286c <setvbuf+0xb8>
   827cc:	2e02      	cmp	r6, #2
   827ce:	d830      	bhi.n	82832 <setvbuf+0x7e>
   827d0:	2f00      	cmp	r7, #0
   827d2:	db2e      	blt.n	82832 <setvbuf+0x7e>
   827d4:	4628      	mov	r0, r5
   827d6:	4621      	mov	r1, r4
   827d8:	f001 f826 	bl	83828 <_fflush_r>
   827dc:	89a3      	ldrh	r3, [r4, #12]
   827de:	2200      	movs	r2, #0
   827e0:	6062      	str	r2, [r4, #4]
   827e2:	61a2      	str	r2, [r4, #24]
   827e4:	061a      	lsls	r2, r3, #24
   827e6:	d428      	bmi.n	8283a <setvbuf+0x86>
   827e8:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   827ec:	b29b      	uxth	r3, r3
   827ee:	2e02      	cmp	r6, #2
   827f0:	81a3      	strh	r3, [r4, #12]
   827f2:	d02d      	beq.n	82850 <setvbuf+0x9c>
   827f4:	f1b8 0f00 	cmp.w	r8, #0
   827f8:	d03c      	beq.n	82874 <setvbuf+0xc0>
   827fa:	2e01      	cmp	r6, #1
   827fc:	d013      	beq.n	82826 <setvbuf+0x72>
   827fe:	b29b      	uxth	r3, r3
   82800:	f003 0008 	and.w	r0, r3, #8
   82804:	4a2a      	ldr	r2, [pc, #168]	; (828b0 <setvbuf+0xfc>)
   82806:	b280      	uxth	r0, r0
   82808:	63ea      	str	r2, [r5, #60]	; 0x3c
   8280a:	f8c4 8000 	str.w	r8, [r4]
   8280e:	f8c4 8010 	str.w	r8, [r4, #16]
   82812:	6167      	str	r7, [r4, #20]
   82814:	b178      	cbz	r0, 82836 <setvbuf+0x82>
   82816:	f013 0f03 	tst.w	r3, #3
   8281a:	bf18      	it	ne
   8281c:	2700      	movne	r7, #0
   8281e:	60a7      	str	r7, [r4, #8]
   82820:	2000      	movs	r0, #0
   82822:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82826:	f043 0301 	orr.w	r3, r3, #1
   8282a:	427a      	negs	r2, r7
   8282c:	81a3      	strh	r3, [r4, #12]
   8282e:	61a2      	str	r2, [r4, #24]
   82830:	e7e5      	b.n	827fe <setvbuf+0x4a>
   82832:	f04f 30ff 	mov.w	r0, #4294967295
   82836:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8283a:	4628      	mov	r0, r5
   8283c:	6921      	ldr	r1, [r4, #16]
   8283e:	f001 f953 	bl	83ae8 <_free_r>
   82842:	89a3      	ldrh	r3, [r4, #12]
   82844:	2e02      	cmp	r6, #2
   82846:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   8284a:	b29b      	uxth	r3, r3
   8284c:	81a3      	strh	r3, [r4, #12]
   8284e:	d1d1      	bne.n	827f4 <setvbuf+0x40>
   82850:	2000      	movs	r0, #0
   82852:	f104 0243 	add.w	r2, r4, #67	; 0x43
   82856:	f043 0302 	orr.w	r3, r3, #2
   8285a:	2500      	movs	r5, #0
   8285c:	2101      	movs	r1, #1
   8285e:	81a3      	strh	r3, [r4, #12]
   82860:	60a5      	str	r5, [r4, #8]
   82862:	6022      	str	r2, [r4, #0]
   82864:	6122      	str	r2, [r4, #16]
   82866:	6161      	str	r1, [r4, #20]
   82868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8286c:	4628      	mov	r0, r5
   8286e:	f000 fff7 	bl	83860 <__sinit>
   82872:	e7ab      	b.n	827cc <setvbuf+0x18>
   82874:	2f00      	cmp	r7, #0
   82876:	bf08      	it	eq
   82878:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   8287c:	4638      	mov	r0, r7
   8287e:	f001 fc29 	bl	840d4 <malloc>
   82882:	4680      	mov	r8, r0
   82884:	b128      	cbz	r0, 82892 <setvbuf+0xde>
   82886:	89a3      	ldrh	r3, [r4, #12]
   82888:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   8288c:	b29b      	uxth	r3, r3
   8288e:	81a3      	strh	r3, [r4, #12]
   82890:	e7b3      	b.n	827fa <setvbuf+0x46>
   82892:	f44f 6080 	mov.w	r0, #1024	; 0x400
   82896:	f001 fc1d 	bl	840d4 <malloc>
   8289a:	4680      	mov	r8, r0
   8289c:	b918      	cbnz	r0, 828a6 <setvbuf+0xf2>
   8289e:	89a3      	ldrh	r3, [r4, #12]
   828a0:	f04f 30ff 	mov.w	r0, #4294967295
   828a4:	e7d5      	b.n	82852 <setvbuf+0x9e>
   828a6:	f44f 6780 	mov.w	r7, #1024	; 0x400
   828aa:	e7ec      	b.n	82886 <setvbuf+0xd2>
   828ac:	20070570 	.word	0x20070570
   828b0:	00083855 	.word	0x00083855

000828b4 <__sprint_r.part.0>:
   828b4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   828b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   828ba:	049c      	lsls	r4, r3, #18
   828bc:	460e      	mov	r6, r1
   828be:	4680      	mov	r8, r0
   828c0:	4691      	mov	r9, r2
   828c2:	d52a      	bpl.n	8291a <__sprint_r.part.0+0x66>
   828c4:	6893      	ldr	r3, [r2, #8]
   828c6:	6812      	ldr	r2, [r2, #0]
   828c8:	f102 0a08 	add.w	sl, r2, #8
   828cc:	b31b      	cbz	r3, 82916 <__sprint_r.part.0+0x62>
   828ce:	e91a 00a0 	ldmdb	sl, {r5, r7}
   828d2:	08bf      	lsrs	r7, r7, #2
   828d4:	d017      	beq.n	82906 <__sprint_r.part.0+0x52>
   828d6:	3d04      	subs	r5, #4
   828d8:	2400      	movs	r4, #0
   828da:	e001      	b.n	828e0 <__sprint_r.part.0+0x2c>
   828dc:	42a7      	cmp	r7, r4
   828de:	d010      	beq.n	82902 <__sprint_r.part.0+0x4e>
   828e0:	4640      	mov	r0, r8
   828e2:	f855 1f04 	ldr.w	r1, [r5, #4]!
   828e6:	4632      	mov	r2, r6
   828e8:	f001 f850 	bl	8398c <_fputwc_r>
   828ec:	1c43      	adds	r3, r0, #1
   828ee:	f104 0401 	add.w	r4, r4, #1
   828f2:	d1f3      	bne.n	828dc <__sprint_r.part.0+0x28>
   828f4:	2300      	movs	r3, #0
   828f6:	f8c9 3008 	str.w	r3, [r9, #8]
   828fa:	f8c9 3004 	str.w	r3, [r9, #4]
   828fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   82902:	f8d9 3008 	ldr.w	r3, [r9, #8]
   82906:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   8290a:	f8c9 3008 	str.w	r3, [r9, #8]
   8290e:	f10a 0a08 	add.w	sl, sl, #8
   82912:	2b00      	cmp	r3, #0
   82914:	d1db      	bne.n	828ce <__sprint_r.part.0+0x1a>
   82916:	2000      	movs	r0, #0
   82918:	e7ec      	b.n	828f4 <__sprint_r.part.0+0x40>
   8291a:	f001 f9b1 	bl	83c80 <__sfvwrite_r>
   8291e:	2300      	movs	r3, #0
   82920:	f8c9 3008 	str.w	r3, [r9, #8]
   82924:	f8c9 3004 	str.w	r3, [r9, #4]
   82928:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0008292c <_vfiprintf_r>:
   8292c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82930:	b0b1      	sub	sp, #196	; 0xc4
   82932:	461c      	mov	r4, r3
   82934:	9102      	str	r1, [sp, #8]
   82936:	4690      	mov	r8, r2
   82938:	9308      	str	r3, [sp, #32]
   8293a:	9006      	str	r0, [sp, #24]
   8293c:	b118      	cbz	r0, 82946 <_vfiprintf_r+0x1a>
   8293e:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82940:	2b00      	cmp	r3, #0
   82942:	f000 80e8 	beq.w	82b16 <_vfiprintf_r+0x1ea>
   82946:	9d02      	ldr	r5, [sp, #8]
   82948:	89ab      	ldrh	r3, [r5, #12]
   8294a:	b29a      	uxth	r2, r3
   8294c:	0490      	lsls	r0, r2, #18
   8294e:	d407      	bmi.n	82960 <_vfiprintf_r+0x34>
   82950:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   82952:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   82956:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   8295a:	81ab      	strh	r3, [r5, #12]
   8295c:	b29a      	uxth	r2, r3
   8295e:	6669      	str	r1, [r5, #100]	; 0x64
   82960:	0711      	lsls	r1, r2, #28
   82962:	f140 80b7 	bpl.w	82ad4 <_vfiprintf_r+0x1a8>
   82966:	f8dd b008 	ldr.w	fp, [sp, #8]
   8296a:	f8db 3010 	ldr.w	r3, [fp, #16]
   8296e:	2b00      	cmp	r3, #0
   82970:	f000 80b0 	beq.w	82ad4 <_vfiprintf_r+0x1a8>
   82974:	f002 021a 	and.w	r2, r2, #26
   82978:	2a0a      	cmp	r2, #10
   8297a:	f000 80b7 	beq.w	82aec <_vfiprintf_r+0x1c0>
   8297e:	2300      	movs	r3, #0
   82980:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   82984:	930a      	str	r3, [sp, #40]	; 0x28
   82986:	9315      	str	r3, [sp, #84]	; 0x54
   82988:	9314      	str	r3, [sp, #80]	; 0x50
   8298a:	9309      	str	r3, [sp, #36]	; 0x24
   8298c:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   82990:	464e      	mov	r6, r9
   82992:	f898 3000 	ldrb.w	r3, [r8]
   82996:	2b00      	cmp	r3, #0
   82998:	f000 84c8 	beq.w	8332c <_vfiprintf_r+0xa00>
   8299c:	2b25      	cmp	r3, #37	; 0x25
   8299e:	f000 84c5 	beq.w	8332c <_vfiprintf_r+0xa00>
   829a2:	f108 0201 	add.w	r2, r8, #1
   829a6:	e001      	b.n	829ac <_vfiprintf_r+0x80>
   829a8:	2b25      	cmp	r3, #37	; 0x25
   829aa:	d004      	beq.n	829b6 <_vfiprintf_r+0x8a>
   829ac:	7813      	ldrb	r3, [r2, #0]
   829ae:	4614      	mov	r4, r2
   829b0:	3201      	adds	r2, #1
   829b2:	2b00      	cmp	r3, #0
   829b4:	d1f8      	bne.n	829a8 <_vfiprintf_r+0x7c>
   829b6:	ebc8 0504 	rsb	r5, r8, r4
   829ba:	b195      	cbz	r5, 829e2 <_vfiprintf_r+0xb6>
   829bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
   829be:	9a15      	ldr	r2, [sp, #84]	; 0x54
   829c0:	3301      	adds	r3, #1
   829c2:	442a      	add	r2, r5
   829c4:	2b07      	cmp	r3, #7
   829c6:	f8c6 8000 	str.w	r8, [r6]
   829ca:	6075      	str	r5, [r6, #4]
   829cc:	9215      	str	r2, [sp, #84]	; 0x54
   829ce:	9314      	str	r3, [sp, #80]	; 0x50
   829d0:	dd7b      	ble.n	82aca <_vfiprintf_r+0x19e>
   829d2:	2a00      	cmp	r2, #0
   829d4:	f040 84d5 	bne.w	83382 <_vfiprintf_r+0xa56>
   829d8:	9809      	ldr	r0, [sp, #36]	; 0x24
   829da:	9214      	str	r2, [sp, #80]	; 0x50
   829dc:	4428      	add	r0, r5
   829de:	464e      	mov	r6, r9
   829e0:	9009      	str	r0, [sp, #36]	; 0x24
   829e2:	7823      	ldrb	r3, [r4, #0]
   829e4:	2b00      	cmp	r3, #0
   829e6:	f000 83ed 	beq.w	831c4 <_vfiprintf_r+0x898>
   829ea:	2100      	movs	r1, #0
   829ec:	f04f 0200 	mov.w	r2, #0
   829f0:	f04f 3cff 	mov.w	ip, #4294967295
   829f4:	7863      	ldrb	r3, [r4, #1]
   829f6:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   829fa:	9104      	str	r1, [sp, #16]
   829fc:	468a      	mov	sl, r1
   829fe:	f104 0801 	add.w	r8, r4, #1
   82a02:	4608      	mov	r0, r1
   82a04:	4665      	mov	r5, ip
   82a06:	f108 0801 	add.w	r8, r8, #1
   82a0a:	f1a3 0220 	sub.w	r2, r3, #32
   82a0e:	2a58      	cmp	r2, #88	; 0x58
   82a10:	f200 82d9 	bhi.w	82fc6 <_vfiprintf_r+0x69a>
   82a14:	e8df f012 	tbh	[pc, r2, lsl #1]
   82a18:	02d702cb 	.word	0x02d702cb
   82a1c:	02d202d7 	.word	0x02d202d7
   82a20:	02d702d7 	.word	0x02d702d7
   82a24:	02d702d7 	.word	0x02d702d7
   82a28:	02d702d7 	.word	0x02d702d7
   82a2c:	028f0282 	.word	0x028f0282
   82a30:	008402d7 	.word	0x008402d7
   82a34:	02d70293 	.word	0x02d70293
   82a38:	0196012b 	.word	0x0196012b
   82a3c:	01960196 	.word	0x01960196
   82a40:	01960196 	.word	0x01960196
   82a44:	01960196 	.word	0x01960196
   82a48:	01960196 	.word	0x01960196
   82a4c:	02d702d7 	.word	0x02d702d7
   82a50:	02d702d7 	.word	0x02d702d7
   82a54:	02d702d7 	.word	0x02d702d7
   82a58:	02d702d7 	.word	0x02d702d7
   82a5c:	02d702d7 	.word	0x02d702d7
   82a60:	02d70130 	.word	0x02d70130
   82a64:	02d702d7 	.word	0x02d702d7
   82a68:	02d702d7 	.word	0x02d702d7
   82a6c:	02d702d7 	.word	0x02d702d7
   82a70:	02d702d7 	.word	0x02d702d7
   82a74:	017b02d7 	.word	0x017b02d7
   82a78:	02d702d7 	.word	0x02d702d7
   82a7c:	02d702d7 	.word	0x02d702d7
   82a80:	01a402d7 	.word	0x01a402d7
   82a84:	02d702d7 	.word	0x02d702d7
   82a88:	02d701bf 	.word	0x02d701bf
   82a8c:	02d702d7 	.word	0x02d702d7
   82a90:	02d702d7 	.word	0x02d702d7
   82a94:	02d702d7 	.word	0x02d702d7
   82a98:	02d702d7 	.word	0x02d702d7
   82a9c:	01e402d7 	.word	0x01e402d7
   82aa0:	02d701fa 	.word	0x02d701fa
   82aa4:	02d702d7 	.word	0x02d702d7
   82aa8:	01fa0216 	.word	0x01fa0216
   82aac:	02d702d7 	.word	0x02d702d7
   82ab0:	02d7021b 	.word	0x02d7021b
   82ab4:	00890228 	.word	0x00890228
   82ab8:	027d0266 	.word	0x027d0266
   82abc:	023a02d7 	.word	0x023a02d7
   82ac0:	011902d7 	.word	0x011902d7
   82ac4:	02d702d7 	.word	0x02d702d7
   82ac8:	02af      	.short	0x02af
   82aca:	3608      	adds	r6, #8
   82acc:	9809      	ldr	r0, [sp, #36]	; 0x24
   82ace:	4428      	add	r0, r5
   82ad0:	9009      	str	r0, [sp, #36]	; 0x24
   82ad2:	e786      	b.n	829e2 <_vfiprintf_r+0xb6>
   82ad4:	9806      	ldr	r0, [sp, #24]
   82ad6:	9902      	ldr	r1, [sp, #8]
   82ad8:	f000 fd90 	bl	835fc <__swsetup_r>
   82adc:	b9b0      	cbnz	r0, 82b0c <_vfiprintf_r+0x1e0>
   82ade:	9d02      	ldr	r5, [sp, #8]
   82ae0:	89aa      	ldrh	r2, [r5, #12]
   82ae2:	f002 021a 	and.w	r2, r2, #26
   82ae6:	2a0a      	cmp	r2, #10
   82ae8:	f47f af49 	bne.w	8297e <_vfiprintf_r+0x52>
   82aec:	f8dd b008 	ldr.w	fp, [sp, #8]
   82af0:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   82af4:	2b00      	cmp	r3, #0
   82af6:	f6ff af42 	blt.w	8297e <_vfiprintf_r+0x52>
   82afa:	9806      	ldr	r0, [sp, #24]
   82afc:	4659      	mov	r1, fp
   82afe:	4642      	mov	r2, r8
   82b00:	4623      	mov	r3, r4
   82b02:	f000 fd3d 	bl	83580 <__sbprintf>
   82b06:	b031      	add	sp, #196	; 0xc4
   82b08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82b0c:	f04f 30ff 	mov.w	r0, #4294967295
   82b10:	b031      	add	sp, #196	; 0xc4
   82b12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82b16:	f000 fea3 	bl	83860 <__sinit>
   82b1a:	e714      	b.n	82946 <_vfiprintf_r+0x1a>
   82b1c:	4240      	negs	r0, r0
   82b1e:	9308      	str	r3, [sp, #32]
   82b20:	f04a 0a04 	orr.w	sl, sl, #4
   82b24:	f898 3000 	ldrb.w	r3, [r8]
   82b28:	e76d      	b.n	82a06 <_vfiprintf_r+0xda>
   82b2a:	f01a 0320 	ands.w	r3, sl, #32
   82b2e:	9004      	str	r0, [sp, #16]
   82b30:	46ac      	mov	ip, r5
   82b32:	f000 80f4 	beq.w	82d1e <_vfiprintf_r+0x3f2>
   82b36:	f8dd b020 	ldr.w	fp, [sp, #32]
   82b3a:	f10b 0307 	add.w	r3, fp, #7
   82b3e:	f023 0307 	bic.w	r3, r3, #7
   82b42:	f103 0408 	add.w	r4, r3, #8
   82b46:	9408      	str	r4, [sp, #32]
   82b48:	e9d3 4500 	ldrd	r4, r5, [r3]
   82b4c:	2300      	movs	r3, #0
   82b4e:	f04f 0000 	mov.w	r0, #0
   82b52:	2100      	movs	r1, #0
   82b54:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   82b58:	f8cd c014 	str.w	ip, [sp, #20]
   82b5c:	9107      	str	r1, [sp, #28]
   82b5e:	f1bc 0f00 	cmp.w	ip, #0
   82b62:	bfa8      	it	ge
   82b64:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   82b68:	ea54 0205 	orrs.w	r2, r4, r5
   82b6c:	f040 80ad 	bne.w	82cca <_vfiprintf_r+0x39e>
   82b70:	f1bc 0f00 	cmp.w	ip, #0
   82b74:	f040 80a9 	bne.w	82cca <_vfiprintf_r+0x39e>
   82b78:	2b00      	cmp	r3, #0
   82b7a:	f040 83c0 	bne.w	832fe <_vfiprintf_r+0x9d2>
   82b7e:	f01a 0f01 	tst.w	sl, #1
   82b82:	f000 83bc 	beq.w	832fe <_vfiprintf_r+0x9d2>
   82b86:	2330      	movs	r3, #48	; 0x30
   82b88:	af30      	add	r7, sp, #192	; 0xc0
   82b8a:	f807 3d41 	strb.w	r3, [r7, #-65]!
   82b8e:	ebc7 0409 	rsb	r4, r7, r9
   82b92:	9405      	str	r4, [sp, #20]
   82b94:	f8dd b014 	ldr.w	fp, [sp, #20]
   82b98:	9c07      	ldr	r4, [sp, #28]
   82b9a:	45e3      	cmp	fp, ip
   82b9c:	bfb8      	it	lt
   82b9e:	46e3      	movlt	fp, ip
   82ba0:	f8cd b00c 	str.w	fp, [sp, #12]
   82ba4:	b11c      	cbz	r4, 82bae <_vfiprintf_r+0x282>
   82ba6:	f10b 0b01 	add.w	fp, fp, #1
   82baa:	f8cd b00c 	str.w	fp, [sp, #12]
   82bae:	f01a 0502 	ands.w	r5, sl, #2
   82bb2:	9507      	str	r5, [sp, #28]
   82bb4:	d005      	beq.n	82bc2 <_vfiprintf_r+0x296>
   82bb6:	f8dd b00c 	ldr.w	fp, [sp, #12]
   82bba:	f10b 0b02 	add.w	fp, fp, #2
   82bbe:	f8cd b00c 	str.w	fp, [sp, #12]
   82bc2:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   82bc6:	930b      	str	r3, [sp, #44]	; 0x2c
   82bc8:	f040 821b 	bne.w	83002 <_vfiprintf_r+0x6d6>
   82bcc:	9d04      	ldr	r5, [sp, #16]
   82bce:	f8dd b00c 	ldr.w	fp, [sp, #12]
   82bd2:	ebcb 0405 	rsb	r4, fp, r5
   82bd6:	2c00      	cmp	r4, #0
   82bd8:	f340 8213 	ble.w	83002 <_vfiprintf_r+0x6d6>
   82bdc:	2c10      	cmp	r4, #16
   82bde:	f340 8489 	ble.w	834f4 <_vfiprintf_r+0xbc8>
   82be2:	4dbe      	ldr	r5, [pc, #760]	; (82edc <_vfiprintf_r+0x5b0>)
   82be4:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82be6:	462b      	mov	r3, r5
   82be8:	9814      	ldr	r0, [sp, #80]	; 0x50
   82bea:	4625      	mov	r5, r4
   82bec:	f04f 0b10 	mov.w	fp, #16
   82bf0:	4664      	mov	r4, ip
   82bf2:	46b4      	mov	ip, r6
   82bf4:	461e      	mov	r6, r3
   82bf6:	e006      	b.n	82c06 <_vfiprintf_r+0x2da>
   82bf8:	1c83      	adds	r3, r0, #2
   82bfa:	f10c 0c08 	add.w	ip, ip, #8
   82bfe:	4608      	mov	r0, r1
   82c00:	3d10      	subs	r5, #16
   82c02:	2d10      	cmp	r5, #16
   82c04:	dd11      	ble.n	82c2a <_vfiprintf_r+0x2fe>
   82c06:	1c41      	adds	r1, r0, #1
   82c08:	3210      	adds	r2, #16
   82c0a:	2907      	cmp	r1, #7
   82c0c:	9215      	str	r2, [sp, #84]	; 0x54
   82c0e:	e88c 0840 	stmia.w	ip, {r6, fp}
   82c12:	9114      	str	r1, [sp, #80]	; 0x50
   82c14:	ddf0      	ble.n	82bf8 <_vfiprintf_r+0x2cc>
   82c16:	2a00      	cmp	r2, #0
   82c18:	f040 81e6 	bne.w	82fe8 <_vfiprintf_r+0x6bc>
   82c1c:	3d10      	subs	r5, #16
   82c1e:	2d10      	cmp	r5, #16
   82c20:	f04f 0301 	mov.w	r3, #1
   82c24:	4610      	mov	r0, r2
   82c26:	46cc      	mov	ip, r9
   82c28:	dced      	bgt.n	82c06 <_vfiprintf_r+0x2da>
   82c2a:	4631      	mov	r1, r6
   82c2c:	4666      	mov	r6, ip
   82c2e:	46a4      	mov	ip, r4
   82c30:	462c      	mov	r4, r5
   82c32:	460d      	mov	r5, r1
   82c34:	4422      	add	r2, r4
   82c36:	2b07      	cmp	r3, #7
   82c38:	9215      	str	r2, [sp, #84]	; 0x54
   82c3a:	6035      	str	r5, [r6, #0]
   82c3c:	6074      	str	r4, [r6, #4]
   82c3e:	9314      	str	r3, [sp, #80]	; 0x50
   82c40:	f300 836d 	bgt.w	8331e <_vfiprintf_r+0x9f2>
   82c44:	3608      	adds	r6, #8
   82c46:	1c59      	adds	r1, r3, #1
   82c48:	e1de      	b.n	83008 <_vfiprintf_r+0x6dc>
   82c4a:	f01a 0f20 	tst.w	sl, #32
   82c4e:	9004      	str	r0, [sp, #16]
   82c50:	46ac      	mov	ip, r5
   82c52:	f000 808d 	beq.w	82d70 <_vfiprintf_r+0x444>
   82c56:	9d08      	ldr	r5, [sp, #32]
   82c58:	1deb      	adds	r3, r5, #7
   82c5a:	f023 0307 	bic.w	r3, r3, #7
   82c5e:	f103 0b08 	add.w	fp, r3, #8
   82c62:	e9d3 4500 	ldrd	r4, r5, [r3]
   82c66:	f8cd b020 	str.w	fp, [sp, #32]
   82c6a:	2301      	movs	r3, #1
   82c6c:	e76f      	b.n	82b4e <_vfiprintf_r+0x222>
   82c6e:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   82c72:	f898 3000 	ldrb.w	r3, [r8]
   82c76:	e6c6      	b.n	82a06 <_vfiprintf_r+0xda>
   82c78:	f04a 0a10 	orr.w	sl, sl, #16
   82c7c:	f01a 0f20 	tst.w	sl, #32
   82c80:	9004      	str	r0, [sp, #16]
   82c82:	46ac      	mov	ip, r5
   82c84:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   82c88:	f000 80c8 	beq.w	82e1c <_vfiprintf_r+0x4f0>
   82c8c:	9c08      	ldr	r4, [sp, #32]
   82c8e:	1de1      	adds	r1, r4, #7
   82c90:	f021 0107 	bic.w	r1, r1, #7
   82c94:	e9d1 2300 	ldrd	r2, r3, [r1]
   82c98:	3108      	adds	r1, #8
   82c9a:	9108      	str	r1, [sp, #32]
   82c9c:	4614      	mov	r4, r2
   82c9e:	461d      	mov	r5, r3
   82ca0:	2a00      	cmp	r2, #0
   82ca2:	f173 0b00 	sbcs.w	fp, r3, #0
   82ca6:	f2c0 83ce 	blt.w	83446 <_vfiprintf_r+0xb1a>
   82caa:	f1bc 0f00 	cmp.w	ip, #0
   82cae:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   82cb2:	bfa8      	it	ge
   82cb4:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   82cb8:	ea54 0205 	orrs.w	r2, r4, r5
   82cbc:	9007      	str	r0, [sp, #28]
   82cbe:	f8cd c014 	str.w	ip, [sp, #20]
   82cc2:	f04f 0301 	mov.w	r3, #1
   82cc6:	f43f af53 	beq.w	82b70 <_vfiprintf_r+0x244>
   82cca:	2b01      	cmp	r3, #1
   82ccc:	f000 8319 	beq.w	83302 <_vfiprintf_r+0x9d6>
   82cd0:	2b02      	cmp	r3, #2
   82cd2:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   82cd6:	f040 824c 	bne.w	83172 <_vfiprintf_r+0x846>
   82cda:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   82cde:	4619      	mov	r1, r3
   82ce0:	f004 000f 	and.w	r0, r4, #15
   82ce4:	0922      	lsrs	r2, r4, #4
   82ce6:	f81b 0000 	ldrb.w	r0, [fp, r0]
   82cea:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   82cee:	092b      	lsrs	r3, r5, #4
   82cf0:	7008      	strb	r0, [r1, #0]
   82cf2:	ea52 0003 	orrs.w	r0, r2, r3
   82cf6:	460f      	mov	r7, r1
   82cf8:	4614      	mov	r4, r2
   82cfa:	461d      	mov	r5, r3
   82cfc:	f101 31ff 	add.w	r1, r1, #4294967295
   82d00:	d1ee      	bne.n	82ce0 <_vfiprintf_r+0x3b4>
   82d02:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   82d06:	ebc7 0309 	rsb	r3, r7, r9
   82d0a:	9305      	str	r3, [sp, #20]
   82d0c:	e742      	b.n	82b94 <_vfiprintf_r+0x268>
   82d0e:	f04a 0a10 	orr.w	sl, sl, #16
   82d12:	f01a 0320 	ands.w	r3, sl, #32
   82d16:	9004      	str	r0, [sp, #16]
   82d18:	46ac      	mov	ip, r5
   82d1a:	f47f af0c 	bne.w	82b36 <_vfiprintf_r+0x20a>
   82d1e:	f01a 0210 	ands.w	r2, sl, #16
   82d22:	f040 8311 	bne.w	83348 <_vfiprintf_r+0xa1c>
   82d26:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   82d2a:	f000 830d 	beq.w	83348 <_vfiprintf_r+0xa1c>
   82d2e:	f8dd b020 	ldr.w	fp, [sp, #32]
   82d32:	4613      	mov	r3, r2
   82d34:	f8bb 4000 	ldrh.w	r4, [fp]
   82d38:	f10b 0b04 	add.w	fp, fp, #4
   82d3c:	2500      	movs	r5, #0
   82d3e:	f8cd b020 	str.w	fp, [sp, #32]
   82d42:	e704      	b.n	82b4e <_vfiprintf_r+0x222>
   82d44:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   82d48:	2000      	movs	r0, #0
   82d4a:	f818 3b01 	ldrb.w	r3, [r8], #1
   82d4e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   82d52:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   82d56:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   82d5a:	2a09      	cmp	r2, #9
   82d5c:	d9f5      	bls.n	82d4a <_vfiprintf_r+0x41e>
   82d5e:	e654      	b.n	82a0a <_vfiprintf_r+0xde>
   82d60:	f04a 0a10 	orr.w	sl, sl, #16
   82d64:	f01a 0f20 	tst.w	sl, #32
   82d68:	9004      	str	r0, [sp, #16]
   82d6a:	46ac      	mov	ip, r5
   82d6c:	f47f af73 	bne.w	82c56 <_vfiprintf_r+0x32a>
   82d70:	f01a 0f10 	tst.w	sl, #16
   82d74:	f040 82ef 	bne.w	83356 <_vfiprintf_r+0xa2a>
   82d78:	f01a 0f40 	tst.w	sl, #64	; 0x40
   82d7c:	f000 82eb 	beq.w	83356 <_vfiprintf_r+0xa2a>
   82d80:	f8dd b020 	ldr.w	fp, [sp, #32]
   82d84:	2500      	movs	r5, #0
   82d86:	f8bb 4000 	ldrh.w	r4, [fp]
   82d8a:	f10b 0b04 	add.w	fp, fp, #4
   82d8e:	2301      	movs	r3, #1
   82d90:	f8cd b020 	str.w	fp, [sp, #32]
   82d94:	e6db      	b.n	82b4e <_vfiprintf_r+0x222>
   82d96:	46ac      	mov	ip, r5
   82d98:	4d51      	ldr	r5, [pc, #324]	; (82ee0 <_vfiprintf_r+0x5b4>)
   82d9a:	f01a 0f20 	tst.w	sl, #32
   82d9e:	9004      	str	r0, [sp, #16]
   82da0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   82da4:	950a      	str	r5, [sp, #40]	; 0x28
   82da6:	f000 80f0 	beq.w	82f8a <_vfiprintf_r+0x65e>
   82daa:	9d08      	ldr	r5, [sp, #32]
   82dac:	1dea      	adds	r2, r5, #7
   82dae:	f022 0207 	bic.w	r2, r2, #7
   82db2:	f102 0b08 	add.w	fp, r2, #8
   82db6:	f8cd b020 	str.w	fp, [sp, #32]
   82dba:	e9d2 4500 	ldrd	r4, r5, [r2]
   82dbe:	f01a 0f01 	tst.w	sl, #1
   82dc2:	f000 82aa 	beq.w	8331a <_vfiprintf_r+0x9ee>
   82dc6:	ea54 0b05 	orrs.w	fp, r4, r5
   82dca:	f000 82a6 	beq.w	8331a <_vfiprintf_r+0x9ee>
   82dce:	2230      	movs	r2, #48	; 0x30
   82dd0:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   82dd4:	f04a 0a02 	orr.w	sl, sl, #2
   82dd8:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   82ddc:	2302      	movs	r3, #2
   82dde:	e6b6      	b.n	82b4e <_vfiprintf_r+0x222>
   82de0:	9b08      	ldr	r3, [sp, #32]
   82de2:	f8dd b020 	ldr.w	fp, [sp, #32]
   82de6:	681b      	ldr	r3, [r3, #0]
   82de8:	2401      	movs	r4, #1
   82dea:	f04f 0500 	mov.w	r5, #0
   82dee:	f10b 0b04 	add.w	fp, fp, #4
   82df2:	9004      	str	r0, [sp, #16]
   82df4:	9403      	str	r4, [sp, #12]
   82df6:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   82dfa:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   82dfe:	f8cd b020 	str.w	fp, [sp, #32]
   82e02:	9405      	str	r4, [sp, #20]
   82e04:	af16      	add	r7, sp, #88	; 0x58
   82e06:	f04f 0c00 	mov.w	ip, #0
   82e0a:	e6d0      	b.n	82bae <_vfiprintf_r+0x282>
   82e0c:	f01a 0f20 	tst.w	sl, #32
   82e10:	9004      	str	r0, [sp, #16]
   82e12:	46ac      	mov	ip, r5
   82e14:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   82e18:	f47f af38 	bne.w	82c8c <_vfiprintf_r+0x360>
   82e1c:	f01a 0f10 	tst.w	sl, #16
   82e20:	f040 82a7 	bne.w	83372 <_vfiprintf_r+0xa46>
   82e24:	f01a 0f40 	tst.w	sl, #64	; 0x40
   82e28:	f000 82a3 	beq.w	83372 <_vfiprintf_r+0xa46>
   82e2c:	f8dd b020 	ldr.w	fp, [sp, #32]
   82e30:	f9bb 4000 	ldrsh.w	r4, [fp]
   82e34:	f10b 0b04 	add.w	fp, fp, #4
   82e38:	17e5      	asrs	r5, r4, #31
   82e3a:	4622      	mov	r2, r4
   82e3c:	462b      	mov	r3, r5
   82e3e:	f8cd b020 	str.w	fp, [sp, #32]
   82e42:	e72d      	b.n	82ca0 <_vfiprintf_r+0x374>
   82e44:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   82e48:	f898 3000 	ldrb.w	r3, [r8]
   82e4c:	e5db      	b.n	82a06 <_vfiprintf_r+0xda>
   82e4e:	f898 3000 	ldrb.w	r3, [r8]
   82e52:	4642      	mov	r2, r8
   82e54:	2b6c      	cmp	r3, #108	; 0x6c
   82e56:	bf03      	ittte	eq
   82e58:	f108 0801 	addeq.w	r8, r8, #1
   82e5c:	f04a 0a20 	orreq.w	sl, sl, #32
   82e60:	7853      	ldrbeq	r3, [r2, #1]
   82e62:	f04a 0a10 	orrne.w	sl, sl, #16
   82e66:	e5ce      	b.n	82a06 <_vfiprintf_r+0xda>
   82e68:	f01a 0f20 	tst.w	sl, #32
   82e6c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   82e70:	f000 82f7 	beq.w	83462 <_vfiprintf_r+0xb36>
   82e74:	9c08      	ldr	r4, [sp, #32]
   82e76:	6821      	ldr	r1, [r4, #0]
   82e78:	9c09      	ldr	r4, [sp, #36]	; 0x24
   82e7a:	17e5      	asrs	r5, r4, #31
   82e7c:	462b      	mov	r3, r5
   82e7e:	9d08      	ldr	r5, [sp, #32]
   82e80:	4622      	mov	r2, r4
   82e82:	3504      	adds	r5, #4
   82e84:	9508      	str	r5, [sp, #32]
   82e86:	e9c1 2300 	strd	r2, r3, [r1]
   82e8a:	e582      	b.n	82992 <_vfiprintf_r+0x66>
   82e8c:	9c08      	ldr	r4, [sp, #32]
   82e8e:	46ac      	mov	ip, r5
   82e90:	6827      	ldr	r7, [r4, #0]
   82e92:	f04f 0500 	mov.w	r5, #0
   82e96:	9004      	str	r0, [sp, #16]
   82e98:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   82e9c:	3404      	adds	r4, #4
   82e9e:	2f00      	cmp	r7, #0
   82ea0:	f000 8332 	beq.w	83508 <_vfiprintf_r+0xbdc>
   82ea4:	f1bc 0f00 	cmp.w	ip, #0
   82ea8:	4638      	mov	r0, r7
   82eaa:	f2c0 8307 	blt.w	834bc <_vfiprintf_r+0xb90>
   82eae:	4662      	mov	r2, ip
   82eb0:	2100      	movs	r1, #0
   82eb2:	f8cd c004 	str.w	ip, [sp, #4]
   82eb6:	f001 fbb1 	bl	8461c <memchr>
   82eba:	f8dd c004 	ldr.w	ip, [sp, #4]
   82ebe:	2800      	cmp	r0, #0
   82ec0:	f000 833a 	beq.w	83538 <_vfiprintf_r+0xc0c>
   82ec4:	1bc0      	subs	r0, r0, r7
   82ec6:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   82eca:	4560      	cmp	r0, ip
   82ecc:	bfa8      	it	ge
   82ece:	4660      	movge	r0, ip
   82ed0:	9005      	str	r0, [sp, #20]
   82ed2:	9408      	str	r4, [sp, #32]
   82ed4:	9507      	str	r5, [sp, #28]
   82ed6:	f04f 0c00 	mov.w	ip, #0
   82eda:	e65b      	b.n	82b94 <_vfiprintf_r+0x268>
   82edc:	000856fc 	.word	0x000856fc
   82ee0:	000856bc 	.word	0x000856bc
   82ee4:	9b08      	ldr	r3, [sp, #32]
   82ee6:	f8dd b020 	ldr.w	fp, [sp, #32]
   82eea:	9004      	str	r0, [sp, #16]
   82eec:	48b2      	ldr	r0, [pc, #712]	; (831b8 <_vfiprintf_r+0x88c>)
   82eee:	681c      	ldr	r4, [r3, #0]
   82ef0:	2230      	movs	r2, #48	; 0x30
   82ef2:	2378      	movs	r3, #120	; 0x78
   82ef4:	f10b 0b04 	add.w	fp, fp, #4
   82ef8:	46ac      	mov	ip, r5
   82efa:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   82efe:	f04a 0a02 	orr.w	sl, sl, #2
   82f02:	f8cd b020 	str.w	fp, [sp, #32]
   82f06:	2500      	movs	r5, #0
   82f08:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   82f0c:	900a      	str	r0, [sp, #40]	; 0x28
   82f0e:	2302      	movs	r3, #2
   82f10:	e61d      	b.n	82b4e <_vfiprintf_r+0x222>
   82f12:	f04a 0a20 	orr.w	sl, sl, #32
   82f16:	f898 3000 	ldrb.w	r3, [r8]
   82f1a:	e574      	b.n	82a06 <_vfiprintf_r+0xda>
   82f1c:	f8dd b020 	ldr.w	fp, [sp, #32]
   82f20:	f8db 0000 	ldr.w	r0, [fp]
   82f24:	f10b 0304 	add.w	r3, fp, #4
   82f28:	2800      	cmp	r0, #0
   82f2a:	f6ff adf7 	blt.w	82b1c <_vfiprintf_r+0x1f0>
   82f2e:	9308      	str	r3, [sp, #32]
   82f30:	f898 3000 	ldrb.w	r3, [r8]
   82f34:	e567      	b.n	82a06 <_vfiprintf_r+0xda>
   82f36:	f898 3000 	ldrb.w	r3, [r8]
   82f3a:	212b      	movs	r1, #43	; 0x2b
   82f3c:	e563      	b.n	82a06 <_vfiprintf_r+0xda>
   82f3e:	f898 3000 	ldrb.w	r3, [r8]
   82f42:	f108 0401 	add.w	r4, r8, #1
   82f46:	2b2a      	cmp	r3, #42	; 0x2a
   82f48:	f000 8305 	beq.w	83556 <_vfiprintf_r+0xc2a>
   82f4c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   82f50:	2a09      	cmp	r2, #9
   82f52:	bf98      	it	ls
   82f54:	2500      	movls	r5, #0
   82f56:	f200 82fa 	bhi.w	8354e <_vfiprintf_r+0xc22>
   82f5a:	f814 3b01 	ldrb.w	r3, [r4], #1
   82f5e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   82f62:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   82f66:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   82f6a:	2a09      	cmp	r2, #9
   82f6c:	d9f5      	bls.n	82f5a <_vfiprintf_r+0x62e>
   82f6e:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   82f72:	46a0      	mov	r8, r4
   82f74:	e549      	b.n	82a0a <_vfiprintf_r+0xde>
   82f76:	4c90      	ldr	r4, [pc, #576]	; (831b8 <_vfiprintf_r+0x88c>)
   82f78:	f01a 0f20 	tst.w	sl, #32
   82f7c:	9004      	str	r0, [sp, #16]
   82f7e:	46ac      	mov	ip, r5
   82f80:	940a      	str	r4, [sp, #40]	; 0x28
   82f82:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   82f86:	f47f af10 	bne.w	82daa <_vfiprintf_r+0x47e>
   82f8a:	f01a 0f10 	tst.w	sl, #16
   82f8e:	f040 81ea 	bne.w	83366 <_vfiprintf_r+0xa3a>
   82f92:	f01a 0f40 	tst.w	sl, #64	; 0x40
   82f96:	f000 81e6 	beq.w	83366 <_vfiprintf_r+0xa3a>
   82f9a:	f8dd b020 	ldr.w	fp, [sp, #32]
   82f9e:	2500      	movs	r5, #0
   82fa0:	f8bb 4000 	ldrh.w	r4, [fp]
   82fa4:	f10b 0b04 	add.w	fp, fp, #4
   82fa8:	f8cd b020 	str.w	fp, [sp, #32]
   82fac:	e707      	b.n	82dbe <_vfiprintf_r+0x492>
   82fae:	f898 3000 	ldrb.w	r3, [r8]
   82fb2:	2900      	cmp	r1, #0
   82fb4:	f47f ad27 	bne.w	82a06 <_vfiprintf_r+0xda>
   82fb8:	2120      	movs	r1, #32
   82fba:	e524      	b.n	82a06 <_vfiprintf_r+0xda>
   82fbc:	f04a 0a01 	orr.w	sl, sl, #1
   82fc0:	f898 3000 	ldrb.w	r3, [r8]
   82fc4:	e51f      	b.n	82a06 <_vfiprintf_r+0xda>
   82fc6:	9004      	str	r0, [sp, #16]
   82fc8:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   82fcc:	2b00      	cmp	r3, #0
   82fce:	f000 80f9 	beq.w	831c4 <_vfiprintf_r+0x898>
   82fd2:	2501      	movs	r5, #1
   82fd4:	f04f 0b00 	mov.w	fp, #0
   82fd8:	9503      	str	r5, [sp, #12]
   82fda:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   82fde:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   82fe2:	9505      	str	r5, [sp, #20]
   82fe4:	af16      	add	r7, sp, #88	; 0x58
   82fe6:	e70e      	b.n	82e06 <_vfiprintf_r+0x4da>
   82fe8:	9806      	ldr	r0, [sp, #24]
   82fea:	9902      	ldr	r1, [sp, #8]
   82fec:	aa13      	add	r2, sp, #76	; 0x4c
   82fee:	f7ff fc61 	bl	828b4 <__sprint_r.part.0>
   82ff2:	2800      	cmp	r0, #0
   82ff4:	f040 80ed 	bne.w	831d2 <_vfiprintf_r+0x8a6>
   82ff8:	9814      	ldr	r0, [sp, #80]	; 0x50
   82ffa:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82ffc:	1c43      	adds	r3, r0, #1
   82ffe:	46cc      	mov	ip, r9
   83000:	e5fe      	b.n	82c00 <_vfiprintf_r+0x2d4>
   83002:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83004:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83006:	1c59      	adds	r1, r3, #1
   83008:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   8300c:	b168      	cbz	r0, 8302a <_vfiprintf_r+0x6fe>
   8300e:	3201      	adds	r2, #1
   83010:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   83014:	2301      	movs	r3, #1
   83016:	2907      	cmp	r1, #7
   83018:	9215      	str	r2, [sp, #84]	; 0x54
   8301a:	9114      	str	r1, [sp, #80]	; 0x50
   8301c:	e886 0009 	stmia.w	r6, {r0, r3}
   83020:	f300 8160 	bgt.w	832e4 <_vfiprintf_r+0x9b8>
   83024:	460b      	mov	r3, r1
   83026:	3608      	adds	r6, #8
   83028:	3101      	adds	r1, #1
   8302a:	9c07      	ldr	r4, [sp, #28]
   8302c:	b164      	cbz	r4, 83048 <_vfiprintf_r+0x71c>
   8302e:	3202      	adds	r2, #2
   83030:	a812      	add	r0, sp, #72	; 0x48
   83032:	2302      	movs	r3, #2
   83034:	2907      	cmp	r1, #7
   83036:	9215      	str	r2, [sp, #84]	; 0x54
   83038:	9114      	str	r1, [sp, #80]	; 0x50
   8303a:	e886 0009 	stmia.w	r6, {r0, r3}
   8303e:	f300 8157 	bgt.w	832f0 <_vfiprintf_r+0x9c4>
   83042:	460b      	mov	r3, r1
   83044:	3608      	adds	r6, #8
   83046:	3101      	adds	r1, #1
   83048:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   8304a:	2d80      	cmp	r5, #128	; 0x80
   8304c:	f000 8101 	beq.w	83252 <_vfiprintf_r+0x926>
   83050:	9d05      	ldr	r5, [sp, #20]
   83052:	ebc5 040c 	rsb	r4, r5, ip
   83056:	2c00      	cmp	r4, #0
   83058:	dd2f      	ble.n	830ba <_vfiprintf_r+0x78e>
   8305a:	2c10      	cmp	r4, #16
   8305c:	4d57      	ldr	r5, [pc, #348]	; (831bc <_vfiprintf_r+0x890>)
   8305e:	dd22      	ble.n	830a6 <_vfiprintf_r+0x77a>
   83060:	4630      	mov	r0, r6
   83062:	f04f 0b10 	mov.w	fp, #16
   83066:	462e      	mov	r6, r5
   83068:	4625      	mov	r5, r4
   8306a:	9c06      	ldr	r4, [sp, #24]
   8306c:	e006      	b.n	8307c <_vfiprintf_r+0x750>
   8306e:	f103 0c02 	add.w	ip, r3, #2
   83072:	3008      	adds	r0, #8
   83074:	460b      	mov	r3, r1
   83076:	3d10      	subs	r5, #16
   83078:	2d10      	cmp	r5, #16
   8307a:	dd10      	ble.n	8309e <_vfiprintf_r+0x772>
   8307c:	1c59      	adds	r1, r3, #1
   8307e:	3210      	adds	r2, #16
   83080:	2907      	cmp	r1, #7
   83082:	9215      	str	r2, [sp, #84]	; 0x54
   83084:	e880 0840 	stmia.w	r0, {r6, fp}
   83088:	9114      	str	r1, [sp, #80]	; 0x50
   8308a:	ddf0      	ble.n	8306e <_vfiprintf_r+0x742>
   8308c:	2a00      	cmp	r2, #0
   8308e:	d163      	bne.n	83158 <_vfiprintf_r+0x82c>
   83090:	3d10      	subs	r5, #16
   83092:	2d10      	cmp	r5, #16
   83094:	f04f 0c01 	mov.w	ip, #1
   83098:	4613      	mov	r3, r2
   8309a:	4648      	mov	r0, r9
   8309c:	dcee      	bgt.n	8307c <_vfiprintf_r+0x750>
   8309e:	462c      	mov	r4, r5
   830a0:	4661      	mov	r1, ip
   830a2:	4635      	mov	r5, r6
   830a4:	4606      	mov	r6, r0
   830a6:	4422      	add	r2, r4
   830a8:	2907      	cmp	r1, #7
   830aa:	9215      	str	r2, [sp, #84]	; 0x54
   830ac:	6035      	str	r5, [r6, #0]
   830ae:	6074      	str	r4, [r6, #4]
   830b0:	9114      	str	r1, [sp, #80]	; 0x50
   830b2:	f300 80c1 	bgt.w	83238 <_vfiprintf_r+0x90c>
   830b6:	3608      	adds	r6, #8
   830b8:	3101      	adds	r1, #1
   830ba:	9d05      	ldr	r5, [sp, #20]
   830bc:	2907      	cmp	r1, #7
   830be:	442a      	add	r2, r5
   830c0:	9215      	str	r2, [sp, #84]	; 0x54
   830c2:	6037      	str	r7, [r6, #0]
   830c4:	6075      	str	r5, [r6, #4]
   830c6:	9114      	str	r1, [sp, #80]	; 0x50
   830c8:	f340 80c1 	ble.w	8324e <_vfiprintf_r+0x922>
   830cc:	2a00      	cmp	r2, #0
   830ce:	f040 8130 	bne.w	83332 <_vfiprintf_r+0xa06>
   830d2:	9214      	str	r2, [sp, #80]	; 0x50
   830d4:	464e      	mov	r6, r9
   830d6:	f01a 0f04 	tst.w	sl, #4
   830da:	f000 808b 	beq.w	831f4 <_vfiprintf_r+0x8c8>
   830de:	9d04      	ldr	r5, [sp, #16]
   830e0:	f8dd b00c 	ldr.w	fp, [sp, #12]
   830e4:	ebcb 0405 	rsb	r4, fp, r5
   830e8:	2c00      	cmp	r4, #0
   830ea:	f340 8083 	ble.w	831f4 <_vfiprintf_r+0x8c8>
   830ee:	2c10      	cmp	r4, #16
   830f0:	f340 821e 	ble.w	83530 <_vfiprintf_r+0xc04>
   830f4:	9914      	ldr	r1, [sp, #80]	; 0x50
   830f6:	4d32      	ldr	r5, [pc, #200]	; (831c0 <_vfiprintf_r+0x894>)
   830f8:	2710      	movs	r7, #16
   830fa:	f8dd a018 	ldr.w	sl, [sp, #24]
   830fe:	f8dd b008 	ldr.w	fp, [sp, #8]
   83102:	e005      	b.n	83110 <_vfiprintf_r+0x7e4>
   83104:	1c88      	adds	r0, r1, #2
   83106:	3608      	adds	r6, #8
   83108:	4619      	mov	r1, r3
   8310a:	3c10      	subs	r4, #16
   8310c:	2c10      	cmp	r4, #16
   8310e:	dd10      	ble.n	83132 <_vfiprintf_r+0x806>
   83110:	1c4b      	adds	r3, r1, #1
   83112:	3210      	adds	r2, #16
   83114:	2b07      	cmp	r3, #7
   83116:	9215      	str	r2, [sp, #84]	; 0x54
   83118:	e886 00a0 	stmia.w	r6, {r5, r7}
   8311c:	9314      	str	r3, [sp, #80]	; 0x50
   8311e:	ddf1      	ble.n	83104 <_vfiprintf_r+0x7d8>
   83120:	2a00      	cmp	r2, #0
   83122:	d17d      	bne.n	83220 <_vfiprintf_r+0x8f4>
   83124:	3c10      	subs	r4, #16
   83126:	2c10      	cmp	r4, #16
   83128:	f04f 0001 	mov.w	r0, #1
   8312c:	4611      	mov	r1, r2
   8312e:	464e      	mov	r6, r9
   83130:	dcee      	bgt.n	83110 <_vfiprintf_r+0x7e4>
   83132:	4422      	add	r2, r4
   83134:	2807      	cmp	r0, #7
   83136:	9215      	str	r2, [sp, #84]	; 0x54
   83138:	6035      	str	r5, [r6, #0]
   8313a:	6074      	str	r4, [r6, #4]
   8313c:	9014      	str	r0, [sp, #80]	; 0x50
   8313e:	dd59      	ble.n	831f4 <_vfiprintf_r+0x8c8>
   83140:	2a00      	cmp	r2, #0
   83142:	d14f      	bne.n	831e4 <_vfiprintf_r+0x8b8>
   83144:	9c09      	ldr	r4, [sp, #36]	; 0x24
   83146:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8314a:	9d04      	ldr	r5, [sp, #16]
   8314c:	45ab      	cmp	fp, r5
   8314e:	bfac      	ite	ge
   83150:	445c      	addge	r4, fp
   83152:	1964      	addlt	r4, r4, r5
   83154:	9409      	str	r4, [sp, #36]	; 0x24
   83156:	e05e      	b.n	83216 <_vfiprintf_r+0x8ea>
   83158:	4620      	mov	r0, r4
   8315a:	9902      	ldr	r1, [sp, #8]
   8315c:	aa13      	add	r2, sp, #76	; 0x4c
   8315e:	f7ff fba9 	bl	828b4 <__sprint_r.part.0>
   83162:	2800      	cmp	r0, #0
   83164:	d135      	bne.n	831d2 <_vfiprintf_r+0x8a6>
   83166:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83168:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8316a:	f103 0c01 	add.w	ip, r3, #1
   8316e:	4648      	mov	r0, r9
   83170:	e781      	b.n	83076 <_vfiprintf_r+0x74a>
   83172:	08e0      	lsrs	r0, r4, #3
   83174:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   83178:	f004 0207 	and.w	r2, r4, #7
   8317c:	08e9      	lsrs	r1, r5, #3
   8317e:	3230      	adds	r2, #48	; 0x30
   83180:	ea50 0b01 	orrs.w	fp, r0, r1
   83184:	461f      	mov	r7, r3
   83186:	701a      	strb	r2, [r3, #0]
   83188:	4604      	mov	r4, r0
   8318a:	460d      	mov	r5, r1
   8318c:	f103 33ff 	add.w	r3, r3, #4294967295
   83190:	d1ef      	bne.n	83172 <_vfiprintf_r+0x846>
   83192:	f01a 0f01 	tst.w	sl, #1
   83196:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   8319a:	4639      	mov	r1, r7
   8319c:	f000 80b9 	beq.w	83312 <_vfiprintf_r+0x9e6>
   831a0:	2a30      	cmp	r2, #48	; 0x30
   831a2:	f43f acf4 	beq.w	82b8e <_vfiprintf_r+0x262>
   831a6:	461f      	mov	r7, r3
   831a8:	ebc7 0509 	rsb	r5, r7, r9
   831ac:	2330      	movs	r3, #48	; 0x30
   831ae:	9505      	str	r5, [sp, #20]
   831b0:	f801 3c01 	strb.w	r3, [r1, #-1]
   831b4:	e4ee      	b.n	82b94 <_vfiprintf_r+0x268>
   831b6:	bf00      	nop
   831b8:	000856d0 	.word	0x000856d0
   831bc:	000856ec 	.word	0x000856ec
   831c0:	000856fc 	.word	0x000856fc
   831c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
   831c6:	b123      	cbz	r3, 831d2 <_vfiprintf_r+0x8a6>
   831c8:	9806      	ldr	r0, [sp, #24]
   831ca:	9902      	ldr	r1, [sp, #8]
   831cc:	aa13      	add	r2, sp, #76	; 0x4c
   831ce:	f7ff fb71 	bl	828b4 <__sprint_r.part.0>
   831d2:	9c02      	ldr	r4, [sp, #8]
   831d4:	89a3      	ldrh	r3, [r4, #12]
   831d6:	065b      	lsls	r3, r3, #25
   831d8:	f53f ac98 	bmi.w	82b0c <_vfiprintf_r+0x1e0>
   831dc:	9809      	ldr	r0, [sp, #36]	; 0x24
   831de:	b031      	add	sp, #196	; 0xc4
   831e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   831e4:	9806      	ldr	r0, [sp, #24]
   831e6:	9902      	ldr	r1, [sp, #8]
   831e8:	aa13      	add	r2, sp, #76	; 0x4c
   831ea:	f7ff fb63 	bl	828b4 <__sprint_r.part.0>
   831ee:	2800      	cmp	r0, #0
   831f0:	d1ef      	bne.n	831d2 <_vfiprintf_r+0x8a6>
   831f2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   831f4:	9c09      	ldr	r4, [sp, #36]	; 0x24
   831f6:	f8dd b00c 	ldr.w	fp, [sp, #12]
   831fa:	9d04      	ldr	r5, [sp, #16]
   831fc:	45ab      	cmp	fp, r5
   831fe:	bfac      	ite	ge
   83200:	445c      	addge	r4, fp
   83202:	1964      	addlt	r4, r4, r5
   83204:	9409      	str	r4, [sp, #36]	; 0x24
   83206:	b132      	cbz	r2, 83216 <_vfiprintf_r+0x8ea>
   83208:	9806      	ldr	r0, [sp, #24]
   8320a:	9902      	ldr	r1, [sp, #8]
   8320c:	aa13      	add	r2, sp, #76	; 0x4c
   8320e:	f7ff fb51 	bl	828b4 <__sprint_r.part.0>
   83212:	2800      	cmp	r0, #0
   83214:	d1dd      	bne.n	831d2 <_vfiprintf_r+0x8a6>
   83216:	2000      	movs	r0, #0
   83218:	9014      	str	r0, [sp, #80]	; 0x50
   8321a:	464e      	mov	r6, r9
   8321c:	f7ff bbb9 	b.w	82992 <_vfiprintf_r+0x66>
   83220:	4650      	mov	r0, sl
   83222:	4659      	mov	r1, fp
   83224:	aa13      	add	r2, sp, #76	; 0x4c
   83226:	f7ff fb45 	bl	828b4 <__sprint_r.part.0>
   8322a:	2800      	cmp	r0, #0
   8322c:	d1d1      	bne.n	831d2 <_vfiprintf_r+0x8a6>
   8322e:	9914      	ldr	r1, [sp, #80]	; 0x50
   83230:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83232:	1c48      	adds	r0, r1, #1
   83234:	464e      	mov	r6, r9
   83236:	e768      	b.n	8310a <_vfiprintf_r+0x7de>
   83238:	2a00      	cmp	r2, #0
   8323a:	f040 80f7 	bne.w	8342c <_vfiprintf_r+0xb00>
   8323e:	9c05      	ldr	r4, [sp, #20]
   83240:	2301      	movs	r3, #1
   83242:	9720      	str	r7, [sp, #128]	; 0x80
   83244:	9421      	str	r4, [sp, #132]	; 0x84
   83246:	9415      	str	r4, [sp, #84]	; 0x54
   83248:	4622      	mov	r2, r4
   8324a:	9314      	str	r3, [sp, #80]	; 0x50
   8324c:	464e      	mov	r6, r9
   8324e:	3608      	adds	r6, #8
   83250:	e741      	b.n	830d6 <_vfiprintf_r+0x7aa>
   83252:	9d04      	ldr	r5, [sp, #16]
   83254:	f8dd b00c 	ldr.w	fp, [sp, #12]
   83258:	ebcb 0405 	rsb	r4, fp, r5
   8325c:	2c00      	cmp	r4, #0
   8325e:	f77f aef7 	ble.w	83050 <_vfiprintf_r+0x724>
   83262:	2c10      	cmp	r4, #16
   83264:	4da6      	ldr	r5, [pc, #664]	; (83500 <_vfiprintf_r+0xbd4>)
   83266:	f340 8170 	ble.w	8354a <_vfiprintf_r+0xc1e>
   8326a:	4629      	mov	r1, r5
   8326c:	f04f 0b10 	mov.w	fp, #16
   83270:	4625      	mov	r5, r4
   83272:	4664      	mov	r4, ip
   83274:	46b4      	mov	ip, r6
   83276:	460e      	mov	r6, r1
   83278:	e006      	b.n	83288 <_vfiprintf_r+0x95c>
   8327a:	1c98      	adds	r0, r3, #2
   8327c:	f10c 0c08 	add.w	ip, ip, #8
   83280:	460b      	mov	r3, r1
   83282:	3d10      	subs	r5, #16
   83284:	2d10      	cmp	r5, #16
   83286:	dd0f      	ble.n	832a8 <_vfiprintf_r+0x97c>
   83288:	1c59      	adds	r1, r3, #1
   8328a:	3210      	adds	r2, #16
   8328c:	2907      	cmp	r1, #7
   8328e:	9215      	str	r2, [sp, #84]	; 0x54
   83290:	e88c 0840 	stmia.w	ip, {r6, fp}
   83294:	9114      	str	r1, [sp, #80]	; 0x50
   83296:	ddf0      	ble.n	8327a <_vfiprintf_r+0x94e>
   83298:	b9ba      	cbnz	r2, 832ca <_vfiprintf_r+0x99e>
   8329a:	3d10      	subs	r5, #16
   8329c:	2d10      	cmp	r5, #16
   8329e:	f04f 0001 	mov.w	r0, #1
   832a2:	4613      	mov	r3, r2
   832a4:	46cc      	mov	ip, r9
   832a6:	dcef      	bgt.n	83288 <_vfiprintf_r+0x95c>
   832a8:	4633      	mov	r3, r6
   832aa:	4666      	mov	r6, ip
   832ac:	46a4      	mov	ip, r4
   832ae:	462c      	mov	r4, r5
   832b0:	461d      	mov	r5, r3
   832b2:	4422      	add	r2, r4
   832b4:	2807      	cmp	r0, #7
   832b6:	9215      	str	r2, [sp, #84]	; 0x54
   832b8:	6035      	str	r5, [r6, #0]
   832ba:	6074      	str	r4, [r6, #4]
   832bc:	9014      	str	r0, [sp, #80]	; 0x50
   832be:	f300 80af 	bgt.w	83420 <_vfiprintf_r+0xaf4>
   832c2:	3608      	adds	r6, #8
   832c4:	1c41      	adds	r1, r0, #1
   832c6:	4603      	mov	r3, r0
   832c8:	e6c2      	b.n	83050 <_vfiprintf_r+0x724>
   832ca:	9806      	ldr	r0, [sp, #24]
   832cc:	9902      	ldr	r1, [sp, #8]
   832ce:	aa13      	add	r2, sp, #76	; 0x4c
   832d0:	f7ff faf0 	bl	828b4 <__sprint_r.part.0>
   832d4:	2800      	cmp	r0, #0
   832d6:	f47f af7c 	bne.w	831d2 <_vfiprintf_r+0x8a6>
   832da:	9b14      	ldr	r3, [sp, #80]	; 0x50
   832dc:	9a15      	ldr	r2, [sp, #84]	; 0x54
   832de:	1c58      	adds	r0, r3, #1
   832e0:	46cc      	mov	ip, r9
   832e2:	e7ce      	b.n	83282 <_vfiprintf_r+0x956>
   832e4:	2a00      	cmp	r2, #0
   832e6:	d179      	bne.n	833dc <_vfiprintf_r+0xab0>
   832e8:	4619      	mov	r1, r3
   832ea:	464e      	mov	r6, r9
   832ec:	4613      	mov	r3, r2
   832ee:	e69c      	b.n	8302a <_vfiprintf_r+0x6fe>
   832f0:	2a00      	cmp	r2, #0
   832f2:	f040 8084 	bne.w	833fe <_vfiprintf_r+0xad2>
   832f6:	2101      	movs	r1, #1
   832f8:	4613      	mov	r3, r2
   832fa:	464e      	mov	r6, r9
   832fc:	e6a4      	b.n	83048 <_vfiprintf_r+0x71c>
   832fe:	464f      	mov	r7, r9
   83300:	e448      	b.n	82b94 <_vfiprintf_r+0x268>
   83302:	2d00      	cmp	r5, #0
   83304:	bf08      	it	eq
   83306:	2c0a      	cmpeq	r4, #10
   83308:	d246      	bcs.n	83398 <_vfiprintf_r+0xa6c>
   8330a:	3430      	adds	r4, #48	; 0x30
   8330c:	af30      	add	r7, sp, #192	; 0xc0
   8330e:	f807 4d41 	strb.w	r4, [r7, #-65]!
   83312:	ebc7 0309 	rsb	r3, r7, r9
   83316:	9305      	str	r3, [sp, #20]
   83318:	e43c      	b.n	82b94 <_vfiprintf_r+0x268>
   8331a:	2302      	movs	r3, #2
   8331c:	e417      	b.n	82b4e <_vfiprintf_r+0x222>
   8331e:	2a00      	cmp	r2, #0
   83320:	f040 80af 	bne.w	83482 <_vfiprintf_r+0xb56>
   83324:	4613      	mov	r3, r2
   83326:	2101      	movs	r1, #1
   83328:	464e      	mov	r6, r9
   8332a:	e66d      	b.n	83008 <_vfiprintf_r+0x6dc>
   8332c:	4644      	mov	r4, r8
   8332e:	f7ff bb58 	b.w	829e2 <_vfiprintf_r+0xb6>
   83332:	9806      	ldr	r0, [sp, #24]
   83334:	9902      	ldr	r1, [sp, #8]
   83336:	aa13      	add	r2, sp, #76	; 0x4c
   83338:	f7ff fabc 	bl	828b4 <__sprint_r.part.0>
   8333c:	2800      	cmp	r0, #0
   8333e:	f47f af48 	bne.w	831d2 <_vfiprintf_r+0x8a6>
   83342:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83344:	464e      	mov	r6, r9
   83346:	e6c6      	b.n	830d6 <_vfiprintf_r+0x7aa>
   83348:	9d08      	ldr	r5, [sp, #32]
   8334a:	682c      	ldr	r4, [r5, #0]
   8334c:	3504      	adds	r5, #4
   8334e:	9508      	str	r5, [sp, #32]
   83350:	2500      	movs	r5, #0
   83352:	f7ff bbfc 	b.w	82b4e <_vfiprintf_r+0x222>
   83356:	9d08      	ldr	r5, [sp, #32]
   83358:	2301      	movs	r3, #1
   8335a:	682c      	ldr	r4, [r5, #0]
   8335c:	3504      	adds	r5, #4
   8335e:	9508      	str	r5, [sp, #32]
   83360:	2500      	movs	r5, #0
   83362:	f7ff bbf4 	b.w	82b4e <_vfiprintf_r+0x222>
   83366:	9d08      	ldr	r5, [sp, #32]
   83368:	682c      	ldr	r4, [r5, #0]
   8336a:	3504      	adds	r5, #4
   8336c:	9508      	str	r5, [sp, #32]
   8336e:	2500      	movs	r5, #0
   83370:	e525      	b.n	82dbe <_vfiprintf_r+0x492>
   83372:	9d08      	ldr	r5, [sp, #32]
   83374:	682c      	ldr	r4, [r5, #0]
   83376:	3504      	adds	r5, #4
   83378:	9508      	str	r5, [sp, #32]
   8337a:	17e5      	asrs	r5, r4, #31
   8337c:	4622      	mov	r2, r4
   8337e:	462b      	mov	r3, r5
   83380:	e48e      	b.n	82ca0 <_vfiprintf_r+0x374>
   83382:	9806      	ldr	r0, [sp, #24]
   83384:	9902      	ldr	r1, [sp, #8]
   83386:	aa13      	add	r2, sp, #76	; 0x4c
   83388:	f7ff fa94 	bl	828b4 <__sprint_r.part.0>
   8338c:	2800      	cmp	r0, #0
   8338e:	f47f af20 	bne.w	831d2 <_vfiprintf_r+0x8a6>
   83392:	464e      	mov	r6, r9
   83394:	f7ff bb9a 	b.w	82acc <_vfiprintf_r+0x1a0>
   83398:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   8339c:	9603      	str	r6, [sp, #12]
   8339e:	465e      	mov	r6, fp
   833a0:	46e3      	mov	fp, ip
   833a2:	4620      	mov	r0, r4
   833a4:	4629      	mov	r1, r5
   833a6:	220a      	movs	r2, #10
   833a8:	2300      	movs	r3, #0
   833aa:	f001 fe5f 	bl	8506c <__aeabi_uldivmod>
   833ae:	3230      	adds	r2, #48	; 0x30
   833b0:	7032      	strb	r2, [r6, #0]
   833b2:	4620      	mov	r0, r4
   833b4:	4629      	mov	r1, r5
   833b6:	220a      	movs	r2, #10
   833b8:	2300      	movs	r3, #0
   833ba:	f001 fe57 	bl	8506c <__aeabi_uldivmod>
   833be:	4604      	mov	r4, r0
   833c0:	460d      	mov	r5, r1
   833c2:	ea54 0005 	orrs.w	r0, r4, r5
   833c6:	4637      	mov	r7, r6
   833c8:	f106 36ff 	add.w	r6, r6, #4294967295
   833cc:	d1e9      	bne.n	833a2 <_vfiprintf_r+0xa76>
   833ce:	ebc7 0309 	rsb	r3, r7, r9
   833d2:	46dc      	mov	ip, fp
   833d4:	9e03      	ldr	r6, [sp, #12]
   833d6:	9305      	str	r3, [sp, #20]
   833d8:	f7ff bbdc 	b.w	82b94 <_vfiprintf_r+0x268>
   833dc:	9806      	ldr	r0, [sp, #24]
   833de:	9902      	ldr	r1, [sp, #8]
   833e0:	aa13      	add	r2, sp, #76	; 0x4c
   833e2:	f8cd c004 	str.w	ip, [sp, #4]
   833e6:	f7ff fa65 	bl	828b4 <__sprint_r.part.0>
   833ea:	f8dd c004 	ldr.w	ip, [sp, #4]
   833ee:	2800      	cmp	r0, #0
   833f0:	f47f aeef 	bne.w	831d2 <_vfiprintf_r+0x8a6>
   833f4:	9b14      	ldr	r3, [sp, #80]	; 0x50
   833f6:	9a15      	ldr	r2, [sp, #84]	; 0x54
   833f8:	1c59      	adds	r1, r3, #1
   833fa:	464e      	mov	r6, r9
   833fc:	e615      	b.n	8302a <_vfiprintf_r+0x6fe>
   833fe:	9806      	ldr	r0, [sp, #24]
   83400:	9902      	ldr	r1, [sp, #8]
   83402:	aa13      	add	r2, sp, #76	; 0x4c
   83404:	f8cd c004 	str.w	ip, [sp, #4]
   83408:	f7ff fa54 	bl	828b4 <__sprint_r.part.0>
   8340c:	f8dd c004 	ldr.w	ip, [sp, #4]
   83410:	2800      	cmp	r0, #0
   83412:	f47f aede 	bne.w	831d2 <_vfiprintf_r+0x8a6>
   83416:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83418:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8341a:	1c59      	adds	r1, r3, #1
   8341c:	464e      	mov	r6, r9
   8341e:	e613      	b.n	83048 <_vfiprintf_r+0x71c>
   83420:	2a00      	cmp	r2, #0
   83422:	d156      	bne.n	834d2 <_vfiprintf_r+0xba6>
   83424:	2101      	movs	r1, #1
   83426:	4613      	mov	r3, r2
   83428:	464e      	mov	r6, r9
   8342a:	e611      	b.n	83050 <_vfiprintf_r+0x724>
   8342c:	9806      	ldr	r0, [sp, #24]
   8342e:	9902      	ldr	r1, [sp, #8]
   83430:	aa13      	add	r2, sp, #76	; 0x4c
   83432:	f7ff fa3f 	bl	828b4 <__sprint_r.part.0>
   83436:	2800      	cmp	r0, #0
   83438:	f47f aecb 	bne.w	831d2 <_vfiprintf_r+0x8a6>
   8343c:	9914      	ldr	r1, [sp, #80]	; 0x50
   8343e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83440:	3101      	adds	r1, #1
   83442:	464e      	mov	r6, r9
   83444:	e639      	b.n	830ba <_vfiprintf_r+0x78e>
   83446:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   8344a:	4264      	negs	r4, r4
   8344c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   83450:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   83454:	f8cd b01c 	str.w	fp, [sp, #28]
   83458:	f8cd c014 	str.w	ip, [sp, #20]
   8345c:	2301      	movs	r3, #1
   8345e:	f7ff bb7e 	b.w	82b5e <_vfiprintf_r+0x232>
   83462:	f01a 0f10 	tst.w	sl, #16
   83466:	d11d      	bne.n	834a4 <_vfiprintf_r+0xb78>
   83468:	f01a 0f40 	tst.w	sl, #64	; 0x40
   8346c:	d058      	beq.n	83520 <_vfiprintf_r+0xbf4>
   8346e:	9d08      	ldr	r5, [sp, #32]
   83470:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   83474:	682b      	ldr	r3, [r5, #0]
   83476:	3504      	adds	r5, #4
   83478:	9508      	str	r5, [sp, #32]
   8347a:	f8a3 b000 	strh.w	fp, [r3]
   8347e:	f7ff ba88 	b.w	82992 <_vfiprintf_r+0x66>
   83482:	9806      	ldr	r0, [sp, #24]
   83484:	9902      	ldr	r1, [sp, #8]
   83486:	aa13      	add	r2, sp, #76	; 0x4c
   83488:	f8cd c004 	str.w	ip, [sp, #4]
   8348c:	f7ff fa12 	bl	828b4 <__sprint_r.part.0>
   83490:	f8dd c004 	ldr.w	ip, [sp, #4]
   83494:	2800      	cmp	r0, #0
   83496:	f47f ae9c 	bne.w	831d2 <_vfiprintf_r+0x8a6>
   8349a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8349c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8349e:	1c59      	adds	r1, r3, #1
   834a0:	464e      	mov	r6, r9
   834a2:	e5b1      	b.n	83008 <_vfiprintf_r+0x6dc>
   834a4:	f8dd b020 	ldr.w	fp, [sp, #32]
   834a8:	9c09      	ldr	r4, [sp, #36]	; 0x24
   834aa:	f8db 3000 	ldr.w	r3, [fp]
   834ae:	f10b 0b04 	add.w	fp, fp, #4
   834b2:	f8cd b020 	str.w	fp, [sp, #32]
   834b6:	601c      	str	r4, [r3, #0]
   834b8:	f7ff ba6b 	b.w	82992 <_vfiprintf_r+0x66>
   834bc:	9408      	str	r4, [sp, #32]
   834be:	f001 fc0b 	bl	84cd8 <strlen>
   834c2:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   834c6:	9005      	str	r0, [sp, #20]
   834c8:	9407      	str	r4, [sp, #28]
   834ca:	f04f 0c00 	mov.w	ip, #0
   834ce:	f7ff bb61 	b.w	82b94 <_vfiprintf_r+0x268>
   834d2:	9806      	ldr	r0, [sp, #24]
   834d4:	9902      	ldr	r1, [sp, #8]
   834d6:	aa13      	add	r2, sp, #76	; 0x4c
   834d8:	f8cd c004 	str.w	ip, [sp, #4]
   834dc:	f7ff f9ea 	bl	828b4 <__sprint_r.part.0>
   834e0:	f8dd c004 	ldr.w	ip, [sp, #4]
   834e4:	2800      	cmp	r0, #0
   834e6:	f47f ae74 	bne.w	831d2 <_vfiprintf_r+0x8a6>
   834ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
   834ec:	9a15      	ldr	r2, [sp, #84]	; 0x54
   834ee:	1c59      	adds	r1, r3, #1
   834f0:	464e      	mov	r6, r9
   834f2:	e5ad      	b.n	83050 <_vfiprintf_r+0x724>
   834f4:	9b14      	ldr	r3, [sp, #80]	; 0x50
   834f6:	9a15      	ldr	r2, [sp, #84]	; 0x54
   834f8:	3301      	adds	r3, #1
   834fa:	4d02      	ldr	r5, [pc, #8]	; (83504 <_vfiprintf_r+0xbd8>)
   834fc:	f7ff bb9a 	b.w	82c34 <_vfiprintf_r+0x308>
   83500:	000856ec 	.word	0x000856ec
   83504:	000856fc 	.word	0x000856fc
   83508:	f1bc 0f06 	cmp.w	ip, #6
   8350c:	bf34      	ite	cc
   8350e:	4663      	movcc	r3, ip
   83510:	2306      	movcs	r3, #6
   83512:	9408      	str	r4, [sp, #32]
   83514:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   83518:	9305      	str	r3, [sp, #20]
   8351a:	9403      	str	r4, [sp, #12]
   8351c:	4f16      	ldr	r7, [pc, #88]	; (83578 <_vfiprintf_r+0xc4c>)
   8351e:	e472      	b.n	82e06 <_vfiprintf_r+0x4da>
   83520:	9c08      	ldr	r4, [sp, #32]
   83522:	9d09      	ldr	r5, [sp, #36]	; 0x24
   83524:	6823      	ldr	r3, [r4, #0]
   83526:	3404      	adds	r4, #4
   83528:	9408      	str	r4, [sp, #32]
   8352a:	601d      	str	r5, [r3, #0]
   8352c:	f7ff ba31 	b.w	82992 <_vfiprintf_r+0x66>
   83530:	9814      	ldr	r0, [sp, #80]	; 0x50
   83532:	4d12      	ldr	r5, [pc, #72]	; (8357c <_vfiprintf_r+0xc50>)
   83534:	3001      	adds	r0, #1
   83536:	e5fc      	b.n	83132 <_vfiprintf_r+0x806>
   83538:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   8353c:	f8cd c014 	str.w	ip, [sp, #20]
   83540:	9507      	str	r5, [sp, #28]
   83542:	9408      	str	r4, [sp, #32]
   83544:	4684      	mov	ip, r0
   83546:	f7ff bb25 	b.w	82b94 <_vfiprintf_r+0x268>
   8354a:	4608      	mov	r0, r1
   8354c:	e6b1      	b.n	832b2 <_vfiprintf_r+0x986>
   8354e:	46a0      	mov	r8, r4
   83550:	2500      	movs	r5, #0
   83552:	f7ff ba5a 	b.w	82a0a <_vfiprintf_r+0xde>
   83556:	f8dd b020 	ldr.w	fp, [sp, #32]
   8355a:	f898 3001 	ldrb.w	r3, [r8, #1]
   8355e:	f8db 5000 	ldr.w	r5, [fp]
   83562:	f10b 0204 	add.w	r2, fp, #4
   83566:	2d00      	cmp	r5, #0
   83568:	9208      	str	r2, [sp, #32]
   8356a:	46a0      	mov	r8, r4
   8356c:	f6bf aa4b 	bge.w	82a06 <_vfiprintf_r+0xda>
   83570:	f04f 35ff 	mov.w	r5, #4294967295
   83574:	f7ff ba47 	b.w	82a06 <_vfiprintf_r+0xda>
   83578:	000856e4 	.word	0x000856e4
   8357c:	000856fc 	.word	0x000856fc

00083580 <__sbprintf>:
   83580:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83584:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   83586:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   8358a:	4688      	mov	r8, r1
   8358c:	9719      	str	r7, [sp, #100]	; 0x64
   8358e:	f8d8 701c 	ldr.w	r7, [r8, #28]
   83592:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   83596:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   8359a:	9707      	str	r7, [sp, #28]
   8359c:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   835a0:	ac1a      	add	r4, sp, #104	; 0x68
   835a2:	f44f 6580 	mov.w	r5, #1024	; 0x400
   835a6:	f02a 0a02 	bic.w	sl, sl, #2
   835aa:	2600      	movs	r6, #0
   835ac:	4669      	mov	r1, sp
   835ae:	9400      	str	r4, [sp, #0]
   835b0:	9404      	str	r4, [sp, #16]
   835b2:	9502      	str	r5, [sp, #8]
   835b4:	9505      	str	r5, [sp, #20]
   835b6:	f8ad a00c 	strh.w	sl, [sp, #12]
   835ba:	f8ad 900e 	strh.w	r9, [sp, #14]
   835be:	9709      	str	r7, [sp, #36]	; 0x24
   835c0:	9606      	str	r6, [sp, #24]
   835c2:	4605      	mov	r5, r0
   835c4:	f7ff f9b2 	bl	8292c <_vfiprintf_r>
   835c8:	1e04      	subs	r4, r0, #0
   835ca:	db07      	blt.n	835dc <__sbprintf+0x5c>
   835cc:	4628      	mov	r0, r5
   835ce:	4669      	mov	r1, sp
   835d0:	f000 f92a 	bl	83828 <_fflush_r>
   835d4:	42b0      	cmp	r0, r6
   835d6:	bf18      	it	ne
   835d8:	f04f 34ff 	movne.w	r4, #4294967295
   835dc:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   835e0:	065b      	lsls	r3, r3, #25
   835e2:	d505      	bpl.n	835f0 <__sbprintf+0x70>
   835e4:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   835e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   835ec:	f8a8 300c 	strh.w	r3, [r8, #12]
   835f0:	4620      	mov	r0, r4
   835f2:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   835f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   835fa:	bf00      	nop

000835fc <__swsetup_r>:
   835fc:	4b2f      	ldr	r3, [pc, #188]	; (836bc <__swsetup_r+0xc0>)
   835fe:	b570      	push	{r4, r5, r6, lr}
   83600:	4606      	mov	r6, r0
   83602:	6818      	ldr	r0, [r3, #0]
   83604:	460c      	mov	r4, r1
   83606:	b110      	cbz	r0, 8360e <__swsetup_r+0x12>
   83608:	6b82      	ldr	r2, [r0, #56]	; 0x38
   8360a:	2a00      	cmp	r2, #0
   8360c:	d036      	beq.n	8367c <__swsetup_r+0x80>
   8360e:	89a5      	ldrh	r5, [r4, #12]
   83610:	b2ab      	uxth	r3, r5
   83612:	0719      	lsls	r1, r3, #28
   83614:	d50c      	bpl.n	83630 <__swsetup_r+0x34>
   83616:	6922      	ldr	r2, [r4, #16]
   83618:	b1aa      	cbz	r2, 83646 <__swsetup_r+0x4a>
   8361a:	f013 0101 	ands.w	r1, r3, #1
   8361e:	d01e      	beq.n	8365e <__swsetup_r+0x62>
   83620:	6963      	ldr	r3, [r4, #20]
   83622:	2100      	movs	r1, #0
   83624:	425b      	negs	r3, r3
   83626:	61a3      	str	r3, [r4, #24]
   83628:	60a1      	str	r1, [r4, #8]
   8362a:	b1f2      	cbz	r2, 8366a <__swsetup_r+0x6e>
   8362c:	2000      	movs	r0, #0
   8362e:	bd70      	pop	{r4, r5, r6, pc}
   83630:	06da      	lsls	r2, r3, #27
   83632:	d53a      	bpl.n	836aa <__swsetup_r+0xae>
   83634:	075b      	lsls	r3, r3, #29
   83636:	d424      	bmi.n	83682 <__swsetup_r+0x86>
   83638:	6922      	ldr	r2, [r4, #16]
   8363a:	f045 0308 	orr.w	r3, r5, #8
   8363e:	81a3      	strh	r3, [r4, #12]
   83640:	b29b      	uxth	r3, r3
   83642:	2a00      	cmp	r2, #0
   83644:	d1e9      	bne.n	8361a <__swsetup_r+0x1e>
   83646:	f403 7120 	and.w	r1, r3, #640	; 0x280
   8364a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   8364e:	d0e4      	beq.n	8361a <__swsetup_r+0x1e>
   83650:	4630      	mov	r0, r6
   83652:	4621      	mov	r1, r4
   83654:	f000 fcce 	bl	83ff4 <__smakebuf_r>
   83658:	89a3      	ldrh	r3, [r4, #12]
   8365a:	6922      	ldr	r2, [r4, #16]
   8365c:	e7dd      	b.n	8361a <__swsetup_r+0x1e>
   8365e:	0798      	lsls	r0, r3, #30
   83660:	bf58      	it	pl
   83662:	6961      	ldrpl	r1, [r4, #20]
   83664:	60a1      	str	r1, [r4, #8]
   83666:	2a00      	cmp	r2, #0
   83668:	d1e0      	bne.n	8362c <__swsetup_r+0x30>
   8366a:	89a3      	ldrh	r3, [r4, #12]
   8366c:	061a      	lsls	r2, r3, #24
   8366e:	d5dd      	bpl.n	8362c <__swsetup_r+0x30>
   83670:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83674:	81a3      	strh	r3, [r4, #12]
   83676:	f04f 30ff 	mov.w	r0, #4294967295
   8367a:	bd70      	pop	{r4, r5, r6, pc}
   8367c:	f000 f8f0 	bl	83860 <__sinit>
   83680:	e7c5      	b.n	8360e <__swsetup_r+0x12>
   83682:	6b21      	ldr	r1, [r4, #48]	; 0x30
   83684:	b149      	cbz	r1, 8369a <__swsetup_r+0x9e>
   83686:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8368a:	4299      	cmp	r1, r3
   8368c:	d003      	beq.n	83696 <__swsetup_r+0x9a>
   8368e:	4630      	mov	r0, r6
   83690:	f000 fa2a 	bl	83ae8 <_free_r>
   83694:	89a5      	ldrh	r5, [r4, #12]
   83696:	2300      	movs	r3, #0
   83698:	6323      	str	r3, [r4, #48]	; 0x30
   8369a:	6922      	ldr	r2, [r4, #16]
   8369c:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   836a0:	2100      	movs	r1, #0
   836a2:	b2ad      	uxth	r5, r5
   836a4:	6022      	str	r2, [r4, #0]
   836a6:	6061      	str	r1, [r4, #4]
   836a8:	e7c7      	b.n	8363a <__swsetup_r+0x3e>
   836aa:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   836ae:	2309      	movs	r3, #9
   836b0:	6033      	str	r3, [r6, #0]
   836b2:	f04f 30ff 	mov.w	r0, #4294967295
   836b6:	81a5      	strh	r5, [r4, #12]
   836b8:	bd70      	pop	{r4, r5, r6, pc}
   836ba:	bf00      	nop
   836bc:	20070570 	.word	0x20070570

000836c0 <register_fini>:
   836c0:	4b02      	ldr	r3, [pc, #8]	; (836cc <register_fini+0xc>)
   836c2:	b113      	cbz	r3, 836ca <register_fini+0xa>
   836c4:	4802      	ldr	r0, [pc, #8]	; (836d0 <register_fini+0x10>)
   836c6:	f000 b805 	b.w	836d4 <atexit>
   836ca:	4770      	bx	lr
   836cc:	00000000 	.word	0x00000000
   836d0:	0008395d 	.word	0x0008395d

000836d4 <atexit>:
   836d4:	4601      	mov	r1, r0
   836d6:	2000      	movs	r0, #0
   836d8:	4602      	mov	r2, r0
   836da:	4603      	mov	r3, r0
   836dc:	f001 bbca 	b.w	84e74 <__register_exitproc>

000836e0 <__sflush_r>:
   836e0:	898b      	ldrh	r3, [r1, #12]
   836e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   836e6:	b29a      	uxth	r2, r3
   836e8:	460d      	mov	r5, r1
   836ea:	0711      	lsls	r1, r2, #28
   836ec:	4680      	mov	r8, r0
   836ee:	d43c      	bmi.n	8376a <__sflush_r+0x8a>
   836f0:	686a      	ldr	r2, [r5, #4]
   836f2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   836f6:	2a00      	cmp	r2, #0
   836f8:	81ab      	strh	r3, [r5, #12]
   836fa:	dd59      	ble.n	837b0 <__sflush_r+0xd0>
   836fc:	6aac      	ldr	r4, [r5, #40]	; 0x28
   836fe:	2c00      	cmp	r4, #0
   83700:	d04b      	beq.n	8379a <__sflush_r+0xba>
   83702:	b29b      	uxth	r3, r3
   83704:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   83708:	2100      	movs	r1, #0
   8370a:	b292      	uxth	r2, r2
   8370c:	f8d8 6000 	ldr.w	r6, [r8]
   83710:	f8c8 1000 	str.w	r1, [r8]
   83714:	2a00      	cmp	r2, #0
   83716:	d04f      	beq.n	837b8 <__sflush_r+0xd8>
   83718:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   8371a:	075f      	lsls	r7, r3, #29
   8371c:	d505      	bpl.n	8372a <__sflush_r+0x4a>
   8371e:	6869      	ldr	r1, [r5, #4]
   83720:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   83722:	1a52      	subs	r2, r2, r1
   83724:	b10b      	cbz	r3, 8372a <__sflush_r+0x4a>
   83726:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   83728:	1ad2      	subs	r2, r2, r3
   8372a:	4640      	mov	r0, r8
   8372c:	69e9      	ldr	r1, [r5, #28]
   8372e:	2300      	movs	r3, #0
   83730:	47a0      	blx	r4
   83732:	1c44      	adds	r4, r0, #1
   83734:	d04a      	beq.n	837cc <__sflush_r+0xec>
   83736:	89ab      	ldrh	r3, [r5, #12]
   83738:	692a      	ldr	r2, [r5, #16]
   8373a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   8373e:	b29b      	uxth	r3, r3
   83740:	2100      	movs	r1, #0
   83742:	602a      	str	r2, [r5, #0]
   83744:	04da      	lsls	r2, r3, #19
   83746:	81ab      	strh	r3, [r5, #12]
   83748:	6069      	str	r1, [r5, #4]
   8374a:	d44c      	bmi.n	837e6 <__sflush_r+0x106>
   8374c:	6b29      	ldr	r1, [r5, #48]	; 0x30
   8374e:	f8c8 6000 	str.w	r6, [r8]
   83752:	b311      	cbz	r1, 8379a <__sflush_r+0xba>
   83754:	f105 0340 	add.w	r3, r5, #64	; 0x40
   83758:	4299      	cmp	r1, r3
   8375a:	d002      	beq.n	83762 <__sflush_r+0x82>
   8375c:	4640      	mov	r0, r8
   8375e:	f000 f9c3 	bl	83ae8 <_free_r>
   83762:	2000      	movs	r0, #0
   83764:	6328      	str	r0, [r5, #48]	; 0x30
   83766:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8376a:	692e      	ldr	r6, [r5, #16]
   8376c:	b1ae      	cbz	r6, 8379a <__sflush_r+0xba>
   8376e:	0791      	lsls	r1, r2, #30
   83770:	682c      	ldr	r4, [r5, #0]
   83772:	bf0c      	ite	eq
   83774:	696b      	ldreq	r3, [r5, #20]
   83776:	2300      	movne	r3, #0
   83778:	602e      	str	r6, [r5, #0]
   8377a:	1ba4      	subs	r4, r4, r6
   8377c:	60ab      	str	r3, [r5, #8]
   8377e:	e00a      	b.n	83796 <__sflush_r+0xb6>
   83780:	4632      	mov	r2, r6
   83782:	4623      	mov	r3, r4
   83784:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   83786:	4640      	mov	r0, r8
   83788:	69e9      	ldr	r1, [r5, #28]
   8378a:	47b8      	blx	r7
   8378c:	2800      	cmp	r0, #0
   8378e:	ebc0 0404 	rsb	r4, r0, r4
   83792:	4406      	add	r6, r0
   83794:	dd04      	ble.n	837a0 <__sflush_r+0xc0>
   83796:	2c00      	cmp	r4, #0
   83798:	dcf2      	bgt.n	83780 <__sflush_r+0xa0>
   8379a:	2000      	movs	r0, #0
   8379c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   837a0:	89ab      	ldrh	r3, [r5, #12]
   837a2:	f04f 30ff 	mov.w	r0, #4294967295
   837a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   837aa:	81ab      	strh	r3, [r5, #12]
   837ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   837b0:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   837b2:	2a00      	cmp	r2, #0
   837b4:	dca2      	bgt.n	836fc <__sflush_r+0x1c>
   837b6:	e7f0      	b.n	8379a <__sflush_r+0xba>
   837b8:	2301      	movs	r3, #1
   837ba:	4640      	mov	r0, r8
   837bc:	69e9      	ldr	r1, [r5, #28]
   837be:	47a0      	blx	r4
   837c0:	1c43      	adds	r3, r0, #1
   837c2:	4602      	mov	r2, r0
   837c4:	d01e      	beq.n	83804 <__sflush_r+0x124>
   837c6:	89ab      	ldrh	r3, [r5, #12]
   837c8:	6aac      	ldr	r4, [r5, #40]	; 0x28
   837ca:	e7a6      	b.n	8371a <__sflush_r+0x3a>
   837cc:	f8d8 3000 	ldr.w	r3, [r8]
   837d0:	b95b      	cbnz	r3, 837ea <__sflush_r+0x10a>
   837d2:	89aa      	ldrh	r2, [r5, #12]
   837d4:	6929      	ldr	r1, [r5, #16]
   837d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   837da:	b292      	uxth	r2, r2
   837dc:	606b      	str	r3, [r5, #4]
   837de:	04d3      	lsls	r3, r2, #19
   837e0:	81aa      	strh	r2, [r5, #12]
   837e2:	6029      	str	r1, [r5, #0]
   837e4:	d5b2      	bpl.n	8374c <__sflush_r+0x6c>
   837e6:	6528      	str	r0, [r5, #80]	; 0x50
   837e8:	e7b0      	b.n	8374c <__sflush_r+0x6c>
   837ea:	2b1d      	cmp	r3, #29
   837ec:	d001      	beq.n	837f2 <__sflush_r+0x112>
   837ee:	2b16      	cmp	r3, #22
   837f0:	d113      	bne.n	8381a <__sflush_r+0x13a>
   837f2:	89a9      	ldrh	r1, [r5, #12]
   837f4:	692b      	ldr	r3, [r5, #16]
   837f6:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   837fa:	2200      	movs	r2, #0
   837fc:	81a9      	strh	r1, [r5, #12]
   837fe:	602b      	str	r3, [r5, #0]
   83800:	606a      	str	r2, [r5, #4]
   83802:	e7a3      	b.n	8374c <__sflush_r+0x6c>
   83804:	f8d8 3000 	ldr.w	r3, [r8]
   83808:	2b00      	cmp	r3, #0
   8380a:	d0dc      	beq.n	837c6 <__sflush_r+0xe6>
   8380c:	2b1d      	cmp	r3, #29
   8380e:	d001      	beq.n	83814 <__sflush_r+0x134>
   83810:	2b16      	cmp	r3, #22
   83812:	d1c5      	bne.n	837a0 <__sflush_r+0xc0>
   83814:	f8c8 6000 	str.w	r6, [r8]
   83818:	e7bf      	b.n	8379a <__sflush_r+0xba>
   8381a:	89ab      	ldrh	r3, [r5, #12]
   8381c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83820:	81ab      	strh	r3, [r5, #12]
   83822:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83826:	bf00      	nop

00083828 <_fflush_r>:
   83828:	b510      	push	{r4, lr}
   8382a:	4604      	mov	r4, r0
   8382c:	b082      	sub	sp, #8
   8382e:	b108      	cbz	r0, 83834 <_fflush_r+0xc>
   83830:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83832:	b153      	cbz	r3, 8384a <_fflush_r+0x22>
   83834:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   83838:	b908      	cbnz	r0, 8383e <_fflush_r+0x16>
   8383a:	b002      	add	sp, #8
   8383c:	bd10      	pop	{r4, pc}
   8383e:	4620      	mov	r0, r4
   83840:	b002      	add	sp, #8
   83842:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   83846:	f7ff bf4b 	b.w	836e0 <__sflush_r>
   8384a:	9101      	str	r1, [sp, #4]
   8384c:	f000 f808 	bl	83860 <__sinit>
   83850:	9901      	ldr	r1, [sp, #4]
   83852:	e7ef      	b.n	83834 <_fflush_r+0xc>

00083854 <_cleanup_r>:
   83854:	4901      	ldr	r1, [pc, #4]	; (8385c <_cleanup_r+0x8>)
   83856:	f000 bb9f 	b.w	83f98 <_fwalk>
   8385a:	bf00      	nop
   8385c:	00084fc1 	.word	0x00084fc1

00083860 <__sinit>:
   83860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83864:	6b84      	ldr	r4, [r0, #56]	; 0x38
   83866:	b083      	sub	sp, #12
   83868:	4607      	mov	r7, r0
   8386a:	2c00      	cmp	r4, #0
   8386c:	d165      	bne.n	8393a <__sinit+0xda>
   8386e:	687d      	ldr	r5, [r7, #4]
   83870:	4833      	ldr	r0, [pc, #204]	; (83940 <__sinit+0xe0>)
   83872:	2304      	movs	r3, #4
   83874:	2103      	movs	r1, #3
   83876:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   8387a:	63f8      	str	r0, [r7, #60]	; 0x3c
   8387c:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   83880:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   83884:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   83888:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   8388c:	81ab      	strh	r3, [r5, #12]
   8388e:	602c      	str	r4, [r5, #0]
   83890:	606c      	str	r4, [r5, #4]
   83892:	60ac      	str	r4, [r5, #8]
   83894:	666c      	str	r4, [r5, #100]	; 0x64
   83896:	81ec      	strh	r4, [r5, #14]
   83898:	612c      	str	r4, [r5, #16]
   8389a:	616c      	str	r4, [r5, #20]
   8389c:	61ac      	str	r4, [r5, #24]
   8389e:	4621      	mov	r1, r4
   838a0:	2208      	movs	r2, #8
   838a2:	f7fe ff35 	bl	82710 <memset>
   838a6:	f8df b09c 	ldr.w	fp, [pc, #156]	; 83944 <__sinit+0xe4>
   838aa:	68be      	ldr	r6, [r7, #8]
   838ac:	f8df a098 	ldr.w	sl, [pc, #152]	; 83948 <__sinit+0xe8>
   838b0:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8394c <__sinit+0xec>
   838b4:	f8df 8098 	ldr.w	r8, [pc, #152]	; 83950 <__sinit+0xf0>
   838b8:	2301      	movs	r3, #1
   838ba:	2209      	movs	r2, #9
   838bc:	61ed      	str	r5, [r5, #28]
   838be:	f8c5 b020 	str.w	fp, [r5, #32]
   838c2:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   838c6:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   838ca:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   838ce:	4621      	mov	r1, r4
   838d0:	81f3      	strh	r3, [r6, #14]
   838d2:	81b2      	strh	r2, [r6, #12]
   838d4:	6034      	str	r4, [r6, #0]
   838d6:	6074      	str	r4, [r6, #4]
   838d8:	60b4      	str	r4, [r6, #8]
   838da:	6674      	str	r4, [r6, #100]	; 0x64
   838dc:	6134      	str	r4, [r6, #16]
   838de:	6174      	str	r4, [r6, #20]
   838e0:	61b4      	str	r4, [r6, #24]
   838e2:	2208      	movs	r2, #8
   838e4:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   838e8:	9301      	str	r3, [sp, #4]
   838ea:	f7fe ff11 	bl	82710 <memset>
   838ee:	68fd      	ldr	r5, [r7, #12]
   838f0:	2012      	movs	r0, #18
   838f2:	2202      	movs	r2, #2
   838f4:	61f6      	str	r6, [r6, #28]
   838f6:	f8c6 b020 	str.w	fp, [r6, #32]
   838fa:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   838fe:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   83902:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   83906:	4621      	mov	r1, r4
   83908:	81a8      	strh	r0, [r5, #12]
   8390a:	81ea      	strh	r2, [r5, #14]
   8390c:	602c      	str	r4, [r5, #0]
   8390e:	606c      	str	r4, [r5, #4]
   83910:	60ac      	str	r4, [r5, #8]
   83912:	666c      	str	r4, [r5, #100]	; 0x64
   83914:	612c      	str	r4, [r5, #16]
   83916:	616c      	str	r4, [r5, #20]
   83918:	61ac      	str	r4, [r5, #24]
   8391a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   8391e:	2208      	movs	r2, #8
   83920:	f7fe fef6 	bl	82710 <memset>
   83924:	9b01      	ldr	r3, [sp, #4]
   83926:	61ed      	str	r5, [r5, #28]
   83928:	f8c5 b020 	str.w	fp, [r5, #32]
   8392c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   83930:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   83934:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   83938:	63bb      	str	r3, [r7, #56]	; 0x38
   8393a:	b003      	add	sp, #12
   8393c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83940:	00083855 	.word	0x00083855
   83944:	00084c55 	.word	0x00084c55
   83948:	00084c79 	.word	0x00084c79
   8394c:	00084cb1 	.word	0x00084cb1
   83950:	00084cd1 	.word	0x00084cd1

00083954 <__sfp_lock_acquire>:
   83954:	4770      	bx	lr
   83956:	bf00      	nop

00083958 <__sfp_lock_release>:
   83958:	4770      	bx	lr
   8395a:	bf00      	nop

0008395c <__libc_fini_array>:
   8395c:	b538      	push	{r3, r4, r5, lr}
   8395e:	4d09      	ldr	r5, [pc, #36]	; (83984 <__libc_fini_array+0x28>)
   83960:	4c09      	ldr	r4, [pc, #36]	; (83988 <__libc_fini_array+0x2c>)
   83962:	1b64      	subs	r4, r4, r5
   83964:	10a4      	asrs	r4, r4, #2
   83966:	bf18      	it	ne
   83968:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   8396c:	d005      	beq.n	8397a <__libc_fini_array+0x1e>
   8396e:	3c01      	subs	r4, #1
   83970:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   83974:	4798      	blx	r3
   83976:	2c00      	cmp	r4, #0
   83978:	d1f9      	bne.n	8396e <__libc_fini_array+0x12>
   8397a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8397e:	f001 becf 	b.w	85720 <_fini>
   83982:	bf00      	nop
   83984:	0008572c 	.word	0x0008572c
   83988:	00085730 	.word	0x00085730

0008398c <_fputwc_r>:
   8398c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83990:	8993      	ldrh	r3, [r2, #12]
   83992:	460f      	mov	r7, r1
   83994:	0499      	lsls	r1, r3, #18
   83996:	b082      	sub	sp, #8
   83998:	4614      	mov	r4, r2
   8399a:	4680      	mov	r8, r0
   8399c:	d406      	bmi.n	839ac <_fputwc_r+0x20>
   8399e:	6e52      	ldr	r2, [r2, #100]	; 0x64
   839a0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   839a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   839a8:	81a3      	strh	r3, [r4, #12]
   839aa:	6662      	str	r2, [r4, #100]	; 0x64
   839ac:	f000 fb1c 	bl	83fe8 <__locale_mb_cur_max>
   839b0:	2801      	cmp	r0, #1
   839b2:	d03e      	beq.n	83a32 <_fputwc_r+0xa6>
   839b4:	463a      	mov	r2, r7
   839b6:	4640      	mov	r0, r8
   839b8:	a901      	add	r1, sp, #4
   839ba:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   839be:	f001 fa0f 	bl	84de0 <_wcrtomb_r>
   839c2:	1c42      	adds	r2, r0, #1
   839c4:	4606      	mov	r6, r0
   839c6:	d02d      	beq.n	83a24 <_fputwc_r+0x98>
   839c8:	2800      	cmp	r0, #0
   839ca:	d03a      	beq.n	83a42 <_fputwc_r+0xb6>
   839cc:	f89d 1004 	ldrb.w	r1, [sp, #4]
   839d0:	2500      	movs	r5, #0
   839d2:	e009      	b.n	839e8 <_fputwc_r+0x5c>
   839d4:	6823      	ldr	r3, [r4, #0]
   839d6:	7019      	strb	r1, [r3, #0]
   839d8:	6823      	ldr	r3, [r4, #0]
   839da:	3301      	adds	r3, #1
   839dc:	6023      	str	r3, [r4, #0]
   839de:	3501      	adds	r5, #1
   839e0:	42b5      	cmp	r5, r6
   839e2:	d22e      	bcs.n	83a42 <_fputwc_r+0xb6>
   839e4:	ab01      	add	r3, sp, #4
   839e6:	5ce9      	ldrb	r1, [r5, r3]
   839e8:	68a3      	ldr	r3, [r4, #8]
   839ea:	3b01      	subs	r3, #1
   839ec:	2b00      	cmp	r3, #0
   839ee:	60a3      	str	r3, [r4, #8]
   839f0:	daf0      	bge.n	839d4 <_fputwc_r+0x48>
   839f2:	69a2      	ldr	r2, [r4, #24]
   839f4:	4293      	cmp	r3, r2
   839f6:	db06      	blt.n	83a06 <_fputwc_r+0x7a>
   839f8:	6823      	ldr	r3, [r4, #0]
   839fa:	7019      	strb	r1, [r3, #0]
   839fc:	6823      	ldr	r3, [r4, #0]
   839fe:	7819      	ldrb	r1, [r3, #0]
   83a00:	3301      	adds	r3, #1
   83a02:	290a      	cmp	r1, #10
   83a04:	d1ea      	bne.n	839dc <_fputwc_r+0x50>
   83a06:	4640      	mov	r0, r8
   83a08:	4622      	mov	r2, r4
   83a0a:	f001 f995 	bl	84d38 <__swbuf_r>
   83a0e:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   83a12:	4258      	negs	r0, r3
   83a14:	4158      	adcs	r0, r3
   83a16:	2800      	cmp	r0, #0
   83a18:	d0e1      	beq.n	839de <_fputwc_r+0x52>
   83a1a:	f04f 30ff 	mov.w	r0, #4294967295
   83a1e:	b002      	add	sp, #8
   83a20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83a24:	89a3      	ldrh	r3, [r4, #12]
   83a26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83a2a:	81a3      	strh	r3, [r4, #12]
   83a2c:	b002      	add	sp, #8
   83a2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83a32:	1e7b      	subs	r3, r7, #1
   83a34:	2bfe      	cmp	r3, #254	; 0xfe
   83a36:	d8bd      	bhi.n	839b4 <_fputwc_r+0x28>
   83a38:	b2f9      	uxtb	r1, r7
   83a3a:	4606      	mov	r6, r0
   83a3c:	f88d 1004 	strb.w	r1, [sp, #4]
   83a40:	e7c6      	b.n	839d0 <_fputwc_r+0x44>
   83a42:	4638      	mov	r0, r7
   83a44:	b002      	add	sp, #8
   83a46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83a4a:	bf00      	nop

00083a4c <_malloc_trim_r>:
   83a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83a4e:	4d23      	ldr	r5, [pc, #140]	; (83adc <_malloc_trim_r+0x90>)
   83a50:	460f      	mov	r7, r1
   83a52:	4604      	mov	r4, r0
   83a54:	f000 ff08 	bl	84868 <__malloc_lock>
   83a58:	68ab      	ldr	r3, [r5, #8]
   83a5a:	685e      	ldr	r6, [r3, #4]
   83a5c:	f026 0603 	bic.w	r6, r6, #3
   83a60:	1bf1      	subs	r1, r6, r7
   83a62:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   83a66:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   83a6a:	f021 010f 	bic.w	r1, r1, #15
   83a6e:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   83a72:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   83a76:	db07      	blt.n	83a88 <_malloc_trim_r+0x3c>
   83a78:	4620      	mov	r0, r4
   83a7a:	2100      	movs	r1, #0
   83a7c:	f001 f8d8 	bl	84c30 <_sbrk_r>
   83a80:	68ab      	ldr	r3, [r5, #8]
   83a82:	4433      	add	r3, r6
   83a84:	4298      	cmp	r0, r3
   83a86:	d004      	beq.n	83a92 <_malloc_trim_r+0x46>
   83a88:	4620      	mov	r0, r4
   83a8a:	f000 feef 	bl	8486c <__malloc_unlock>
   83a8e:	2000      	movs	r0, #0
   83a90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83a92:	4620      	mov	r0, r4
   83a94:	4279      	negs	r1, r7
   83a96:	f001 f8cb 	bl	84c30 <_sbrk_r>
   83a9a:	3001      	adds	r0, #1
   83a9c:	d00d      	beq.n	83aba <_malloc_trim_r+0x6e>
   83a9e:	4b10      	ldr	r3, [pc, #64]	; (83ae0 <_malloc_trim_r+0x94>)
   83aa0:	68aa      	ldr	r2, [r5, #8]
   83aa2:	6819      	ldr	r1, [r3, #0]
   83aa4:	1bf6      	subs	r6, r6, r7
   83aa6:	f046 0601 	orr.w	r6, r6, #1
   83aaa:	4620      	mov	r0, r4
   83aac:	1bc9      	subs	r1, r1, r7
   83aae:	6056      	str	r6, [r2, #4]
   83ab0:	6019      	str	r1, [r3, #0]
   83ab2:	f000 fedb 	bl	8486c <__malloc_unlock>
   83ab6:	2001      	movs	r0, #1
   83ab8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83aba:	4620      	mov	r0, r4
   83abc:	2100      	movs	r1, #0
   83abe:	f001 f8b7 	bl	84c30 <_sbrk_r>
   83ac2:	68ab      	ldr	r3, [r5, #8]
   83ac4:	1ac2      	subs	r2, r0, r3
   83ac6:	2a0f      	cmp	r2, #15
   83ac8:	ddde      	ble.n	83a88 <_malloc_trim_r+0x3c>
   83aca:	4d06      	ldr	r5, [pc, #24]	; (83ae4 <_malloc_trim_r+0x98>)
   83acc:	4904      	ldr	r1, [pc, #16]	; (83ae0 <_malloc_trim_r+0x94>)
   83ace:	682d      	ldr	r5, [r5, #0]
   83ad0:	f042 0201 	orr.w	r2, r2, #1
   83ad4:	1b40      	subs	r0, r0, r5
   83ad6:	605a      	str	r2, [r3, #4]
   83ad8:	6008      	str	r0, [r1, #0]
   83ada:	e7d5      	b.n	83a88 <_malloc_trim_r+0x3c>
   83adc:	20070598 	.word	0x20070598
   83ae0:	20070b0c 	.word	0x20070b0c
   83ae4:	200709a4 	.word	0x200709a4

00083ae8 <_free_r>:
   83ae8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83aec:	460d      	mov	r5, r1
   83aee:	4606      	mov	r6, r0
   83af0:	2900      	cmp	r1, #0
   83af2:	d055      	beq.n	83ba0 <_free_r+0xb8>
   83af4:	f000 feb8 	bl	84868 <__malloc_lock>
   83af8:	f855 1c04 	ldr.w	r1, [r5, #-4]
   83afc:	f8df c170 	ldr.w	ip, [pc, #368]	; 83c70 <_free_r+0x188>
   83b00:	f1a5 0408 	sub.w	r4, r5, #8
   83b04:	f021 0301 	bic.w	r3, r1, #1
   83b08:	18e2      	adds	r2, r4, r3
   83b0a:	f8dc 0008 	ldr.w	r0, [ip, #8]
   83b0e:	6857      	ldr	r7, [r2, #4]
   83b10:	4290      	cmp	r0, r2
   83b12:	f027 0703 	bic.w	r7, r7, #3
   83b16:	d068      	beq.n	83bea <_free_r+0x102>
   83b18:	f011 0101 	ands.w	r1, r1, #1
   83b1c:	6057      	str	r7, [r2, #4]
   83b1e:	d032      	beq.n	83b86 <_free_r+0x9e>
   83b20:	2100      	movs	r1, #0
   83b22:	19d0      	adds	r0, r2, r7
   83b24:	6840      	ldr	r0, [r0, #4]
   83b26:	07c0      	lsls	r0, r0, #31
   83b28:	d406      	bmi.n	83b38 <_free_r+0x50>
   83b2a:	443b      	add	r3, r7
   83b2c:	6890      	ldr	r0, [r2, #8]
   83b2e:	2900      	cmp	r1, #0
   83b30:	d04d      	beq.n	83bce <_free_r+0xe6>
   83b32:	68d2      	ldr	r2, [r2, #12]
   83b34:	60c2      	str	r2, [r0, #12]
   83b36:	6090      	str	r0, [r2, #8]
   83b38:	f043 0201 	orr.w	r2, r3, #1
   83b3c:	6062      	str	r2, [r4, #4]
   83b3e:	50e3      	str	r3, [r4, r3]
   83b40:	b9e1      	cbnz	r1, 83b7c <_free_r+0x94>
   83b42:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   83b46:	d32d      	bcc.n	83ba4 <_free_r+0xbc>
   83b48:	0a5a      	lsrs	r2, r3, #9
   83b4a:	2a04      	cmp	r2, #4
   83b4c:	d869      	bhi.n	83c22 <_free_r+0x13a>
   83b4e:	0998      	lsrs	r0, r3, #6
   83b50:	3038      	adds	r0, #56	; 0x38
   83b52:	0041      	lsls	r1, r0, #1
   83b54:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   83b58:	f8dc 2008 	ldr.w	r2, [ip, #8]
   83b5c:	4944      	ldr	r1, [pc, #272]	; (83c70 <_free_r+0x188>)
   83b5e:	4562      	cmp	r2, ip
   83b60:	d065      	beq.n	83c2e <_free_r+0x146>
   83b62:	6851      	ldr	r1, [r2, #4]
   83b64:	f021 0103 	bic.w	r1, r1, #3
   83b68:	428b      	cmp	r3, r1
   83b6a:	d202      	bcs.n	83b72 <_free_r+0x8a>
   83b6c:	6892      	ldr	r2, [r2, #8]
   83b6e:	4594      	cmp	ip, r2
   83b70:	d1f7      	bne.n	83b62 <_free_r+0x7a>
   83b72:	68d3      	ldr	r3, [r2, #12]
   83b74:	60e3      	str	r3, [r4, #12]
   83b76:	60a2      	str	r2, [r4, #8]
   83b78:	609c      	str	r4, [r3, #8]
   83b7a:	60d4      	str	r4, [r2, #12]
   83b7c:	4630      	mov	r0, r6
   83b7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83b82:	f000 be73 	b.w	8486c <__malloc_unlock>
   83b86:	f855 5c08 	ldr.w	r5, [r5, #-8]
   83b8a:	f10c 0808 	add.w	r8, ip, #8
   83b8e:	1b64      	subs	r4, r4, r5
   83b90:	68a0      	ldr	r0, [r4, #8]
   83b92:	442b      	add	r3, r5
   83b94:	4540      	cmp	r0, r8
   83b96:	d042      	beq.n	83c1e <_free_r+0x136>
   83b98:	68e5      	ldr	r5, [r4, #12]
   83b9a:	60c5      	str	r5, [r0, #12]
   83b9c:	60a8      	str	r0, [r5, #8]
   83b9e:	e7c0      	b.n	83b22 <_free_r+0x3a>
   83ba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83ba4:	08db      	lsrs	r3, r3, #3
   83ba6:	109a      	asrs	r2, r3, #2
   83ba8:	2001      	movs	r0, #1
   83baa:	4090      	lsls	r0, r2
   83bac:	f8dc 1004 	ldr.w	r1, [ip, #4]
   83bb0:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   83bb4:	689a      	ldr	r2, [r3, #8]
   83bb6:	4301      	orrs	r1, r0
   83bb8:	60a2      	str	r2, [r4, #8]
   83bba:	60e3      	str	r3, [r4, #12]
   83bbc:	f8cc 1004 	str.w	r1, [ip, #4]
   83bc0:	4630      	mov	r0, r6
   83bc2:	609c      	str	r4, [r3, #8]
   83bc4:	60d4      	str	r4, [r2, #12]
   83bc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83bca:	f000 be4f 	b.w	8486c <__malloc_unlock>
   83bce:	4d29      	ldr	r5, [pc, #164]	; (83c74 <_free_r+0x18c>)
   83bd0:	42a8      	cmp	r0, r5
   83bd2:	d1ae      	bne.n	83b32 <_free_r+0x4a>
   83bd4:	f043 0201 	orr.w	r2, r3, #1
   83bd8:	f8cc 4014 	str.w	r4, [ip, #20]
   83bdc:	f8cc 4010 	str.w	r4, [ip, #16]
   83be0:	60e0      	str	r0, [r4, #12]
   83be2:	60a0      	str	r0, [r4, #8]
   83be4:	6062      	str	r2, [r4, #4]
   83be6:	50e3      	str	r3, [r4, r3]
   83be8:	e7c8      	b.n	83b7c <_free_r+0x94>
   83bea:	441f      	add	r7, r3
   83bec:	07cb      	lsls	r3, r1, #31
   83bee:	d407      	bmi.n	83c00 <_free_r+0x118>
   83bf0:	f855 1c08 	ldr.w	r1, [r5, #-8]
   83bf4:	1a64      	subs	r4, r4, r1
   83bf6:	68e3      	ldr	r3, [r4, #12]
   83bf8:	68a2      	ldr	r2, [r4, #8]
   83bfa:	440f      	add	r7, r1
   83bfc:	60d3      	str	r3, [r2, #12]
   83bfe:	609a      	str	r2, [r3, #8]
   83c00:	4b1d      	ldr	r3, [pc, #116]	; (83c78 <_free_r+0x190>)
   83c02:	f047 0201 	orr.w	r2, r7, #1
   83c06:	681b      	ldr	r3, [r3, #0]
   83c08:	6062      	str	r2, [r4, #4]
   83c0a:	429f      	cmp	r7, r3
   83c0c:	f8cc 4008 	str.w	r4, [ip, #8]
   83c10:	d3b4      	bcc.n	83b7c <_free_r+0x94>
   83c12:	4b1a      	ldr	r3, [pc, #104]	; (83c7c <_free_r+0x194>)
   83c14:	4630      	mov	r0, r6
   83c16:	6819      	ldr	r1, [r3, #0]
   83c18:	f7ff ff18 	bl	83a4c <_malloc_trim_r>
   83c1c:	e7ae      	b.n	83b7c <_free_r+0x94>
   83c1e:	2101      	movs	r1, #1
   83c20:	e77f      	b.n	83b22 <_free_r+0x3a>
   83c22:	2a14      	cmp	r2, #20
   83c24:	d80b      	bhi.n	83c3e <_free_r+0x156>
   83c26:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   83c2a:	0041      	lsls	r1, r0, #1
   83c2c:	e792      	b.n	83b54 <_free_r+0x6c>
   83c2e:	1080      	asrs	r0, r0, #2
   83c30:	2501      	movs	r5, #1
   83c32:	4085      	lsls	r5, r0
   83c34:	6848      	ldr	r0, [r1, #4]
   83c36:	4613      	mov	r3, r2
   83c38:	4328      	orrs	r0, r5
   83c3a:	6048      	str	r0, [r1, #4]
   83c3c:	e79a      	b.n	83b74 <_free_r+0x8c>
   83c3e:	2a54      	cmp	r2, #84	; 0x54
   83c40:	d803      	bhi.n	83c4a <_free_r+0x162>
   83c42:	0b18      	lsrs	r0, r3, #12
   83c44:	306e      	adds	r0, #110	; 0x6e
   83c46:	0041      	lsls	r1, r0, #1
   83c48:	e784      	b.n	83b54 <_free_r+0x6c>
   83c4a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   83c4e:	d803      	bhi.n	83c58 <_free_r+0x170>
   83c50:	0bd8      	lsrs	r0, r3, #15
   83c52:	3077      	adds	r0, #119	; 0x77
   83c54:	0041      	lsls	r1, r0, #1
   83c56:	e77d      	b.n	83b54 <_free_r+0x6c>
   83c58:	f240 5154 	movw	r1, #1364	; 0x554
   83c5c:	428a      	cmp	r2, r1
   83c5e:	d803      	bhi.n	83c68 <_free_r+0x180>
   83c60:	0c98      	lsrs	r0, r3, #18
   83c62:	307c      	adds	r0, #124	; 0x7c
   83c64:	0041      	lsls	r1, r0, #1
   83c66:	e775      	b.n	83b54 <_free_r+0x6c>
   83c68:	21fc      	movs	r1, #252	; 0xfc
   83c6a:	207e      	movs	r0, #126	; 0x7e
   83c6c:	e772      	b.n	83b54 <_free_r+0x6c>
   83c6e:	bf00      	nop
   83c70:	20070598 	.word	0x20070598
   83c74:	200705a0 	.word	0x200705a0
   83c78:	200709a0 	.word	0x200709a0
   83c7c:	20070b08 	.word	0x20070b08

00083c80 <__sfvwrite_r>:
   83c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83c84:	6893      	ldr	r3, [r2, #8]
   83c86:	b083      	sub	sp, #12
   83c88:	4616      	mov	r6, r2
   83c8a:	4681      	mov	r9, r0
   83c8c:	460c      	mov	r4, r1
   83c8e:	b32b      	cbz	r3, 83cdc <__sfvwrite_r+0x5c>
   83c90:	898b      	ldrh	r3, [r1, #12]
   83c92:	0719      	lsls	r1, r3, #28
   83c94:	d526      	bpl.n	83ce4 <__sfvwrite_r+0x64>
   83c96:	6922      	ldr	r2, [r4, #16]
   83c98:	b322      	cbz	r2, 83ce4 <__sfvwrite_r+0x64>
   83c9a:	f003 0202 	and.w	r2, r3, #2
   83c9e:	b292      	uxth	r2, r2
   83ca0:	6835      	ldr	r5, [r6, #0]
   83ca2:	2a00      	cmp	r2, #0
   83ca4:	d02c      	beq.n	83d00 <__sfvwrite_r+0x80>
   83ca6:	f04f 0a00 	mov.w	sl, #0
   83caa:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 83f94 <__sfvwrite_r+0x314>
   83cae:	46d0      	mov	r8, sl
   83cb0:	45d8      	cmp	r8, fp
   83cb2:	bf34      	ite	cc
   83cb4:	4643      	movcc	r3, r8
   83cb6:	465b      	movcs	r3, fp
   83cb8:	4652      	mov	r2, sl
   83cba:	4648      	mov	r0, r9
   83cbc:	f1b8 0f00 	cmp.w	r8, #0
   83cc0:	d04f      	beq.n	83d62 <__sfvwrite_r+0xe2>
   83cc2:	69e1      	ldr	r1, [r4, #28]
   83cc4:	6a67      	ldr	r7, [r4, #36]	; 0x24
   83cc6:	47b8      	blx	r7
   83cc8:	2800      	cmp	r0, #0
   83cca:	dd56      	ble.n	83d7a <__sfvwrite_r+0xfa>
   83ccc:	68b3      	ldr	r3, [r6, #8]
   83cce:	4482      	add	sl, r0
   83cd0:	1a1b      	subs	r3, r3, r0
   83cd2:	ebc0 0808 	rsb	r8, r0, r8
   83cd6:	60b3      	str	r3, [r6, #8]
   83cd8:	2b00      	cmp	r3, #0
   83cda:	d1e9      	bne.n	83cb0 <__sfvwrite_r+0x30>
   83cdc:	2000      	movs	r0, #0
   83cde:	b003      	add	sp, #12
   83ce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83ce4:	4648      	mov	r0, r9
   83ce6:	4621      	mov	r1, r4
   83ce8:	f7ff fc88 	bl	835fc <__swsetup_r>
   83cec:	2800      	cmp	r0, #0
   83cee:	f040 8148 	bne.w	83f82 <__sfvwrite_r+0x302>
   83cf2:	89a3      	ldrh	r3, [r4, #12]
   83cf4:	6835      	ldr	r5, [r6, #0]
   83cf6:	f003 0202 	and.w	r2, r3, #2
   83cfa:	b292      	uxth	r2, r2
   83cfc:	2a00      	cmp	r2, #0
   83cfe:	d1d2      	bne.n	83ca6 <__sfvwrite_r+0x26>
   83d00:	f013 0a01 	ands.w	sl, r3, #1
   83d04:	d142      	bne.n	83d8c <__sfvwrite_r+0x10c>
   83d06:	46d0      	mov	r8, sl
   83d08:	f1b8 0f00 	cmp.w	r8, #0
   83d0c:	d023      	beq.n	83d56 <__sfvwrite_r+0xd6>
   83d0e:	059a      	lsls	r2, r3, #22
   83d10:	68a7      	ldr	r7, [r4, #8]
   83d12:	d576      	bpl.n	83e02 <__sfvwrite_r+0x182>
   83d14:	45b8      	cmp	r8, r7
   83d16:	f0c0 80a4 	bcc.w	83e62 <__sfvwrite_r+0x1e2>
   83d1a:	f413 6f90 	tst.w	r3, #1152	; 0x480
   83d1e:	f040 80b2 	bne.w	83e86 <__sfvwrite_r+0x206>
   83d22:	6820      	ldr	r0, [r4, #0]
   83d24:	46bb      	mov	fp, r7
   83d26:	4651      	mov	r1, sl
   83d28:	465a      	mov	r2, fp
   83d2a:	f000 fd37 	bl	8479c <memmove>
   83d2e:	68a2      	ldr	r2, [r4, #8]
   83d30:	6821      	ldr	r1, [r4, #0]
   83d32:	1bd2      	subs	r2, r2, r7
   83d34:	eb01 030b 	add.w	r3, r1, fp
   83d38:	60a2      	str	r2, [r4, #8]
   83d3a:	6023      	str	r3, [r4, #0]
   83d3c:	4642      	mov	r2, r8
   83d3e:	68b3      	ldr	r3, [r6, #8]
   83d40:	4492      	add	sl, r2
   83d42:	1a9b      	subs	r3, r3, r2
   83d44:	ebc2 0808 	rsb	r8, r2, r8
   83d48:	60b3      	str	r3, [r6, #8]
   83d4a:	2b00      	cmp	r3, #0
   83d4c:	d0c6      	beq.n	83cdc <__sfvwrite_r+0x5c>
   83d4e:	89a3      	ldrh	r3, [r4, #12]
   83d50:	f1b8 0f00 	cmp.w	r8, #0
   83d54:	d1db      	bne.n	83d0e <__sfvwrite_r+0x8e>
   83d56:	f8d5 a000 	ldr.w	sl, [r5]
   83d5a:	f8d5 8004 	ldr.w	r8, [r5, #4]
   83d5e:	3508      	adds	r5, #8
   83d60:	e7d2      	b.n	83d08 <__sfvwrite_r+0x88>
   83d62:	f8d5 a000 	ldr.w	sl, [r5]
   83d66:	f8d5 8004 	ldr.w	r8, [r5, #4]
   83d6a:	3508      	adds	r5, #8
   83d6c:	e7a0      	b.n	83cb0 <__sfvwrite_r+0x30>
   83d6e:	4648      	mov	r0, r9
   83d70:	4621      	mov	r1, r4
   83d72:	f7ff fd59 	bl	83828 <_fflush_r>
   83d76:	2800      	cmp	r0, #0
   83d78:	d059      	beq.n	83e2e <__sfvwrite_r+0x1ae>
   83d7a:	89a3      	ldrh	r3, [r4, #12]
   83d7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83d80:	f04f 30ff 	mov.w	r0, #4294967295
   83d84:	81a3      	strh	r3, [r4, #12]
   83d86:	b003      	add	sp, #12
   83d88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83d8c:	4692      	mov	sl, r2
   83d8e:	9201      	str	r2, [sp, #4]
   83d90:	4693      	mov	fp, r2
   83d92:	4690      	mov	r8, r2
   83d94:	f1b8 0f00 	cmp.w	r8, #0
   83d98:	d02b      	beq.n	83df2 <__sfvwrite_r+0x172>
   83d9a:	9f01      	ldr	r7, [sp, #4]
   83d9c:	2f00      	cmp	r7, #0
   83d9e:	d064      	beq.n	83e6a <__sfvwrite_r+0x1ea>
   83da0:	6820      	ldr	r0, [r4, #0]
   83da2:	6921      	ldr	r1, [r4, #16]
   83da4:	45c2      	cmp	sl, r8
   83da6:	bf34      	ite	cc
   83da8:	4653      	movcc	r3, sl
   83daa:	4643      	movcs	r3, r8
   83dac:	4288      	cmp	r0, r1
   83dae:	461f      	mov	r7, r3
   83db0:	f8d4 c008 	ldr.w	ip, [r4, #8]
   83db4:	6962      	ldr	r2, [r4, #20]
   83db6:	d903      	bls.n	83dc0 <__sfvwrite_r+0x140>
   83db8:	4494      	add	ip, r2
   83dba:	4563      	cmp	r3, ip
   83dbc:	f300 80ae 	bgt.w	83f1c <__sfvwrite_r+0x29c>
   83dc0:	4293      	cmp	r3, r2
   83dc2:	db36      	blt.n	83e32 <__sfvwrite_r+0x1b2>
   83dc4:	4613      	mov	r3, r2
   83dc6:	6a67      	ldr	r7, [r4, #36]	; 0x24
   83dc8:	4648      	mov	r0, r9
   83dca:	69e1      	ldr	r1, [r4, #28]
   83dcc:	465a      	mov	r2, fp
   83dce:	47b8      	blx	r7
   83dd0:	1e07      	subs	r7, r0, #0
   83dd2:	ddd2      	ble.n	83d7a <__sfvwrite_r+0xfa>
   83dd4:	ebba 0a07 	subs.w	sl, sl, r7
   83dd8:	d03a      	beq.n	83e50 <__sfvwrite_r+0x1d0>
   83dda:	68b3      	ldr	r3, [r6, #8]
   83ddc:	44bb      	add	fp, r7
   83dde:	1bdb      	subs	r3, r3, r7
   83de0:	ebc7 0808 	rsb	r8, r7, r8
   83de4:	60b3      	str	r3, [r6, #8]
   83de6:	2b00      	cmp	r3, #0
   83de8:	f43f af78 	beq.w	83cdc <__sfvwrite_r+0x5c>
   83dec:	f1b8 0f00 	cmp.w	r8, #0
   83df0:	d1d3      	bne.n	83d9a <__sfvwrite_r+0x11a>
   83df2:	2700      	movs	r7, #0
   83df4:	f8d5 b000 	ldr.w	fp, [r5]
   83df8:	f8d5 8004 	ldr.w	r8, [r5, #4]
   83dfc:	9701      	str	r7, [sp, #4]
   83dfe:	3508      	adds	r5, #8
   83e00:	e7c8      	b.n	83d94 <__sfvwrite_r+0x114>
   83e02:	6820      	ldr	r0, [r4, #0]
   83e04:	6923      	ldr	r3, [r4, #16]
   83e06:	4298      	cmp	r0, r3
   83e08:	d802      	bhi.n	83e10 <__sfvwrite_r+0x190>
   83e0a:	6963      	ldr	r3, [r4, #20]
   83e0c:	4598      	cmp	r8, r3
   83e0e:	d272      	bcs.n	83ef6 <__sfvwrite_r+0x276>
   83e10:	45b8      	cmp	r8, r7
   83e12:	bf38      	it	cc
   83e14:	4647      	movcc	r7, r8
   83e16:	463a      	mov	r2, r7
   83e18:	4651      	mov	r1, sl
   83e1a:	f000 fcbf 	bl	8479c <memmove>
   83e1e:	68a3      	ldr	r3, [r4, #8]
   83e20:	6822      	ldr	r2, [r4, #0]
   83e22:	1bdb      	subs	r3, r3, r7
   83e24:	443a      	add	r2, r7
   83e26:	60a3      	str	r3, [r4, #8]
   83e28:	6022      	str	r2, [r4, #0]
   83e2a:	2b00      	cmp	r3, #0
   83e2c:	d09f      	beq.n	83d6e <__sfvwrite_r+0xee>
   83e2e:	463a      	mov	r2, r7
   83e30:	e785      	b.n	83d3e <__sfvwrite_r+0xbe>
   83e32:	461a      	mov	r2, r3
   83e34:	4659      	mov	r1, fp
   83e36:	9300      	str	r3, [sp, #0]
   83e38:	f000 fcb0 	bl	8479c <memmove>
   83e3c:	9b00      	ldr	r3, [sp, #0]
   83e3e:	68a1      	ldr	r1, [r4, #8]
   83e40:	6822      	ldr	r2, [r4, #0]
   83e42:	1ac9      	subs	r1, r1, r3
   83e44:	ebba 0a07 	subs.w	sl, sl, r7
   83e48:	4413      	add	r3, r2
   83e4a:	60a1      	str	r1, [r4, #8]
   83e4c:	6023      	str	r3, [r4, #0]
   83e4e:	d1c4      	bne.n	83dda <__sfvwrite_r+0x15a>
   83e50:	4648      	mov	r0, r9
   83e52:	4621      	mov	r1, r4
   83e54:	f7ff fce8 	bl	83828 <_fflush_r>
   83e58:	2800      	cmp	r0, #0
   83e5a:	d18e      	bne.n	83d7a <__sfvwrite_r+0xfa>
   83e5c:	f8cd a004 	str.w	sl, [sp, #4]
   83e60:	e7bb      	b.n	83dda <__sfvwrite_r+0x15a>
   83e62:	6820      	ldr	r0, [r4, #0]
   83e64:	4647      	mov	r7, r8
   83e66:	46c3      	mov	fp, r8
   83e68:	e75d      	b.n	83d26 <__sfvwrite_r+0xa6>
   83e6a:	4658      	mov	r0, fp
   83e6c:	210a      	movs	r1, #10
   83e6e:	4642      	mov	r2, r8
   83e70:	f000 fbd4 	bl	8461c <memchr>
   83e74:	2800      	cmp	r0, #0
   83e76:	d07f      	beq.n	83f78 <__sfvwrite_r+0x2f8>
   83e78:	f100 0a01 	add.w	sl, r0, #1
   83e7c:	2701      	movs	r7, #1
   83e7e:	ebcb 0a0a 	rsb	sl, fp, sl
   83e82:	9701      	str	r7, [sp, #4]
   83e84:	e78c      	b.n	83da0 <__sfvwrite_r+0x120>
   83e86:	6822      	ldr	r2, [r4, #0]
   83e88:	6921      	ldr	r1, [r4, #16]
   83e8a:	6967      	ldr	r7, [r4, #20]
   83e8c:	ebc1 0c02 	rsb	ip, r1, r2
   83e90:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   83e94:	f10c 0201 	add.w	r2, ip, #1
   83e98:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   83e9c:	4442      	add	r2, r8
   83e9e:	107f      	asrs	r7, r7, #1
   83ea0:	4297      	cmp	r7, r2
   83ea2:	bf34      	ite	cc
   83ea4:	4617      	movcc	r7, r2
   83ea6:	463a      	movcs	r2, r7
   83ea8:	055b      	lsls	r3, r3, #21
   83eaa:	d54f      	bpl.n	83f4c <__sfvwrite_r+0x2cc>
   83eac:	4611      	mov	r1, r2
   83eae:	4648      	mov	r0, r9
   83eb0:	f8cd c000 	str.w	ip, [sp]
   83eb4:	f000 f916 	bl	840e4 <_malloc_r>
   83eb8:	f8dd c000 	ldr.w	ip, [sp]
   83ebc:	4683      	mov	fp, r0
   83ebe:	2800      	cmp	r0, #0
   83ec0:	d062      	beq.n	83f88 <__sfvwrite_r+0x308>
   83ec2:	4662      	mov	r2, ip
   83ec4:	6921      	ldr	r1, [r4, #16]
   83ec6:	f8cd c000 	str.w	ip, [sp]
   83eca:	f000 fbf1 	bl	846b0 <memcpy>
   83ece:	89a2      	ldrh	r2, [r4, #12]
   83ed0:	f8dd c000 	ldr.w	ip, [sp]
   83ed4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   83ed8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   83edc:	81a2      	strh	r2, [r4, #12]
   83ede:	eb0b 000c 	add.w	r0, fp, ip
   83ee2:	ebcc 0207 	rsb	r2, ip, r7
   83ee6:	f8c4 b010 	str.w	fp, [r4, #16]
   83eea:	6167      	str	r7, [r4, #20]
   83eec:	6020      	str	r0, [r4, #0]
   83eee:	60a2      	str	r2, [r4, #8]
   83ef0:	4647      	mov	r7, r8
   83ef2:	46c3      	mov	fp, r8
   83ef4:	e717      	b.n	83d26 <__sfvwrite_r+0xa6>
   83ef6:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   83efa:	4590      	cmp	r8, r2
   83efc:	bf38      	it	cc
   83efe:	4642      	movcc	r2, r8
   83f00:	fb92 f2f3 	sdiv	r2, r2, r3
   83f04:	fb02 f303 	mul.w	r3, r2, r3
   83f08:	6a67      	ldr	r7, [r4, #36]	; 0x24
   83f0a:	4648      	mov	r0, r9
   83f0c:	69e1      	ldr	r1, [r4, #28]
   83f0e:	4652      	mov	r2, sl
   83f10:	47b8      	blx	r7
   83f12:	2800      	cmp	r0, #0
   83f14:	f77f af31 	ble.w	83d7a <__sfvwrite_r+0xfa>
   83f18:	4602      	mov	r2, r0
   83f1a:	e710      	b.n	83d3e <__sfvwrite_r+0xbe>
   83f1c:	4662      	mov	r2, ip
   83f1e:	4659      	mov	r1, fp
   83f20:	f8cd c000 	str.w	ip, [sp]
   83f24:	f000 fc3a 	bl	8479c <memmove>
   83f28:	f8dd c000 	ldr.w	ip, [sp]
   83f2c:	6823      	ldr	r3, [r4, #0]
   83f2e:	4648      	mov	r0, r9
   83f30:	4463      	add	r3, ip
   83f32:	6023      	str	r3, [r4, #0]
   83f34:	4621      	mov	r1, r4
   83f36:	f8cd c000 	str.w	ip, [sp]
   83f3a:	f7ff fc75 	bl	83828 <_fflush_r>
   83f3e:	f8dd c000 	ldr.w	ip, [sp]
   83f42:	2800      	cmp	r0, #0
   83f44:	f47f af19 	bne.w	83d7a <__sfvwrite_r+0xfa>
   83f48:	4667      	mov	r7, ip
   83f4a:	e743      	b.n	83dd4 <__sfvwrite_r+0x154>
   83f4c:	4648      	mov	r0, r9
   83f4e:	f8cd c000 	str.w	ip, [sp]
   83f52:	f000 fc8d 	bl	84870 <_realloc_r>
   83f56:	f8dd c000 	ldr.w	ip, [sp]
   83f5a:	4683      	mov	fp, r0
   83f5c:	2800      	cmp	r0, #0
   83f5e:	d1be      	bne.n	83ede <__sfvwrite_r+0x25e>
   83f60:	4648      	mov	r0, r9
   83f62:	6921      	ldr	r1, [r4, #16]
   83f64:	f7ff fdc0 	bl	83ae8 <_free_r>
   83f68:	89a3      	ldrh	r3, [r4, #12]
   83f6a:	220c      	movs	r2, #12
   83f6c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   83f70:	b29b      	uxth	r3, r3
   83f72:	f8c9 2000 	str.w	r2, [r9]
   83f76:	e701      	b.n	83d7c <__sfvwrite_r+0xfc>
   83f78:	2701      	movs	r7, #1
   83f7a:	f108 0a01 	add.w	sl, r8, #1
   83f7e:	9701      	str	r7, [sp, #4]
   83f80:	e70e      	b.n	83da0 <__sfvwrite_r+0x120>
   83f82:	f04f 30ff 	mov.w	r0, #4294967295
   83f86:	e6aa      	b.n	83cde <__sfvwrite_r+0x5e>
   83f88:	230c      	movs	r3, #12
   83f8a:	f8c9 3000 	str.w	r3, [r9]
   83f8e:	89a3      	ldrh	r3, [r4, #12]
   83f90:	e6f4      	b.n	83d7c <__sfvwrite_r+0xfc>
   83f92:	bf00      	nop
   83f94:	7ffffc00 	.word	0x7ffffc00

00083f98 <_fwalk>:
   83f98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83f9c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   83fa0:	4688      	mov	r8, r1
   83fa2:	d019      	beq.n	83fd8 <_fwalk+0x40>
   83fa4:	2600      	movs	r6, #0
   83fa6:	687d      	ldr	r5, [r7, #4]
   83fa8:	68bc      	ldr	r4, [r7, #8]
   83faa:	3d01      	subs	r5, #1
   83fac:	d40e      	bmi.n	83fcc <_fwalk+0x34>
   83fae:	89a3      	ldrh	r3, [r4, #12]
   83fb0:	3d01      	subs	r5, #1
   83fb2:	2b01      	cmp	r3, #1
   83fb4:	d906      	bls.n	83fc4 <_fwalk+0x2c>
   83fb6:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   83fba:	4620      	mov	r0, r4
   83fbc:	3301      	adds	r3, #1
   83fbe:	d001      	beq.n	83fc4 <_fwalk+0x2c>
   83fc0:	47c0      	blx	r8
   83fc2:	4306      	orrs	r6, r0
   83fc4:	1c6b      	adds	r3, r5, #1
   83fc6:	f104 0468 	add.w	r4, r4, #104	; 0x68
   83fca:	d1f0      	bne.n	83fae <_fwalk+0x16>
   83fcc:	683f      	ldr	r7, [r7, #0]
   83fce:	2f00      	cmp	r7, #0
   83fd0:	d1e9      	bne.n	83fa6 <_fwalk+0xe>
   83fd2:	4630      	mov	r0, r6
   83fd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83fd8:	463e      	mov	r6, r7
   83fda:	4630      	mov	r0, r6
   83fdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00083fe0 <__locale_charset>:
   83fe0:	4800      	ldr	r0, [pc, #0]	; (83fe4 <__locale_charset+0x4>)
   83fe2:	4770      	bx	lr
   83fe4:	20070574 	.word	0x20070574

00083fe8 <__locale_mb_cur_max>:
   83fe8:	4b01      	ldr	r3, [pc, #4]	; (83ff0 <__locale_mb_cur_max+0x8>)
   83fea:	6818      	ldr	r0, [r3, #0]
   83fec:	4770      	bx	lr
   83fee:	bf00      	nop
   83ff0:	20070594 	.word	0x20070594

00083ff4 <__smakebuf_r>:
   83ff4:	b5f0      	push	{r4, r5, r6, r7, lr}
   83ff6:	898b      	ldrh	r3, [r1, #12]
   83ff8:	b091      	sub	sp, #68	; 0x44
   83ffa:	b29a      	uxth	r2, r3
   83ffc:	0796      	lsls	r6, r2, #30
   83ffe:	460c      	mov	r4, r1
   84000:	4605      	mov	r5, r0
   84002:	d437      	bmi.n	84074 <__smakebuf_r+0x80>
   84004:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84008:	2900      	cmp	r1, #0
   8400a:	db17      	blt.n	8403c <__smakebuf_r+0x48>
   8400c:	aa01      	add	r2, sp, #4
   8400e:	f000 ffdf 	bl	84fd0 <_fstat_r>
   84012:	2800      	cmp	r0, #0
   84014:	db10      	blt.n	84038 <__smakebuf_r+0x44>
   84016:	9b02      	ldr	r3, [sp, #8]
   84018:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   8401c:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   84020:	424f      	negs	r7, r1
   84022:	414f      	adcs	r7, r1
   84024:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   84028:	d02c      	beq.n	84084 <__smakebuf_r+0x90>
   8402a:	89a3      	ldrh	r3, [r4, #12]
   8402c:	f44f 6680 	mov.w	r6, #1024	; 0x400
   84030:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   84034:	81a3      	strh	r3, [r4, #12]
   84036:	e00b      	b.n	84050 <__smakebuf_r+0x5c>
   84038:	89a3      	ldrh	r3, [r4, #12]
   8403a:	b29a      	uxth	r2, r3
   8403c:	f012 0f80 	tst.w	r2, #128	; 0x80
   84040:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   84044:	81a3      	strh	r3, [r4, #12]
   84046:	bf14      	ite	ne
   84048:	2640      	movne	r6, #64	; 0x40
   8404a:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   8404e:	2700      	movs	r7, #0
   84050:	4628      	mov	r0, r5
   84052:	4631      	mov	r1, r6
   84054:	f000 f846 	bl	840e4 <_malloc_r>
   84058:	89a3      	ldrh	r3, [r4, #12]
   8405a:	2800      	cmp	r0, #0
   8405c:	d029      	beq.n	840b2 <__smakebuf_r+0xbe>
   8405e:	4a1b      	ldr	r2, [pc, #108]	; (840cc <__smakebuf_r+0xd8>)
   84060:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   84064:	63ea      	str	r2, [r5, #60]	; 0x3c
   84066:	81a3      	strh	r3, [r4, #12]
   84068:	6020      	str	r0, [r4, #0]
   8406a:	6120      	str	r0, [r4, #16]
   8406c:	6166      	str	r6, [r4, #20]
   8406e:	b9a7      	cbnz	r7, 8409a <__smakebuf_r+0xa6>
   84070:	b011      	add	sp, #68	; 0x44
   84072:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84074:	f101 0343 	add.w	r3, r1, #67	; 0x43
   84078:	2201      	movs	r2, #1
   8407a:	600b      	str	r3, [r1, #0]
   8407c:	610b      	str	r3, [r1, #16]
   8407e:	614a      	str	r2, [r1, #20]
   84080:	b011      	add	sp, #68	; 0x44
   84082:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84084:	4a12      	ldr	r2, [pc, #72]	; (840d0 <__smakebuf_r+0xdc>)
   84086:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   84088:	4293      	cmp	r3, r2
   8408a:	d1ce      	bne.n	8402a <__smakebuf_r+0x36>
   8408c:	89a3      	ldrh	r3, [r4, #12]
   8408e:	f44f 6680 	mov.w	r6, #1024	; 0x400
   84092:	4333      	orrs	r3, r6
   84094:	81a3      	strh	r3, [r4, #12]
   84096:	64e6      	str	r6, [r4, #76]	; 0x4c
   84098:	e7da      	b.n	84050 <__smakebuf_r+0x5c>
   8409a:	4628      	mov	r0, r5
   8409c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   840a0:	f000 ffaa 	bl	84ff8 <_isatty_r>
   840a4:	2800      	cmp	r0, #0
   840a6:	d0e3      	beq.n	84070 <__smakebuf_r+0x7c>
   840a8:	89a3      	ldrh	r3, [r4, #12]
   840aa:	f043 0301 	orr.w	r3, r3, #1
   840ae:	81a3      	strh	r3, [r4, #12]
   840b0:	e7de      	b.n	84070 <__smakebuf_r+0x7c>
   840b2:	059a      	lsls	r2, r3, #22
   840b4:	d4dc      	bmi.n	84070 <__smakebuf_r+0x7c>
   840b6:	f104 0243 	add.w	r2, r4, #67	; 0x43
   840ba:	f043 0302 	orr.w	r3, r3, #2
   840be:	2101      	movs	r1, #1
   840c0:	81a3      	strh	r3, [r4, #12]
   840c2:	6022      	str	r2, [r4, #0]
   840c4:	6122      	str	r2, [r4, #16]
   840c6:	6161      	str	r1, [r4, #20]
   840c8:	e7d2      	b.n	84070 <__smakebuf_r+0x7c>
   840ca:	bf00      	nop
   840cc:	00083855 	.word	0x00083855
   840d0:	00084cb1 	.word	0x00084cb1

000840d4 <malloc>:
   840d4:	4b02      	ldr	r3, [pc, #8]	; (840e0 <malloc+0xc>)
   840d6:	4601      	mov	r1, r0
   840d8:	6818      	ldr	r0, [r3, #0]
   840da:	f000 b803 	b.w	840e4 <_malloc_r>
   840de:	bf00      	nop
   840e0:	20070570 	.word	0x20070570

000840e4 <_malloc_r>:
   840e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   840e8:	f101 050b 	add.w	r5, r1, #11
   840ec:	2d16      	cmp	r5, #22
   840ee:	b083      	sub	sp, #12
   840f0:	4606      	mov	r6, r0
   840f2:	d927      	bls.n	84144 <_malloc_r+0x60>
   840f4:	f035 0507 	bics.w	r5, r5, #7
   840f8:	d427      	bmi.n	8414a <_malloc_r+0x66>
   840fa:	42a9      	cmp	r1, r5
   840fc:	d825      	bhi.n	8414a <_malloc_r+0x66>
   840fe:	4630      	mov	r0, r6
   84100:	f000 fbb2 	bl	84868 <__malloc_lock>
   84104:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   84108:	d226      	bcs.n	84158 <_malloc_r+0x74>
   8410a:	4fc1      	ldr	r7, [pc, #772]	; (84410 <_malloc_r+0x32c>)
   8410c:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   84110:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   84114:	68dc      	ldr	r4, [r3, #12]
   84116:	429c      	cmp	r4, r3
   84118:	f000 81d2 	beq.w	844c0 <_malloc_r+0x3dc>
   8411c:	6863      	ldr	r3, [r4, #4]
   8411e:	68e2      	ldr	r2, [r4, #12]
   84120:	f023 0303 	bic.w	r3, r3, #3
   84124:	4423      	add	r3, r4
   84126:	6858      	ldr	r0, [r3, #4]
   84128:	68a1      	ldr	r1, [r4, #8]
   8412a:	f040 0501 	orr.w	r5, r0, #1
   8412e:	60ca      	str	r2, [r1, #12]
   84130:	4630      	mov	r0, r6
   84132:	6091      	str	r1, [r2, #8]
   84134:	605d      	str	r5, [r3, #4]
   84136:	f000 fb99 	bl	8486c <__malloc_unlock>
   8413a:	3408      	adds	r4, #8
   8413c:	4620      	mov	r0, r4
   8413e:	b003      	add	sp, #12
   84140:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84144:	2510      	movs	r5, #16
   84146:	42a9      	cmp	r1, r5
   84148:	d9d9      	bls.n	840fe <_malloc_r+0x1a>
   8414a:	2400      	movs	r4, #0
   8414c:	230c      	movs	r3, #12
   8414e:	4620      	mov	r0, r4
   84150:	6033      	str	r3, [r6, #0]
   84152:	b003      	add	sp, #12
   84154:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84158:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   8415c:	f000 8089 	beq.w	84272 <_malloc_r+0x18e>
   84160:	f1bc 0f04 	cmp.w	ip, #4
   84164:	f200 8160 	bhi.w	84428 <_malloc_r+0x344>
   84168:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   8416c:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   84170:	ea4f 014c 	mov.w	r1, ip, lsl #1
   84174:	4fa6      	ldr	r7, [pc, #664]	; (84410 <_malloc_r+0x32c>)
   84176:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   8417a:	68cc      	ldr	r4, [r1, #12]
   8417c:	42a1      	cmp	r1, r4
   8417e:	d105      	bne.n	8418c <_malloc_r+0xa8>
   84180:	e00c      	b.n	8419c <_malloc_r+0xb8>
   84182:	2b00      	cmp	r3, #0
   84184:	da79      	bge.n	8427a <_malloc_r+0x196>
   84186:	68e4      	ldr	r4, [r4, #12]
   84188:	42a1      	cmp	r1, r4
   8418a:	d007      	beq.n	8419c <_malloc_r+0xb8>
   8418c:	6862      	ldr	r2, [r4, #4]
   8418e:	f022 0203 	bic.w	r2, r2, #3
   84192:	1b53      	subs	r3, r2, r5
   84194:	2b0f      	cmp	r3, #15
   84196:	ddf4      	ble.n	84182 <_malloc_r+0x9e>
   84198:	f10c 3cff 	add.w	ip, ip, #4294967295
   8419c:	f10c 0c01 	add.w	ip, ip, #1
   841a0:	4b9b      	ldr	r3, [pc, #620]	; (84410 <_malloc_r+0x32c>)
   841a2:	693c      	ldr	r4, [r7, #16]
   841a4:	f103 0e08 	add.w	lr, r3, #8
   841a8:	4574      	cmp	r4, lr
   841aa:	f000 817e 	beq.w	844aa <_malloc_r+0x3c6>
   841ae:	6861      	ldr	r1, [r4, #4]
   841b0:	f021 0103 	bic.w	r1, r1, #3
   841b4:	1b4a      	subs	r2, r1, r5
   841b6:	2a0f      	cmp	r2, #15
   841b8:	f300 8164 	bgt.w	84484 <_malloc_r+0x3a0>
   841bc:	2a00      	cmp	r2, #0
   841be:	f8c3 e014 	str.w	lr, [r3, #20]
   841c2:	f8c3 e010 	str.w	lr, [r3, #16]
   841c6:	da69      	bge.n	8429c <_malloc_r+0x1b8>
   841c8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   841cc:	f080 813a 	bcs.w	84444 <_malloc_r+0x360>
   841d0:	08c9      	lsrs	r1, r1, #3
   841d2:	108a      	asrs	r2, r1, #2
   841d4:	f04f 0801 	mov.w	r8, #1
   841d8:	fa08 f802 	lsl.w	r8, r8, r2
   841dc:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   841e0:	685a      	ldr	r2, [r3, #4]
   841e2:	6888      	ldr	r0, [r1, #8]
   841e4:	ea48 0202 	orr.w	r2, r8, r2
   841e8:	60a0      	str	r0, [r4, #8]
   841ea:	60e1      	str	r1, [r4, #12]
   841ec:	605a      	str	r2, [r3, #4]
   841ee:	608c      	str	r4, [r1, #8]
   841f0:	60c4      	str	r4, [r0, #12]
   841f2:	ea4f 03ac 	mov.w	r3, ip, asr #2
   841f6:	2001      	movs	r0, #1
   841f8:	4098      	lsls	r0, r3
   841fa:	4290      	cmp	r0, r2
   841fc:	d85b      	bhi.n	842b6 <_malloc_r+0x1d2>
   841fe:	4202      	tst	r2, r0
   84200:	d106      	bne.n	84210 <_malloc_r+0x12c>
   84202:	f02c 0c03 	bic.w	ip, ip, #3
   84206:	0040      	lsls	r0, r0, #1
   84208:	4202      	tst	r2, r0
   8420a:	f10c 0c04 	add.w	ip, ip, #4
   8420e:	d0fa      	beq.n	84206 <_malloc_r+0x122>
   84210:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   84214:	4644      	mov	r4, r8
   84216:	46e1      	mov	r9, ip
   84218:	68e3      	ldr	r3, [r4, #12]
   8421a:	429c      	cmp	r4, r3
   8421c:	d107      	bne.n	8422e <_malloc_r+0x14a>
   8421e:	e146      	b.n	844ae <_malloc_r+0x3ca>
   84220:	2a00      	cmp	r2, #0
   84222:	f280 8157 	bge.w	844d4 <_malloc_r+0x3f0>
   84226:	68db      	ldr	r3, [r3, #12]
   84228:	429c      	cmp	r4, r3
   8422a:	f000 8140 	beq.w	844ae <_malloc_r+0x3ca>
   8422e:	6859      	ldr	r1, [r3, #4]
   84230:	f021 0103 	bic.w	r1, r1, #3
   84234:	1b4a      	subs	r2, r1, r5
   84236:	2a0f      	cmp	r2, #15
   84238:	ddf2      	ble.n	84220 <_malloc_r+0x13c>
   8423a:	461c      	mov	r4, r3
   8423c:	f854 cf08 	ldr.w	ip, [r4, #8]!
   84240:	68d9      	ldr	r1, [r3, #12]
   84242:	f045 0901 	orr.w	r9, r5, #1
   84246:	f042 0801 	orr.w	r8, r2, #1
   8424a:	441d      	add	r5, r3
   8424c:	f8c3 9004 	str.w	r9, [r3, #4]
   84250:	4630      	mov	r0, r6
   84252:	f8cc 100c 	str.w	r1, [ip, #12]
   84256:	f8c1 c008 	str.w	ip, [r1, #8]
   8425a:	617d      	str	r5, [r7, #20]
   8425c:	613d      	str	r5, [r7, #16]
   8425e:	f8c5 e00c 	str.w	lr, [r5, #12]
   84262:	f8c5 e008 	str.w	lr, [r5, #8]
   84266:	f8c5 8004 	str.w	r8, [r5, #4]
   8426a:	50aa      	str	r2, [r5, r2]
   8426c:	f000 fafe 	bl	8486c <__malloc_unlock>
   84270:	e764      	b.n	8413c <_malloc_r+0x58>
   84272:	217e      	movs	r1, #126	; 0x7e
   84274:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   84278:	e77c      	b.n	84174 <_malloc_r+0x90>
   8427a:	4422      	add	r2, r4
   8427c:	6850      	ldr	r0, [r2, #4]
   8427e:	68e3      	ldr	r3, [r4, #12]
   84280:	68a1      	ldr	r1, [r4, #8]
   84282:	f040 0501 	orr.w	r5, r0, #1
   84286:	60cb      	str	r3, [r1, #12]
   84288:	4630      	mov	r0, r6
   8428a:	6099      	str	r1, [r3, #8]
   8428c:	6055      	str	r5, [r2, #4]
   8428e:	f000 faed 	bl	8486c <__malloc_unlock>
   84292:	3408      	adds	r4, #8
   84294:	4620      	mov	r0, r4
   84296:	b003      	add	sp, #12
   84298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8429c:	4421      	add	r1, r4
   8429e:	684b      	ldr	r3, [r1, #4]
   842a0:	4630      	mov	r0, r6
   842a2:	f043 0301 	orr.w	r3, r3, #1
   842a6:	604b      	str	r3, [r1, #4]
   842a8:	f000 fae0 	bl	8486c <__malloc_unlock>
   842ac:	3408      	adds	r4, #8
   842ae:	4620      	mov	r0, r4
   842b0:	b003      	add	sp, #12
   842b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   842b6:	68bc      	ldr	r4, [r7, #8]
   842b8:	6863      	ldr	r3, [r4, #4]
   842ba:	f023 0903 	bic.w	r9, r3, #3
   842be:	45a9      	cmp	r9, r5
   842c0:	d304      	bcc.n	842cc <_malloc_r+0x1e8>
   842c2:	ebc5 0309 	rsb	r3, r5, r9
   842c6:	2b0f      	cmp	r3, #15
   842c8:	f300 8091 	bgt.w	843ee <_malloc_r+0x30a>
   842cc:	4b51      	ldr	r3, [pc, #324]	; (84414 <_malloc_r+0x330>)
   842ce:	4a52      	ldr	r2, [pc, #328]	; (84418 <_malloc_r+0x334>)
   842d0:	6819      	ldr	r1, [r3, #0]
   842d2:	6813      	ldr	r3, [r2, #0]
   842d4:	eb05 0a01 	add.w	sl, r5, r1
   842d8:	3301      	adds	r3, #1
   842da:	eb04 0b09 	add.w	fp, r4, r9
   842de:	f000 8161 	beq.w	845a4 <_malloc_r+0x4c0>
   842e2:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   842e6:	f10a 0a0f 	add.w	sl, sl, #15
   842ea:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   842ee:	f02a 0a0f 	bic.w	sl, sl, #15
   842f2:	4630      	mov	r0, r6
   842f4:	4651      	mov	r1, sl
   842f6:	9201      	str	r2, [sp, #4]
   842f8:	f000 fc9a 	bl	84c30 <_sbrk_r>
   842fc:	f1b0 3fff 	cmp.w	r0, #4294967295
   84300:	4680      	mov	r8, r0
   84302:	9a01      	ldr	r2, [sp, #4]
   84304:	f000 8101 	beq.w	8450a <_malloc_r+0x426>
   84308:	4583      	cmp	fp, r0
   8430a:	f200 80fb 	bhi.w	84504 <_malloc_r+0x420>
   8430e:	f8df c114 	ldr.w	ip, [pc, #276]	; 84424 <_malloc_r+0x340>
   84312:	45c3      	cmp	fp, r8
   84314:	f8dc 3000 	ldr.w	r3, [ip]
   84318:	4453      	add	r3, sl
   8431a:	f8cc 3000 	str.w	r3, [ip]
   8431e:	f000 814a 	beq.w	845b6 <_malloc_r+0x4d2>
   84322:	6812      	ldr	r2, [r2, #0]
   84324:	493c      	ldr	r1, [pc, #240]	; (84418 <_malloc_r+0x334>)
   84326:	3201      	adds	r2, #1
   84328:	bf1b      	ittet	ne
   8432a:	ebcb 0b08 	rsbne	fp, fp, r8
   8432e:	445b      	addne	r3, fp
   84330:	f8c1 8000 	streq.w	r8, [r1]
   84334:	f8cc 3000 	strne.w	r3, [ip]
   84338:	f018 0307 	ands.w	r3, r8, #7
   8433c:	f000 8114 	beq.w	84568 <_malloc_r+0x484>
   84340:	f1c3 0208 	rsb	r2, r3, #8
   84344:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   84348:	4490      	add	r8, r2
   8434a:	3308      	adds	r3, #8
   8434c:	44c2      	add	sl, r8
   8434e:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   84352:	ebca 0a03 	rsb	sl, sl, r3
   84356:	4651      	mov	r1, sl
   84358:	4630      	mov	r0, r6
   8435a:	f8cd c004 	str.w	ip, [sp, #4]
   8435e:	f000 fc67 	bl	84c30 <_sbrk_r>
   84362:	1c43      	adds	r3, r0, #1
   84364:	f8dd c004 	ldr.w	ip, [sp, #4]
   84368:	f000 8135 	beq.w	845d6 <_malloc_r+0x4f2>
   8436c:	ebc8 0200 	rsb	r2, r8, r0
   84370:	4452      	add	r2, sl
   84372:	f042 0201 	orr.w	r2, r2, #1
   84376:	f8dc 3000 	ldr.w	r3, [ip]
   8437a:	42bc      	cmp	r4, r7
   8437c:	4453      	add	r3, sl
   8437e:	f8c7 8008 	str.w	r8, [r7, #8]
   84382:	f8cc 3000 	str.w	r3, [ip]
   84386:	f8c8 2004 	str.w	r2, [r8, #4]
   8438a:	f8df a098 	ldr.w	sl, [pc, #152]	; 84424 <_malloc_r+0x340>
   8438e:	d015      	beq.n	843bc <_malloc_r+0x2d8>
   84390:	f1b9 0f0f 	cmp.w	r9, #15
   84394:	f240 80eb 	bls.w	8456e <_malloc_r+0x48a>
   84398:	6861      	ldr	r1, [r4, #4]
   8439a:	f1a9 020c 	sub.w	r2, r9, #12
   8439e:	f022 0207 	bic.w	r2, r2, #7
   843a2:	f001 0101 	and.w	r1, r1, #1
   843a6:	ea42 0e01 	orr.w	lr, r2, r1
   843aa:	2005      	movs	r0, #5
   843ac:	18a1      	adds	r1, r4, r2
   843ae:	2a0f      	cmp	r2, #15
   843b0:	f8c4 e004 	str.w	lr, [r4, #4]
   843b4:	6048      	str	r0, [r1, #4]
   843b6:	6088      	str	r0, [r1, #8]
   843b8:	f200 8111 	bhi.w	845de <_malloc_r+0x4fa>
   843bc:	4a17      	ldr	r2, [pc, #92]	; (8441c <_malloc_r+0x338>)
   843be:	68bc      	ldr	r4, [r7, #8]
   843c0:	6811      	ldr	r1, [r2, #0]
   843c2:	428b      	cmp	r3, r1
   843c4:	bf88      	it	hi
   843c6:	6013      	strhi	r3, [r2, #0]
   843c8:	4a15      	ldr	r2, [pc, #84]	; (84420 <_malloc_r+0x33c>)
   843ca:	6811      	ldr	r1, [r2, #0]
   843cc:	428b      	cmp	r3, r1
   843ce:	bf88      	it	hi
   843d0:	6013      	strhi	r3, [r2, #0]
   843d2:	6862      	ldr	r2, [r4, #4]
   843d4:	f022 0203 	bic.w	r2, r2, #3
   843d8:	4295      	cmp	r5, r2
   843da:	ebc5 0302 	rsb	r3, r5, r2
   843de:	d801      	bhi.n	843e4 <_malloc_r+0x300>
   843e0:	2b0f      	cmp	r3, #15
   843e2:	dc04      	bgt.n	843ee <_malloc_r+0x30a>
   843e4:	4630      	mov	r0, r6
   843e6:	f000 fa41 	bl	8486c <__malloc_unlock>
   843ea:	2400      	movs	r4, #0
   843ec:	e6a6      	b.n	8413c <_malloc_r+0x58>
   843ee:	f045 0201 	orr.w	r2, r5, #1
   843f2:	f043 0301 	orr.w	r3, r3, #1
   843f6:	4425      	add	r5, r4
   843f8:	6062      	str	r2, [r4, #4]
   843fa:	4630      	mov	r0, r6
   843fc:	60bd      	str	r5, [r7, #8]
   843fe:	606b      	str	r3, [r5, #4]
   84400:	f000 fa34 	bl	8486c <__malloc_unlock>
   84404:	3408      	adds	r4, #8
   84406:	4620      	mov	r0, r4
   84408:	b003      	add	sp, #12
   8440a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8440e:	bf00      	nop
   84410:	20070598 	.word	0x20070598
   84414:	20070b08 	.word	0x20070b08
   84418:	200709a4 	.word	0x200709a4
   8441c:	20070b04 	.word	0x20070b04
   84420:	20070b00 	.word	0x20070b00
   84424:	20070b0c 	.word	0x20070b0c
   84428:	f1bc 0f14 	cmp.w	ip, #20
   8442c:	d961      	bls.n	844f2 <_malloc_r+0x40e>
   8442e:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   84432:	f200 808f 	bhi.w	84554 <_malloc_r+0x470>
   84436:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   8443a:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   8443e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   84442:	e697      	b.n	84174 <_malloc_r+0x90>
   84444:	0a4b      	lsrs	r3, r1, #9
   84446:	2b04      	cmp	r3, #4
   84448:	d958      	bls.n	844fc <_malloc_r+0x418>
   8444a:	2b14      	cmp	r3, #20
   8444c:	f200 80ad 	bhi.w	845aa <_malloc_r+0x4c6>
   84450:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   84454:	0050      	lsls	r0, r2, #1
   84456:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   8445a:	6883      	ldr	r3, [r0, #8]
   8445c:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 84618 <_malloc_r+0x534>
   84460:	4283      	cmp	r3, r0
   84462:	f000 808a 	beq.w	8457a <_malloc_r+0x496>
   84466:	685a      	ldr	r2, [r3, #4]
   84468:	f022 0203 	bic.w	r2, r2, #3
   8446c:	4291      	cmp	r1, r2
   8446e:	d202      	bcs.n	84476 <_malloc_r+0x392>
   84470:	689b      	ldr	r3, [r3, #8]
   84472:	4298      	cmp	r0, r3
   84474:	d1f7      	bne.n	84466 <_malloc_r+0x382>
   84476:	68d9      	ldr	r1, [r3, #12]
   84478:	687a      	ldr	r2, [r7, #4]
   8447a:	60e1      	str	r1, [r4, #12]
   8447c:	60a3      	str	r3, [r4, #8]
   8447e:	608c      	str	r4, [r1, #8]
   84480:	60dc      	str	r4, [r3, #12]
   84482:	e6b6      	b.n	841f2 <_malloc_r+0x10e>
   84484:	f045 0701 	orr.w	r7, r5, #1
   84488:	f042 0101 	orr.w	r1, r2, #1
   8448c:	4425      	add	r5, r4
   8448e:	6067      	str	r7, [r4, #4]
   84490:	4630      	mov	r0, r6
   84492:	615d      	str	r5, [r3, #20]
   84494:	611d      	str	r5, [r3, #16]
   84496:	f8c5 e00c 	str.w	lr, [r5, #12]
   8449a:	f8c5 e008 	str.w	lr, [r5, #8]
   8449e:	6069      	str	r1, [r5, #4]
   844a0:	50aa      	str	r2, [r5, r2]
   844a2:	3408      	adds	r4, #8
   844a4:	f000 f9e2 	bl	8486c <__malloc_unlock>
   844a8:	e648      	b.n	8413c <_malloc_r+0x58>
   844aa:	685a      	ldr	r2, [r3, #4]
   844ac:	e6a1      	b.n	841f2 <_malloc_r+0x10e>
   844ae:	f109 0901 	add.w	r9, r9, #1
   844b2:	f019 0f03 	tst.w	r9, #3
   844b6:	f104 0408 	add.w	r4, r4, #8
   844ba:	f47f aead 	bne.w	84218 <_malloc_r+0x134>
   844be:	e02d      	b.n	8451c <_malloc_r+0x438>
   844c0:	f104 0308 	add.w	r3, r4, #8
   844c4:	6964      	ldr	r4, [r4, #20]
   844c6:	42a3      	cmp	r3, r4
   844c8:	bf08      	it	eq
   844ca:	f10c 0c02 	addeq.w	ip, ip, #2
   844ce:	f43f ae67 	beq.w	841a0 <_malloc_r+0xbc>
   844d2:	e623      	b.n	8411c <_malloc_r+0x38>
   844d4:	4419      	add	r1, r3
   844d6:	6848      	ldr	r0, [r1, #4]
   844d8:	461c      	mov	r4, r3
   844da:	f854 2f08 	ldr.w	r2, [r4, #8]!
   844de:	68db      	ldr	r3, [r3, #12]
   844e0:	f040 0501 	orr.w	r5, r0, #1
   844e4:	604d      	str	r5, [r1, #4]
   844e6:	4630      	mov	r0, r6
   844e8:	60d3      	str	r3, [r2, #12]
   844ea:	609a      	str	r2, [r3, #8]
   844ec:	f000 f9be 	bl	8486c <__malloc_unlock>
   844f0:	e624      	b.n	8413c <_malloc_r+0x58>
   844f2:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   844f6:	ea4f 014c 	mov.w	r1, ip, lsl #1
   844fa:	e63b      	b.n	84174 <_malloc_r+0x90>
   844fc:	098a      	lsrs	r2, r1, #6
   844fe:	3238      	adds	r2, #56	; 0x38
   84500:	0050      	lsls	r0, r2, #1
   84502:	e7a8      	b.n	84456 <_malloc_r+0x372>
   84504:	42bc      	cmp	r4, r7
   84506:	f43f af02 	beq.w	8430e <_malloc_r+0x22a>
   8450a:	68bc      	ldr	r4, [r7, #8]
   8450c:	6862      	ldr	r2, [r4, #4]
   8450e:	f022 0203 	bic.w	r2, r2, #3
   84512:	e761      	b.n	843d8 <_malloc_r+0x2f4>
   84514:	f8d8 8000 	ldr.w	r8, [r8]
   84518:	4598      	cmp	r8, r3
   8451a:	d17a      	bne.n	84612 <_malloc_r+0x52e>
   8451c:	f01c 0f03 	tst.w	ip, #3
   84520:	f1a8 0308 	sub.w	r3, r8, #8
   84524:	f10c 3cff 	add.w	ip, ip, #4294967295
   84528:	d1f4      	bne.n	84514 <_malloc_r+0x430>
   8452a:	687b      	ldr	r3, [r7, #4]
   8452c:	ea23 0300 	bic.w	r3, r3, r0
   84530:	607b      	str	r3, [r7, #4]
   84532:	0040      	lsls	r0, r0, #1
   84534:	4298      	cmp	r0, r3
   84536:	f63f aebe 	bhi.w	842b6 <_malloc_r+0x1d2>
   8453a:	2800      	cmp	r0, #0
   8453c:	f43f aebb 	beq.w	842b6 <_malloc_r+0x1d2>
   84540:	4203      	tst	r3, r0
   84542:	46cc      	mov	ip, r9
   84544:	f47f ae64 	bne.w	84210 <_malloc_r+0x12c>
   84548:	0040      	lsls	r0, r0, #1
   8454a:	4203      	tst	r3, r0
   8454c:	f10c 0c04 	add.w	ip, ip, #4
   84550:	d0fa      	beq.n	84548 <_malloc_r+0x464>
   84552:	e65d      	b.n	84210 <_malloc_r+0x12c>
   84554:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   84558:	d819      	bhi.n	8458e <_malloc_r+0x4aa>
   8455a:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   8455e:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   84562:	ea4f 014c 	mov.w	r1, ip, lsl #1
   84566:	e605      	b.n	84174 <_malloc_r+0x90>
   84568:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   8456c:	e6ee      	b.n	8434c <_malloc_r+0x268>
   8456e:	2301      	movs	r3, #1
   84570:	f8c8 3004 	str.w	r3, [r8, #4]
   84574:	4644      	mov	r4, r8
   84576:	2200      	movs	r2, #0
   84578:	e72e      	b.n	843d8 <_malloc_r+0x2f4>
   8457a:	1092      	asrs	r2, r2, #2
   8457c:	2001      	movs	r0, #1
   8457e:	4090      	lsls	r0, r2
   84580:	f8d8 2004 	ldr.w	r2, [r8, #4]
   84584:	4619      	mov	r1, r3
   84586:	4302      	orrs	r2, r0
   84588:	f8c8 2004 	str.w	r2, [r8, #4]
   8458c:	e775      	b.n	8447a <_malloc_r+0x396>
   8458e:	f240 5354 	movw	r3, #1364	; 0x554
   84592:	459c      	cmp	ip, r3
   84594:	d81b      	bhi.n	845ce <_malloc_r+0x4ea>
   84596:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   8459a:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   8459e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   845a2:	e5e7      	b.n	84174 <_malloc_r+0x90>
   845a4:	f10a 0a10 	add.w	sl, sl, #16
   845a8:	e6a3      	b.n	842f2 <_malloc_r+0x20e>
   845aa:	2b54      	cmp	r3, #84	; 0x54
   845ac:	d81f      	bhi.n	845ee <_malloc_r+0x50a>
   845ae:	0b0a      	lsrs	r2, r1, #12
   845b0:	326e      	adds	r2, #110	; 0x6e
   845b2:	0050      	lsls	r0, r2, #1
   845b4:	e74f      	b.n	84456 <_malloc_r+0x372>
   845b6:	f3cb 010b 	ubfx	r1, fp, #0, #12
   845ba:	2900      	cmp	r1, #0
   845bc:	f47f aeb1 	bne.w	84322 <_malloc_r+0x23e>
   845c0:	eb0a 0109 	add.w	r1, sl, r9
   845c4:	68ba      	ldr	r2, [r7, #8]
   845c6:	f041 0101 	orr.w	r1, r1, #1
   845ca:	6051      	str	r1, [r2, #4]
   845cc:	e6f6      	b.n	843bc <_malloc_r+0x2d8>
   845ce:	21fc      	movs	r1, #252	; 0xfc
   845d0:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   845d4:	e5ce      	b.n	84174 <_malloc_r+0x90>
   845d6:	2201      	movs	r2, #1
   845d8:	f04f 0a00 	mov.w	sl, #0
   845dc:	e6cb      	b.n	84376 <_malloc_r+0x292>
   845de:	f104 0108 	add.w	r1, r4, #8
   845e2:	4630      	mov	r0, r6
   845e4:	f7ff fa80 	bl	83ae8 <_free_r>
   845e8:	f8da 3000 	ldr.w	r3, [sl]
   845ec:	e6e6      	b.n	843bc <_malloc_r+0x2d8>
   845ee:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   845f2:	d803      	bhi.n	845fc <_malloc_r+0x518>
   845f4:	0bca      	lsrs	r2, r1, #15
   845f6:	3277      	adds	r2, #119	; 0x77
   845f8:	0050      	lsls	r0, r2, #1
   845fa:	e72c      	b.n	84456 <_malloc_r+0x372>
   845fc:	f240 5254 	movw	r2, #1364	; 0x554
   84600:	4293      	cmp	r3, r2
   84602:	d803      	bhi.n	8460c <_malloc_r+0x528>
   84604:	0c8a      	lsrs	r2, r1, #18
   84606:	327c      	adds	r2, #124	; 0x7c
   84608:	0050      	lsls	r0, r2, #1
   8460a:	e724      	b.n	84456 <_malloc_r+0x372>
   8460c:	20fc      	movs	r0, #252	; 0xfc
   8460e:	227e      	movs	r2, #126	; 0x7e
   84610:	e721      	b.n	84456 <_malloc_r+0x372>
   84612:	687b      	ldr	r3, [r7, #4]
   84614:	e78d      	b.n	84532 <_malloc_r+0x44e>
   84616:	bf00      	nop
   84618:	20070598 	.word	0x20070598

0008461c <memchr>:
   8461c:	0783      	lsls	r3, r0, #30
   8461e:	b470      	push	{r4, r5, r6}
   84620:	b2c9      	uxtb	r1, r1
   84622:	d040      	beq.n	846a6 <memchr+0x8a>
   84624:	1e54      	subs	r4, r2, #1
   84626:	b32a      	cbz	r2, 84674 <memchr+0x58>
   84628:	7803      	ldrb	r3, [r0, #0]
   8462a:	428b      	cmp	r3, r1
   8462c:	d023      	beq.n	84676 <memchr+0x5a>
   8462e:	1c43      	adds	r3, r0, #1
   84630:	e004      	b.n	8463c <memchr+0x20>
   84632:	b1fc      	cbz	r4, 84674 <memchr+0x58>
   84634:	7805      	ldrb	r5, [r0, #0]
   84636:	4614      	mov	r4, r2
   84638:	428d      	cmp	r5, r1
   8463a:	d01c      	beq.n	84676 <memchr+0x5a>
   8463c:	f013 0f03 	tst.w	r3, #3
   84640:	4618      	mov	r0, r3
   84642:	f104 32ff 	add.w	r2, r4, #4294967295
   84646:	f103 0301 	add.w	r3, r3, #1
   8464a:	d1f2      	bne.n	84632 <memchr+0x16>
   8464c:	2c03      	cmp	r4, #3
   8464e:	d814      	bhi.n	8467a <memchr+0x5e>
   84650:	1e65      	subs	r5, r4, #1
   84652:	b354      	cbz	r4, 846aa <memchr+0x8e>
   84654:	7803      	ldrb	r3, [r0, #0]
   84656:	428b      	cmp	r3, r1
   84658:	d00d      	beq.n	84676 <memchr+0x5a>
   8465a:	1c42      	adds	r2, r0, #1
   8465c:	2300      	movs	r3, #0
   8465e:	e002      	b.n	84666 <memchr+0x4a>
   84660:	7804      	ldrb	r4, [r0, #0]
   84662:	428c      	cmp	r4, r1
   84664:	d007      	beq.n	84676 <memchr+0x5a>
   84666:	42ab      	cmp	r3, r5
   84668:	4610      	mov	r0, r2
   8466a:	f103 0301 	add.w	r3, r3, #1
   8466e:	f102 0201 	add.w	r2, r2, #1
   84672:	d1f5      	bne.n	84660 <memchr+0x44>
   84674:	2000      	movs	r0, #0
   84676:	bc70      	pop	{r4, r5, r6}
   84678:	4770      	bx	lr
   8467a:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   8467e:	4603      	mov	r3, r0
   84680:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   84684:	681a      	ldr	r2, [r3, #0]
   84686:	4618      	mov	r0, r3
   84688:	4072      	eors	r2, r6
   8468a:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   8468e:	ea25 0202 	bic.w	r2, r5, r2
   84692:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   84696:	f103 0304 	add.w	r3, r3, #4
   8469a:	d1d9      	bne.n	84650 <memchr+0x34>
   8469c:	3c04      	subs	r4, #4
   8469e:	2c03      	cmp	r4, #3
   846a0:	4618      	mov	r0, r3
   846a2:	d8ef      	bhi.n	84684 <memchr+0x68>
   846a4:	e7d4      	b.n	84650 <memchr+0x34>
   846a6:	4614      	mov	r4, r2
   846a8:	e7d0      	b.n	8464c <memchr+0x30>
   846aa:	4620      	mov	r0, r4
   846ac:	e7e3      	b.n	84676 <memchr+0x5a>
   846ae:	bf00      	nop

000846b0 <memcpy>:
   846b0:	4684      	mov	ip, r0
   846b2:	ea41 0300 	orr.w	r3, r1, r0
   846b6:	f013 0303 	ands.w	r3, r3, #3
   846ba:	d149      	bne.n	84750 <memcpy+0xa0>
   846bc:	3a40      	subs	r2, #64	; 0x40
   846be:	d323      	bcc.n	84708 <memcpy+0x58>
   846c0:	680b      	ldr	r3, [r1, #0]
   846c2:	6003      	str	r3, [r0, #0]
   846c4:	684b      	ldr	r3, [r1, #4]
   846c6:	6043      	str	r3, [r0, #4]
   846c8:	688b      	ldr	r3, [r1, #8]
   846ca:	6083      	str	r3, [r0, #8]
   846cc:	68cb      	ldr	r3, [r1, #12]
   846ce:	60c3      	str	r3, [r0, #12]
   846d0:	690b      	ldr	r3, [r1, #16]
   846d2:	6103      	str	r3, [r0, #16]
   846d4:	694b      	ldr	r3, [r1, #20]
   846d6:	6143      	str	r3, [r0, #20]
   846d8:	698b      	ldr	r3, [r1, #24]
   846da:	6183      	str	r3, [r0, #24]
   846dc:	69cb      	ldr	r3, [r1, #28]
   846de:	61c3      	str	r3, [r0, #28]
   846e0:	6a0b      	ldr	r3, [r1, #32]
   846e2:	6203      	str	r3, [r0, #32]
   846e4:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   846e6:	6243      	str	r3, [r0, #36]	; 0x24
   846e8:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   846ea:	6283      	str	r3, [r0, #40]	; 0x28
   846ec:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   846ee:	62c3      	str	r3, [r0, #44]	; 0x2c
   846f0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   846f2:	6303      	str	r3, [r0, #48]	; 0x30
   846f4:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   846f6:	6343      	str	r3, [r0, #52]	; 0x34
   846f8:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   846fa:	6383      	str	r3, [r0, #56]	; 0x38
   846fc:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   846fe:	63c3      	str	r3, [r0, #60]	; 0x3c
   84700:	3040      	adds	r0, #64	; 0x40
   84702:	3140      	adds	r1, #64	; 0x40
   84704:	3a40      	subs	r2, #64	; 0x40
   84706:	d2db      	bcs.n	846c0 <memcpy+0x10>
   84708:	3230      	adds	r2, #48	; 0x30
   8470a:	d30b      	bcc.n	84724 <memcpy+0x74>
   8470c:	680b      	ldr	r3, [r1, #0]
   8470e:	6003      	str	r3, [r0, #0]
   84710:	684b      	ldr	r3, [r1, #4]
   84712:	6043      	str	r3, [r0, #4]
   84714:	688b      	ldr	r3, [r1, #8]
   84716:	6083      	str	r3, [r0, #8]
   84718:	68cb      	ldr	r3, [r1, #12]
   8471a:	60c3      	str	r3, [r0, #12]
   8471c:	3010      	adds	r0, #16
   8471e:	3110      	adds	r1, #16
   84720:	3a10      	subs	r2, #16
   84722:	d2f3      	bcs.n	8470c <memcpy+0x5c>
   84724:	320c      	adds	r2, #12
   84726:	d305      	bcc.n	84734 <memcpy+0x84>
   84728:	f851 3b04 	ldr.w	r3, [r1], #4
   8472c:	f840 3b04 	str.w	r3, [r0], #4
   84730:	3a04      	subs	r2, #4
   84732:	d2f9      	bcs.n	84728 <memcpy+0x78>
   84734:	3204      	adds	r2, #4
   84736:	d008      	beq.n	8474a <memcpy+0x9a>
   84738:	07d2      	lsls	r2, r2, #31
   8473a:	bf1c      	itt	ne
   8473c:	f811 3b01 	ldrbne.w	r3, [r1], #1
   84740:	f800 3b01 	strbne.w	r3, [r0], #1
   84744:	d301      	bcc.n	8474a <memcpy+0x9a>
   84746:	880b      	ldrh	r3, [r1, #0]
   84748:	8003      	strh	r3, [r0, #0]
   8474a:	4660      	mov	r0, ip
   8474c:	4770      	bx	lr
   8474e:	bf00      	nop
   84750:	2a08      	cmp	r2, #8
   84752:	d313      	bcc.n	8477c <memcpy+0xcc>
   84754:	078b      	lsls	r3, r1, #30
   84756:	d0b1      	beq.n	846bc <memcpy+0xc>
   84758:	f010 0303 	ands.w	r3, r0, #3
   8475c:	d0ae      	beq.n	846bc <memcpy+0xc>
   8475e:	f1c3 0304 	rsb	r3, r3, #4
   84762:	1ad2      	subs	r2, r2, r3
   84764:	07db      	lsls	r3, r3, #31
   84766:	bf1c      	itt	ne
   84768:	f811 3b01 	ldrbne.w	r3, [r1], #1
   8476c:	f800 3b01 	strbne.w	r3, [r0], #1
   84770:	d3a4      	bcc.n	846bc <memcpy+0xc>
   84772:	f831 3b02 	ldrh.w	r3, [r1], #2
   84776:	f820 3b02 	strh.w	r3, [r0], #2
   8477a:	e79f      	b.n	846bc <memcpy+0xc>
   8477c:	3a04      	subs	r2, #4
   8477e:	d3d9      	bcc.n	84734 <memcpy+0x84>
   84780:	3a01      	subs	r2, #1
   84782:	f811 3b01 	ldrb.w	r3, [r1], #1
   84786:	f800 3b01 	strb.w	r3, [r0], #1
   8478a:	d2f9      	bcs.n	84780 <memcpy+0xd0>
   8478c:	780b      	ldrb	r3, [r1, #0]
   8478e:	7003      	strb	r3, [r0, #0]
   84790:	784b      	ldrb	r3, [r1, #1]
   84792:	7043      	strb	r3, [r0, #1]
   84794:	788b      	ldrb	r3, [r1, #2]
   84796:	7083      	strb	r3, [r0, #2]
   84798:	4660      	mov	r0, ip
   8479a:	4770      	bx	lr

0008479c <memmove>:
   8479c:	4288      	cmp	r0, r1
   8479e:	b4f0      	push	{r4, r5, r6, r7}
   847a0:	d910      	bls.n	847c4 <memmove+0x28>
   847a2:	188c      	adds	r4, r1, r2
   847a4:	42a0      	cmp	r0, r4
   847a6:	d20d      	bcs.n	847c4 <memmove+0x28>
   847a8:	1885      	adds	r5, r0, r2
   847aa:	1e53      	subs	r3, r2, #1
   847ac:	b142      	cbz	r2, 847c0 <memmove+0x24>
   847ae:	4621      	mov	r1, r4
   847b0:	462a      	mov	r2, r5
   847b2:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   847b6:	3b01      	subs	r3, #1
   847b8:	f802 4d01 	strb.w	r4, [r2, #-1]!
   847bc:	1c5c      	adds	r4, r3, #1
   847be:	d1f8      	bne.n	847b2 <memmove+0x16>
   847c0:	bcf0      	pop	{r4, r5, r6, r7}
   847c2:	4770      	bx	lr
   847c4:	2a0f      	cmp	r2, #15
   847c6:	d944      	bls.n	84852 <memmove+0xb6>
   847c8:	ea40 0301 	orr.w	r3, r0, r1
   847cc:	079b      	lsls	r3, r3, #30
   847ce:	d144      	bne.n	8485a <memmove+0xbe>
   847d0:	f1a2 0710 	sub.w	r7, r2, #16
   847d4:	093f      	lsrs	r7, r7, #4
   847d6:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   847da:	3610      	adds	r6, #16
   847dc:	460c      	mov	r4, r1
   847de:	4603      	mov	r3, r0
   847e0:	6825      	ldr	r5, [r4, #0]
   847e2:	3310      	adds	r3, #16
   847e4:	f843 5c10 	str.w	r5, [r3, #-16]
   847e8:	6865      	ldr	r5, [r4, #4]
   847ea:	3410      	adds	r4, #16
   847ec:	f843 5c0c 	str.w	r5, [r3, #-12]
   847f0:	f854 5c08 	ldr.w	r5, [r4, #-8]
   847f4:	f843 5c08 	str.w	r5, [r3, #-8]
   847f8:	f854 5c04 	ldr.w	r5, [r4, #-4]
   847fc:	f843 5c04 	str.w	r5, [r3, #-4]
   84800:	42b3      	cmp	r3, r6
   84802:	d1ed      	bne.n	847e0 <memmove+0x44>
   84804:	1c7b      	adds	r3, r7, #1
   84806:	f002 0c0f 	and.w	ip, r2, #15
   8480a:	011b      	lsls	r3, r3, #4
   8480c:	f1bc 0f03 	cmp.w	ip, #3
   84810:	4419      	add	r1, r3
   84812:	4403      	add	r3, r0
   84814:	d923      	bls.n	8485e <memmove+0xc2>
   84816:	460e      	mov	r6, r1
   84818:	461d      	mov	r5, r3
   8481a:	4664      	mov	r4, ip
   8481c:	f856 7b04 	ldr.w	r7, [r6], #4
   84820:	3c04      	subs	r4, #4
   84822:	2c03      	cmp	r4, #3
   84824:	f845 7b04 	str.w	r7, [r5], #4
   84828:	d8f8      	bhi.n	8481c <memmove+0x80>
   8482a:	f1ac 0404 	sub.w	r4, ip, #4
   8482e:	f024 0403 	bic.w	r4, r4, #3
   84832:	3404      	adds	r4, #4
   84834:	f002 0203 	and.w	r2, r2, #3
   84838:	4423      	add	r3, r4
   8483a:	4421      	add	r1, r4
   8483c:	2a00      	cmp	r2, #0
   8483e:	d0bf      	beq.n	847c0 <memmove+0x24>
   84840:	441a      	add	r2, r3
   84842:	f811 4b01 	ldrb.w	r4, [r1], #1
   84846:	f803 4b01 	strb.w	r4, [r3], #1
   8484a:	4293      	cmp	r3, r2
   8484c:	d1f9      	bne.n	84842 <memmove+0xa6>
   8484e:	bcf0      	pop	{r4, r5, r6, r7}
   84850:	4770      	bx	lr
   84852:	4603      	mov	r3, r0
   84854:	2a00      	cmp	r2, #0
   84856:	d1f3      	bne.n	84840 <memmove+0xa4>
   84858:	e7b2      	b.n	847c0 <memmove+0x24>
   8485a:	4603      	mov	r3, r0
   8485c:	e7f0      	b.n	84840 <memmove+0xa4>
   8485e:	4662      	mov	r2, ip
   84860:	2a00      	cmp	r2, #0
   84862:	d1ed      	bne.n	84840 <memmove+0xa4>
   84864:	e7ac      	b.n	847c0 <memmove+0x24>
   84866:	bf00      	nop

00084868 <__malloc_lock>:
   84868:	4770      	bx	lr
   8486a:	bf00      	nop

0008486c <__malloc_unlock>:
   8486c:	4770      	bx	lr
   8486e:	bf00      	nop

00084870 <_realloc_r>:
   84870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84874:	460c      	mov	r4, r1
   84876:	b083      	sub	sp, #12
   84878:	4690      	mov	r8, r2
   8487a:	4681      	mov	r9, r0
   8487c:	2900      	cmp	r1, #0
   8487e:	f000 80ba 	beq.w	849f6 <_realloc_r+0x186>
   84882:	f7ff fff1 	bl	84868 <__malloc_lock>
   84886:	f108 060b 	add.w	r6, r8, #11
   8488a:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8488e:	2e16      	cmp	r6, #22
   84890:	f023 0503 	bic.w	r5, r3, #3
   84894:	f1a4 0708 	sub.w	r7, r4, #8
   84898:	d84b      	bhi.n	84932 <_realloc_r+0xc2>
   8489a:	2110      	movs	r1, #16
   8489c:	460e      	mov	r6, r1
   8489e:	45b0      	cmp	r8, r6
   848a0:	d84c      	bhi.n	8493c <_realloc_r+0xcc>
   848a2:	428d      	cmp	r5, r1
   848a4:	da51      	bge.n	8494a <_realloc_r+0xda>
   848a6:	f8df b384 	ldr.w	fp, [pc, #900]	; 84c2c <_realloc_r+0x3bc>
   848aa:	1978      	adds	r0, r7, r5
   848ac:	f8db e008 	ldr.w	lr, [fp, #8]
   848b0:	4586      	cmp	lr, r0
   848b2:	f000 80a6 	beq.w	84a02 <_realloc_r+0x192>
   848b6:	6842      	ldr	r2, [r0, #4]
   848b8:	f022 0c01 	bic.w	ip, r2, #1
   848bc:	4484      	add	ip, r0
   848be:	f8dc c004 	ldr.w	ip, [ip, #4]
   848c2:	f01c 0f01 	tst.w	ip, #1
   848c6:	d054      	beq.n	84972 <_realloc_r+0x102>
   848c8:	2200      	movs	r2, #0
   848ca:	4610      	mov	r0, r2
   848cc:	07db      	lsls	r3, r3, #31
   848ce:	d46f      	bmi.n	849b0 <_realloc_r+0x140>
   848d0:	f854 3c08 	ldr.w	r3, [r4, #-8]
   848d4:	ebc3 0a07 	rsb	sl, r3, r7
   848d8:	f8da 3004 	ldr.w	r3, [sl, #4]
   848dc:	f023 0303 	bic.w	r3, r3, #3
   848e0:	442b      	add	r3, r5
   848e2:	2800      	cmp	r0, #0
   848e4:	d062      	beq.n	849ac <_realloc_r+0x13c>
   848e6:	4570      	cmp	r0, lr
   848e8:	f000 80e9 	beq.w	84abe <_realloc_r+0x24e>
   848ec:	eb02 0e03 	add.w	lr, r2, r3
   848f0:	458e      	cmp	lr, r1
   848f2:	db5b      	blt.n	849ac <_realloc_r+0x13c>
   848f4:	68c3      	ldr	r3, [r0, #12]
   848f6:	6882      	ldr	r2, [r0, #8]
   848f8:	46d0      	mov	r8, sl
   848fa:	60d3      	str	r3, [r2, #12]
   848fc:	609a      	str	r2, [r3, #8]
   848fe:	f858 1f08 	ldr.w	r1, [r8, #8]!
   84902:	f8da 300c 	ldr.w	r3, [sl, #12]
   84906:	1f2a      	subs	r2, r5, #4
   84908:	2a24      	cmp	r2, #36	; 0x24
   8490a:	60cb      	str	r3, [r1, #12]
   8490c:	6099      	str	r1, [r3, #8]
   8490e:	f200 8123 	bhi.w	84b58 <_realloc_r+0x2e8>
   84912:	2a13      	cmp	r2, #19
   84914:	f240 80b0 	bls.w	84a78 <_realloc_r+0x208>
   84918:	6823      	ldr	r3, [r4, #0]
   8491a:	2a1b      	cmp	r2, #27
   8491c:	f8ca 3008 	str.w	r3, [sl, #8]
   84920:	6863      	ldr	r3, [r4, #4]
   84922:	f8ca 300c 	str.w	r3, [sl, #12]
   84926:	f200 812b 	bhi.w	84b80 <_realloc_r+0x310>
   8492a:	3408      	adds	r4, #8
   8492c:	f10a 0310 	add.w	r3, sl, #16
   84930:	e0a3      	b.n	84a7a <_realloc_r+0x20a>
   84932:	f026 0607 	bic.w	r6, r6, #7
   84936:	2e00      	cmp	r6, #0
   84938:	4631      	mov	r1, r6
   8493a:	dab0      	bge.n	8489e <_realloc_r+0x2e>
   8493c:	230c      	movs	r3, #12
   8493e:	2000      	movs	r0, #0
   84940:	f8c9 3000 	str.w	r3, [r9]
   84944:	b003      	add	sp, #12
   84946:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8494a:	46a0      	mov	r8, r4
   8494c:	1baa      	subs	r2, r5, r6
   8494e:	2a0f      	cmp	r2, #15
   84950:	f003 0301 	and.w	r3, r3, #1
   84954:	d81a      	bhi.n	8498c <_realloc_r+0x11c>
   84956:	432b      	orrs	r3, r5
   84958:	607b      	str	r3, [r7, #4]
   8495a:	443d      	add	r5, r7
   8495c:	686b      	ldr	r3, [r5, #4]
   8495e:	f043 0301 	orr.w	r3, r3, #1
   84962:	606b      	str	r3, [r5, #4]
   84964:	4648      	mov	r0, r9
   84966:	f7ff ff81 	bl	8486c <__malloc_unlock>
   8496a:	4640      	mov	r0, r8
   8496c:	b003      	add	sp, #12
   8496e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84972:	f022 0203 	bic.w	r2, r2, #3
   84976:	eb02 0c05 	add.w	ip, r2, r5
   8497a:	458c      	cmp	ip, r1
   8497c:	dba6      	blt.n	848cc <_realloc_r+0x5c>
   8497e:	68c2      	ldr	r2, [r0, #12]
   84980:	6881      	ldr	r1, [r0, #8]
   84982:	46a0      	mov	r8, r4
   84984:	60ca      	str	r2, [r1, #12]
   84986:	4665      	mov	r5, ip
   84988:	6091      	str	r1, [r2, #8]
   8498a:	e7df      	b.n	8494c <_realloc_r+0xdc>
   8498c:	19b9      	adds	r1, r7, r6
   8498e:	4333      	orrs	r3, r6
   84990:	f042 0001 	orr.w	r0, r2, #1
   84994:	607b      	str	r3, [r7, #4]
   84996:	440a      	add	r2, r1
   84998:	6048      	str	r0, [r1, #4]
   8499a:	6853      	ldr	r3, [r2, #4]
   8499c:	3108      	adds	r1, #8
   8499e:	f043 0301 	orr.w	r3, r3, #1
   849a2:	6053      	str	r3, [r2, #4]
   849a4:	4648      	mov	r0, r9
   849a6:	f7ff f89f 	bl	83ae8 <_free_r>
   849aa:	e7db      	b.n	84964 <_realloc_r+0xf4>
   849ac:	428b      	cmp	r3, r1
   849ae:	da33      	bge.n	84a18 <_realloc_r+0x1a8>
   849b0:	4641      	mov	r1, r8
   849b2:	4648      	mov	r0, r9
   849b4:	f7ff fb96 	bl	840e4 <_malloc_r>
   849b8:	4680      	mov	r8, r0
   849ba:	2800      	cmp	r0, #0
   849bc:	d0d2      	beq.n	84964 <_realloc_r+0xf4>
   849be:	f854 3c04 	ldr.w	r3, [r4, #-4]
   849c2:	f1a0 0108 	sub.w	r1, r0, #8
   849c6:	f023 0201 	bic.w	r2, r3, #1
   849ca:	443a      	add	r2, r7
   849cc:	4291      	cmp	r1, r2
   849ce:	f000 80bc 	beq.w	84b4a <_realloc_r+0x2da>
   849d2:	1f2a      	subs	r2, r5, #4
   849d4:	2a24      	cmp	r2, #36	; 0x24
   849d6:	d86e      	bhi.n	84ab6 <_realloc_r+0x246>
   849d8:	2a13      	cmp	r2, #19
   849da:	d842      	bhi.n	84a62 <_realloc_r+0x1f2>
   849dc:	4603      	mov	r3, r0
   849de:	4622      	mov	r2, r4
   849e0:	6811      	ldr	r1, [r2, #0]
   849e2:	6019      	str	r1, [r3, #0]
   849e4:	6851      	ldr	r1, [r2, #4]
   849e6:	6059      	str	r1, [r3, #4]
   849e8:	6892      	ldr	r2, [r2, #8]
   849ea:	609a      	str	r2, [r3, #8]
   849ec:	4621      	mov	r1, r4
   849ee:	4648      	mov	r0, r9
   849f0:	f7ff f87a 	bl	83ae8 <_free_r>
   849f4:	e7b6      	b.n	84964 <_realloc_r+0xf4>
   849f6:	4611      	mov	r1, r2
   849f8:	b003      	add	sp, #12
   849fa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   849fe:	f7ff bb71 	b.w	840e4 <_malloc_r>
   84a02:	f8de 2004 	ldr.w	r2, [lr, #4]
   84a06:	f106 0c10 	add.w	ip, r6, #16
   84a0a:	f022 0203 	bic.w	r2, r2, #3
   84a0e:	1950      	adds	r0, r2, r5
   84a10:	4560      	cmp	r0, ip
   84a12:	da3d      	bge.n	84a90 <_realloc_r+0x220>
   84a14:	4670      	mov	r0, lr
   84a16:	e759      	b.n	848cc <_realloc_r+0x5c>
   84a18:	46d0      	mov	r8, sl
   84a1a:	f858 0f08 	ldr.w	r0, [r8, #8]!
   84a1e:	f8da 100c 	ldr.w	r1, [sl, #12]
   84a22:	1f2a      	subs	r2, r5, #4
   84a24:	2a24      	cmp	r2, #36	; 0x24
   84a26:	60c1      	str	r1, [r0, #12]
   84a28:	6088      	str	r0, [r1, #8]
   84a2a:	f200 80a0 	bhi.w	84b6e <_realloc_r+0x2fe>
   84a2e:	2a13      	cmp	r2, #19
   84a30:	f240 809b 	bls.w	84b6a <_realloc_r+0x2fa>
   84a34:	6821      	ldr	r1, [r4, #0]
   84a36:	2a1b      	cmp	r2, #27
   84a38:	f8ca 1008 	str.w	r1, [sl, #8]
   84a3c:	6861      	ldr	r1, [r4, #4]
   84a3e:	f8ca 100c 	str.w	r1, [sl, #12]
   84a42:	f200 80b2 	bhi.w	84baa <_realloc_r+0x33a>
   84a46:	3408      	adds	r4, #8
   84a48:	f10a 0210 	add.w	r2, sl, #16
   84a4c:	6821      	ldr	r1, [r4, #0]
   84a4e:	461d      	mov	r5, r3
   84a50:	6011      	str	r1, [r2, #0]
   84a52:	6861      	ldr	r1, [r4, #4]
   84a54:	4657      	mov	r7, sl
   84a56:	6051      	str	r1, [r2, #4]
   84a58:	68a3      	ldr	r3, [r4, #8]
   84a5a:	6093      	str	r3, [r2, #8]
   84a5c:	f8da 3004 	ldr.w	r3, [sl, #4]
   84a60:	e774      	b.n	8494c <_realloc_r+0xdc>
   84a62:	6823      	ldr	r3, [r4, #0]
   84a64:	2a1b      	cmp	r2, #27
   84a66:	6003      	str	r3, [r0, #0]
   84a68:	6863      	ldr	r3, [r4, #4]
   84a6a:	6043      	str	r3, [r0, #4]
   84a6c:	d862      	bhi.n	84b34 <_realloc_r+0x2c4>
   84a6e:	f100 0308 	add.w	r3, r0, #8
   84a72:	f104 0208 	add.w	r2, r4, #8
   84a76:	e7b3      	b.n	849e0 <_realloc_r+0x170>
   84a78:	4643      	mov	r3, r8
   84a7a:	6822      	ldr	r2, [r4, #0]
   84a7c:	4675      	mov	r5, lr
   84a7e:	601a      	str	r2, [r3, #0]
   84a80:	6862      	ldr	r2, [r4, #4]
   84a82:	4657      	mov	r7, sl
   84a84:	605a      	str	r2, [r3, #4]
   84a86:	68a2      	ldr	r2, [r4, #8]
   84a88:	609a      	str	r2, [r3, #8]
   84a8a:	f8da 3004 	ldr.w	r3, [sl, #4]
   84a8e:	e75d      	b.n	8494c <_realloc_r+0xdc>
   84a90:	1b83      	subs	r3, r0, r6
   84a92:	4437      	add	r7, r6
   84a94:	f043 0301 	orr.w	r3, r3, #1
   84a98:	f8cb 7008 	str.w	r7, [fp, #8]
   84a9c:	607b      	str	r3, [r7, #4]
   84a9e:	f854 3c04 	ldr.w	r3, [r4, #-4]
   84aa2:	4648      	mov	r0, r9
   84aa4:	f003 0301 	and.w	r3, r3, #1
   84aa8:	431e      	orrs	r6, r3
   84aaa:	f844 6c04 	str.w	r6, [r4, #-4]
   84aae:	f7ff fedd 	bl	8486c <__malloc_unlock>
   84ab2:	4620      	mov	r0, r4
   84ab4:	e75a      	b.n	8496c <_realloc_r+0xfc>
   84ab6:	4621      	mov	r1, r4
   84ab8:	f7ff fe70 	bl	8479c <memmove>
   84abc:	e796      	b.n	849ec <_realloc_r+0x17c>
   84abe:	eb02 0c03 	add.w	ip, r2, r3
   84ac2:	f106 0210 	add.w	r2, r6, #16
   84ac6:	4594      	cmp	ip, r2
   84ac8:	f6ff af70 	blt.w	849ac <_realloc_r+0x13c>
   84acc:	4657      	mov	r7, sl
   84ace:	f857 1f08 	ldr.w	r1, [r7, #8]!
   84ad2:	f8da 300c 	ldr.w	r3, [sl, #12]
   84ad6:	1f2a      	subs	r2, r5, #4
   84ad8:	2a24      	cmp	r2, #36	; 0x24
   84ada:	60cb      	str	r3, [r1, #12]
   84adc:	6099      	str	r1, [r3, #8]
   84ade:	f200 8086 	bhi.w	84bee <_realloc_r+0x37e>
   84ae2:	2a13      	cmp	r2, #19
   84ae4:	d977      	bls.n	84bd6 <_realloc_r+0x366>
   84ae6:	6823      	ldr	r3, [r4, #0]
   84ae8:	2a1b      	cmp	r2, #27
   84aea:	f8ca 3008 	str.w	r3, [sl, #8]
   84aee:	6863      	ldr	r3, [r4, #4]
   84af0:	f8ca 300c 	str.w	r3, [sl, #12]
   84af4:	f200 8084 	bhi.w	84c00 <_realloc_r+0x390>
   84af8:	3408      	adds	r4, #8
   84afa:	f10a 0310 	add.w	r3, sl, #16
   84afe:	6822      	ldr	r2, [r4, #0]
   84b00:	601a      	str	r2, [r3, #0]
   84b02:	6862      	ldr	r2, [r4, #4]
   84b04:	605a      	str	r2, [r3, #4]
   84b06:	68a2      	ldr	r2, [r4, #8]
   84b08:	609a      	str	r2, [r3, #8]
   84b0a:	ebc6 020c 	rsb	r2, r6, ip
   84b0e:	eb0a 0306 	add.w	r3, sl, r6
   84b12:	f042 0201 	orr.w	r2, r2, #1
   84b16:	f8cb 3008 	str.w	r3, [fp, #8]
   84b1a:	605a      	str	r2, [r3, #4]
   84b1c:	f8da 3004 	ldr.w	r3, [sl, #4]
   84b20:	4648      	mov	r0, r9
   84b22:	f003 0301 	and.w	r3, r3, #1
   84b26:	431e      	orrs	r6, r3
   84b28:	f8ca 6004 	str.w	r6, [sl, #4]
   84b2c:	f7ff fe9e 	bl	8486c <__malloc_unlock>
   84b30:	4638      	mov	r0, r7
   84b32:	e71b      	b.n	8496c <_realloc_r+0xfc>
   84b34:	68a3      	ldr	r3, [r4, #8]
   84b36:	2a24      	cmp	r2, #36	; 0x24
   84b38:	6083      	str	r3, [r0, #8]
   84b3a:	68e3      	ldr	r3, [r4, #12]
   84b3c:	60c3      	str	r3, [r0, #12]
   84b3e:	d02b      	beq.n	84b98 <_realloc_r+0x328>
   84b40:	f100 0310 	add.w	r3, r0, #16
   84b44:	f104 0210 	add.w	r2, r4, #16
   84b48:	e74a      	b.n	849e0 <_realloc_r+0x170>
   84b4a:	f850 2c04 	ldr.w	r2, [r0, #-4]
   84b4e:	46a0      	mov	r8, r4
   84b50:	f022 0203 	bic.w	r2, r2, #3
   84b54:	4415      	add	r5, r2
   84b56:	e6f9      	b.n	8494c <_realloc_r+0xdc>
   84b58:	4621      	mov	r1, r4
   84b5a:	4640      	mov	r0, r8
   84b5c:	4675      	mov	r5, lr
   84b5e:	4657      	mov	r7, sl
   84b60:	f7ff fe1c 	bl	8479c <memmove>
   84b64:	f8da 3004 	ldr.w	r3, [sl, #4]
   84b68:	e6f0      	b.n	8494c <_realloc_r+0xdc>
   84b6a:	4642      	mov	r2, r8
   84b6c:	e76e      	b.n	84a4c <_realloc_r+0x1dc>
   84b6e:	4621      	mov	r1, r4
   84b70:	4640      	mov	r0, r8
   84b72:	461d      	mov	r5, r3
   84b74:	4657      	mov	r7, sl
   84b76:	f7ff fe11 	bl	8479c <memmove>
   84b7a:	f8da 3004 	ldr.w	r3, [sl, #4]
   84b7e:	e6e5      	b.n	8494c <_realloc_r+0xdc>
   84b80:	68a3      	ldr	r3, [r4, #8]
   84b82:	2a24      	cmp	r2, #36	; 0x24
   84b84:	f8ca 3010 	str.w	r3, [sl, #16]
   84b88:	68e3      	ldr	r3, [r4, #12]
   84b8a:	f8ca 3014 	str.w	r3, [sl, #20]
   84b8e:	d018      	beq.n	84bc2 <_realloc_r+0x352>
   84b90:	3410      	adds	r4, #16
   84b92:	f10a 0318 	add.w	r3, sl, #24
   84b96:	e770      	b.n	84a7a <_realloc_r+0x20a>
   84b98:	6922      	ldr	r2, [r4, #16]
   84b9a:	f100 0318 	add.w	r3, r0, #24
   84b9e:	6102      	str	r2, [r0, #16]
   84ba0:	6961      	ldr	r1, [r4, #20]
   84ba2:	f104 0218 	add.w	r2, r4, #24
   84ba6:	6141      	str	r1, [r0, #20]
   84ba8:	e71a      	b.n	849e0 <_realloc_r+0x170>
   84baa:	68a1      	ldr	r1, [r4, #8]
   84bac:	2a24      	cmp	r2, #36	; 0x24
   84bae:	f8ca 1010 	str.w	r1, [sl, #16]
   84bb2:	68e1      	ldr	r1, [r4, #12]
   84bb4:	f8ca 1014 	str.w	r1, [sl, #20]
   84bb8:	d00f      	beq.n	84bda <_realloc_r+0x36a>
   84bba:	3410      	adds	r4, #16
   84bbc:	f10a 0218 	add.w	r2, sl, #24
   84bc0:	e744      	b.n	84a4c <_realloc_r+0x1dc>
   84bc2:	6922      	ldr	r2, [r4, #16]
   84bc4:	f10a 0320 	add.w	r3, sl, #32
   84bc8:	f8ca 2018 	str.w	r2, [sl, #24]
   84bcc:	6962      	ldr	r2, [r4, #20]
   84bce:	3418      	adds	r4, #24
   84bd0:	f8ca 201c 	str.w	r2, [sl, #28]
   84bd4:	e751      	b.n	84a7a <_realloc_r+0x20a>
   84bd6:	463b      	mov	r3, r7
   84bd8:	e791      	b.n	84afe <_realloc_r+0x28e>
   84bda:	6921      	ldr	r1, [r4, #16]
   84bdc:	f10a 0220 	add.w	r2, sl, #32
   84be0:	f8ca 1018 	str.w	r1, [sl, #24]
   84be4:	6961      	ldr	r1, [r4, #20]
   84be6:	3418      	adds	r4, #24
   84be8:	f8ca 101c 	str.w	r1, [sl, #28]
   84bec:	e72e      	b.n	84a4c <_realloc_r+0x1dc>
   84bee:	4621      	mov	r1, r4
   84bf0:	4638      	mov	r0, r7
   84bf2:	f8cd c004 	str.w	ip, [sp, #4]
   84bf6:	f7ff fdd1 	bl	8479c <memmove>
   84bfa:	f8dd c004 	ldr.w	ip, [sp, #4]
   84bfe:	e784      	b.n	84b0a <_realloc_r+0x29a>
   84c00:	68a3      	ldr	r3, [r4, #8]
   84c02:	2a24      	cmp	r2, #36	; 0x24
   84c04:	f8ca 3010 	str.w	r3, [sl, #16]
   84c08:	68e3      	ldr	r3, [r4, #12]
   84c0a:	f8ca 3014 	str.w	r3, [sl, #20]
   84c0e:	d003      	beq.n	84c18 <_realloc_r+0x3a8>
   84c10:	3410      	adds	r4, #16
   84c12:	f10a 0318 	add.w	r3, sl, #24
   84c16:	e772      	b.n	84afe <_realloc_r+0x28e>
   84c18:	6922      	ldr	r2, [r4, #16]
   84c1a:	f10a 0320 	add.w	r3, sl, #32
   84c1e:	f8ca 2018 	str.w	r2, [sl, #24]
   84c22:	6962      	ldr	r2, [r4, #20]
   84c24:	3418      	adds	r4, #24
   84c26:	f8ca 201c 	str.w	r2, [sl, #28]
   84c2a:	e768      	b.n	84afe <_realloc_r+0x28e>
   84c2c:	20070598 	.word	0x20070598

00084c30 <_sbrk_r>:
   84c30:	b538      	push	{r3, r4, r5, lr}
   84c32:	4c07      	ldr	r4, [pc, #28]	; (84c50 <_sbrk_r+0x20>)
   84c34:	2300      	movs	r3, #0
   84c36:	4605      	mov	r5, r0
   84c38:	4608      	mov	r0, r1
   84c3a:	6023      	str	r3, [r4, #0]
   84c3c:	f7fc fb00 	bl	81240 <_sbrk>
   84c40:	1c43      	adds	r3, r0, #1
   84c42:	d000      	beq.n	84c46 <_sbrk_r+0x16>
   84c44:	bd38      	pop	{r3, r4, r5, pc}
   84c46:	6823      	ldr	r3, [r4, #0]
   84c48:	2b00      	cmp	r3, #0
   84c4a:	d0fb      	beq.n	84c44 <_sbrk_r+0x14>
   84c4c:	602b      	str	r3, [r5, #0]
   84c4e:	bd38      	pop	{r3, r4, r5, pc}
   84c50:	20070b40 	.word	0x20070b40

00084c54 <__sread>:
   84c54:	b510      	push	{r4, lr}
   84c56:	460c      	mov	r4, r1
   84c58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84c5c:	f000 f9f2 	bl	85044 <_read_r>
   84c60:	2800      	cmp	r0, #0
   84c62:	db03      	blt.n	84c6c <__sread+0x18>
   84c64:	6d23      	ldr	r3, [r4, #80]	; 0x50
   84c66:	4403      	add	r3, r0
   84c68:	6523      	str	r3, [r4, #80]	; 0x50
   84c6a:	bd10      	pop	{r4, pc}
   84c6c:	89a3      	ldrh	r3, [r4, #12]
   84c6e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   84c72:	81a3      	strh	r3, [r4, #12]
   84c74:	bd10      	pop	{r4, pc}
   84c76:	bf00      	nop

00084c78 <__swrite>:
   84c78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84c7c:	460c      	mov	r4, r1
   84c7e:	8989      	ldrh	r1, [r1, #12]
   84c80:	461d      	mov	r5, r3
   84c82:	05cb      	lsls	r3, r1, #23
   84c84:	4616      	mov	r6, r2
   84c86:	4607      	mov	r7, r0
   84c88:	d506      	bpl.n	84c98 <__swrite+0x20>
   84c8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   84c8e:	2200      	movs	r2, #0
   84c90:	2302      	movs	r3, #2
   84c92:	f000 f9c3 	bl	8501c <_lseek_r>
   84c96:	89a1      	ldrh	r1, [r4, #12]
   84c98:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   84c9c:	81a1      	strh	r1, [r4, #12]
   84c9e:	4638      	mov	r0, r7
   84ca0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   84ca4:	4632      	mov	r2, r6
   84ca6:	462b      	mov	r3, r5
   84ca8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   84cac:	f000 b8ce 	b.w	84e4c <_write_r>

00084cb0 <__sseek>:
   84cb0:	b510      	push	{r4, lr}
   84cb2:	460c      	mov	r4, r1
   84cb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84cb8:	f000 f9b0 	bl	8501c <_lseek_r>
   84cbc:	89a3      	ldrh	r3, [r4, #12]
   84cbe:	1c42      	adds	r2, r0, #1
   84cc0:	bf0e      	itee	eq
   84cc2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   84cc6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   84cca:	6520      	strne	r0, [r4, #80]	; 0x50
   84ccc:	81a3      	strh	r3, [r4, #12]
   84cce:	bd10      	pop	{r4, pc}

00084cd0 <__sclose>:
   84cd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84cd4:	f000 b922 	b.w	84f1c <_close_r>

00084cd8 <strlen>:
   84cd8:	f020 0103 	bic.w	r1, r0, #3
   84cdc:	f010 0003 	ands.w	r0, r0, #3
   84ce0:	f1c0 0000 	rsb	r0, r0, #0
   84ce4:	f851 3b04 	ldr.w	r3, [r1], #4
   84ce8:	f100 0c04 	add.w	ip, r0, #4
   84cec:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   84cf0:	f06f 0200 	mvn.w	r2, #0
   84cf4:	bf1c      	itt	ne
   84cf6:	fa22 f20c 	lsrne.w	r2, r2, ip
   84cfa:	4313      	orrne	r3, r2
   84cfc:	f04f 0c01 	mov.w	ip, #1
   84d00:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   84d04:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   84d08:	eba3 020c 	sub.w	r2, r3, ip
   84d0c:	ea22 0203 	bic.w	r2, r2, r3
   84d10:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   84d14:	bf04      	itt	eq
   84d16:	f851 3b04 	ldreq.w	r3, [r1], #4
   84d1a:	3004      	addeq	r0, #4
   84d1c:	d0f4      	beq.n	84d08 <strlen+0x30>
   84d1e:	f013 0fff 	tst.w	r3, #255	; 0xff
   84d22:	bf1f      	itttt	ne
   84d24:	3001      	addne	r0, #1
   84d26:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   84d2a:	3001      	addne	r0, #1
   84d2c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   84d30:	bf18      	it	ne
   84d32:	3001      	addne	r0, #1
   84d34:	4770      	bx	lr
   84d36:	bf00      	nop

00084d38 <__swbuf_r>:
   84d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84d3a:	460d      	mov	r5, r1
   84d3c:	4614      	mov	r4, r2
   84d3e:	4607      	mov	r7, r0
   84d40:	b110      	cbz	r0, 84d48 <__swbuf_r+0x10>
   84d42:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84d44:	2b00      	cmp	r3, #0
   84d46:	d048      	beq.n	84dda <__swbuf_r+0xa2>
   84d48:	89a2      	ldrh	r2, [r4, #12]
   84d4a:	69a0      	ldr	r0, [r4, #24]
   84d4c:	b293      	uxth	r3, r2
   84d4e:	60a0      	str	r0, [r4, #8]
   84d50:	0718      	lsls	r0, r3, #28
   84d52:	d538      	bpl.n	84dc6 <__swbuf_r+0x8e>
   84d54:	6926      	ldr	r6, [r4, #16]
   84d56:	2e00      	cmp	r6, #0
   84d58:	d035      	beq.n	84dc6 <__swbuf_r+0x8e>
   84d5a:	0499      	lsls	r1, r3, #18
   84d5c:	b2ed      	uxtb	r5, r5
   84d5e:	d515      	bpl.n	84d8c <__swbuf_r+0x54>
   84d60:	6823      	ldr	r3, [r4, #0]
   84d62:	6962      	ldr	r2, [r4, #20]
   84d64:	1b9e      	subs	r6, r3, r6
   84d66:	4296      	cmp	r6, r2
   84d68:	da1c      	bge.n	84da4 <__swbuf_r+0x6c>
   84d6a:	3601      	adds	r6, #1
   84d6c:	68a2      	ldr	r2, [r4, #8]
   84d6e:	1c59      	adds	r1, r3, #1
   84d70:	3a01      	subs	r2, #1
   84d72:	60a2      	str	r2, [r4, #8]
   84d74:	6021      	str	r1, [r4, #0]
   84d76:	701d      	strb	r5, [r3, #0]
   84d78:	6963      	ldr	r3, [r4, #20]
   84d7a:	42b3      	cmp	r3, r6
   84d7c:	d01a      	beq.n	84db4 <__swbuf_r+0x7c>
   84d7e:	89a3      	ldrh	r3, [r4, #12]
   84d80:	07db      	lsls	r3, r3, #31
   84d82:	d501      	bpl.n	84d88 <__swbuf_r+0x50>
   84d84:	2d0a      	cmp	r5, #10
   84d86:	d015      	beq.n	84db4 <__swbuf_r+0x7c>
   84d88:	4628      	mov	r0, r5
   84d8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84d8c:	6e63      	ldr	r3, [r4, #100]	; 0x64
   84d8e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   84d92:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   84d96:	6663      	str	r3, [r4, #100]	; 0x64
   84d98:	6823      	ldr	r3, [r4, #0]
   84d9a:	81a2      	strh	r2, [r4, #12]
   84d9c:	6962      	ldr	r2, [r4, #20]
   84d9e:	1b9e      	subs	r6, r3, r6
   84da0:	4296      	cmp	r6, r2
   84da2:	dbe2      	blt.n	84d6a <__swbuf_r+0x32>
   84da4:	4638      	mov	r0, r7
   84da6:	4621      	mov	r1, r4
   84da8:	f7fe fd3e 	bl	83828 <_fflush_r>
   84dac:	b940      	cbnz	r0, 84dc0 <__swbuf_r+0x88>
   84dae:	6823      	ldr	r3, [r4, #0]
   84db0:	2601      	movs	r6, #1
   84db2:	e7db      	b.n	84d6c <__swbuf_r+0x34>
   84db4:	4638      	mov	r0, r7
   84db6:	4621      	mov	r1, r4
   84db8:	f7fe fd36 	bl	83828 <_fflush_r>
   84dbc:	2800      	cmp	r0, #0
   84dbe:	d0e3      	beq.n	84d88 <__swbuf_r+0x50>
   84dc0:	f04f 30ff 	mov.w	r0, #4294967295
   84dc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84dc6:	4638      	mov	r0, r7
   84dc8:	4621      	mov	r1, r4
   84dca:	f7fe fc17 	bl	835fc <__swsetup_r>
   84dce:	2800      	cmp	r0, #0
   84dd0:	d1f6      	bne.n	84dc0 <__swbuf_r+0x88>
   84dd2:	89a2      	ldrh	r2, [r4, #12]
   84dd4:	6926      	ldr	r6, [r4, #16]
   84dd6:	b293      	uxth	r3, r2
   84dd8:	e7bf      	b.n	84d5a <__swbuf_r+0x22>
   84dda:	f7fe fd41 	bl	83860 <__sinit>
   84dde:	e7b3      	b.n	84d48 <__swbuf_r+0x10>

00084de0 <_wcrtomb_r>:
   84de0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84de4:	461e      	mov	r6, r3
   84de6:	b086      	sub	sp, #24
   84de8:	460c      	mov	r4, r1
   84dea:	4605      	mov	r5, r0
   84dec:	4617      	mov	r7, r2
   84dee:	4b0f      	ldr	r3, [pc, #60]	; (84e2c <_wcrtomb_r+0x4c>)
   84df0:	b191      	cbz	r1, 84e18 <_wcrtomb_r+0x38>
   84df2:	f8d3 8000 	ldr.w	r8, [r3]
   84df6:	f7ff f8f3 	bl	83fe0 <__locale_charset>
   84dfa:	9600      	str	r6, [sp, #0]
   84dfc:	4603      	mov	r3, r0
   84dfe:	4621      	mov	r1, r4
   84e00:	463a      	mov	r2, r7
   84e02:	4628      	mov	r0, r5
   84e04:	47c0      	blx	r8
   84e06:	1c43      	adds	r3, r0, #1
   84e08:	d103      	bne.n	84e12 <_wcrtomb_r+0x32>
   84e0a:	2200      	movs	r2, #0
   84e0c:	238a      	movs	r3, #138	; 0x8a
   84e0e:	6032      	str	r2, [r6, #0]
   84e10:	602b      	str	r3, [r5, #0]
   84e12:	b006      	add	sp, #24
   84e14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84e18:	681f      	ldr	r7, [r3, #0]
   84e1a:	f7ff f8e1 	bl	83fe0 <__locale_charset>
   84e1e:	9600      	str	r6, [sp, #0]
   84e20:	4603      	mov	r3, r0
   84e22:	4622      	mov	r2, r4
   84e24:	4628      	mov	r0, r5
   84e26:	a903      	add	r1, sp, #12
   84e28:	47b8      	blx	r7
   84e2a:	e7ec      	b.n	84e06 <_wcrtomb_r+0x26>
   84e2c:	200709a8 	.word	0x200709a8

00084e30 <__ascii_wctomb>:
   84e30:	b121      	cbz	r1, 84e3c <__ascii_wctomb+0xc>
   84e32:	2aff      	cmp	r2, #255	; 0xff
   84e34:	d804      	bhi.n	84e40 <__ascii_wctomb+0x10>
   84e36:	700a      	strb	r2, [r1, #0]
   84e38:	2001      	movs	r0, #1
   84e3a:	4770      	bx	lr
   84e3c:	4608      	mov	r0, r1
   84e3e:	4770      	bx	lr
   84e40:	238a      	movs	r3, #138	; 0x8a
   84e42:	6003      	str	r3, [r0, #0]
   84e44:	f04f 30ff 	mov.w	r0, #4294967295
   84e48:	4770      	bx	lr
   84e4a:	bf00      	nop

00084e4c <_write_r>:
   84e4c:	b570      	push	{r4, r5, r6, lr}
   84e4e:	4c08      	ldr	r4, [pc, #32]	; (84e70 <_write_r+0x24>)
   84e50:	4606      	mov	r6, r0
   84e52:	2500      	movs	r5, #0
   84e54:	4608      	mov	r0, r1
   84e56:	4611      	mov	r1, r2
   84e58:	461a      	mov	r2, r3
   84e5a:	6025      	str	r5, [r4, #0]
   84e5c:	f7fb f9f6 	bl	8024c <_write>
   84e60:	1c43      	adds	r3, r0, #1
   84e62:	d000      	beq.n	84e66 <_write_r+0x1a>
   84e64:	bd70      	pop	{r4, r5, r6, pc}
   84e66:	6823      	ldr	r3, [r4, #0]
   84e68:	2b00      	cmp	r3, #0
   84e6a:	d0fb      	beq.n	84e64 <_write_r+0x18>
   84e6c:	6033      	str	r3, [r6, #0]
   84e6e:	bd70      	pop	{r4, r5, r6, pc}
   84e70:	20070b40 	.word	0x20070b40

00084e74 <__register_exitproc>:
   84e74:	b5f0      	push	{r4, r5, r6, r7, lr}
   84e76:	4c27      	ldr	r4, [pc, #156]	; (84f14 <__register_exitproc+0xa0>)
   84e78:	b085      	sub	sp, #20
   84e7a:	6826      	ldr	r6, [r4, #0]
   84e7c:	4607      	mov	r7, r0
   84e7e:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   84e82:	2c00      	cmp	r4, #0
   84e84:	d040      	beq.n	84f08 <__register_exitproc+0x94>
   84e86:	6865      	ldr	r5, [r4, #4]
   84e88:	2d1f      	cmp	r5, #31
   84e8a:	dd1e      	ble.n	84eca <__register_exitproc+0x56>
   84e8c:	4822      	ldr	r0, [pc, #136]	; (84f18 <__register_exitproc+0xa4>)
   84e8e:	b918      	cbnz	r0, 84e98 <__register_exitproc+0x24>
   84e90:	f04f 30ff 	mov.w	r0, #4294967295
   84e94:	b005      	add	sp, #20
   84e96:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84e98:	f44f 70c8 	mov.w	r0, #400	; 0x190
   84e9c:	9103      	str	r1, [sp, #12]
   84e9e:	9202      	str	r2, [sp, #8]
   84ea0:	9301      	str	r3, [sp, #4]
   84ea2:	f7ff f917 	bl	840d4 <malloc>
   84ea6:	9903      	ldr	r1, [sp, #12]
   84ea8:	4604      	mov	r4, r0
   84eaa:	9a02      	ldr	r2, [sp, #8]
   84eac:	9b01      	ldr	r3, [sp, #4]
   84eae:	2800      	cmp	r0, #0
   84eb0:	d0ee      	beq.n	84e90 <__register_exitproc+0x1c>
   84eb2:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   84eb6:	2000      	movs	r0, #0
   84eb8:	6025      	str	r5, [r4, #0]
   84eba:	6060      	str	r0, [r4, #4]
   84ebc:	4605      	mov	r5, r0
   84ebe:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   84ec2:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   84ec6:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   84eca:	b93f      	cbnz	r7, 84edc <__register_exitproc+0x68>
   84ecc:	1c6b      	adds	r3, r5, #1
   84ece:	2000      	movs	r0, #0
   84ed0:	3502      	adds	r5, #2
   84ed2:	6063      	str	r3, [r4, #4]
   84ed4:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   84ed8:	b005      	add	sp, #20
   84eda:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84edc:	2601      	movs	r6, #1
   84ede:	40ae      	lsls	r6, r5
   84ee0:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   84ee4:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   84ee8:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   84eec:	2f02      	cmp	r7, #2
   84eee:	ea42 0206 	orr.w	r2, r2, r6
   84ef2:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   84ef6:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   84efa:	d1e7      	bne.n	84ecc <__register_exitproc+0x58>
   84efc:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   84f00:	431e      	orrs	r6, r3
   84f02:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   84f06:	e7e1      	b.n	84ecc <__register_exitproc+0x58>
   84f08:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   84f0c:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   84f10:	e7b9      	b.n	84e86 <__register_exitproc+0x12>
   84f12:	bf00      	nop
   84f14:	000856b8 	.word	0x000856b8
   84f18:	000840d5 	.word	0x000840d5

00084f1c <_close_r>:
   84f1c:	b538      	push	{r3, r4, r5, lr}
   84f1e:	4c07      	ldr	r4, [pc, #28]	; (84f3c <_close_r+0x20>)
   84f20:	2300      	movs	r3, #0
   84f22:	4605      	mov	r5, r0
   84f24:	4608      	mov	r0, r1
   84f26:	6023      	str	r3, [r4, #0]
   84f28:	f7fc f9a4 	bl	81274 <_close>
   84f2c:	1c43      	adds	r3, r0, #1
   84f2e:	d000      	beq.n	84f32 <_close_r+0x16>
   84f30:	bd38      	pop	{r3, r4, r5, pc}
   84f32:	6823      	ldr	r3, [r4, #0]
   84f34:	2b00      	cmp	r3, #0
   84f36:	d0fb      	beq.n	84f30 <_close_r+0x14>
   84f38:	602b      	str	r3, [r5, #0]
   84f3a:	bd38      	pop	{r3, r4, r5, pc}
   84f3c:	20070b40 	.word	0x20070b40

00084f40 <_fclose_r>:
   84f40:	b570      	push	{r4, r5, r6, lr}
   84f42:	460c      	mov	r4, r1
   84f44:	4605      	mov	r5, r0
   84f46:	b131      	cbz	r1, 84f56 <_fclose_r+0x16>
   84f48:	b110      	cbz	r0, 84f50 <_fclose_r+0x10>
   84f4a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84f4c:	2b00      	cmp	r3, #0
   84f4e:	d02f      	beq.n	84fb0 <_fclose_r+0x70>
   84f50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   84f54:	b90b      	cbnz	r3, 84f5a <_fclose_r+0x1a>
   84f56:	2000      	movs	r0, #0
   84f58:	bd70      	pop	{r4, r5, r6, pc}
   84f5a:	4628      	mov	r0, r5
   84f5c:	4621      	mov	r1, r4
   84f5e:	f7fe fc63 	bl	83828 <_fflush_r>
   84f62:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   84f64:	4606      	mov	r6, r0
   84f66:	b133      	cbz	r3, 84f76 <_fclose_r+0x36>
   84f68:	4628      	mov	r0, r5
   84f6a:	69e1      	ldr	r1, [r4, #28]
   84f6c:	4798      	blx	r3
   84f6e:	2800      	cmp	r0, #0
   84f70:	bfb8      	it	lt
   84f72:	f04f 36ff 	movlt.w	r6, #4294967295
   84f76:	89a3      	ldrh	r3, [r4, #12]
   84f78:	061b      	lsls	r3, r3, #24
   84f7a:	d41c      	bmi.n	84fb6 <_fclose_r+0x76>
   84f7c:	6b21      	ldr	r1, [r4, #48]	; 0x30
   84f7e:	b141      	cbz	r1, 84f92 <_fclose_r+0x52>
   84f80:	f104 0340 	add.w	r3, r4, #64	; 0x40
   84f84:	4299      	cmp	r1, r3
   84f86:	d002      	beq.n	84f8e <_fclose_r+0x4e>
   84f88:	4628      	mov	r0, r5
   84f8a:	f7fe fdad 	bl	83ae8 <_free_r>
   84f8e:	2300      	movs	r3, #0
   84f90:	6323      	str	r3, [r4, #48]	; 0x30
   84f92:	6c61      	ldr	r1, [r4, #68]	; 0x44
   84f94:	b121      	cbz	r1, 84fa0 <_fclose_r+0x60>
   84f96:	4628      	mov	r0, r5
   84f98:	f7fe fda6 	bl	83ae8 <_free_r>
   84f9c:	2300      	movs	r3, #0
   84f9e:	6463      	str	r3, [r4, #68]	; 0x44
   84fa0:	f7fe fcd8 	bl	83954 <__sfp_lock_acquire>
   84fa4:	2300      	movs	r3, #0
   84fa6:	81a3      	strh	r3, [r4, #12]
   84fa8:	f7fe fcd6 	bl	83958 <__sfp_lock_release>
   84fac:	4630      	mov	r0, r6
   84fae:	bd70      	pop	{r4, r5, r6, pc}
   84fb0:	f7fe fc56 	bl	83860 <__sinit>
   84fb4:	e7cc      	b.n	84f50 <_fclose_r+0x10>
   84fb6:	4628      	mov	r0, r5
   84fb8:	6921      	ldr	r1, [r4, #16]
   84fba:	f7fe fd95 	bl	83ae8 <_free_r>
   84fbe:	e7dd      	b.n	84f7c <_fclose_r+0x3c>

00084fc0 <fclose>:
   84fc0:	4b02      	ldr	r3, [pc, #8]	; (84fcc <fclose+0xc>)
   84fc2:	4601      	mov	r1, r0
   84fc4:	6818      	ldr	r0, [r3, #0]
   84fc6:	f7ff bfbb 	b.w	84f40 <_fclose_r>
   84fca:	bf00      	nop
   84fcc:	20070570 	.word	0x20070570

00084fd0 <_fstat_r>:
   84fd0:	b538      	push	{r3, r4, r5, lr}
   84fd2:	4c08      	ldr	r4, [pc, #32]	; (84ff4 <_fstat_r+0x24>)
   84fd4:	2300      	movs	r3, #0
   84fd6:	4605      	mov	r5, r0
   84fd8:	4608      	mov	r0, r1
   84fda:	4611      	mov	r1, r2
   84fdc:	6023      	str	r3, [r4, #0]
   84fde:	f7fc f94d 	bl	8127c <_fstat>
   84fe2:	1c43      	adds	r3, r0, #1
   84fe4:	d000      	beq.n	84fe8 <_fstat_r+0x18>
   84fe6:	bd38      	pop	{r3, r4, r5, pc}
   84fe8:	6823      	ldr	r3, [r4, #0]
   84fea:	2b00      	cmp	r3, #0
   84fec:	d0fb      	beq.n	84fe6 <_fstat_r+0x16>
   84fee:	602b      	str	r3, [r5, #0]
   84ff0:	bd38      	pop	{r3, r4, r5, pc}
   84ff2:	bf00      	nop
   84ff4:	20070b40 	.word	0x20070b40

00084ff8 <_isatty_r>:
   84ff8:	b538      	push	{r3, r4, r5, lr}
   84ffa:	4c07      	ldr	r4, [pc, #28]	; (85018 <_isatty_r+0x20>)
   84ffc:	2300      	movs	r3, #0
   84ffe:	4605      	mov	r5, r0
   85000:	4608      	mov	r0, r1
   85002:	6023      	str	r3, [r4, #0]
   85004:	f7fc f940 	bl	81288 <_isatty>
   85008:	1c43      	adds	r3, r0, #1
   8500a:	d000      	beq.n	8500e <_isatty_r+0x16>
   8500c:	bd38      	pop	{r3, r4, r5, pc}
   8500e:	6823      	ldr	r3, [r4, #0]
   85010:	2b00      	cmp	r3, #0
   85012:	d0fb      	beq.n	8500c <_isatty_r+0x14>
   85014:	602b      	str	r3, [r5, #0]
   85016:	bd38      	pop	{r3, r4, r5, pc}
   85018:	20070b40 	.word	0x20070b40

0008501c <_lseek_r>:
   8501c:	b570      	push	{r4, r5, r6, lr}
   8501e:	4c08      	ldr	r4, [pc, #32]	; (85040 <_lseek_r+0x24>)
   85020:	4606      	mov	r6, r0
   85022:	2500      	movs	r5, #0
   85024:	4608      	mov	r0, r1
   85026:	4611      	mov	r1, r2
   85028:	461a      	mov	r2, r3
   8502a:	6025      	str	r5, [r4, #0]
   8502c:	f7fc f92e 	bl	8128c <_lseek>
   85030:	1c43      	adds	r3, r0, #1
   85032:	d000      	beq.n	85036 <_lseek_r+0x1a>
   85034:	bd70      	pop	{r4, r5, r6, pc}
   85036:	6823      	ldr	r3, [r4, #0]
   85038:	2b00      	cmp	r3, #0
   8503a:	d0fb      	beq.n	85034 <_lseek_r+0x18>
   8503c:	6033      	str	r3, [r6, #0]
   8503e:	bd70      	pop	{r4, r5, r6, pc}
   85040:	20070b40 	.word	0x20070b40

00085044 <_read_r>:
   85044:	b570      	push	{r4, r5, r6, lr}
   85046:	4c08      	ldr	r4, [pc, #32]	; (85068 <_read_r+0x24>)
   85048:	4606      	mov	r6, r0
   8504a:	2500      	movs	r5, #0
   8504c:	4608      	mov	r0, r1
   8504e:	4611      	mov	r1, r2
   85050:	461a      	mov	r2, r3
   85052:	6025      	str	r5, [r4, #0]
   85054:	f7fb f8da 	bl	8020c <_read>
   85058:	1c43      	adds	r3, r0, #1
   8505a:	d000      	beq.n	8505e <_read_r+0x1a>
   8505c:	bd70      	pop	{r4, r5, r6, pc}
   8505e:	6823      	ldr	r3, [r4, #0]
   85060:	2b00      	cmp	r3, #0
   85062:	d0fb      	beq.n	8505c <_read_r+0x18>
   85064:	6033      	str	r3, [r6, #0]
   85066:	bd70      	pop	{r4, r5, r6, pc}
   85068:	20070b40 	.word	0x20070b40

0008506c <__aeabi_uldivmod>:
   8506c:	b94b      	cbnz	r3, 85082 <__aeabi_uldivmod+0x16>
   8506e:	b942      	cbnz	r2, 85082 <__aeabi_uldivmod+0x16>
   85070:	2900      	cmp	r1, #0
   85072:	bf08      	it	eq
   85074:	2800      	cmpeq	r0, #0
   85076:	d002      	beq.n	8507e <__aeabi_uldivmod+0x12>
   85078:	f04f 31ff 	mov.w	r1, #4294967295
   8507c:	4608      	mov	r0, r1
   8507e:	f000 b83b 	b.w	850f8 <__aeabi_idiv0>
   85082:	b082      	sub	sp, #8
   85084:	46ec      	mov	ip, sp
   85086:	e92d 5000 	stmdb	sp!, {ip, lr}
   8508a:	f000 f81d 	bl	850c8 <__gnu_uldivmod_helper>
   8508e:	f8dd e004 	ldr.w	lr, [sp, #4]
   85092:	b002      	add	sp, #8
   85094:	bc0c      	pop	{r2, r3}
   85096:	4770      	bx	lr

00085098 <__gnu_ldivmod_helper>:
   85098:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   8509c:	9e08      	ldr	r6, [sp, #32]
   8509e:	4614      	mov	r4, r2
   850a0:	461d      	mov	r5, r3
   850a2:	4680      	mov	r8, r0
   850a4:	4689      	mov	r9, r1
   850a6:	f000 f829 	bl	850fc <__divdi3>
   850aa:	fb04 f301 	mul.w	r3, r4, r1
   850ae:	fba4 ab00 	umull	sl, fp, r4, r0
   850b2:	fb00 3205 	mla	r2, r0, r5, r3
   850b6:	4493      	add	fp, r2
   850b8:	ebb8 080a 	subs.w	r8, r8, sl
   850bc:	eb69 090b 	sbc.w	r9, r9, fp
   850c0:	e9c6 8900 	strd	r8, r9, [r6]
   850c4:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

000850c8 <__gnu_uldivmod_helper>:
   850c8:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   850cc:	9e08      	ldr	r6, [sp, #32]
   850ce:	4614      	mov	r4, r2
   850d0:	461d      	mov	r5, r3
   850d2:	4680      	mov	r8, r0
   850d4:	4689      	mov	r9, r1
   850d6:	f000 f961 	bl	8539c <__udivdi3>
   850da:	fb00 f505 	mul.w	r5, r0, r5
   850de:	fba0 ab04 	umull	sl, fp, r0, r4
   850e2:	fb04 5401 	mla	r4, r4, r1, r5
   850e6:	44a3      	add	fp, r4
   850e8:	ebb8 080a 	subs.w	r8, r8, sl
   850ec:	eb69 090b 	sbc.w	r9, r9, fp
   850f0:	e9c6 8900 	strd	r8, r9, [r6]
   850f4:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

000850f8 <__aeabi_idiv0>:
   850f8:	4770      	bx	lr
   850fa:	bf00      	nop

000850fc <__divdi3>:
   850fc:	2900      	cmp	r1, #0
   850fe:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   85102:	f2c0 80a1 	blt.w	85248 <__divdi3+0x14c>
   85106:	2400      	movs	r4, #0
   85108:	2b00      	cmp	r3, #0
   8510a:	f2c0 8098 	blt.w	8523e <__divdi3+0x142>
   8510e:	4615      	mov	r5, r2
   85110:	4606      	mov	r6, r0
   85112:	460f      	mov	r7, r1
   85114:	2b00      	cmp	r3, #0
   85116:	d13f      	bne.n	85198 <__divdi3+0x9c>
   85118:	428a      	cmp	r2, r1
   8511a:	d958      	bls.n	851ce <__divdi3+0xd2>
   8511c:	fab2 f382 	clz	r3, r2
   85120:	b14b      	cbz	r3, 85136 <__divdi3+0x3a>
   85122:	f1c3 0220 	rsb	r2, r3, #32
   85126:	fa01 f703 	lsl.w	r7, r1, r3
   8512a:	fa20 f202 	lsr.w	r2, r0, r2
   8512e:	409d      	lsls	r5, r3
   85130:	fa00 f603 	lsl.w	r6, r0, r3
   85134:	4317      	orrs	r7, r2
   85136:	0c29      	lsrs	r1, r5, #16
   85138:	fbb7 f2f1 	udiv	r2, r7, r1
   8513c:	fb01 7712 	mls	r7, r1, r2, r7
   85140:	b2a8      	uxth	r0, r5
   85142:	fb00 f302 	mul.w	r3, r0, r2
   85146:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   8514a:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   8514e:	42bb      	cmp	r3, r7
   85150:	d909      	bls.n	85166 <__divdi3+0x6a>
   85152:	197f      	adds	r7, r7, r5
   85154:	f102 3cff 	add.w	ip, r2, #4294967295
   85158:	f080 8105 	bcs.w	85366 <__divdi3+0x26a>
   8515c:	42bb      	cmp	r3, r7
   8515e:	f240 8102 	bls.w	85366 <__divdi3+0x26a>
   85162:	3a02      	subs	r2, #2
   85164:	442f      	add	r7, r5
   85166:	1aff      	subs	r7, r7, r3
   85168:	fbb7 f3f1 	udiv	r3, r7, r1
   8516c:	fb01 7113 	mls	r1, r1, r3, r7
   85170:	fb00 f003 	mul.w	r0, r0, r3
   85174:	b2b6      	uxth	r6, r6
   85176:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   8517a:	4288      	cmp	r0, r1
   8517c:	d908      	bls.n	85190 <__divdi3+0x94>
   8517e:	1949      	adds	r1, r1, r5
   85180:	f103 37ff 	add.w	r7, r3, #4294967295
   85184:	f080 80f1 	bcs.w	8536a <__divdi3+0x26e>
   85188:	4288      	cmp	r0, r1
   8518a:	f240 80ee 	bls.w	8536a <__divdi3+0x26e>
   8518e:	3b02      	subs	r3, #2
   85190:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   85194:	2300      	movs	r3, #0
   85196:	e003      	b.n	851a0 <__divdi3+0xa4>
   85198:	428b      	cmp	r3, r1
   8519a:	d90a      	bls.n	851b2 <__divdi3+0xb6>
   8519c:	2300      	movs	r3, #0
   8519e:	461a      	mov	r2, r3
   851a0:	4610      	mov	r0, r2
   851a2:	4619      	mov	r1, r3
   851a4:	b114      	cbz	r4, 851ac <__divdi3+0xb0>
   851a6:	4240      	negs	r0, r0
   851a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   851ac:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   851b0:	4770      	bx	lr
   851b2:	fab3 f883 	clz	r8, r3
   851b6:	f1b8 0f00 	cmp.w	r8, #0
   851ba:	f040 8088 	bne.w	852ce <__divdi3+0x1d2>
   851be:	428b      	cmp	r3, r1
   851c0:	d302      	bcc.n	851c8 <__divdi3+0xcc>
   851c2:	4282      	cmp	r2, r0
   851c4:	f200 80e2 	bhi.w	8538c <__divdi3+0x290>
   851c8:	2300      	movs	r3, #0
   851ca:	2201      	movs	r2, #1
   851cc:	e7e8      	b.n	851a0 <__divdi3+0xa4>
   851ce:	b912      	cbnz	r2, 851d6 <__divdi3+0xda>
   851d0:	2301      	movs	r3, #1
   851d2:	fbb3 f5f2 	udiv	r5, r3, r2
   851d6:	fab5 f285 	clz	r2, r5
   851da:	2a00      	cmp	r2, #0
   851dc:	d13a      	bne.n	85254 <__divdi3+0x158>
   851de:	1b7f      	subs	r7, r7, r5
   851e0:	0c28      	lsrs	r0, r5, #16
   851e2:	fa1f fc85 	uxth.w	ip, r5
   851e6:	2301      	movs	r3, #1
   851e8:	fbb7 f1f0 	udiv	r1, r7, r0
   851ec:	fb00 7711 	mls	r7, r0, r1, r7
   851f0:	fb0c f201 	mul.w	r2, ip, r1
   851f4:	ea4f 4816 	mov.w	r8, r6, lsr #16
   851f8:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   851fc:	42ba      	cmp	r2, r7
   851fe:	d907      	bls.n	85210 <__divdi3+0x114>
   85200:	197f      	adds	r7, r7, r5
   85202:	f101 38ff 	add.w	r8, r1, #4294967295
   85206:	d202      	bcs.n	8520e <__divdi3+0x112>
   85208:	42ba      	cmp	r2, r7
   8520a:	f200 80c4 	bhi.w	85396 <__divdi3+0x29a>
   8520e:	4641      	mov	r1, r8
   85210:	1abf      	subs	r7, r7, r2
   85212:	fbb7 f2f0 	udiv	r2, r7, r0
   85216:	fb00 7012 	mls	r0, r0, r2, r7
   8521a:	fb0c fc02 	mul.w	ip, ip, r2
   8521e:	b2b6      	uxth	r6, r6
   85220:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   85224:	4584      	cmp	ip, r0
   85226:	d907      	bls.n	85238 <__divdi3+0x13c>
   85228:	1940      	adds	r0, r0, r5
   8522a:	f102 37ff 	add.w	r7, r2, #4294967295
   8522e:	d202      	bcs.n	85236 <__divdi3+0x13a>
   85230:	4584      	cmp	ip, r0
   85232:	f200 80ae 	bhi.w	85392 <__divdi3+0x296>
   85236:	463a      	mov	r2, r7
   85238:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   8523c:	e7b0      	b.n	851a0 <__divdi3+0xa4>
   8523e:	43e4      	mvns	r4, r4
   85240:	4252      	negs	r2, r2
   85242:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   85246:	e762      	b.n	8510e <__divdi3+0x12>
   85248:	4240      	negs	r0, r0
   8524a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8524e:	f04f 34ff 	mov.w	r4, #4294967295
   85252:	e759      	b.n	85108 <__divdi3+0xc>
   85254:	4095      	lsls	r5, r2
   85256:	f1c2 0920 	rsb	r9, r2, #32
   8525a:	fa27 f109 	lsr.w	r1, r7, r9
   8525e:	fa26 f909 	lsr.w	r9, r6, r9
   85262:	4097      	lsls	r7, r2
   85264:	0c28      	lsrs	r0, r5, #16
   85266:	fbb1 f8f0 	udiv	r8, r1, r0
   8526a:	fb00 1118 	mls	r1, r0, r8, r1
   8526e:	fa1f fc85 	uxth.w	ip, r5
   85272:	fb0c f308 	mul.w	r3, ip, r8
   85276:	ea49 0907 	orr.w	r9, r9, r7
   8527a:	ea4f 4719 	mov.w	r7, r9, lsr #16
   8527e:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   85282:	428b      	cmp	r3, r1
   85284:	fa06 f602 	lsl.w	r6, r6, r2
   85288:	d908      	bls.n	8529c <__divdi3+0x1a0>
   8528a:	1949      	adds	r1, r1, r5
   8528c:	f108 32ff 	add.w	r2, r8, #4294967295
   85290:	d27a      	bcs.n	85388 <__divdi3+0x28c>
   85292:	428b      	cmp	r3, r1
   85294:	d978      	bls.n	85388 <__divdi3+0x28c>
   85296:	f1a8 0802 	sub.w	r8, r8, #2
   8529a:	4429      	add	r1, r5
   8529c:	1ac9      	subs	r1, r1, r3
   8529e:	fbb1 f3f0 	udiv	r3, r1, r0
   852a2:	fb00 1713 	mls	r7, r0, r3, r1
   852a6:	fb0c f203 	mul.w	r2, ip, r3
   852aa:	fa1f f989 	uxth.w	r9, r9
   852ae:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   852b2:	42ba      	cmp	r2, r7
   852b4:	d907      	bls.n	852c6 <__divdi3+0x1ca>
   852b6:	197f      	adds	r7, r7, r5
   852b8:	f103 31ff 	add.w	r1, r3, #4294967295
   852bc:	d260      	bcs.n	85380 <__divdi3+0x284>
   852be:	42ba      	cmp	r2, r7
   852c0:	d95e      	bls.n	85380 <__divdi3+0x284>
   852c2:	3b02      	subs	r3, #2
   852c4:	442f      	add	r7, r5
   852c6:	1abf      	subs	r7, r7, r2
   852c8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   852cc:	e78c      	b.n	851e8 <__divdi3+0xec>
   852ce:	f1c8 0220 	rsb	r2, r8, #32
   852d2:	fa25 f102 	lsr.w	r1, r5, r2
   852d6:	fa03 fc08 	lsl.w	ip, r3, r8
   852da:	fa27 f302 	lsr.w	r3, r7, r2
   852de:	fa20 f202 	lsr.w	r2, r0, r2
   852e2:	fa07 f708 	lsl.w	r7, r7, r8
   852e6:	ea41 0c0c 	orr.w	ip, r1, ip
   852ea:	ea4f 491c 	mov.w	r9, ip, lsr #16
   852ee:	fbb3 f1f9 	udiv	r1, r3, r9
   852f2:	fb09 3311 	mls	r3, r9, r1, r3
   852f6:	fa1f fa8c 	uxth.w	sl, ip
   852fa:	fb0a fb01 	mul.w	fp, sl, r1
   852fe:	4317      	orrs	r7, r2
   85300:	0c3a      	lsrs	r2, r7, #16
   85302:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   85306:	459b      	cmp	fp, r3
   85308:	fa05 f008 	lsl.w	r0, r5, r8
   8530c:	d908      	bls.n	85320 <__divdi3+0x224>
   8530e:	eb13 030c 	adds.w	r3, r3, ip
   85312:	f101 32ff 	add.w	r2, r1, #4294967295
   85316:	d235      	bcs.n	85384 <__divdi3+0x288>
   85318:	459b      	cmp	fp, r3
   8531a:	d933      	bls.n	85384 <__divdi3+0x288>
   8531c:	3902      	subs	r1, #2
   8531e:	4463      	add	r3, ip
   85320:	ebcb 0303 	rsb	r3, fp, r3
   85324:	fbb3 f2f9 	udiv	r2, r3, r9
   85328:	fb09 3312 	mls	r3, r9, r2, r3
   8532c:	fb0a fa02 	mul.w	sl, sl, r2
   85330:	b2bf      	uxth	r7, r7
   85332:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   85336:	45ba      	cmp	sl, r7
   85338:	d908      	bls.n	8534c <__divdi3+0x250>
   8533a:	eb17 070c 	adds.w	r7, r7, ip
   8533e:	f102 33ff 	add.w	r3, r2, #4294967295
   85342:	d21b      	bcs.n	8537c <__divdi3+0x280>
   85344:	45ba      	cmp	sl, r7
   85346:	d919      	bls.n	8537c <__divdi3+0x280>
   85348:	3a02      	subs	r2, #2
   8534a:	4467      	add	r7, ip
   8534c:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   85350:	fba5 0100 	umull	r0, r1, r5, r0
   85354:	ebca 0707 	rsb	r7, sl, r7
   85358:	428f      	cmp	r7, r1
   8535a:	f04f 0300 	mov.w	r3, #0
   8535e:	d30a      	bcc.n	85376 <__divdi3+0x27a>
   85360:	d005      	beq.n	8536e <__divdi3+0x272>
   85362:	462a      	mov	r2, r5
   85364:	e71c      	b.n	851a0 <__divdi3+0xa4>
   85366:	4662      	mov	r2, ip
   85368:	e6fd      	b.n	85166 <__divdi3+0x6a>
   8536a:	463b      	mov	r3, r7
   8536c:	e710      	b.n	85190 <__divdi3+0x94>
   8536e:	fa06 f608 	lsl.w	r6, r6, r8
   85372:	4286      	cmp	r6, r0
   85374:	d2f5      	bcs.n	85362 <__divdi3+0x266>
   85376:	1e6a      	subs	r2, r5, #1
   85378:	2300      	movs	r3, #0
   8537a:	e711      	b.n	851a0 <__divdi3+0xa4>
   8537c:	461a      	mov	r2, r3
   8537e:	e7e5      	b.n	8534c <__divdi3+0x250>
   85380:	460b      	mov	r3, r1
   85382:	e7a0      	b.n	852c6 <__divdi3+0x1ca>
   85384:	4611      	mov	r1, r2
   85386:	e7cb      	b.n	85320 <__divdi3+0x224>
   85388:	4690      	mov	r8, r2
   8538a:	e787      	b.n	8529c <__divdi3+0x1a0>
   8538c:	4643      	mov	r3, r8
   8538e:	4642      	mov	r2, r8
   85390:	e706      	b.n	851a0 <__divdi3+0xa4>
   85392:	3a02      	subs	r2, #2
   85394:	e750      	b.n	85238 <__divdi3+0x13c>
   85396:	3902      	subs	r1, #2
   85398:	442f      	add	r7, r5
   8539a:	e739      	b.n	85210 <__divdi3+0x114>

0008539c <__udivdi3>:
   8539c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   853a0:	4614      	mov	r4, r2
   853a2:	4605      	mov	r5, r0
   853a4:	460e      	mov	r6, r1
   853a6:	2b00      	cmp	r3, #0
   853a8:	d143      	bne.n	85432 <__udivdi3+0x96>
   853aa:	428a      	cmp	r2, r1
   853ac:	d953      	bls.n	85456 <__udivdi3+0xba>
   853ae:	fab2 f782 	clz	r7, r2
   853b2:	b157      	cbz	r7, 853ca <__udivdi3+0x2e>
   853b4:	f1c7 0620 	rsb	r6, r7, #32
   853b8:	fa20 f606 	lsr.w	r6, r0, r6
   853bc:	fa01 f307 	lsl.w	r3, r1, r7
   853c0:	fa02 f407 	lsl.w	r4, r2, r7
   853c4:	fa00 f507 	lsl.w	r5, r0, r7
   853c8:	431e      	orrs	r6, r3
   853ca:	0c21      	lsrs	r1, r4, #16
   853cc:	fbb6 f2f1 	udiv	r2, r6, r1
   853d0:	fb01 6612 	mls	r6, r1, r2, r6
   853d4:	b2a0      	uxth	r0, r4
   853d6:	fb00 f302 	mul.w	r3, r0, r2
   853da:	0c2f      	lsrs	r7, r5, #16
   853dc:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   853e0:	42b3      	cmp	r3, r6
   853e2:	d909      	bls.n	853f8 <__udivdi3+0x5c>
   853e4:	1936      	adds	r6, r6, r4
   853e6:	f102 37ff 	add.w	r7, r2, #4294967295
   853ea:	f080 80fd 	bcs.w	855e8 <__udivdi3+0x24c>
   853ee:	42b3      	cmp	r3, r6
   853f0:	f240 80fa 	bls.w	855e8 <__udivdi3+0x24c>
   853f4:	3a02      	subs	r2, #2
   853f6:	4426      	add	r6, r4
   853f8:	1af6      	subs	r6, r6, r3
   853fa:	fbb6 f3f1 	udiv	r3, r6, r1
   853fe:	fb01 6113 	mls	r1, r1, r3, r6
   85402:	fb00 f003 	mul.w	r0, r0, r3
   85406:	b2ad      	uxth	r5, r5
   85408:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   8540c:	4288      	cmp	r0, r1
   8540e:	d908      	bls.n	85422 <__udivdi3+0x86>
   85410:	1909      	adds	r1, r1, r4
   85412:	f103 36ff 	add.w	r6, r3, #4294967295
   85416:	f080 80e9 	bcs.w	855ec <__udivdi3+0x250>
   8541a:	4288      	cmp	r0, r1
   8541c:	f240 80e6 	bls.w	855ec <__udivdi3+0x250>
   85420:	3b02      	subs	r3, #2
   85422:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   85426:	2300      	movs	r3, #0
   85428:	4610      	mov	r0, r2
   8542a:	4619      	mov	r1, r3
   8542c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   85430:	4770      	bx	lr
   85432:	428b      	cmp	r3, r1
   85434:	d84c      	bhi.n	854d0 <__udivdi3+0x134>
   85436:	fab3 f683 	clz	r6, r3
   8543a:	2e00      	cmp	r6, #0
   8543c:	d14f      	bne.n	854de <__udivdi3+0x142>
   8543e:	428b      	cmp	r3, r1
   85440:	d302      	bcc.n	85448 <__udivdi3+0xac>
   85442:	4282      	cmp	r2, r0
   85444:	f200 80dd 	bhi.w	85602 <__udivdi3+0x266>
   85448:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8544c:	2300      	movs	r3, #0
   8544e:	2201      	movs	r2, #1
   85450:	4610      	mov	r0, r2
   85452:	4619      	mov	r1, r3
   85454:	4770      	bx	lr
   85456:	b912      	cbnz	r2, 8545e <__udivdi3+0xc2>
   85458:	2401      	movs	r4, #1
   8545a:	fbb4 f4f2 	udiv	r4, r4, r2
   8545e:	fab4 f284 	clz	r2, r4
   85462:	2a00      	cmp	r2, #0
   85464:	f040 8082 	bne.w	8556c <__udivdi3+0x1d0>
   85468:	1b09      	subs	r1, r1, r4
   8546a:	0c26      	lsrs	r6, r4, #16
   8546c:	b2a7      	uxth	r7, r4
   8546e:	2301      	movs	r3, #1
   85470:	fbb1 f0f6 	udiv	r0, r1, r6
   85474:	fb06 1110 	mls	r1, r6, r0, r1
   85478:	fb07 f200 	mul.w	r2, r7, r0
   8547c:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   85480:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   85484:	428a      	cmp	r2, r1
   85486:	d907      	bls.n	85498 <__udivdi3+0xfc>
   85488:	1909      	adds	r1, r1, r4
   8548a:	f100 3cff 	add.w	ip, r0, #4294967295
   8548e:	d202      	bcs.n	85496 <__udivdi3+0xfa>
   85490:	428a      	cmp	r2, r1
   85492:	f200 80c8 	bhi.w	85626 <__udivdi3+0x28a>
   85496:	4660      	mov	r0, ip
   85498:	1a89      	subs	r1, r1, r2
   8549a:	fbb1 f2f6 	udiv	r2, r1, r6
   8549e:	fb06 1112 	mls	r1, r6, r2, r1
   854a2:	fb07 f702 	mul.w	r7, r7, r2
   854a6:	b2ad      	uxth	r5, r5
   854a8:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   854ac:	42af      	cmp	r7, r5
   854ae:	d908      	bls.n	854c2 <__udivdi3+0x126>
   854b0:	192c      	adds	r4, r5, r4
   854b2:	f102 31ff 	add.w	r1, r2, #4294967295
   854b6:	f080 809b 	bcs.w	855f0 <__udivdi3+0x254>
   854ba:	42a7      	cmp	r7, r4
   854bc:	f240 8098 	bls.w	855f0 <__udivdi3+0x254>
   854c0:	3a02      	subs	r2, #2
   854c2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   854c6:	4610      	mov	r0, r2
   854c8:	4619      	mov	r1, r3
   854ca:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   854ce:	4770      	bx	lr
   854d0:	2300      	movs	r3, #0
   854d2:	461a      	mov	r2, r3
   854d4:	4610      	mov	r0, r2
   854d6:	4619      	mov	r1, r3
   854d8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   854dc:	4770      	bx	lr
   854de:	f1c6 0520 	rsb	r5, r6, #32
   854e2:	fa22 f705 	lsr.w	r7, r2, r5
   854e6:	fa03 f406 	lsl.w	r4, r3, r6
   854ea:	fa21 f305 	lsr.w	r3, r1, r5
   854ee:	fa01 fb06 	lsl.w	fp, r1, r6
   854f2:	fa20 f505 	lsr.w	r5, r0, r5
   854f6:	433c      	orrs	r4, r7
   854f8:	ea4f 4814 	mov.w	r8, r4, lsr #16
   854fc:	fbb3 fcf8 	udiv	ip, r3, r8
   85500:	fb08 331c 	mls	r3, r8, ip, r3
   85504:	fa1f f984 	uxth.w	r9, r4
   85508:	fb09 fa0c 	mul.w	sl, r9, ip
   8550c:	ea45 0b0b 	orr.w	fp, r5, fp
   85510:	ea4f 451b 	mov.w	r5, fp, lsr #16
   85514:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   85518:	459a      	cmp	sl, r3
   8551a:	fa02 f206 	lsl.w	r2, r2, r6
   8551e:	d904      	bls.n	8552a <__udivdi3+0x18e>
   85520:	191b      	adds	r3, r3, r4
   85522:	f10c 35ff 	add.w	r5, ip, #4294967295
   85526:	d36f      	bcc.n	85608 <__udivdi3+0x26c>
   85528:	46ac      	mov	ip, r5
   8552a:	ebca 0303 	rsb	r3, sl, r3
   8552e:	fbb3 f5f8 	udiv	r5, r3, r8
   85532:	fb08 3315 	mls	r3, r8, r5, r3
   85536:	fb09 f905 	mul.w	r9, r9, r5
   8553a:	fa1f fb8b 	uxth.w	fp, fp
   8553e:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   85542:	45b9      	cmp	r9, r7
   85544:	d904      	bls.n	85550 <__udivdi3+0x1b4>
   85546:	193f      	adds	r7, r7, r4
   85548:	f105 33ff 	add.w	r3, r5, #4294967295
   8554c:	d362      	bcc.n	85614 <__udivdi3+0x278>
   8554e:	461d      	mov	r5, r3
   85550:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   85554:	fbac 2302 	umull	r2, r3, ip, r2
   85558:	ebc9 0707 	rsb	r7, r9, r7
   8555c:	429f      	cmp	r7, r3
   8555e:	f04f 0500 	mov.w	r5, #0
   85562:	d34a      	bcc.n	855fa <__udivdi3+0x25e>
   85564:	d046      	beq.n	855f4 <__udivdi3+0x258>
   85566:	4662      	mov	r2, ip
   85568:	462b      	mov	r3, r5
   8556a:	e75d      	b.n	85428 <__udivdi3+0x8c>
   8556c:	4094      	lsls	r4, r2
   8556e:	f1c2 0920 	rsb	r9, r2, #32
   85572:	fa21 fc09 	lsr.w	ip, r1, r9
   85576:	4091      	lsls	r1, r2
   85578:	fa20 f909 	lsr.w	r9, r0, r9
   8557c:	0c26      	lsrs	r6, r4, #16
   8557e:	fbbc f8f6 	udiv	r8, ip, r6
   85582:	fb06 cc18 	mls	ip, r6, r8, ip
   85586:	b2a7      	uxth	r7, r4
   85588:	fb07 f308 	mul.w	r3, r7, r8
   8558c:	ea49 0901 	orr.w	r9, r9, r1
   85590:	ea4f 4119 	mov.w	r1, r9, lsr #16
   85594:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   85598:	4563      	cmp	r3, ip
   8559a:	fa00 f502 	lsl.w	r5, r0, r2
   8559e:	d909      	bls.n	855b4 <__udivdi3+0x218>
   855a0:	eb1c 0c04 	adds.w	ip, ip, r4
   855a4:	f108 32ff 	add.w	r2, r8, #4294967295
   855a8:	d23b      	bcs.n	85622 <__udivdi3+0x286>
   855aa:	4563      	cmp	r3, ip
   855ac:	d939      	bls.n	85622 <__udivdi3+0x286>
   855ae:	f1a8 0802 	sub.w	r8, r8, #2
   855b2:	44a4      	add	ip, r4
   855b4:	ebc3 0c0c 	rsb	ip, r3, ip
   855b8:	fbbc f3f6 	udiv	r3, ip, r6
   855bc:	fb06 c113 	mls	r1, r6, r3, ip
   855c0:	fb07 f203 	mul.w	r2, r7, r3
   855c4:	fa1f f989 	uxth.w	r9, r9
   855c8:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   855cc:	428a      	cmp	r2, r1
   855ce:	d907      	bls.n	855e0 <__udivdi3+0x244>
   855d0:	1909      	adds	r1, r1, r4
   855d2:	f103 30ff 	add.w	r0, r3, #4294967295
   855d6:	d222      	bcs.n	8561e <__udivdi3+0x282>
   855d8:	428a      	cmp	r2, r1
   855da:	d920      	bls.n	8561e <__udivdi3+0x282>
   855dc:	3b02      	subs	r3, #2
   855de:	4421      	add	r1, r4
   855e0:	1a89      	subs	r1, r1, r2
   855e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   855e6:	e743      	b.n	85470 <__udivdi3+0xd4>
   855e8:	463a      	mov	r2, r7
   855ea:	e705      	b.n	853f8 <__udivdi3+0x5c>
   855ec:	4633      	mov	r3, r6
   855ee:	e718      	b.n	85422 <__udivdi3+0x86>
   855f0:	460a      	mov	r2, r1
   855f2:	e766      	b.n	854c2 <__udivdi3+0x126>
   855f4:	40b0      	lsls	r0, r6
   855f6:	4290      	cmp	r0, r2
   855f8:	d2b5      	bcs.n	85566 <__udivdi3+0x1ca>
   855fa:	f10c 32ff 	add.w	r2, ip, #4294967295
   855fe:	2300      	movs	r3, #0
   85600:	e712      	b.n	85428 <__udivdi3+0x8c>
   85602:	4633      	mov	r3, r6
   85604:	4632      	mov	r2, r6
   85606:	e70f      	b.n	85428 <__udivdi3+0x8c>
   85608:	459a      	cmp	sl, r3
   8560a:	d98d      	bls.n	85528 <__udivdi3+0x18c>
   8560c:	f1ac 0c02 	sub.w	ip, ip, #2
   85610:	4423      	add	r3, r4
   85612:	e78a      	b.n	8552a <__udivdi3+0x18e>
   85614:	45b9      	cmp	r9, r7
   85616:	d99a      	bls.n	8554e <__udivdi3+0x1b2>
   85618:	3d02      	subs	r5, #2
   8561a:	4427      	add	r7, r4
   8561c:	e798      	b.n	85550 <__udivdi3+0x1b4>
   8561e:	4603      	mov	r3, r0
   85620:	e7de      	b.n	855e0 <__udivdi3+0x244>
   85622:	4690      	mov	r8, r2
   85624:	e7c6      	b.n	855b4 <__udivdi3+0x218>
   85626:	3802      	subs	r0, #2
   85628:	4421      	add	r1, r4
   8562a:	e735      	b.n	85498 <__udivdi3+0xfc>
   8562c:	736e6f4b 	.word	0x736e6f4b
   85630:	6e656c6f 	.word	0x6e656c6f
   85634:	61657220 	.word	0x61657220
   85638:	000a6f64 	.word	0x000a6f64
   8563c:	3d3d3d3d 	.word	0x3d3d3d3d
   85640:	3d3d3d3d 	.word	0x3d3d3d3d
   85644:	3d3d3d3d 	.word	0x3d3d3d3d
   85648:	0a3d3d3d 	.word	0x0a3d3d3d
   8564c:	00000000 	.word	0x00000000
   85650:	25202d2d 	.word	0x25202d2d
   85654:	000d0a73 	.word	0x000d0a73
   85658:	75647241 	.word	0x75647241
   8565c:	206f6e69 	.word	0x206f6e69
   85660:	2f657544 	.word	0x2f657544
   85664:	00000058 	.word	0x00000058
   85668:	43202d2d 	.word	0x43202d2d
   8566c:	69706d6f 	.word	0x69706d6f
   85670:	3a64656c 	.word	0x3a64656c
   85674:	20732520 	.word	0x20732520
   85678:	2d207325 	.word	0x2d207325
   8567c:	000d0a2d 	.word	0x000d0a2d
   85680:	2079614d 	.word	0x2079614d
   85684:	32203131 	.word	0x32203131
   85688:	00373130 	.word	0x00373130
   8568c:	323a3131 	.word	0x323a3131
   85690:	36353a36 	.word	0x36353a36
   85694:	00000000 	.word	0x00000000
   85698:	6c696857 	.word	0x6c696857
   8569c:	74617365 	.word	0x74617365
   856a0:	006e6573 	.word	0x006e6573
   856a4:	736f6361 	.word	0x736f6361
   856a8:	00000000 	.word	0x00000000
   856ac:	74727173 	.word	0x74727173
   856b0:	00000000 	.word	0x00000000
   856b4:	00000043 	.word	0x00000043

000856b8 <_global_impure_ptr>:
   856b8:	20070148 33323130 37363534 42413938     H.. 0123456789AB
   856c8:	46454443 00000000 33323130 37363534     CDEF....01234567
   856d8:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   856e8:	0000296c                                l)..

000856ec <zeroes.6721>:
   856ec:	30303030 30303030 30303030 30303030     0000000000000000

000856fc <blanks.6720>:
   856fc:	20202020 20202020 20202020 20202020                     

0008570c <_init>:
   8570c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8570e:	bf00      	nop
   85710:	bcf8      	pop	{r3, r4, r5, r6, r7}
   85712:	bc08      	pop	{r3}
   85714:	469e      	mov	lr, r3
   85716:	4770      	bx	lr

00085718 <__init_array_start>:
   85718:	000836c1 	.word	0x000836c1

0008571c <__frame_dummy_init_array_entry>:
   8571c:	00080119                                ....

00085720 <_fini>:
   85720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   85722:	bf00      	nop
   85724:	bcf8      	pop	{r3, r4, r5, r6, r7}
   85726:	bc08      	pop	{r3}
   85728:	469e      	mov	lr, r3
   8572a:	4770      	bx	lr

0008572c <__fini_array_start>:
   8572c:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4b14      	ldr	r3, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2007003c:	f022 0203 	bic.w	r2, r2, #3
20070040:	f042 0201 	orr.w	r2, r2, #1
20070044:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	461a      	mov	r2, r3
20070048:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007004a:	f013 0f08 	tst.w	r3, #8
2007004e:	d0fb      	beq.n	20070048 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070050:	4a11      	ldr	r2, [pc, #68]	; (20070098 <SystemInit+0x98>)
20070052:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070054:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070056:	461a      	mov	r2, r3
20070058:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007005a:	f013 0f02 	tst.w	r3, #2
2007005e:	d0fb      	beq.n	20070058 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
20070060:	2211      	movs	r2, #17
20070062:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070064:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070066:	461a      	mov	r2, r3
20070068:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007006a:	f013 0f08 	tst.w	r3, #8
2007006e:	d0fb      	beq.n	20070068 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20070070:	2212      	movs	r2, #18
20070072:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070074:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070076:	461a      	mov	r2, r3
20070078:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007007a:	f013 0f08 	tst.w	r3, #8
2007007e:	d0fb      	beq.n	20070078 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
20070080:	4a06      	ldr	r2, [pc, #24]	; (2007009c <SystemInit+0x9c>)
20070082:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070084:	601a      	str	r2, [r3, #0]
20070086:	4770      	bx	lr
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070138 	.word	0x20070138

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <Kp>:
2007012c:	00000004                                ....

20070130 <speed>:
20070130:	00000672                                r...

20070134 <g_interrupt_enabled>:
20070134:	00000001                                ....

20070138 <SystemCoreClock>:
20070138:	003d0900                                ..=.

2007013c <OB1x>:
2007013c:	00000014                                ....

20070140 <OB1y>:
20070140:	0000001e                                ....

20070144 <__fdlib_version>:
20070144:	00000001                                ....

20070148 <impure_data>:
20070148:	00000000 20070434 2007049c 20070504     ....4.. ... ... 
	...
2007017c:	000856b4 00000000 00000000 00000000     .V..............
	...
200701f0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070200:	0005deec 0000000b 00000000 00000000     ................
	...

20070570 <_impure_ptr>:
20070570:	20070148                                H.. 

20070574 <lc_ctype_charset>:
20070574:	49435341 00000049 00000000 00000000     ASCII...........
	...

20070594 <__mb_cur_max>:
20070594:	00000001                                ....

20070598 <__malloc_av_>:
	...
200705a0:	20070598 20070598 200705a0 200705a0     ... ... ... ... 
200705b0:	200705a8 200705a8 200705b0 200705b0     ... ... ... ... 
200705c0:	200705b8 200705b8 200705c0 200705c0     ... ... ... ... 
200705d0:	200705c8 200705c8 200705d0 200705d0     ... ... ... ... 
200705e0:	200705d8 200705d8 200705e0 200705e0     ... ... ... ... 
200705f0:	200705e8 200705e8 200705f0 200705f0     ... ... ... ... 
20070600:	200705f8 200705f8 20070600 20070600     ... ... ... ... 
20070610:	20070608 20070608 20070610 20070610     ... ... ... ... 
20070620:	20070618 20070618 20070620 20070620     ... ...  ..  .. 
20070630:	20070628 20070628 20070630 20070630     (.. (.. 0.. 0.. 
20070640:	20070638 20070638 20070640 20070640     8.. 8.. @.. @.. 
20070650:	20070648 20070648 20070650 20070650     H.. H.. P.. P.. 
20070660:	20070658 20070658 20070660 20070660     X.. X.. `.. `.. 
20070670:	20070668 20070668 20070670 20070670     h.. h.. p.. p.. 
20070680:	20070678 20070678 20070680 20070680     x.. x.. ... ... 
20070690:	20070688 20070688 20070690 20070690     ... ... ... ... 
200706a0:	20070698 20070698 200706a0 200706a0     ... ... ... ... 
200706b0:	200706a8 200706a8 200706b0 200706b0     ... ... ... ... 
200706c0:	200706b8 200706b8 200706c0 200706c0     ... ... ... ... 
200706d0:	200706c8 200706c8 200706d0 200706d0     ... ... ... ... 
200706e0:	200706d8 200706d8 200706e0 200706e0     ... ... ... ... 
200706f0:	200706e8 200706e8 200706f0 200706f0     ... ... ... ... 
20070700:	200706f8 200706f8 20070700 20070700     ... ... ... ... 
20070710:	20070708 20070708 20070710 20070710     ... ... ... ... 
20070720:	20070718 20070718 20070720 20070720     ... ...  ..  .. 
20070730:	20070728 20070728 20070730 20070730     (.. (.. 0.. 0.. 
20070740:	20070738 20070738 20070740 20070740     8.. 8.. @.. @.. 
20070750:	20070748 20070748 20070750 20070750     H.. H.. P.. P.. 
20070760:	20070758 20070758 20070760 20070760     X.. X.. `.. `.. 
20070770:	20070768 20070768 20070770 20070770     h.. h.. p.. p.. 
20070780:	20070778 20070778 20070780 20070780     x.. x.. ... ... 
20070790:	20070788 20070788 20070790 20070790     ... ... ... ... 
200707a0:	20070798 20070798 200707a0 200707a0     ... ... ... ... 
200707b0:	200707a8 200707a8 200707b0 200707b0     ... ... ... ... 
200707c0:	200707b8 200707b8 200707c0 200707c0     ... ... ... ... 
200707d0:	200707c8 200707c8 200707d0 200707d0     ... ... ... ... 
200707e0:	200707d8 200707d8 200707e0 200707e0     ... ... ... ... 
200707f0:	200707e8 200707e8 200707f0 200707f0     ... ... ... ... 
20070800:	200707f8 200707f8 20070800 20070800     ... ... ... ... 
20070810:	20070808 20070808 20070810 20070810     ... ... ... ... 
20070820:	20070818 20070818 20070820 20070820     ... ...  ..  .. 
20070830:	20070828 20070828 20070830 20070830     (.. (.. 0.. 0.. 
20070840:	20070838 20070838 20070840 20070840     8.. 8.. @.. @.. 
20070850:	20070848 20070848 20070850 20070850     H.. H.. P.. P.. 
20070860:	20070858 20070858 20070860 20070860     X.. X.. `.. `.. 
20070870:	20070868 20070868 20070870 20070870     h.. h.. p.. p.. 
20070880:	20070878 20070878 20070880 20070880     x.. x.. ... ... 
20070890:	20070888 20070888 20070890 20070890     ... ... ... ... 
200708a0:	20070898 20070898 200708a0 200708a0     ... ... ... ... 
200708b0:	200708a8 200708a8 200708b0 200708b0     ... ... ... ... 
200708c0:	200708b8 200708b8 200708c0 200708c0     ... ... ... ... 
200708d0:	200708c8 200708c8 200708d0 200708d0     ... ... ... ... 
200708e0:	200708d8 200708d8 200708e0 200708e0     ... ... ... ... 
200708f0:	200708e8 200708e8 200708f0 200708f0     ... ... ... ... 
20070900:	200708f8 200708f8 20070900 20070900     ... ... ... ... 
20070910:	20070908 20070908 20070910 20070910     ... ... ... ... 
20070920:	20070918 20070918 20070920 20070920     ... ...  ..  .. 
20070930:	20070928 20070928 20070930 20070930     (.. (.. 0.. 0.. 
20070940:	20070938 20070938 20070940 20070940     8.. 8.. @.. @.. 
20070950:	20070948 20070948 20070950 20070950     H.. H.. P.. P.. 
20070960:	20070958 20070958 20070960 20070960     X.. X.. `.. `.. 
20070970:	20070968 20070968 20070970 20070970     h.. h.. p.. p.. 
20070980:	20070978 20070978 20070980 20070980     x.. x.. ... ... 
20070990:	20070988 20070988 20070990 20070990     ... ... ... ... 

200709a0 <__malloc_trim_threshold>:
200709a0:	00020000                                ....

200709a4 <__malloc_sbrk_base>:
200709a4:	ffffffff                                ....

200709a8 <__wctomb>:
200709a8:	00084e31                                1N..
