`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 16 2023 20:15:40 CST (May 16 2023 12:15:40 UTC)

module dut_LessThan_32Ux8U_1U_4(in2, in1, out1);
  input [31:0] in2;
  input [7:0] in1;
  output out1;
  wire [31:0] in2;
  wire [7:0] in1;
  wire out1;
  wire gt_21_21_n_0, gt_21_21_n_1, gt_21_21_n_2, gt_21_21_n_3,
       gt_21_21_n_4, gt_21_21_n_5, gt_21_21_n_6, gt_21_21_n_7;
  wire gt_21_21_n_8, gt_21_21_n_9, gt_21_21_n_10, gt_21_21_n_11,
       gt_21_21_n_12, gt_21_21_n_13, gt_21_21_n_14, gt_21_21_n_15;
  wire gt_21_21_n_16, gt_21_21_n_17, gt_21_21_n_18, gt_21_21_n_19,
       gt_21_21_n_20, gt_21_21_n_21, gt_21_21_n_22, gt_21_21_n_23;
  wire gt_21_21_n_24, gt_21_21_n_25, gt_21_21_n_26, gt_21_21_n_27,
       gt_21_21_n_28;
  NOR4X1 gt_21_21_g524(.A (gt_21_21_n_25), .B (gt_21_21_n_28), .C
       (gt_21_21_n_18), .D (gt_21_21_n_15), .Y (out1));
  OAI211X1 gt_21_21_g525(.A0 (gt_21_21_n_21), .A1 (gt_21_21_n_22), .B0
       (gt_21_21_n_27), .C0 (gt_21_21_n_23), .Y (gt_21_21_n_28));
  NAND4BX1 gt_21_21_g526(.AN (gt_21_21_n_21), .B (gt_21_21_n_26), .C
       (gt_21_21_n_12), .D (gt_21_21_n_11), .Y (gt_21_21_n_27));
  OAI211X1 gt_21_21_g527(.A0 (gt_21_21_n_0), .A1 (in1[3]), .B0
       (gt_21_21_n_24), .C0 (gt_21_21_n_20), .Y (gt_21_21_n_26));
  NAND4XL gt_21_21_g528(.A (gt_21_21_n_17), .B (gt_21_21_n_14), .C
       (gt_21_21_n_16), .D (gt_21_21_n_13), .Y (gt_21_21_n_25));
  OAI221X1 gt_21_21_g529(.A0 (gt_21_21_n_9), .A1 (gt_21_21_n_19), .B0
       (gt_21_21_n_3), .B1 (in2[2]), .C0 (gt_21_21_n_10), .Y
       (gt_21_21_n_24));
  AOI32X1 gt_21_21_g530(.A0 (gt_21_21_n_8), .A1 (in2[6]), .A2
       (gt_21_21_n_2), .B0 (in2[7]), .B1 (gt_21_21_n_1), .Y
       (gt_21_21_n_23));
  AOI32X1 gt_21_21_g531(.A0 (gt_21_21_n_12), .A1 (in2[4]), .A2
       (gt_21_21_n_5), .B0 (in2[5]), .B1 (gt_21_21_n_4), .Y
       (gt_21_21_n_22));
  OAI21X1 gt_21_21_g532(.A0 (gt_21_21_n_2), .A1 (in2[6]), .B0
       (gt_21_21_n_8), .Y (gt_21_21_n_21));
  NAND3BXL gt_21_21_g533(.AN (in1[2]), .B (gt_21_21_n_10), .C (in2[2]),
       .Y (gt_21_21_n_20));
  AOI22X1 gt_21_21_g534(.A0 (in1[0]), .A1 (gt_21_21_n_7), .B0 (in1[1]),
       .B1 (gt_21_21_n_6), .Y (gt_21_21_n_19));
  OR4X1 gt_21_21_g535(.A (in2[15]), .B (in2[14]), .C (in2[13]), .D
       (in2[12]), .Y (gt_21_21_n_18));
  NOR4X1 gt_21_21_g536(.A (in2[31]), .B (in2[30]), .C (in2[29]), .D
       (in2[28]), .Y (gt_21_21_n_17));
  NOR4X1 gt_21_21_g537(.A (in2[23]), .B (in2[22]), .C (in2[21]), .D
       (in2[20]), .Y (gt_21_21_n_16));
  OR4X1 gt_21_21_g538(.A (in2[11]), .B (in2[10]), .C (in2[9]), .D
       (in2[8]), .Y (gt_21_21_n_15));
  NOR4X1 gt_21_21_g539(.A (in2[27]), .B (in2[26]), .C (in2[25]), .D
       (in2[24]), .Y (gt_21_21_n_14));
  NOR4X1 gt_21_21_g540(.A (in2[19]), .B (in2[18]), .C (in2[17]), .D
       (in2[16]), .Y (gt_21_21_n_13));
  NAND2BX1 gt_21_21_g541(.AN (in2[5]), .B (in1[5]), .Y (gt_21_21_n_12));
  NAND2BX1 gt_21_21_g542(.AN (in2[4]), .B (in1[4]), .Y (gt_21_21_n_11));
  NAND2X1 gt_21_21_g543(.A (in1[3]), .B (gt_21_21_n_0), .Y
       (gt_21_21_n_10));
  NOR2X1 gt_21_21_g544(.A (gt_21_21_n_6), .B (in1[1]), .Y
       (gt_21_21_n_9));
  NAND2BX1 gt_21_21_g545(.AN (in2[7]), .B (in1[7]), .Y (gt_21_21_n_8));
  INVX1 gt_21_21_g546(.A (in2[0]), .Y (gt_21_21_n_7));
  INVX1 gt_21_21_g547(.A (in2[1]), .Y (gt_21_21_n_6));
  INVX1 gt_21_21_g548(.A (in1[4]), .Y (gt_21_21_n_5));
  INVX1 gt_21_21_g549(.A (in1[5]), .Y (gt_21_21_n_4));
  INVX1 gt_21_21_g550(.A (in1[2]), .Y (gt_21_21_n_3));
  INVX1 gt_21_21_g551(.A (in1[6]), .Y (gt_21_21_n_2));
  INVX1 gt_21_21_g552(.A (in1[7]), .Y (gt_21_21_n_1));
  INVX1 gt_21_21_g553(.A (in2[3]), .Y (gt_21_21_n_0));
endmodule


