#ifndef MINICDI_MCD221_CIAP
#define MINICDI_MCD221_CIAP

/** CIAP/CD–DRIVE ARCHITECTURE
In conjunction with a suitable microcontroller, MC68HC05
(IKAT), the MCD221 provides the functionality to connect an
MC68xxx host processor to a CD–Drive. The MCD221 de-
codes both main and subchannel CD data and plays both
ADPCM and CDDA audio. External I2S format audio (e.g.,
MPEG1) may be input and mixed with the CIAP audio. CIAP
audio output can be in either I2S or Sony formats. **/

class CIAP
{
	SCC68070* _68070;
	uint8_t* memory;
	// uint8_t ADPCM[2][0x8FF];
	// uint8_t Main[2][2340];
	// uint8_t SubQ[2][10];
	// uint8_t SubR[2][12];
	// uint8_t SubS[2][12];
	// uint8_t SubT[2][12];
	// uint8_t SubU[2][12];
	// uint8_t SubV[2][12];
	// uint8_t SubW[2][12];

	uint16_t IER = 0;
	uint16_t ISR = 0;
	uint16_t TACS = 0;
	uint16_t AACS = 0;
	uint16_t TCM1 = 0;
	uint16_t ACM1 = 0;
	uint16_t ACM2 = 0;
	uint16_t FILE = 0;
	uint16_t BMAN = 0b01010100; // default starting value according to cdiemu ?
	uint16_t CCR = 0;
	uint16_t A_SHDW = 0;
	uint16_t AP_Left = 0;
	uint16_t AP_Right = 0;
	uint16_t AP_Vol = 0;
	uint16_t APCR = 0;
	uint16_t ACONF = 0;
	uint16_t ASTAT = 0;
	uint16_t ICR = 0;
	uint16_t DMACTL = 0;
	uint16_t DLOAD = 0;

	/*void assert_irq()
	{
		if (((ISR & 0x01) && (IER & 0x01)) || ((ISR & 0x04) && (IER & 0x04))
		 || ((ISR & 0x08) && (IER & 0x08)) || ((ISR & 0x0800) && (IER & 0x0800)))
		{
			MiniCDI::Log("[CIAP] IRQ %04X  QERROR=%d, AUDIO=%d, SUBCODE=%d, DATA=%d", ISR,
						 ISR & 0x800 ? 1 : 0, ISR & 0x08 ? 1 : 0, ISR & 0x04 ? 1 : 0, ISR & 0x01 ? 1 : 0);

			_68070->interrupt(SCC68070::IPL_IN4N, true);
		}
	}*/

	// ****************************
	// AUDIO HANDLING
	// ****************************
	// TO-DO

	// ****************************
	// DISC HANDLING
	// ****************************
	CDiDisc *disc;

	struct {
		bool reading;
		bool selection;
		bool audio; // Controls MODE2 filter(?)
		int delayed_sectors; // Number of sectors to delay for reading (e.g. to simulate discspin)
		int curr_lba; // Taken from TIME register and then incremented

		bool flipped_subcode;
		bool flipped_audio;
	} CdStatus;

	bool disc_check_filter()
	{
		if (disc->Sector[CDiDisc::H_MODE] == 2 && CdStatus.selection)
		{
			// Use order from MAME
			if (disc->Sector[CDiDisc::SH_FILE2] != (FILE & 0xFF)) {
				MiniCDI::Log("[CIAP] %02X:%02X:%02X skip: FILE %02X != %02X",
							 disc->Sector[CDiDisc::H_MIN], disc->Sector[CDiDisc::H_SEC], disc->Sector[CDiDisc::H_FRAME], FILE & 0xFF, disc->Sector[CDiDisc::SH_FILE2]);
				return false;
			}

			if ((disc->Sector[CDiDisc::SH_SUBMODE2] & 0b10000000) // EOF
			 || (disc->Sector[CDiDisc::SH_SUBMODE2] & 0b00000001) // EOR
			 || (disc->Sector[CDiDisc::SH_SUBMODE2] & 0b00010000) // Trigger
			 ) {
				if (disc->Sector[CDiDisc::SH_SUBMODE2] & 0b10000000) {
					MiniCDI::Log("[CIAP] %02X:%02X:%02X: reached EOF",
								 disc->Sector[CDiDisc::H_MIN], disc->Sector[CDiDisc::H_SEC], disc->Sector[CDiDisc::H_FRAME]);
					CdStatus.reading = false;
				} else {
					MiniCDI::Log("[CIAP] %02X:%02X:%02X: autoread",
								 disc->Sector[CDiDisc::H_MIN], disc->Sector[CDiDisc::H_SEC], disc->Sector[CDiDisc::H_FRAME]);
				}
				return true;
			}

			if (!(disc->Sector[CDiDisc::SH_SUBMODE2] & 0b00001110)) {
				// Either message or empty sector (Green Book II.4.9.1)
				MiniCDI::Log("[CDIC] %02X:%02X:%02X: skip: invalid sector");
				return false;
			}

			if (!(TCM1 & (1<<disc->Sector[CDiDisc::SH_CHAN2])) && !(ACM2 & (1<<disc->Sector[CDiDisc::SH_CHAN2]))) {
				MiniCDI::Log("[CIAP] %02X:%02X:%02X skip: channel %X does not match TCM1 ($%04X) or ACM2 ($%04X)",
							 disc->Sector[CDiDisc::H_MIN], disc->Sector[CDiDisc::H_SEC], disc->Sector[CDiDisc::H_FRAME], disc->Sector[CDiDisc::SH_CHAN2], TCM1, ACM2);
				return false;
			}
		}

		if (disc->Sector[CDiDisc::SH_SUBMODE2] & 0b10000000) {
			/*MiniCDI::Log("[CIAP] %02X:%02X:%02X: reached EOF",
						 disc->Sector[CDiDisc::H_MIN], disc->Sector[CDiDisc::H_SEC], disc->Sector[CDiDisc::H_FRAME]);*/
			CdStatus.reading = false;
		}

		return true;
	}

	void disc_process_sector()
	{
		if (!CdStatus.reading)
			return;

		if (CdStatus.delayed_sectors > 0) {
			CdStatus.delayed_sectors--;
			return;
		}

		// Skip if MODE2 not satisfied
		if (disc_check_filter())
		{
			MiniCDI::Log("[CIAP] %02X:%02X:%02X: copy to memory", disc->Sector[CDiDisc::H_MIN], disc->Sector[CDiDisc::H_SEC], disc->Sector[CDiDisc::H_FRAME]);

			// Select target DATA buffer
			uint32_t targetAddr = 0x300000 + ((BMAN & 0b000100) ? 0x1BC2 : 0x1200);

			// Fetch mainchannel data from frame, followed by subchannel data.
			memcpy(&memory[targetAddr], &disc->Sector[0], 8);
			targetAddr += 8;

			// TACS contains audio channel.
			// Should switch to ADPCM buffer at this point?

			memcpy(&memory[targetAddr], &disc->Sector[8], 2332);

			// Mark mainchannel DATA as full
			ISR |= 0x01;

			// switch to subchannel
			/*targetAddr = 0x300000 + ((BMAN & 0b100000) ? 0x24E6 : 0x1B24);

			// 10 bytes for subchannel Q
			memory[targetAddr++] = 0x41; // Control
			memory[targetAddr++] = 0x01; // Track
			memory[targetAddr++] = 0x01; // Index
			memory[targetAddr++] = disc->Sector[CDiDisc::H_MIN];
			memory[targetAddr++] = disc->Sector[CDiDisc::H_SEC];
			memory[targetAddr++] = disc->Sector[CDiDisc::H_FRAME];
			memory[targetAddr++] = 0x00;
			memory[targetAddr++] = disc->Sector[CDiDisc::H_MIN];
			memory[targetAddr++] = disc->Sector[CDiDisc::H_SEC];
			memory[targetAddr++] = disc->Sector[CDiDisc::H_FRAME];

			// ...and 12 bytes for remaining subchannels
			targetAddr = 0x300000 + ((BMAN & 0b100000) ? 0x24F0 : 0x1B2E);
			for (int i = 0; i < 6; i++) {
				memory[targetAddr++] = 0x41; // Control
				memory[targetAddr++] = 0x01; // Track
				memory[targetAddr++] = 0x01; // Index
				memory[targetAddr++] = disc->Sector[CDiDisc::H_MIN];
				memory[targetAddr++] = disc->Sector[CDiDisc::H_SEC];
				memory[targetAddr++] = disc->Sector[CDiDisc::H_FRAME];
				memory[targetAddr++] = 0x00;
				memory[targetAddr++] = disc->Sector[CDiDisc::H_MIN];
				memory[targetAddr++] = disc->Sector[CDiDisc::H_SEC];
				memory[targetAddr++] = disc->Sector[CDiDisc::H_FRAME];
				memory[targetAddr++] = 0xFF; // CRC
				memory[targetAddr++] = 0xFF; // CRC
			}*/

			// Mark SUBCODE as full
			ISR |= 0x04;

			// Trigger interrupt request
			if ((IER & 0x01) || ((ISR & 0x04) && (IER & 0x04))) {
				MiniCDI::Log("[CIAP] INT %02X", IER & 0x05);
				_68070->interrupt(SCC68070::IPL_IN4N, true);
			}
		}

		// Update LBA
		if (CdStatus.reading) {
			CdStatus.curr_lba++;
			disc->read_sector(CdStatus.curr_lba);
		} else {
			abort();
		}
	}

public:
	CIAP(SCC68070* _68070, uint8_t* memory, CDiDisc *disc) : _68070(_68070), memory(memory), disc(disc), CdStatus({0})
	{
	}

	inline void reset()
	{
		CdStatus = {0};
		IER = 0;
		ISR = 0;
		TACS = 0;
		AACS = 0;
		TCM1 = 0;
		ACM1 = 0;
		ACM2 = 0;
		FILE = 0;
		BMAN = 0b01010100;
		CCR = 0;
		A_SHDW = 0;
		AP_Left = 0;
		AP_Right = 0;
		AP_Vol = 0;
		APCR = 0;
		ACONF = 0;
		ASTAT = 0;
		ICR = 0;
		DMACTL = 0;
		DLOAD = 0;
	}

	inline void abort()
	{
		// MiniCDI::Log("[CIAP] abort");
		CdStatus.reading = false;
		CdStatus.selection = false;
		CdStatus.audio = false;
	}

	inline void tick()
	{
		disc_process_sector();
	}

	inline void disc_set_lba(uint8_t min, uint8_t sec, uint8_t frame)
	{
		MiniCDI::Log("[CIAP] load LBA <= %02X:%02X:%02X", min, sec, frame);
		CdStatus.curr_lba = disc->get_lba_from_time((min << 24) | (sec << 16) | (frame << 8));
		disc->read_sector(CdStatus.curr_lba);
	}

	inline uint16_t read16(uint32_t addr)
	{
		switch (addr)
		{
			default:
				return (memory[addr] << 8) | memory[addr+1];

			case 0x302584: return IER;
			case 0x302586: {
				const uint16_t value = ISR;
				ISR = 0;
				_68070->interrupt(SCC68070::IPL_IN4N, false);
				MiniCDI::Log("[CIAP] ISR => %04X", value);
				return value;
			}
			case 0x302588: return TACS;
			case 0x30258A: return AACS;
			case 0x30258C: return TCM1;
			case 0x30258E: return ACM1;
			case 0x302590: return ACM2;
			case 0x302592: return FILE;
			case 0x302594: MiniCDI::Log("[CIAP] BMAN => %04X", BMAN); return BMAN;
			case 0x302596: return CCR;
			case 0x30259A: return A_SHDW;
			case 0x3025A0: return AP_Left;
			case 0x3025A2: return AP_Right;
			case 0x3025A4: return AP_Vol;
			case 0x3025A6: return APCR;
			case 0x3025A8: return ACONF;
			case 0x3025AA: return ASTAT;
			case 0x3025C0: return ICR;
			case 0x3025C2: return DMACTL;
			case 0x3025C4: return 0xCD02; // ID register (CIAP1.5). CIAP1.0 has CD01
			case 0x3025FE: return DLOAD;
		}
	}

	inline void write16(uint32_t addr, uint16_t value)
	{
		switch (addr)
		{
			default:
				memory[addr] = value >> 8 & 0xFF;
				memory[addr+1] = value & 0xFF;
				break;

			case 0x302584: MiniCDI::Log("[CIAP] IER <= %04X", value); IER = value; break;
			case 0x302586: MiniCDI::Log("[CIAP] ISR <= %04X", value); ISR = value; break;
			case 0x302588: MiniCDI::Log("[CIAP] TACS <= %04X", value); TACS = value; break;
			case 0x30258A: MiniCDI::Log("[CIAP] AACS <= %04X", value); AACS = value; break;
			case 0x30258C: MiniCDI::Log("[CIAP] TCM1 <= %04X", value); TCM1 = value; break;
			case 0x30258E: MiniCDI::Log("[CIAP] ACM1 <= %04X", value); ACM1 = value; break;
			case 0x302590: MiniCDI::Log("[CIAP] ACM2 <= %04X", value); ACM2 = value; break;
			case 0x302592: MiniCDI::Log("[CIAP] FILE <= %04X", value); FILE = value; break;
			case 0x302594: MiniCDI::Log("[CIAP] BMAN <= %04X", BMAN ^ value); BMAN ^= value; break;
			case 0x302596: {
					CCR = value;
					switch (CCR)
					{
						default:
							MiniCDI::Log("[CIAP] CCR <= undefined (0x%04X)", value);
							break;
						case 0x0008:
							MiniCDI::Log("[CIAP] CCR <= ASEL (0x%04X)", value);
							CdStatus.selection = true;
							break;
						case 0x0100:
							MiniCDI::Log("[CIAP] CCR <= RESET (0x%04X)", value);
							abort();
							break;
						case 0x3000:
							MiniCDI::Log("[CIAP] CCR <= PREPA (0x%04X)", value);
							CdStatus.delayed_sectors = 6;
							break;
						case 0x7000:
							MiniCDI::Log("[CIAP] CCR <= PREPD (0x%04X)", value);
							CdStatus.delayed_sectors = 6;
							break;
						case 0x0094:
							MiniCDI::Log("[CIAP] CCR <= STARTA (0x%04X)", value);
							CdStatus.reading = true;
							CdStatus.audio = true;
						case 0x00C4:
							MiniCDI::Log("[CIAP] CCR <= STARTD (0x%04X)", value);
							CdStatus.reading = true;
							CdStatus.audio = false;
							break;
					}
				}
				break;
			case 0x30259A: MiniCDI::Log("[CIAP] A_SHDW <= %04X", value); A_SHDW = value; break;
			case 0x3025A0: MiniCDI::Log("[CIAP] AP_Left <= %04X", value); AP_Left = value; break;
			case 0x3025A2: MiniCDI::Log("[CIAP] AP_Right <= %04X", value); AP_Right = value; break;
			case 0x3025A4: MiniCDI::Log("[CIAP] AP_Vol <= %04X", value); AP_Vol = value; break;
			case 0x3025A6: {
					APCR = value;
					switch (value)
					{
						default:
							MiniCDI::Log("[CIAP] APCR <= undefined (0x%04X)", value);
							break;
						case 0x0020:
							MiniCDI::Log("[CIAP] APCR <= INTDONE (%04X)", value);
							ISR |= 0x08;
							if (IER & 0x08) _68070->interrupt(SCC68070::IPL_IN4N, true);
							break;
						case 0x00A0:
							MiniCDI::Log("[CIAP] APCR <= INTNOW (%04X)", value);
							ISR |= 0x08;
							if (IER & 0x08) _68070->interrupt(SCC68070::IPL_IN4N, true);
							break;
						case 0x0140:
							MiniCDI::Log("[CIAP] APCR <= PLAY0 (%04X)", value);
							break;
					}
				}
				break;
			case 0x3025A8: MiniCDI::Log("[CIAP] ACONF <= %04X", value); ACONF = value; break;
			case 0x3025AA: MiniCDI::Log("[CIAP] ASTAT <= %04X", value); ASTAT = value; break;
			case 0x3025C0: MiniCDI::Log("[CIAP] ICR <= v=%d,l=%d", value >> 3 & 0xFF, value & 0x07); ICR = value;
				if (_68070 != nullptr) _68070->Ipl.vectors[SCC68070::IPL_IN4N] = value >> 3 & 0xFF;
				break;
			case 0x3025C2: MiniCDI::Log("[CIAP] DMACTL <= %04X", value); DMACTL = value;
				if (value & 0x4000) _68070->dma_call(0, 0x300000 + (value & 0x1FFF)); // check if the direction is automatically determined by OCR?
				break;
			case 0x3025FE: DLOAD = value; break;
		}
	}

	inline bool is_reading() { return CdStatus.reading; }
};

#endif