==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 207.980 MB.
INFO: [HLS 200-10] Analyzing design file '../LZW.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.31 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.45 seconds; current allocated memory: 209.279 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:181:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:183:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:100:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:161:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:160:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:123:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:140:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:168:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:170:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:194:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:195:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:196:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:197:23)
INFO: [HLS 214-178] Inlining function 'init(hash_table*)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:91:0)
INFO: [HLS 214-178] Inlining function 'hash_func(unsigned char*, int)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:91:0)
INFO: [HLS 214-178] Inlining function 'createHash(hash_table*, unsigned short, short)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:91:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_179_1'(../LZW.cpp:179:26) has been inferred on port 'p0' (../LZW.cpp:179:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_169_1'(../LZW.cpp:169:20) has been inferred on port 'p2' (../LZW.cpp:169:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.22 seconds. Elapsed time: 4.74 seconds; current allocated memory: 211.562 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.563 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 214.251 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 215.098 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_179_1' (../LZW.cpp:177) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_2' (../LZW.cpp:37) in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (../LZW.cpp:25) in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_1' (../LZW.cpp:167) in function 'store' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_113_2' (../LZW.cpp:108) in function 'lzw_compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'hash_search' (../LZW.cpp:61:42).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_103_1' (../LZW.cpp:103) in function 'lzw_compute' completely with a factor of 256.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_121_3' (../LZW.cpp:108) in function 'lzw_compute': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_26_1' (../LZW.cpp:25) in function 'lzw_compute': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_26_1' (../LZW.cpp:25) in function 'lzw_compute': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_53_1' (../LZW.cpp:54) in function 'lzw_compute' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_68_1' (../LZW.cpp:61) in function 'hash_search' completely with a factor of 14.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_71_2' (../LZW.cpp:61) in function 'hash_search': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-805] An internal stream 'instream' (../LZW.cpp:194) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inlen_stream' (../LZW.cpp:195) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outstream' (../LZW.cpp:196) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outlen_stream' (../LZW.cpp:197) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'encoding' (../LZW.cpp:187), detected/extracted 3 process function(s): 
	 'load5'
	 'lzw_compute'
	 'store'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 239.684 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (../LZW.cpp:35:6) in function 'lzw_compute'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_113_2' (../LZW.cpp:108:14) in function 'lzw_compute' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:40:27)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:41:24)
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:105:22)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:106:23)
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' (../LZW.cpp:124:24)
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:55:38)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:57:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 281.090 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encoding' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 282.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 282.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hash_search' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'hash_search': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 284.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 285.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln27_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln27_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln27) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_113_2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.37 seconds. CPU system time: 0 seconds. Elapsed time: 1.47 seconds; current allocated memory: 289.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 294.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_169_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 294.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 295.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 295.575 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.030 MB.
INFO: [HLS 200-10] Analyzing design file '../LZW.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.34 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.81 seconds; current allocated memory: 209.268 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:182:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:184:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:101:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:162:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:161:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:124:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:141:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:169:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:171:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:195:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:196:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:197:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:198:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (../LZW.cpp:38:26) in function 'init' completely with a factor of 14 (../LZW.cpp:38:26)
INFO: [HLS 214-178] Inlining function 'init(hash_table*)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:92:0)
INFO: [HLS 214-178] Inlining function 'hash_func(unsigned char*, int)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:92:0)
INFO: [HLS 214-178] Inlining function 'createHash(hash_table*, unsigned short, short)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:92:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_180_1'(../LZW.cpp:180:26) has been inferred on port 'p0' (../LZW.cpp:180:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_170_1'(../LZW.cpp:170:20) has been inferred on port 'p2' (../LZW.cpp:170:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.62 seconds. CPU system time: 0.19 seconds. Elapsed time: 4.2 seconds; current allocated memory: 212.076 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.077 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.787 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 215.729 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_1' (../LZW.cpp:178) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' (../LZW.cpp:36) in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_1' (../LZW.cpp:168) in function 'store' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_114_2' (../LZW.cpp:109) in function 'lzw_compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'hash_search' (../LZW.cpp:62:42).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_104_1' (../LZW.cpp:104) in function 'lzw_compute' completely with a factor of 256.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_122_3' (../LZW.cpp:109) in function 'lzw_compute': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_26_1' (../LZW.cpp:25) in function 'lzw_compute': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_26_1' (../LZW.cpp:25) in function 'lzw_compute': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_54_1' (../LZW.cpp:55) in function 'lzw_compute' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_26_1' (../LZW.cpp:25) in function 'lzw_compute': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_69_1' (../LZW.cpp:62) in function 'hash_search' completely with a factor of 14.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_72_2' (../LZW.cpp:62) in function 'hash_search': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-805] An internal stream 'instream' (../LZW.cpp:195) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inlen_stream' (../LZW.cpp:196) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outstream' (../LZW.cpp:197) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outlen_stream' (../LZW.cpp:198) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'encoding' (../LZW.cpp:188), detected/extracted 3 process function(s): 
	 'load5'
	 'lzw_compute'
	 'store'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 240.292 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_114_2' (../LZW.cpp:109:14) in function 'lzw_compute' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:41:26)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:42:24)
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:106:22)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:107:23)
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' (../LZW.cpp:125:24)
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:56:38)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:58:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 281.917 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encoding' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_180_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 283.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 283.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hash_search' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'hash_search': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 285.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 286.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln28_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln28_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln28) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('table_location_addr_2_write_ln41', ../LZW.cpp:41) of constant 32858 on array 'table.location', ../LZW.cpp:97 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'table_location'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 7, loop 'VITIS_LOOP_37_1'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_114_2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.48 seconds. CPU system time: 0 seconds. Elapsed time: 1.55 seconds; current allocated memory: 290.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0 seconds. Elapsed time: 1.21 seconds; current allocated memory: 295.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_170_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 296.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 296.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.981 MB.
INFO: [HLS 200-10] Analyzing design file '../LZW.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.33 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.14 seconds; current allocated memory: 209.279 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:182:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:184:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:101:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:162:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:161:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:124:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:141:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:169:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:171:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:195:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:196:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:197:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:198:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (../LZW.cpp:38:26) in function 'init' completely with a factor of 14 (../LZW.cpp:38:26)
INFO: [HLS 214-178] Inlining function 'init(hash_table*)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:92:0)
INFO: [HLS 214-178] Inlining function 'hash_func(unsigned char*, int)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:92:0)
INFO: [HLS 214-178] Inlining function 'createHash(hash_table*, unsigned short, short)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:92:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_180_1'(../LZW.cpp:180:26) has been inferred on port 'p0' (../LZW.cpp:180:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_170_1'(../LZW.cpp:170:20) has been inferred on port 'p2' (../LZW.cpp:170:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.74 seconds. CPU system time: 0.18 seconds. Elapsed time: 4.58 seconds; current allocated memory: 212.052 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.054 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 214.761 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 215.700 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_1' (../LZW.cpp:178) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' (../LZW.cpp:36) in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_1' (../LZW.cpp:168) in function 'store' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_114_2' (../LZW.cpp:109) in function 'lzw_compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'hash_search' (../LZW.cpp:62:42).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_104_1' (../LZW.cpp:104) in function 'lzw_compute' completely with a factor of 256.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_122_3' (../LZW.cpp:109) in function 'lzw_compute': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_26_1' (../LZW.cpp:25) in function 'lzw_compute': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_26_1' (../LZW.cpp:25) in function 'lzw_compute': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_54_1' (../LZW.cpp:55) in function 'lzw_compute' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_26_1' (../LZW.cpp:25) in function 'lzw_compute': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_69_1' (../LZW.cpp:62) in function 'hash_search' completely with a factor of 14.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_72_2' (../LZW.cpp:62) in function 'hash_search': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-805] An internal stream 'instream' (../LZW.cpp:195) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inlen_stream' (../LZW.cpp:196) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outstream' (../LZW.cpp:197) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outlen_stream' (../LZW.cpp:198) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'encoding' (../LZW.cpp:188), detected/extracted 3 process function(s): 
	 'load5'
	 'lzw_compute'
	 'store'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 240.262 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_114_2' (../LZW.cpp:109:14) in function 'lzw_compute' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:41:26)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:42:24)
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:106:22)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:107:23)
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' (../LZW.cpp:125:24)
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:56:38)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:58:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.25 seconds; current allocated memory: 281.872 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encoding' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_180_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 283.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 283.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hash_search' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'hash_search': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 285.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 286.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln28_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln28_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln28) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('table_location_addr_2_write_ln41', ../LZW.cpp:41) of constant 32858 on array 'table.location', ../LZW.cpp:97 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'table_location'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 7, loop 'VITIS_LOOP_37_1'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_114_2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.48 seconds. CPU system time: 0 seconds. Elapsed time: 1.63 seconds; current allocated memory: 290.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0 seconds. Elapsed time: 1.23 seconds; current allocated memory: 295.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_170_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 296.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 296.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name encoding encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.028 MB.
INFO: [HLS 200-10] Analyzing design file '../LZW.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.31 seconds. CPU system time: 0.2 seconds. Elapsed time: 8.73 seconds; current allocated memory: 209.280 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:184:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:186:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:101:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:164:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:163:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:114:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:121:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:143:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:171:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:173:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:197:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:198:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:199:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:200:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (../LZW.cpp:38:26) in function 'init' completely with a factor of 14 (../LZW.cpp:38:26)
INFO: [HLS 214-178] Inlining function 'init(hash_table*)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:92:0)
INFO: [HLS 214-178] Inlining function 'hash_func(unsigned char*, int)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:92:0)
INFO: [HLS 214-178] Inlining function 'createHash(hash_table*, unsigned short, short)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:92:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_182_1'(../LZW.cpp:182:26) has been inferred on port 'p0' (../LZW.cpp:182:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_172_1'(../LZW.cpp:172:20) has been inferred on port 'p2' (../LZW.cpp:172:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.69 seconds. CPU system time: 0.27 seconds. Elapsed time: 6.16 seconds; current allocated memory: 212.117 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.119 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 214.814 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 215.765 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_1' (../LZW.cpp:180) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' (../LZW.cpp:36) in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_1' (../LZW.cpp:170) in function 'store' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_115_2' (../LZW.cpp:109) in function 'lzw_compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'hash_search' (../LZW.cpp:62:42).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_104_1' (../LZW.cpp:104) in function 'lzw_compute' completely with a factor of 256.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_26_1' (../LZW.cpp:25) in function 'lzw_compute': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_26_1' (../LZW.cpp:25) in function 'lzw_compute': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_54_1' (../LZW.cpp:55) in function 'lzw_compute' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_26_1' (../LZW.cpp:25) in function 'lzw_compute': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_69_1' (../LZW.cpp:62) in function 'hash_search' completely with a factor of 14.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_72_2' (../LZW.cpp:62) in function 'hash_search': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-805] An internal stream 'instream' (../LZW.cpp:197) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'inlen_stream' (../LZW.cpp:198) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outstream' (../LZW.cpp:199) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outlen_stream' (../LZW.cpp:200) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'encoding' (../LZW.cpp:190), detected/extracted 3 process function(s): 
	 'load5'
	 'lzw_compute'
	 'store'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 240.322 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_115_2' (../LZW.cpp:109:14) in function 'lzw_compute' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:41:26)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:42:24)
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:106:22)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:107:23)
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' (../LZW.cpp:114:19)
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' (../LZW.cpp:121:29)
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:56:38)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:58:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 281.849 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encoding' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_182_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_182_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 282.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 283.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hash_search' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'hash_search': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 284.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 286.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln28_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln28_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln28) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('table_location_addr_2_write_ln41', ../LZW.cpp:41) of constant 32858 on array 'table.location', ../LZW.cpp:97 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'table_location'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 7, loop 'VITIS_LOOP_37_1'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_115_2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0 seconds. Elapsed time: 1.56 seconds; current allocated memory: 290.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 295.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_172_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_172_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 295.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 296.527 MB.
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name encoding encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.018 MB.
INFO: [HLS 200-10] Analyzing design file '../LZW.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.28 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.86 seconds; current allocated memory: 209.303 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:184:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:186:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:101:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:164:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:163:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:114:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:121:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:143:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:171:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:173:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:197:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:198:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:199:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:200:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_2' (../LZW.cpp:38:26) in function 'init' completely with a factor of 14 (../LZW.cpp:38:26)
INFO: [HLS 214-178] Inlining function 'init(hash_table*)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:92:0)
INFO: [HLS 214-178] Inlining function 'hash_func(unsigned char*, int)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:92:0)
INFO: [HLS 214-178] Inlining function 'createHash(hash_table*, unsigned short, short)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:92:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_182_1'(../LZW.cpp:182:26) has been inferred on port 'p0' (../LZW.cpp:182:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_172_1'(../LZW.cpp:172:20) has been inferred on port 'p2' (../LZW.cpp:172:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.7 seconds. CPU system time: 0.2 seconds. Elapsed time: 4.42 seconds; current allocated memory: 212.157 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.159 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 214.854 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 215.801 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_1' (../LZW.cpp:180) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' (../LZW.cpp:36) in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (../LZW.cpp:25) in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_1' (../LZW.cpp:170) in function 'store' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_115_2' (../LZW.cpp:109) in function 'lzw_compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'hash_search' (../LZW.cpp:62:42).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_104_1' (../LZW.cpp:104) in function 'lzw_compute' completely with a factor of 256.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_26_1' (../LZW.cpp:25) in function 'lzw_compute': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_26_1' (../LZW.cpp:25) in function 'lzw_compute': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_54_1' (../LZW.cpp:55) in function 'lzw_compute' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_69_1' (../LZW.cpp:62) in function 'hash_search' completely with a factor of 14.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_72_2' (../LZW.cpp:62) in function 'hash_search': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-712] Applying dataflow to function 'encoding' (../LZW.cpp:190), detected/extracted 3 process function(s): 
	 'load5'
	 'lzw_compute'
	 'store'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 240.370 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_115_2' (../LZW.cpp:109:14) in function 'lzw_compute' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:41:26)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:42:24)
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:106:22)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:107:23)
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' (../LZW.cpp:114:19)
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' (../LZW.cpp:121:29)
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:56:38)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:58:35)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 281.930 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encoding' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_182_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_182_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 283.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 283.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hash_search' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'hash_search': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 285.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 286.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln28_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln28_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln28) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('table_location_addr_2_write_ln41', ../LZW.cpp:41) of constant 65535 on array 'table.location', ../LZW.cpp:97 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'table_location'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 7, loop 'VITIS_LOOP_37_1'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_115_2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.5 seconds. CPU system time: 0 seconds. Elapsed time: 1.6 seconds; current allocated memory: 290.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 295.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_172_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_172_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 296.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 296.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 296.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_export -format xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name encoding encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.076 MB.
INFO: [HLS 200-10] Analyzing design file '../LZW.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.14 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.37 seconds; current allocated memory: 209.346 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:188:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:190:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:104:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:168:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:167:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:118:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:125:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:147:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:175:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:177:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:201:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:202:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:203:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:204:23)
INFO: [HLS 214-178] Inlining function 'hash_func(unsigned char*, int)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'createHash(hash_table*, unsigned short, short)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:95:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_186_1'(../LZW.cpp:186:26) has been inferred on port 'p0' (../LZW.cpp:186:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_176_1'(../LZW.cpp:176:20) has been inferred on port 'p2' (../LZW.cpp:176:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.7 seconds. CPU system time: 0.22 seconds. Elapsed time: 4.39 seconds; current allocated memory: 211.622 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.624 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 214.245 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 215.100 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_186_1' (../LZW.cpp:184) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../LZW.cpp:26) in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_1' (../LZW.cpp:174) in function 'store' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_119_2' (../LZW.cpp:113) in function 'lzw_compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'hash_search' (../LZW.cpp:65:13).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_107_1' (../LZW.cpp:107) in function 'lzw_compute' completely with a factor of 256.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_27_1' (../LZW.cpp:26) in function 'lzw_compute': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_27_1' (../LZW.cpp:26) in function 'lzw_compute': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_55_1' (../LZW.cpp:56) in function 'lzw_compute' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_72_1' (../LZW.cpp:65) in function 'hash_search' completely with a factor of 14.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_75_2' (../LZW.cpp:65) in function 'hash_search': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-712] Applying dataflow to function 'encoding' (../LZW.cpp:194), detected/extracted 3 process function(s): 
	 'load5'
	 'lzw_compute'
	 'store'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 239.997 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_119_2' (../LZW.cpp:113:14) in function 'lzw_compute' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:109:22)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:110:23)
INFO: [HLS 200-472] Inferring partial write operation for 'table.empty_flag' (../LZW.cpp:111:28)
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' (../LZW.cpp:118:19)
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' (../LZW.cpp:125:29)
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:57:38)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:59:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.empty_flag' (../LZW.cpp:60:40)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.4 seconds; current allocated memory: 283.278 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encoding' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 284.623 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 285.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hash_search' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'hash_search': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 286.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 288.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln29_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln29_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln29) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_119_2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0 seconds. Elapsed time: 1.42 seconds; current allocated memory: 293.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 298.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_176_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 299.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 299.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 299.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 300.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 301.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hash_search' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hash_search'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 305.473 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_export -format xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name encoding encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.112 MB.
INFO: [HLS 200-10] Analyzing design file '../LZW.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.07 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.62 seconds; current allocated memory: 209.306 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:188:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:190:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:104:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:168:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:167:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:118:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:125:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:147:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:175:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:177:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:201:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:202:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:203:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:204:23)
INFO: [HLS 214-178] Inlining function 'hash_func(unsigned char*, int)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'createHash(hash_table*, unsigned short, short)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:95:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_186_1'(../LZW.cpp:186:26) has been inferred on port 'p0' (../LZW.cpp:186:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_176_1'(../LZW.cpp:176:20) has been inferred on port 'p2' (../LZW.cpp:176:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.66 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.48 seconds; current allocated memory: 211.632 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.634 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 214.274 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 215.112 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_186_1' (../LZW.cpp:184) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../LZW.cpp:26) in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_1' (../LZW.cpp:174) in function 'store' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_119_2' (../LZW.cpp:113) in function 'lzw_compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'hash_search' (../LZW.cpp:65:13).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_107_1' (../LZW.cpp:107) in function 'lzw_compute' completely with a factor of 256.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_27_1' (../LZW.cpp:26) in function 'lzw_compute': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_27_1' (../LZW.cpp:26) in function 'lzw_compute': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_55_1' (../LZW.cpp:56) in function 'lzw_compute' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_72_1' (../LZW.cpp:65) in function 'hash_search' completely with a factor of 14.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_75_2' (../LZW.cpp:65) in function 'hash_search': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-712] Applying dataflow to function 'encoding' (../LZW.cpp:194), detected/extracted 3 process function(s): 
	 'load5'
	 'lzw_compute'
	 'store'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 239.994 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_119_2' (../LZW.cpp:113:14) in function 'lzw_compute' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:109:22)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:110:23)
INFO: [HLS 200-472] Inferring partial write operation for 'table.empty_flag' (../LZW.cpp:111:28)
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' (../LZW.cpp:118:19)
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' (../LZW.cpp:125:29)
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:57:38)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:59:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.empty_flag' (../LZW.cpp:60:40)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.44 seconds; current allocated memory: 283.315 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encoding' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 284.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 285.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hash_search' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'hash_search': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 286.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 288.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln29_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln29_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln29) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_119_2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.42 seconds; current allocated memory: 293.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.45 seconds; current allocated memory: 298.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_176_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.51 seconds; current allocated memory: 299.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 299.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 299.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 300.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 301.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hash_search' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hash_search'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 305.522 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_export -format xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name encoding encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.076 MB.
INFO: [HLS 200-10] Analyzing design file '../LZW.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.06 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.63 seconds; current allocated memory: 209.298 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:188:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:190:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:104:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:168:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:167:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:118:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:125:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:147:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:175:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:177:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:201:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:202:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:203:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:204:23)
INFO: [HLS 214-178] Inlining function 'hash_func(unsigned char*, int)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:95:0)
INFO: [HLS 214-178] Inlining function 'createHash(hash_table*, unsigned short, short)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:95:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_186_1'(../LZW.cpp:186:26) has been inferred on port 'p0' (../LZW.cpp:186:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_176_1'(../LZW.cpp:176:20) has been inferred on port 'p2' (../LZW.cpp:176:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.71 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.48 seconds; current allocated memory: 211.622 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.623 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 214.242 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 215.083 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_2' (../LZW.cpp:65) in function 'hash_search' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_186_1' (../LZW.cpp:184) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../LZW.cpp:26) in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../LZW.cpp:26) in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_1' (../LZW.cpp:56) in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../LZW.cpp:26) in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_1' (../LZW.cpp:174) in function 'store' automatically.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_107_1' (../LZW.cpp:107) in function 'lzw_compute' completely with a factor of 256.
INFO: [XFORM 203-712] Applying dataflow to function 'encoding' (../LZW.cpp:194), detected/extracted 3 process function(s): 
	 'load5'
	 'lzw_compute'
	 'store'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 239.161 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_119_2' (../LZW.cpp:113:14) in function 'lzw_compute' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_72_1' (../LZW.cpp:65:9) in function 'hash_search' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:109:22)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:110:23)
INFO: [HLS 200-472] Inferring partial write operation for 'table.empty_flag' (../LZW.cpp:111:28)
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' (../LZW.cpp:118:19)
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' (../LZW.cpp:125:29)
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:57:38)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:59:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.empty_flag' (../LZW.cpp:60:40)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.19 seconds; current allocated memory: 280.663 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encoding' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_186_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_186_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 281.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 282.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hash_search' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 282.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 283.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln29_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln29_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln29) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('table_empty_flag_load', ../LZW.cpp:55) on array 'table.empty_flag', ../LZW.cpp:100) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_55_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 287.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.44 seconds; current allocated memory: 293.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_176_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 293.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 294.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 294.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 294.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 296.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hash_search' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_export -format xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name encoding encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.076 MB.
INFO: [HLS 200-10] Analyzing design file '../LZW.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.18 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.68 seconds; current allocated memory: 209.330 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:194:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:196:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:110:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:174:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:173:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:124:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:131:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:153:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:181:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:183:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:207:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:208:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:209:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:210:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_2' (../LZW.cpp:33:19) in function 'hash_func' completely with a factor of 20 (../LZW.cpp:33:19)
INFO: [HLS 214-178] Inlining function 'createHash(hash_table*, unsigned short, short)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:101:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_192_1'(../LZW.cpp:192:26) has been inferred on port 'p0' (../LZW.cpp:192:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_182_1'(../LZW.cpp:182:20) has been inferred on port 'p2' (../LZW.cpp:182:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.71 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.48 seconds; current allocated memory: 211.843 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.845 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 214.493 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 214.852 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (../LZW.cpp:28) in function 'hash_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' (../LZW.cpp:71) in function 'hash_search' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_192_1' (../LZW.cpp:190) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_1' (../LZW.cpp:62) in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_1' (../LZW.cpp:180) in function 'store' automatically.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_113_1' (../LZW.cpp:113) in function 'lzw_compute' completely with a factor of 256.
INFO: [XFORM 203-712] Applying dataflow to function 'encoding' (../LZW.cpp:200), detected/extracted 3 process function(s): 
	 'load6'
	 'lzw_compute'
	 'store'.
INFO: [XFORM 203-11] Balancing expressions in function 'hash_func' (../LZW.cpp:25)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 238.934 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_125_2' (../LZW.cpp:119:14) in function 'lzw_compute' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_78_1' (../LZW.cpp:71:9) in function 'hash_search' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:115:22)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:116:23)
INFO: [HLS 200-472] Inferring partial write operation for 'table.empty_flag' (../LZW.cpp:117:28)
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' (../LZW.cpp:124:19)
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' (../LZW.cpp:131:29)
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:63:38)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:65:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.empty_flag' (../LZW.cpp:66:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_key' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_key' (../LZW.cpp:29:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 289.815 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encoding' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_192_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 291.025 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 291.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hash_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 292.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 292.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hash_search' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_81_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 292.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 293.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('table_empty_flag_load', ../LZW.cpp:61) on array 'table.empty_flag', ../LZW.cpp:106) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_61_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 297.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.21 seconds; current allocated memory: 302.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_182_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_182_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 302.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 303.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 303.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 303.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 305.390 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_export -format xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name encoding encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.076 MB.
INFO: [HLS 200-10] Analyzing design file '../LZW.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.12 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.59 seconds; current allocated memory: 209.330 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:192:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:194:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:111:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:172:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:171:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:126:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:134:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:151:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:179:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:181:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:205:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:206:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:207:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:208:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_2' (../LZW.cpp:34:19) in function 'hash_func' completely with a factor of 20 (../LZW.cpp:34:19)
INFO: [HLS 214-178] Inlining function 'createHash(hash_table*, unsigned short, short)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:102:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_190_1'(../LZW.cpp:190:26) has been inferred on port 'p0' (../LZW.cpp:190:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_180_1'(../LZW.cpp:180:20) has been inferred on port 'p2' (../LZW.cpp:180:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.83 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.58 seconds; current allocated memory: 211.875 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.877 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 214.543 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 214.875 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (../LZW.cpp:29) in function 'hash_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_2' (../LZW.cpp:72) in function 'hash_search' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_1' (../LZW.cpp:188) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_1' (../LZW.cpp:63) in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_1' (../LZW.cpp:178) in function 'store' automatically.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_114_1' (../LZW.cpp:114) in function 'lzw_compute' completely with a factor of 256.
INFO: [XFORM 203-712] Applying dataflow to function 'encoding' (../LZW.cpp:198), detected/extracted 3 process function(s): 
	 'load6'
	 'lzw_compute'
	 'store'.
INFO: [XFORM 203-11] Balancing expressions in function 'hash_func' (../LZW.cpp:26)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 239.047 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_128_2' (../LZW.cpp:120:14) in function 'lzw_compute' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_79_1' (../LZW.cpp:72:9) in function 'hash_search' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:116:22)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:117:23)
INFO: [HLS 200-472] Inferring partial write operation for 'table.empty_flag' (../LZW.cpp:118:28)
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' (../LZW.cpp:126:19)
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' (../LZW.cpp:134:29)
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:64:38)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:66:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.empty_flag' (../LZW.cpp:67:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_key' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_key' (../LZW.cpp:30:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.21 seconds; current allocated memory: 289.950 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encoding' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_190_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 291.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 291.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hash_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 292.229 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 292.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hash_search' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 292.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 293.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('table_empty_flag_load', ../LZW.cpp:62) on array 'table.empty_flag', ../LZW.cpp:107) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_62_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.19 seconds; current allocated memory: 297.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 1.38 seconds; current allocated memory: 303.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_180_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.11 seconds; current allocated memory: 304.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 304.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 304.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 305.247 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_export -format xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name encoding encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.076 MB.
INFO: [HLS 200-10] Analyzing design file '../LZW.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.02 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.66 seconds; current allocated memory: 209.252 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:194:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:196:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:113:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:174:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:173:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:128:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:136:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:153:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:181:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:183:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:207:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:208:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:209:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:210:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_2' (../LZW.cpp:34:19) in function 'hash_func' completely with a factor of 20 (../LZW.cpp:34:19)
INFO: [HLS 214-178] Inlining function 'createHash(hash_table*, unsigned short, short)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:104:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_192_1'(../LZW.cpp:192:26) has been inferred on port 'p0' (../LZW.cpp:192:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_182_1'(../LZW.cpp:182:20) has been inferred on port 'p2' (../LZW.cpp:182:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.7 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.51 seconds; current allocated memory: 211.859 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.861 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.514 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 214.876 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (../LZW.cpp:29) in function 'hash_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_HASH_SEARCH2' (../LZW.cpp:72) in function 'hash_search' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_192_1' (../LZW.cpp:190) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_CREATE_HASH' (../LZW.cpp:63) in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_182_1' (../LZW.cpp:180) in function 'store' automatically.
INFO: [HLS 200-489] Unrolling loop 'LOOP_INIT' (../LZW.cpp:116) in function 'lzw_compute' completely with a factor of 256.
INFO: [XFORM 203-712] Applying dataflow to function 'encoding' (../LZW.cpp:200), detected/extracted 3 process function(s): 
	 'load6'
	 'lzw_compute'
	 'store'.
INFO: [XFORM 203-11] Balancing expressions in function 'hash_func' (../LZW.cpp:26)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 239.015 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_MAIN' (../LZW.cpp:122:14) in function 'lzw_compute' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_HASH_SEARCH1' (../LZW.cpp:72:9) in function 'hash_search' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:118:22)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:119:23)
INFO: [HLS 200-472] Inferring partial write operation for 'table.empty_flag' (../LZW.cpp:120:28)
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' (../LZW.cpp:128:19)
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' (../LZW.cpp:136:29)
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:64:38)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:66:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.empty_flag' (../LZW.cpp:67:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_key' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_key' (../LZW.cpp:30:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.19 seconds; current allocated memory: 289.927 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encoding' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_192_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 291.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 291.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hash_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 292.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 292.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hash_search' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_HASH_SEARCH2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_HASH_SEARCH2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 292.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 293.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'LOOP_CREATE_HASH'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('table_empty_flag_load', ../LZW.cpp:62) on array 'table.empty_flag', ../LZW.cpp:109) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'LOOP_CREATE_HASH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 297.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 1.24 seconds; current allocated memory: 303.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_182_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_182_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 304.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 304.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 304.931 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 305.258 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_export -format xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name encoding encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.076 MB.
INFO: [HLS 200-10] Analyzing design file '../LZW.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.07 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.72 seconds; current allocated memory: 209.205 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:199:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:201:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:116:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:179:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:178:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:132:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:141:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:158:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:186:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:188:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:212:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:213:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:214:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:215:23)
INFO: [HLS 214-186] Unrolling loop 'LOOP_HASH_FUNC2' (../LZW.cpp:36:2) in function 'hash_func' completely with a factor of 20 (../LZW.cpp:36:2)
INFO: [HLS 214-178] Inlining function 'createHash(hash_table*, unsigned short, short)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:107:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_197_1'(../LZW.cpp:197:26) has been inferred on port 'p0' (../LZW.cpp:197:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_187_1'(../LZW.cpp:187:20) has been inferred on port 'p2' (../LZW.cpp:187:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.78 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.62 seconds; current allocated memory: 211.859 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.861 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.529 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 214.890 MB.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_HASH_FUNC1' (../LZW.cpp:30) in function 'hash_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_HASH_SEARCH2' (../LZW.cpp:75) in function 'hash_search' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_197_1' (../LZW.cpp:195) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_CREATE_HASH' (../LZW.cpp:66) in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_1' (../LZW.cpp:185) in function 'store' automatically.
INFO: [HLS 200-489] Unrolling loop 'LOOP_INIT' (../LZW.cpp:120) in function 'lzw_compute' completely with a factor of 256.
INFO: [XFORM 203-712] Applying dataflow to function 'encoding' (../LZW.cpp:205), detected/extracted 3 process function(s): 
	 'load6'
	 'lzw_compute'
	 'store'.
INFO: [XFORM 203-11] Balancing expressions in function 'hash_func' (../LZW.cpp:26)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 239.031 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_MAIN' (../LZW.cpp:126:14) in function 'lzw_compute' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_HASH_SEARCH1' (../LZW.cpp:75:9) in function 'hash_search' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:122:22)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:123:23)
INFO: [HLS 200-472] Inferring partial write operation for 'table.empty_flag' (../LZW.cpp:124:28)
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' (../LZW.cpp:132:19)
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' (../LZW.cpp:141:29)
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:67:38)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:69:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.empty_flag' (../LZW.cpp:70:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_key' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_key' (../LZW.cpp:31:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 289.936 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encoding' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_197_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 291.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 291.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hash_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_HASH_FUNC1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_HASH_FUNC1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 292.217 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 292.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hash_search' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_HASH_SEARCH2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_HASH_SEARCH2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 292.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 293.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'LOOP_CREATE_HASH'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('table_empty_flag_load', ../LZW.cpp:65) on array 'table.empty_flag', ../LZW.cpp:112) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'LOOP_CREATE_HASH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 297.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 1.51 seconds; current allocated memory: 303.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_187_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 304.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 304.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 304.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 305.262 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_export -format xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name encoding encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.076 MB.
INFO: [HLS 200-10] Analyzing design file '../LZW.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.09 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.73 seconds; current allocated memory: 209.221 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:204:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:206:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:121:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:184:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:183:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:137:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:146:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:163:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:191:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:193:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:217:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:218:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:219:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:220:23)
INFO: [HLS 214-186] Unrolling loop 'LOOP_HASH_FUNC2' (../LZW.cpp:36:2) in function 'hash_func' completely with a factor of 20 (../LZW.cpp:36:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_1' (../LZW.cpp:83:19) in function 'hash_search' completely with a factor of 14 (../LZW.cpp:83:19)
INFO: [HLS 214-178] Inlining function 'createHash(hash_table*, unsigned short, short)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:112:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_202_1'(../LZW.cpp:202:26) has been inferred on port 'p0' (../LZW.cpp:202:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_192_1'(../LZW.cpp:192:20) has been inferred on port 'p2' (../LZW.cpp:192:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.94 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.8 seconds; current allocated memory: 212.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 212.161 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.855 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 215.294 MB.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_HASH_FUNC1' (../LZW.cpp:30) in function 'hash_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_HASH_SEARCH2' (../LZW.cpp:75) in function 'hash_search' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_202_1' (../LZW.cpp:200) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_CREATE_HASH' (../LZW.cpp:66) in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_192_1' (../LZW.cpp:190) in function 'store' automatically.
INFO: [HLS 200-489] Unrolling loop 'LOOP_INIT' (../LZW.cpp:125) in function 'lzw_compute' completely with a factor of 256.
INFO: [XFORM 203-712] Applying dataflow to function 'encoding' (../LZW.cpp:210), detected/extracted 3 process function(s): 
	 'load6'
	 'lzw_compute'
	 'store'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 65536 for loop 'LOOP_HASH_SEARCH2' in function 'hash_search'.
INFO: [XFORM 203-11] Balancing expressions in function 'hash_func' (../LZW.cpp:26)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 239.483 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_MAIN' (../LZW.cpp:131:14) in function 'lzw_compute' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_HASH_SEARCH1' (../LZW.cpp:75:9) in function 'hash_search' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:127:22)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:128:23)
INFO: [HLS 200-472] Inferring partial write operation for 'table.empty_flag' (../LZW.cpp:129:28)
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' (../LZW.cpp:137:19)
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' (../LZW.cpp:146:29)
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:67:38)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:69:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.empty_flag' (../LZW.cpp:70:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../LZW.cpp:85:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../LZW.cpp:95:24)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_key' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_key' (../LZW.cpp:31:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.26 seconds; current allocated memory: 290.772 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encoding' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_202_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_202_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 291.972 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 292.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hash_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_HASH_FUNC1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_HASH_FUNC1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 293.075 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 293.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hash_search' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_HASH_SEARCH2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_HASH_SEARCH2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 294.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 294.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'LOOP_CREATE_HASH'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('table_empty_flag_load', ../LZW.cpp:65) on array 'table.empty_flag', ../LZW.cpp:117) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'LOOP_CREATE_HASH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 298.925 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0 seconds. Elapsed time: 1.43 seconds; current allocated memory: 305.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_192_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.29 seconds; current allocated memory: 305.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 306.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 306.436 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_export -format xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name encoding encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.112 MB.
INFO: [HLS 200-10] Analyzing design file '../LZW.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.06 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.53 seconds; current allocated memory: 209.243 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:207:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:209:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:124:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:187:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:186:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:140:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:149:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:166:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:194:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:196:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:220:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:221:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:222:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:223:23)
INFO: [HLS 214-186] Unrolling loop 'LOOP_HASH_FUNC2' (../LZW.cpp:36:2) in function 'hash_func' completely with a factor of 20 (../LZW.cpp:36:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_1' (../LZW.cpp:84:19) in function 'hash_search' completely with a factor of 14 (../LZW.cpp:84:19)
INFO: [HLS 214-178] Inlining function 'createHash(hash_table*, unsigned short, short)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:115:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_205_1'(../LZW.cpp:205:26) has been inferred on port 'p0' (../LZW.cpp:205:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_195_1'(../LZW.cpp:195:20) has been inferred on port 'p2' (../LZW.cpp:195:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.8 seconds; current allocated memory: 212.322 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.323 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 215.105 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 215.544 MB.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_HASH_FUNC1' (../LZW.cpp:30) in function 'hash_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_HASH_SEARCH2' (../LZW.cpp:75) in function 'hash_search' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (../LZW.cpp:203) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_CREATE_HASH' (../LZW.cpp:66) in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_195_1' (../LZW.cpp:193) in function 'store' automatically.
INFO: [HLS 200-489] Unrolling loop 'LOOP_INIT' (../LZW.cpp:128) in function 'lzw_compute' completely with a factor of 256.
INFO: [XFORM 203-712] Applying dataflow to function 'encoding' (../LZW.cpp:213), detected/extracted 3 process function(s): 
	 'load6'
	 'lzw_compute'
	 'store'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 65536 for loop 'LOOP_HASH_SEARCH2' in function 'hash_search'.
INFO: [XFORM 203-11] Balancing expressions in function 'hash_func' (../LZW.cpp:26)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 239.785 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_MAIN' (../LZW.cpp:134:14) in function 'lzw_compute' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_HASH_SEARCH1' (../LZW.cpp:75:9) in function 'hash_search' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:130:22)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:131:23)
INFO: [HLS 200-472] Inferring partial write operation for 'table.empty_flag' (../LZW.cpp:132:28)
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' (../LZW.cpp:140:19)
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' (../LZW.cpp:149:29)
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:67:38)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:69:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.empty_flag' (../LZW.cpp:70:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'flag' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../LZW.cpp:86:9)
INFO: [HLS 200-472] Inferring partial write operation for 'flag' (../LZW.cpp:87:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../LZW.cpp:98:24)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_key' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_key' (../LZW.cpp:31:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 291.333 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encoding' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 292.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 293.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hash_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_HASH_FUNC1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_HASH_FUNC1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 293.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 294.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hash_search' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_HASH_SEARCH2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_HASH_SEARCH2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 294.787 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 295.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'LOOP_CREATE_HASH'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('table_empty_flag_load', ../LZW.cpp:65) on array 'table.empty_flag', ../LZW.cpp:120) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'LOOP_CREATE_HASH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 299.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 1.35 seconds; current allocated memory: 306.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_195_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_195_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 306.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 307.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.67ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.67 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_export -format xo -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name encoding encoding 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 208.076 MB.
INFO: [HLS 200-10] Analyzing design file '../LZW.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.08 seconds. CPU system time: 0.22 seconds. Elapsed time: 5.17 seconds; current allocated memory: 209.221 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:207:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'load(unsigned char*, hls::stream<unsigned char, 0>&, int*, hls::stream<int, 0>&)' (../LZW.cpp:209:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:124:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:187:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:186:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:140:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:149:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:166:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:194:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'store(hls::stream<unsigned short, 0>&, unsigned short*, hls::stream<int, 0>&, int*)' (../LZW.cpp:196:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:220:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:221:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:222:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream(char const*)' into 'encoding(unsigned char*, int*, unsigned short*, int*)' (../LZW.cpp:223:23)
INFO: [HLS 214-186] Unrolling loop 'LOOP_HASH_FUNC2' (../LZW.cpp:36:2) in function 'hash_func' completely with a factor of 20 (../LZW.cpp:36:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_1' (../LZW.cpp:84:19) in function 'hash_search' completely with a factor of 14 (../LZW.cpp:84:19)
INFO: [HLS 214-178] Inlining function 'createHash(hash_table*, unsigned short, short)' into 'lzw_compute(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&, hls::stream<unsigned short, 0>&, hls::stream<int, 0>&)' (../LZW.cpp:115:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_205_1'(../LZW.cpp:205:26) has been inferred on port 'p0' (../LZW.cpp:205:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 16 in loop 'VITIS_LOOP_195_1'(../LZW.cpp:195:20) has been inferred on port 'p2' (../LZW.cpp:195:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.77 seconds. CPU system time: 0.25 seconds. Elapsed time: 6.05 seconds; current allocated memory: 212.295 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.297 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 215.078 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 215.519 MB.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_HASH_FUNC1' (../LZW.cpp:30) in function 'hash_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_HASH_SEARCH2' (../LZW.cpp:75) in function 'hash_search' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (../LZW.cpp:203) in function 'load' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_CREATE_HASH' (../LZW.cpp:66) in function 'lzw_compute' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_195_1' (../LZW.cpp:193) in function 'store' automatically.
INFO: [HLS 200-489] Unrolling loop 'LOOP_INIT' (../LZW.cpp:128) in function 'lzw_compute' completely with a factor of 256.
INFO: [XFORM 203-712] Applying dataflow to function 'encoding' (../LZW.cpp:213), detected/extracted 3 process function(s): 
	 'load6'
	 'lzw_compute'
	 'store'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 65536 for loop 'LOOP_HASH_SEARCH2' in function 'hash_search'.
INFO: [XFORM 203-11] Balancing expressions in function 'hash_func' (../LZW.cpp:26)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 239.758 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_MAIN' (../LZW.cpp:134:14) in function 'lzw_compute' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_HASH_SEARCH1' (../LZW.cpp:75:9) in function 'hash_search' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:130:22)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:131:23)
INFO: [HLS 200-472] Inferring partial write operation for 'table.empty_flag' (../LZW.cpp:132:28)
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' (../LZW.cpp:140:19)
INFO: [HLS 200-472] Inferring partial write operation for 'chunk' (../LZW.cpp:149:29)
INFO: [HLS 200-472] Inferring partial write operation for 'table.location' (../LZW.cpp:67:38)
INFO: [HLS 200-472] Inferring partial write operation for 'table.start' (../LZW.cpp:69:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.empty_flag' (../LZW.cpp:70:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'flag' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../LZW.cpp:86:9)
INFO: [HLS 200-472] Inferring partial write operation for 'flag' (../LZW.cpp:87:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../LZW.cpp:98:24)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_key' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_key' (../LZW.cpp:31:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.4 seconds; current allocated memory: 291.272 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encoding' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 292.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 293.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hash_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_HASH_FUNC1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_HASH_FUNC1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 293.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 294.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hash_search' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_HASH_SEARCH2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_HASH_SEARCH2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 294.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 295.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'LOOP_CREATE_HASH'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('load' operation ('table_empty_flag_load', ../LZW.cpp:65) on array 'table.empty_flag', ../LZW.cpp:120) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'LOOP_CREATE_HASH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.2 seconds; current allocated memory: 299.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 306.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_195_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_195_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 306.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 307.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
