-- ==========================================
-- File				: md5_group_control.vhd
-- Description		: Avalon Memory Mapped Slave to Interface controls of md5_unit.vhd
-- Author			: Timmy Huy Xuan Ngo 501031027
-- ==========================================

LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY md5_control IS
	PORT (
		avs_s0_address   	: IN  std_logic_vector(3 DOWNTO 0)  	:= (OTHERS => '0');	-- s0.address
		avs_s0_write     	: IN  std_logic                     	:= '0';             	-- s0.write
		avs_s0_writedata 	: IN  std_logic_vector(31 DOWNTO 0) 	:= (OTHERS => '0'); 	-- s0.writedata
		avs_s0_read      	: IN  std_logic                     	:= '0';             	-- s0.read
		avs_s0_readdata  	: OUT std_logic_vector(31 DOWNTO 0);                    		-- s0.readdata
		clk              	: IN  std_logic                     	:= '0';             	-- clock.clk
		reset            	: IN  std_logic                     	:= '0';             	-- reset.reset
		md5_start       	: OUT std_logic_vector(1 DOWNTO 0);                   		-- .md5_start
		md5_reset       	: OUT std_logic_vector(1 DOWNTO 0);                    		-- .md5_reset
		md5_done         	: IN  std_logic_vector(1 DOWNTO 0) 	:= (OTHERS => '0')  		-- .md5_done
	);
END ENTITY md5_control;

ARCHITECTURE rtl OF md5_control IS
	
	SIGNAL start, md5_reset_temp : std_logic_vector(31 DOWNTO 0);
	
BEGIN
	PROCESS (clk, reset, avs_s0_address, avs_s0_read, avs_s0_write, avs_s0_writedata)
	BEGIN
		IF (reset = '1') THEN
			start <= (OTHERS => '0');
			md5_reset_temp <= (OTHERS => '0');
		ELSIF (rising_edge(clk)) THEN
			IF (avs_s0_write = '1') THEN
				CASE avs_s0_address IS
					WHEN "0000" =>
						start <= avs_s0_writedata;
					WHEN "0001" =>
						md5_reset_temp <= avs_s0_writedata;
					WHEN OTHERS =>
				
				END CASE;
			ELSIF (avs_s0_read = '1') THEN
				CASE avs_s0_address IS
					WHEN "0000" =>
						avs_s0_readdata <= start;
					WHEN "0001" =>
						avs_s0_readdata <= md5_reset_temp;
					WHEN "0010" =>
						avs_s0_readdata <= md5_done;
					WHEN OTHERS =>
					
				END CASE;
			END IF;
		END IF;
	END PROCESS;
	
	md5_start <= start;
	md5_reset <= md5_reset_temp;
		
END ARCHITECTURE rtl;		