module wideexpr_00380(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[7]?((-((ctrl[7]?(+(s6))<<<(s1):-((1'sb0)&((5'sb00111)^~(5'sb01100))))))>>>({3{($signed((((ctrl[3]?2'sb00:s6))|((5'sb01111)^~(6'sb101100)))!=((ctrl[0]?(s5)>>(s3):$signed(6'sb000011)))))^~(({({s2})&((2'sb10)!=(6'sb100001))})&(|(u4)))}}))>>(s3):((-((((({3{5'sb01010}})>>>(+(s1)))>>>(((ctrl[7]?2'sb10:s5))>>>(6'sb100100)))^(+(u6)))-($signed(1'sb1))))>>(s7))&(+((-(u0))&(s4))));
  assign y1 = {$signed(((ctrl[0]?-(5'sb00010):4'sb1110))+(+((3'sb110)|(3'b100)))),(ctrl[5]?6'sb001110:+(3'sb100)),(-((ctrl[2]?(s4)>>(3'sb000):$signed(5'b00110))))<=($signed({(s6)<<<(s4),(s7)!=(2'b01)})),({((5'sb10111)<<(u0))>>>(s4),((u5)+(s6))^~($unsigned(s4))})==(&(((5'sb01111)<<<(s4))<<((s3)<<<(2'sb10))))};
  assign y2 = 2'b10;
  assign y3 = {1{s0}};
  assign y4 = u7;
  assign y5 = (({4{4'sb0001}})<<(({($signed((s5)>>(s7)))!=(+((ctrl[2]?u5:5'sb10010))),-(5'sb11001),((4'sb1111)>=(-(5'sb11110)))+(((u4)+(u3))<<<(3'sb001))})<=(($unsigned($signed($signed(1'b0))))^~((ctrl[0]?((u2)|(4'b0110))>=((ctrl[0]?u0:2'sb01)):6'sb000110)))))<<<(-((ctrl[3]?s4:(ctrl[0]?(ctrl[0]?s0:$signed($signed(s1))):((5'sb11101)>>>({1{s2}}))<<($signed((ctrl[4]?3'sb110:s3)))))));
  assign y6 = -(((s7)>>>(~&(3'sb001)))-(+((-(5'b11110))<<($signed(s6)))));
  assign y7 = 5'b01000;
endmodule
