

================================================================
== Vitis HLS Report for 'rtl_kernel_wizard_0'
================================================================
* Date:           Wed Mar 27 22:51:17 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.880 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                         |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                        |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1_fu_74   |rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11_fu_94  |rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        6|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     -|      148|     1226|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       61|    -|
|Register             |        -|     -|       12|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      160|     1293|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |                         Instance                        |                     Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                          |control_s_axi                                  |        0|   0|  144|  232|    0|
    |grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1_fu_74   |rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1   |        0|   0|    2|  341|    0|
    |grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11_fu_94  |rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11  |        0|   0|    2|  653|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                    |                                               |        0|   0|  148| 1226|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                               Variable Name                               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11_fu_94_axisDDRout_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1_fu_74_axisHBMout_TREADY   |       and|   0|  0|   2|           1|           1|
    |ap_block_state7                                                            |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                      |          |   0|  0|   6|           3|           3|
    +---------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  43|          8|    1|          8|
    |axisDDRin_TREADY_int_regslice  |   9|          2|    1|          2|
    |axisHBMin_TREADY_int_regslice  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  61|         12|    3|         12|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                 | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                             |  7|   0|    7|          0|
    |ap_rst_n_inv                                                          |  1|   0|    1|          0|
    |ap_rst_reg_1                                                          |  1|   0|    1|          0|
    |ap_rst_reg_2                                                          |  1|   0|    1|          0|
    |grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11_fu_94_ap_start_reg  |  1|   0|    1|          0|
    |grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1_fu_74_ap_start_reg   |  1|   0|    1|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                 | 12|   0|   12|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|              control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|              control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|              control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|              control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|              control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|              control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|              control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  rtl_kernel_wizard_0|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  rtl_kernel_wizard_0|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  rtl_kernel_wizard_0|  return value|
|axisHBMin_TDATA        |   in|  256|        axis|   axisHBMin_V_data_V|       pointer|
|axisHBMin_TVALID       |   in|    1|        axis|   axisHBMin_V_last_V|       pointer|
|axisHBMin_TREADY       |  out|    1|        axis|   axisHBMin_V_last_V|       pointer|
|axisHBMin_TLAST        |   in|    1|        axis|   axisHBMin_V_last_V|       pointer|
|axisHBMin_TKEEP        |   in|   32|        axis|   axisHBMin_V_keep_V|       pointer|
|axisHBMin_TSTRB        |   in|   32|        axis|   axisHBMin_V_strb_V|       pointer|
|axisDDRin_TDATA        |   in|  512|        axis|   axisDDRin_V_data_V|       pointer|
|axisDDRin_TVALID       |   in|    1|        axis|   axisDDRin_V_last_V|       pointer|
|axisDDRin_TREADY       |  out|    1|        axis|   axisDDRin_V_last_V|       pointer|
|axisDDRin_TLAST        |   in|    1|        axis|   axisDDRin_V_last_V|       pointer|
|axisDDRin_TKEEP        |   in|   64|        axis|   axisDDRin_V_keep_V|       pointer|
|axisDDRin_TSTRB        |   in|   64|        axis|   axisDDRin_V_strb_V|       pointer|
|axisHBMout_TDATA       |  out|  256|        axis|  axisHBMout_V_data_V|       pointer|
|axisHBMout_TVALID      |  out|    1|        axis|  axisHBMout_V_last_V|       pointer|
|axisHBMout_TREADY      |   in|    1|        axis|  axisHBMout_V_last_V|       pointer|
|axisHBMout_TLAST       |  out|    1|        axis|  axisHBMout_V_last_V|       pointer|
|axisHBMout_TKEEP       |  out|   32|        axis|  axisHBMout_V_keep_V|       pointer|
|axisHBMout_TSTRB       |  out|   32|        axis|  axisHBMout_V_strb_V|       pointer|
|axisDDRout_TDATA       |  out|  512|        axis|  axisDDRout_V_data_V|       pointer|
|axisDDRout_TVALID      |  out|    1|        axis|  axisDDRout_V_last_V|       pointer|
|axisDDRout_TREADY      |   in|    1|        axis|  axisDDRout_V_last_V|       pointer|
|axisDDRout_TLAST       |  out|    1|        axis|  axisDDRout_V_last_V|       pointer|
|axisDDRout_TKEEP       |  out|   64|        axis|  axisDDRout_V_keep_V|       pointer|
|axisDDRout_TSTRB       |  out|   64|        axis|  axisDDRout_V_strb_V|       pointer|
+-----------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 8 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 9 [2/2] (0.88ns)   --->   "%call_ln0 = call void @rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1, i256 %axisHBMin_V_data_V, i32 %axisHBMin_V_keep_V, i32 %axisHBMin_V_strb_V, i1 %axisHBMin_V_last_V, i256 %axisHBMout_V_data_V, i32 %axisHBMout_V_keep_V, i32 %axisHBMout_V_strb_V, i1 %axisHBMout_V_last_V"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.88>
ST_3 : Operation 10 [1/2] (0.88ns)   --->   "%call_ln0 = call void @rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1, i256 %axisHBMin_V_data_V, i32 %axisHBMin_V_keep_V, i32 %axisHBMin_V_strb_V, i1 %axisHBMin_V_last_V, i256 %axisHBMout_V_data_V, i32 %axisHBMout_V_keep_V, i32 %axisHBMout_V_strb_V, i1 %axisHBMout_V_last_V"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%empty_16 = wait i32 @_ssdm_op_Wait"   --->   Operation 11 'wait' 'empty_16' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.88>
ST_5 : Operation 12 [1/1] (0.00ns)   --->   "%empty_17 = wait i32 @_ssdm_op_Wait"   --->   Operation 12 'wait' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 13 [2/2] (0.88ns)   --->   "%call_ln0 = call void @rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11, i512 %axisDDRin_V_data_V, i64 %axisDDRin_V_keep_V, i64 %axisDDRin_V_strb_V, i1 %axisDDRin_V_last_V, i512 %axisDDRout_V_data_V, i64 %axisDDRout_V_keep_V, i64 %axisDDRout_V_strb_V, i1 %axisDDRout_V_last_V"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.88>
ST_6 : Operation 14 [1/2] (0.88ns)   --->   "%call_ln0 = call void @rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11, i512 %axisDDRin_V_data_V, i64 %axisDDRin_V_keep_V, i64 %axisDDRin_V_strb_V, i1 %axisDDRin_V_last_V, i512 %axisDDRout_V_data_V, i64 %axisDDRout_V_keep_V, i64 %axisDDRout_V_strb_V, i1 %axisDDRout_V_last_V"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln109 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [../rtl_kernel_wizard_0_cmodel.cpp:109]   --->   Operation 15 'spectopmodule' 'spectopmodule_ln109' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln109 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [../rtl_kernel_wizard_0_cmodel.cpp:109]   --->   Operation 16 'specinterface' 'specinterface_ln109' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %Message"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Message, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Message, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %PEControl"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %PEControl, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %PEControl, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %axisHBMin_V_data_V, i32 %axisHBMin_V_keep_V, i32 %axisHBMin_V_strb_V, i1 %axisHBMin_V_last_V, void @empty_5, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %axisHBMin_V_data_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %axisHBMin_V_keep_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %axisHBMin_V_strb_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axisHBMin_V_last_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %axisDDRin_V_data_V, i64 %axisDDRin_V_keep_V, i64 %axisDDRin_V_strb_V, i1 %axisDDRin_V_last_V, void @empty_5, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %axisDDRin_V_data_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %axisDDRin_V_keep_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %axisDDRin_V_strb_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axisDDRin_V_last_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %axisHBMout_V_data_V, i32 %axisHBMout_V_keep_V, i32 %axisHBMout_V_strb_V, i1 %axisHBMout_V_last_V, void @empty_5, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %axisHBMout_V_data_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %axisHBMout_V_keep_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %axisHBMout_V_strb_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axisHBMout_V_last_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %axisDDRout_V_data_V, i64 %axisDDRout_V_keep_V, i64 %axisDDRout_V_strb_V, i1 %axisDDRout_V_last_V, void @empty_5, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %axisDDRout_V_data_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %axisDDRout_V_keep_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %axisDDRout_V_strb_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axisDDRout_V_last_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln141 = ret" [../rtl_kernel_wizard_0_cmodel.cpp:141]   --->   Operation 44 'ret' 'ret_ln141' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Message]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ PEControl]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axisHBMin_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axisHBMin_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axisHBMin_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axisHBMin_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axisDDRin_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axisDDRin_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axisDDRin_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axisDDRin_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axisHBMout_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axisHBMout_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axisHBMout_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axisHBMout_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axisDDRout_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axisDDRout_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axisDDRout_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axisDDRout_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty               (wait         ) [ 00000000]
call_ln0            (call         ) [ 00000000]
empty_16            (wait         ) [ 00000000]
empty_17            (wait         ) [ 00000000]
call_ln0            (call         ) [ 00000000]
spectopmodule_ln109 (spectopmodule) [ 00000000]
specinterface_ln109 (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000]
specinterface_ln0   (specinterface) [ 00000000]
ret_ln141           (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Message">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Message"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="PEControl">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="PEControl"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="axisHBMin_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axisHBMin_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="axisHBMin_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axisHBMin_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="axisHBMin_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axisHBMin_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="axisHBMin_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axisHBMin_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="axisDDRin_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axisDDRin_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="axisDDRin_V_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axisDDRin_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="axisDDRin_V_strb_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axisDDRin_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="axisDDRin_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axisDDRin_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="axisHBMout_V_data_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axisHBMout_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="axisHBMout_V_keep_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axisHBMout_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="axisHBMout_V_strb_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axisHBMout_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="axisHBMout_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axisHBMout_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="axisDDRout_V_data_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axisDDRout_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="axisDDRout_V_keep_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axisDDRout_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="axisDDRout_V_strb_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axisDDRout_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="axisDDRout_V_last_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axisDDRout_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="256" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="0" index="3" bw="32" slack="0"/>
<pin id="79" dir="0" index="4" bw="1" slack="0"/>
<pin id="80" dir="0" index="5" bw="256" slack="0"/>
<pin id="81" dir="0" index="6" bw="32" slack="0"/>
<pin id="82" dir="0" index="7" bw="32" slack="0"/>
<pin id="83" dir="0" index="8" bw="1" slack="0"/>
<pin id="84" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="512" slack="0"/>
<pin id="97" dir="0" index="2" bw="64" slack="0"/>
<pin id="98" dir="0" index="3" bw="64" slack="0"/>
<pin id="99" dir="0" index="4" bw="1" slack="0"/>
<pin id="100" dir="0" index="5" bw="512" slack="0"/>
<pin id="101" dir="0" index="6" bw="64" slack="0"/>
<pin id="102" dir="0" index="7" bw="64" slack="0"/>
<pin id="103" dir="0" index="8" bw="1" slack="0"/>
<pin id="104" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="38" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="74" pin=4"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="74" pin=5"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="74" pin=6"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="74" pin=7"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="74" pin=8"/></net>

<net id="105"><net_src comp="40" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="94" pin=5"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="94" pin=6"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="94" pin=7"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="94" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: axisHBMout_V_data_V | {2 3 }
	Port: axisHBMout_V_keep_V | {2 3 }
	Port: axisHBMout_V_strb_V | {2 3 }
	Port: axisHBMout_V_last_V | {2 3 }
	Port: axisDDRout_V_data_V | {5 6 }
	Port: axisDDRout_V_keep_V | {5 6 }
	Port: axisDDRout_V_strb_V | {5 6 }
	Port: axisDDRout_V_last_V | {5 6 }
 - Input state : 
	Port: rtl_kernel_wizard_0 : axisHBMin_V_data_V | {2 3 }
	Port: rtl_kernel_wizard_0 : axisHBMin_V_keep_V | {2 3 }
	Port: rtl_kernel_wizard_0 : axisHBMin_V_strb_V | {2 3 }
	Port: rtl_kernel_wizard_0 : axisHBMin_V_last_V | {2 3 }
	Port: rtl_kernel_wizard_0 : axisDDRin_V_data_V | {5 6 }
	Port: rtl_kernel_wizard_0 : axisDDRin_V_keep_V | {5 6 }
	Port: rtl_kernel_wizard_0 : axisDDRin_V_strb_V | {5 6 }
	Port: rtl_kernel_wizard_0 : axisDDRin_V_last_V | {5 6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|
| Operation|                     Functional Unit                     |    FF   |   LUT   |
|----------|---------------------------------------------------------|---------|---------|
|   call   |  grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1_fu_74 |    0    |   312   |
|          | grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11_fu_94 |    0    |   624   |
|----------|---------------------------------------------------------|---------|---------|
|   Total  |                                                         |    0    |   936   |
|----------|---------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   936  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   936  |
+-----------+--------+--------+
