@P:  Worst Slack : 8.704
@P:  CLK0_PAD - Estimated Frequency : NA
@P:  CLK0_PAD - Requested Frequency : 50.0 MHz
@P:  CLK0_PAD - Estimated Period : NA
@P:  CLK0_PAD - Requested Period : 20.000
@P:  CLK0_PAD - Slack : NA
@P:  m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0 - Estimated Frequency : 88.5 MHz
@P:  m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0 - Requested Frequency : 50.0 MHz
@P:  m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0 - Estimated Period : 11.296
@P:  m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0 - Requested Period : 20.000
@P:  m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0 - Slack : 8.704
@P:  m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT - Estimated Frequency : 265.7 MHz
@P:  m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT - Requested Frequency : 50.0 MHz
@P:  m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT - Estimated Period : 3.764
@P:  m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT - Requested Period : 20.000
@P:  m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT - Slack : 16.236
@P:  m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB - Estimated Frequency : 135.6 MHz
@P:  m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB - Requested Frequency : 12.5 MHz
@P:  m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB - Estimated Period : 7.376
@P:  m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB - Requested Period : 80.000
@P:  m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB - Slack : 36.312
@P:  System - Estimated Frequency : NA
@P:  System - Requested Frequency : 100.0 MHz
@P:  System - Estimated Period : NA
@P:  System - Requested Period : 10.000
@P:  System - Slack : NA
@P: m2s_creative_ddr_top Part : m2s025vf400std
@P: m2s_creative_ddr_top Register bits  : 812 
@P: m2s_creative_ddr_top DSP Blocks  : 0
@P: m2s_creative_ddr_top I/O primitives : 69
@P: m2s_creative_ddr_top RAM64x18 :  4
@P:  CPU Time : 0h:00m:05s
