
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.269420                       # Number of seconds simulated
sim_ticks                                269420301500                       # Number of ticks simulated
final_tick                               269420301500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 327283                       # Simulator instruction rate (inst/s)
host_op_rate                                   340534                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              218935119                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676368                       # Number of bytes of host memory used
host_seconds                                  1230.59                       # Real time elapsed on the host
sim_insts                                   402752336                       # Number of instructions simulated
sim_ops                                     419059282                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 269420301500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           67392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           42304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        97984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             207680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        67392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         67392                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1053                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              661                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         1531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3245                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             250137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             157019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher        363685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                770840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        250137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           250137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            250137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            157019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       363685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               770840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3245                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3245                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 207680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  207680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  269420226500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3245                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          568                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    361.915493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   206.153657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   372.079442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          193     33.98%     33.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          123     21.65%     55.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           71     12.50%     68.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           31      5.46%     73.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      1.58%     75.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      2.29%     77.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      1.58%     79.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      0.88%     79.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          114     20.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          568                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    152991870                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               213835620                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16225000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     47146.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65896.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2668                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   83026263.94                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2263380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1184040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                12744900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         224343600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             57857850                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             15202080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       422963370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       343835520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      64248574620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            65328969360                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            242.479757                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         269253804792                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     31933000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      95608000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 267430877750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    895406736                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      38912458                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    927563556                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1856400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   971520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                10424400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         166567440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             43358760                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             10928640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       344985090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       242607360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      64343857020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            65165556630                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            241.873222                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         269296547297                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     22644500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      70958000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 267908416500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    631782250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      29963953                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    756536297                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 269420301500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               105762345                       # Number of BP lookups
system.cpu.branchPred.condPredicted          55427884                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          24806390                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             76445718                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                68338444                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             89.394731                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 5561196                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             556169                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          297981                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             220280                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            77701                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          573                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 269420301500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 269420301500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 269420301500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 269420301500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    269420301500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        538840604                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           24743929                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      827318791                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   105762345                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           74119920                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     489128367                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                49681918                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  738                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           336                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1426                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 280168113                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1406                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          538715755                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.924456                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.103066                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 52370412      9.72%      9.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                192516641     35.74%     45.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 37268110      6.92%     52.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                256560592     47.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            538715755                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.196278                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.535368                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 52017486                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              28843849                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 429692997                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3399647                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               24761776                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             46139590                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 79528                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              901378907                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts             100889495                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles               24761776                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                127848710                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                23257415                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2199628                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 357260528                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3387698                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              801738128                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts              69831418                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 24502                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1913442                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1045                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  37345                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           810490466                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            3982366718                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1237960704                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             576946508                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                233543958                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             155390                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          31618                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5527047                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             42540412                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           218949956                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            268147                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            59675                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  732405015                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               32201                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 583296929                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued         121668874                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       313377933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined   1114430212                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             93                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     538715755                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.082755                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.154466                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           259182276     48.11%     48.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            54614113     10.14%     58.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           146600856     27.21%     85.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            77792936     14.44%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              525574      0.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       538715755                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               110162053     54.36%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     21      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     54.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                5609024      2.77%     57.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              86889719     42.87%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             442866078     75.92%     75.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1635050      0.28%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc         154681      0.03%     76.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             39951768      6.85%     83.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            98689336     16.92%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              583296929                       # Type of FU issued
system.cpu.iq.rate                           1.082504                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   202660831                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.347440                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         2029639272                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1045818881                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    495611717                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              785957730                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           303139                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      5351753                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          986                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         3751                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores    181247821                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        23222                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1537                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               24761776                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                23165645                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   650                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           732437239                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              42540412                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            218949956                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              31617                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    223                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   286                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           3751                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        3951275                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect     20832727                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             24784002                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             496697507                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              38710292                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          86599422                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            23                       # number of nop insts executed
system.cpu.iew.exec_refs                     97083365                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 70673955                       # Number of branches executed
system.cpu.iew.exec_stores                   58373073                       # Number of stores executed
system.cpu.iew.exec_rate                     0.921789                       # Inst execution rate
system.cpu.iew.wb_sent                      495705800                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     495611733                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 337413808                       # num instructions producing a value
system.cpu.iew.wb_consumers                 738653252                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.919774                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.456796                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       263485140                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           32108                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          24727207                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    490789223                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.853848                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.502686                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    300487184     61.23%     61.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     90963832     18.53%     79.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     56809808     11.58%     91.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8846722      1.80%     93.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3336683      0.68%     93.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      9207538      1.88%     95.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     20038205      4.08%     99.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       471992      0.10%     99.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       627259      0.13%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    490789223                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            402752336                       # Number of instructions committed
system.cpu.commit.committedOps              419059282                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       74890794                       # Number of memory references committed
system.cpu.commit.loads                      37188659                       # Number of loads committed
system.cpu.commit.membars                         584                       # Number of memory barriers committed
system.cpu.commit.branches                   48961034                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 376724595                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3239996                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        342416918     81.71%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1596889      0.38%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc       154681      0.04%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        37188659      8.87%     91.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       37702119      9.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         419059282                       # Class of committed instruction
system.cpu.commit.bw_lim_events                627259                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1172675266                       # The number of ROB reads
system.cpu.rob.rob_writes                  1412985290                       # The number of ROB writes
system.cpu.timesIdled                             859                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          124849                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   402752336                       # Number of Instructions Simulated
system.cpu.committedOps                     419059282                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.337896                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.337896                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.747442                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.747442                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                770199577                       # number of integer regfile reads
system.cpu.int_regfile_writes               347798286                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                1605957219                       # number of cc regfile reads
system.cpu.cc_regfile_writes                292791104                       # number of cc regfile writes
system.cpu.misc_regfile_reads                96314845                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  32092                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 269420301500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              6126                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.785416                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            59258853                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7150                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           8287.951469                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1298743000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.785416                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          578                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          309                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         118581630                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        118581630                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 269420301500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     37579915                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37579915                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     21677781                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       21677781                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          574                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          574                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          583                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          583                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      59257696                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         59257696                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     59257696                       # number of overall hits
system.cpu.dcache.overall_hits::total        59257696                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         4791                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4791                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        23581                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        23581                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           15                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        28372                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          28372                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        28372                       # number of overall misses
system.cpu.dcache.overall_misses::total         28372                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    179634500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    179634500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    217454000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    217454000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       189000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       189000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    397088500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    397088500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    397088500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    397088500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     37584706                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37584706                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21701362                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21701362                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     59286068                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     59286068                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     59286068                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     59286068                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000127                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000127                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001087                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001087                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.025467                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.025467                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000479                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000479                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000479                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000479                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 37494.155709                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37494.155709                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  9221.576693                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9221.576693                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        12600                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        12600                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13995.788101                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13995.788101                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13995.788101                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13995.788101                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        22639                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2142                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    10.569094                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         6126                       # number of writebacks
system.cpu.dcache.writebacks::total              6126                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1414                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1414                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        19808                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19808                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           15                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           15                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        21222                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21222                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        21222                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21222                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         3377                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3377                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3773                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3773                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         7150                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7150                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         7150                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7150                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    134011500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    134011500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     44013000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     44013000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    178024500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    178024500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    178024500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    178024500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000174                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000174                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000121                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000121                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000121                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000121                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 39683.594907                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39683.594907                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11665.253114                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11665.253114                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 24898.531469                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24898.531469                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 24898.531469                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24898.531469                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 269420301500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 269420301500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 269420301500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1990                       # number of replacements
system.cpu.icache.tags.tagsinuse           446.082162                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           280165130                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2478                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          113060.988701                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   446.082162                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.871254                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.871254                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          175                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         560338686                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        560338686                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 269420301500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    280165130                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       280165130                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     280165130                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        280165130                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    280165130                       # number of overall hits
system.cpu.icache.overall_hits::total       280165130                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2974                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2974                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2974                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2974                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2974                       # number of overall misses
system.cpu.icache.overall_misses::total          2974                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    160310979                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    160310979                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    160310979                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    160310979                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    160310979                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    160310979                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    280168104                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    280168104                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    280168104                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    280168104                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    280168104                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    280168104                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53904.162408                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53904.162408                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53904.162408                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53904.162408                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53904.162408                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53904.162408                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        40606                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1071                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               411                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    98.798054                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   178.500000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1990                       # number of writebacks
system.cpu.icache.writebacks::total              1990                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          495                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          495                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          495                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          495                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          495                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          495                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2479                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2479                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2479                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2479                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2479                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2479                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    130492984                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    130492984                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    130492984                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    130492984                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    130492984                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    130492984                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52639.364260                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52639.364260                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52639.364260                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52639.364260                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52639.364260                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52639.364260                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 269420301500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 269420301500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 269420301500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued            18339                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               18339                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2245                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 269420301500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   580.219208                       # Cycle average of tags in use
system.l2.tags.total_refs                        3724                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1310                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.842748                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      561.225242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    18.993966                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.017127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.017707                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1283                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          183                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          571                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          312                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000824                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.039154                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    147710                       # Number of tag accesses
system.l2.tags.data_accesses                   147710                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 269420301500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         5039                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5039                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         2644                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2644                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3661                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3661                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1424                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1424                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           2789                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2789                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1424                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  6450                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7874                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1424                       # number of overall hits
system.l2.overall_hits::cpu.data                 6450                       # number of overall hits
system.l2.overall_hits::total                    7874                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              127                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 127                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1055                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1055                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          573                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             573                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1055                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 700                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1755                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1055                       # number of overall misses
system.l2.overall_misses::cpu.data                700                       # number of overall misses
system.l2.overall_misses::total                  1755                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     14199000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      14199000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    118685000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    118685000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    110667000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    110667000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     118685000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     124866000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        243551000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    118685000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    124866000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       243551000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         5039                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5039                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         2644                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2644                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3788                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3788                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         2479                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2479                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         3362                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3362                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              2479                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              7150                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9629                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             2479                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             7150                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9629                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.033527                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.033527                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.425575                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.425575                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.170434                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.170434                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.425575                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.097902                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.182262                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.425575                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.097902                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.182262                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 111803.149606                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111803.149606                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 112497.630332                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112497.630332                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 193136.125654                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 193136.125654                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 112497.630332                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data       178380                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 138775.498575                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 112497.630332                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data       178380                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 138775.498575                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data            30                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               30                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data               39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  40                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data              39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 40                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher         3273                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           3273                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           97                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             97                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1054                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1054                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          564                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          564                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1054                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            661                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1715                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1054                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           661                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         3273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4988                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     94160900                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     94160900                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     12455500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12455500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    112301500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    112301500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    106719000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    106719000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    112301500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    119174500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    231476000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    112301500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    119174500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     94160900                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    325636900                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.025607                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.025607                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.425171                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.425171                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.167757                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.167757                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.425171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.092448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.178108                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.425171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.092448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.518018                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 28768.988695                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 28768.988695                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 128407.216495                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 128407.216495                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 106547.912713                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 106547.912713                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 189218.085106                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 189218.085106                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 106547.912713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 180294.251135                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 134971.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 106547.912713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 180294.251135                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 28768.988695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65284.061748                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3245                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          438                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 269420301500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3148                       # Transaction distribution
system.membus.trans_dist::ReadExReq                97                       # Transaction distribution
system.membus.trans_dist::ReadExResp               97                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3148                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       207680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  207680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3245                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3245    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3245                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4804169                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17042769                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        17745                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         8131                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          433                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1742                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1742                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 269420301500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5840                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5039                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3077                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             3506                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3788                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3788                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2479                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3362                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        20426                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 27373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       285952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       849664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1135616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3506                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            13135                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.166730                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.372749                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  10945     83.33%     83.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2190     16.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              13135                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           16988500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3717998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          10729491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
