** Name: SimpleTwoStageOpAmp_SimpleOpAmp77_8

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp77_8 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 nmos4 L=3e-6 W=7e-6
mDiodeTransistorNmos2 outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=3e-6 W=15e-6
mDiodeTransistorNmos3 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 sourceNmos sourceNmos nmos4 L=3e-6 W=9e-6
mDiodeTransistorNmos4 FirstStageYout1 FirstStageYout1 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 nmos4 L=3e-6 W=6e-6
mDiodeTransistorPmos5 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 pmos4 L=1e-6 W=50e-6
mDiodeTransistorPmos6 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=328e-6
mNormalTransistorNmos7 inputVoltageBiasXXpXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=3e-6 W=213e-6
mNormalTransistorNmos8 out ibias SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=3e-6 W=468e-6
mNormalTransistorNmos9 outFirstStage FirstStageYout1 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack2Load2 nmos4 L=3e-6 W=6e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=3e-6 W=17e-6
mNormalTransistorNmos11 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack1Load2 sourceNmos sourceNmos nmos4 L=3e-6 W=9e-6
mNormalTransistorNmos12 FirstStageYsourceGCC1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=4e-6 W=8e-6
mNormalTransistorNmos13 FirstStageYsourceGCC2 in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=4e-6 W=8e-6
mNormalTransistorNmos14 FirstStageYsourceTransconductance ibias FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=3e-6 W=16e-6
mNormalTransistorNmos15 SecondStageYinnerStageBias outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=3e-6 W=529e-6
mNormalTransistorPmos16 out outFirstStage sourcePmos sourcePmos pmos4 L=10e-6 W=344e-6
mNormalTransistorPmos17 outFirstStage inputVoltageBiasXXpXX1 FirstStageYsourceGCC2 FirstStageYsourceGCC2 pmos4 L=1e-6 W=25e-6
mNormalTransistorPmos18 FirstStageYout1 inputVoltageBiasXXpXX1 FirstStageYsourceGCC1 FirstStageYsourceGCC1 pmos4 L=1e-6 W=25e-6
mNormalTransistorPmos19 FirstStageYsourceGCC1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=39e-6
mNormalTransistorPmos20 FirstStageYsourceGCC2 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=39e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp77_8

** Expected Performance Values: 
** Gain: 125 dB
** Power consumption: 2.66701 mW
** Area: 7895 (mu_m)^2
** Transit frequency: 4.22901 MHz
** Transit frequency with error factor: 4.22877 MHz
** Slew rate: 4.8147 V/mu_s
** Phase margin: 60.1606Â°
** CMRR: 142 dB
** VoutMax: 4.25 V
** VoutMin: 0.720001 V
** VcmMax: 5.25 V
** VcmMin: 1.30001 V


** Expected Currents: 
** NormalTransistorNmos: 140.816 muA
** NormalTransistorPmos: -11.1169 muA
** NormalTransistorPmos: -16.6739 muA
** NormalTransistorPmos: -11.1209 muA
** NormalTransistorPmos: -16.6799 muA
** DiodeTransistorNmos: 11.1181 muA
** DiodeTransistorNmos: 11.1191 muA
** NormalTransistorNmos: 11.1201 muA
** NormalTransistorNmos: 11.1191 muA
** NormalTransistorNmos: 11.1171 muA
** NormalTransistorNmos: 11.1181 muA
** NormalTransistorNmos: 5.55801 muA
** NormalTransistorNmos: 5.55801 muA
** NormalTransistorNmos: 349.277 muA
** NormalTransistorNmos: 349.276 muA
** NormalTransistorPmos: -349.276 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorNmos: 9.99801 muA
** DiodeTransistorPmos: -140.815 muA
** DiodeTransistorPmos: -140.816 muA


** Expected Voltages: 
** ibias: 1.18701  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.32201  V
** out: 2.5  V
** outFirstStage: 3.68601  V
** outSourceVoltageBiasXXnXX1: 0.558001  V
** outSourceVoltageBiasXXpXX1: 4.28101  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.625  V
** innerTransistorStack1Load2: 0.614001  V
** innerTransistorStack2Load2: 0.612001  V
** out1: 1.27401  V
** sourceGCC1: 4.04301  V
** sourceGCC2: 4.04301  V
** sourceTransconductance: 1.91301  V
** innerStageBias: 0.619001  V


.END