==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.1
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [LIC 200-101] Checked out feature [xczu9eg-es1]
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-1-i-es1'
INFO: [HLS 200-10] Analyzing design file 'sha256_stream/src/sha256_stream.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 399.035 ; gain = 63.508 ; free physical = 4302 ; free virtual = 17178
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 399.035 ; gain = 63.508 ; free physical = 4301 ; free virtual = 17177
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 399.055 ; gain = 63.527 ; free physical = 4299 ; free virtual = 17175
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '_memcpy' into 'SHA256::update' (sha256_stream/src/sha256_stream.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function '_memset' into 'SHA256::final' (sha256_stream/src/sha256_stream.cpp:120) automatically.
INFO: [XFORM 203-602] Inlining function 'SHA256::init' into 'sha256' (sha256_stream/src/sha256_stream.cpp:138) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 399.059 ; gain = 63.531 ; free physical = 4298 ; free virtual = 17174
INFO: [XFORM 203-602] Inlining function '_memcpy' into 'SHA256::update' (sha256_stream/src/sha256_stream.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function '_memset' into 'SHA256::final' (sha256_stream/src/sha256_stream.cpp:120) automatically.
INFO: [XFORM 203-602] Inlining function 'SHA256::init' into 'sha256' (sha256_stream/src/sha256_stream.cpp:138) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'SHA256::transform.1' (sha256_stream/src/sha256_stream.cpp:37:28)...10 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SHA256::transform' (sha256_stream/src/sha256_stream.cpp:35)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 527.035 ; gain = 191.508 ; free physical = 4276 ; free virtual = 17153
WARNING: [XFORM 203-631] Renaming function 'SHA256::update' (sha256_stream/src/sha256_stream.cpp:87) into update.
WARNING: [XFORM 203-631] Renaming function 'SHA256::transform.1' (sha256_stream/src/sha256_stream.cpp:37:28) into transform.1.
WARNING: [XFORM 203-631] Renaming function 'SHA256::transform' (sha256_stream/src/sha256_stream.cpp:35) into transform.
WARNING: [XFORM 203-631] Renaming function 'SHA256::final' (sha256_stream/src/sha256_stream.cpp:110) into final.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 527.035 ; gain = 191.508 ; free physical = 4252 ; free virtual = 17124
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256' ...
WARNING: [SYN 201-103] Legalizing function name 'transform.1' to 'transform_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'transform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.81 seconds; current allocated memory: 104.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 104.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'transform_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 105.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 106.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 106.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 106.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'final' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 107.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 107.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 107.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 108.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'transform_SHA256_sha256_k' to 'transform_SHA256_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'transform'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 109.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transform_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'transform_1_SHA256_sha256_k' to 'transform_1_SHA25cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'transform_1'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 113.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'update'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 116.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'final' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'final'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 118.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/stream_in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/num_blocks' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/digest_out' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'SHA256_sha256_k' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'num_blocks' and 'digest_out' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'sha256_cipher_m_block' to 'sha256_cipher_m_bdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 120.163 MB.
INFO: [RTMG 210-279] Implementing memory 'transform_SHA256_bkb_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'transform_w_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'transform_wv_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_data_buffer_ram' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_cipher_m_bdEe_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_cipher_m_h_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 527.035 ; gain = 191.508 ; free physical = 4221 ; free virtual = 17103
INFO: [SYSC 207-301] Generating SystemC RTL for sha256.
INFO: [VHDL 208-304] Generating VHDL RTL for sha256.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256.
INFO: [HLS 200-112] Total elapsed time: 5.9 seconds; peak allocated memory: 120.163 MB.
INFO: [LIC 200-101] Checked in feature [xczu9eg-es1]
