// Seed: 1209093963
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire  id_6 = id_2;
  uwire id_7 = 1'd0;
  wire  id_8;
  assign module_1.id_1 = 0;
  assign id_1 = 1;
  assign id_6 = id_3;
  integer id_9;
  wire id_10 = id_8;
  wire id_11;
  assign id_11 = id_8;
  string id_12 = "";
  wire id_13, id_14;
  timeprecision 1ps;
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  id_4 :
  assert property (@(posedge 1) 1)
  else $display(0);
  assign id_4 = id_1;
endmodule
