Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec  8 18:52:07 2023
| Host         : ManviJha running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.446        0.000                      0               103461        0.010        0.000                      0               103461        3.000        0.000                       0                 32567  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_fpga_0                         {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_2    {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_2    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                           7.845        0.000                       0                     1  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_2          0.446        0.000                      0               103461        0.010        0.000                      0               103461        3.750        0.000                       0                 32563  
  clkfbout_design_1_clk_wiz_0_2                                                                                                                                                      8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_2
  To Clock:  clk_out1_design_1_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        0.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/WeightAddInputSubInt_2_reg_7903_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[1]_rep__19/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@10.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        9.214ns  (logic 0.456ns (4.949%)  route 8.758ns (95.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.530ns = ( 15.530 - 10.000 ) 
    Source Clock Delay      (SCD):    6.147ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       1.772     6.147    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_clk
    SLICE_X95Y80         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/WeightAddInputSubInt_2_reg_7903_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y80         FDRE (Prop_fdre_C_Q)         0.456     6.603 r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/WeightAddInputSubInt_2_reg_7903_reg[1]/Q
                         net (fo=60, routed)          8.758    15.361    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/WeightAddInputSubInt_2_reg_7903[1]
    SLICE_X11Y17         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[1]_rep__19/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.853 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.865    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.956 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       1.573    15.530    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_clk
    SLICE_X11Y17         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[1]_rep__19/C
                         clock pessimism              0.419    15.948    
                         clock uncertainty           -0.074    15.874    
    SLICE_X11Y17         FDRE (Setup_fdre_C_D)       -0.067    15.807    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[1]_rep__19
  -------------------------------------------------------------------
                         required time                         15.807    
                         arrival time                         -15.361    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/WeightAddInputSubInt_2_reg_7903_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[4]_rep__27/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@10.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        9.026ns  (logic 0.419ns (4.642%)  route 8.607ns (95.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.534ns = ( 15.534 - 10.000 ) 
    Source Clock Delay      (SCD):    6.147ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       1.772     6.147    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_clk
    SLICE_X95Y80         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/WeightAddInputSubInt_2_reg_7903_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y80         FDRE (Prop_fdre_C_Q)         0.419     6.566 r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/WeightAddInputSubInt_2_reg_7903_reg[4]/Q
                         net (fo=60, routed)          8.607    15.173    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/WeightAddInputSubInt_2_reg_7903[4]
    SLICE_X21Y10         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[4]_rep__27/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.853 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.865    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.956 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       1.577    15.534    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_clk
    SLICE_X21Y10         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[4]_rep__27/C
                         clock pessimism              0.419    15.952    
                         clock uncertainty           -0.074    15.878    
    SLICE_X21Y10         FDRE (Setup_fdre_C_D)       -0.236    15.642    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[4]_rep__27
  -------------------------------------------------------------------
                         required time                         15.642    
                         arrival time                         -15.173    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/WeightAddInputSubInt_2_reg_7903_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[2]_rep__21/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@10.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        9.197ns  (logic 0.456ns (4.958%)  route 8.741ns (95.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.530ns = ( 15.530 - 10.000 ) 
    Source Clock Delay      (SCD):    6.147ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       1.772     6.147    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_clk
    SLICE_X95Y80         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/WeightAddInputSubInt_2_reg_7903_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y80         FDRE (Prop_fdre_C_Q)         0.456     6.603 r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/WeightAddInputSubInt_2_reg_7903_reg[2]/Q
                         net (fo=60, routed)          8.741    15.344    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/WeightAddInputSubInt_2_reg_7903[2]
    SLICE_X10Y32         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[2]_rep__21/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.853 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.865    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.956 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       1.573    15.530    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_clk
    SLICE_X10Y32         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[2]_rep__21/C
                         clock pessimism              0.419    15.948    
                         clock uncertainty           -0.074    15.874    
    SLICE_X10Y32         FDRE (Setup_fdre_C_D)       -0.045    15.829    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[2]_rep__21
  -------------------------------------------------------------------
                         required time                         15.829    
                         arrival time                         -15.344    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[1]_rep__32/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@10.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        9.067ns  (logic 0.456ns (5.029%)  route 8.611ns (94.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.521ns = ( 15.521 - 10.000 ) 
    Source Clock Delay      (SCD):    6.096ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       1.721     6.096    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_clk
    SLICE_X80Y96         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDRE (Prop_fdre_C_Q)         0.456     6.552 r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_CS_fsm_reg[3]/Q
                         net (fo=307, routed)         8.611    15.163    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_CS_fsm_state4
    SLICE_X11Y24         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[1]_rep__32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.853 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.865    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.956 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       1.564    15.521    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_clk
    SLICE_X11Y24         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[1]_rep__32/C
                         clock pessimism              0.419    15.939    
                         clock uncertainty           -0.074    15.865    
    SLICE_X11Y24         FDRE (Setup_fdre_C_CE)      -0.205    15.660    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[1]_rep__32
  -------------------------------------------------------------------
                         required time                         15.660    
                         arrival time                         -15.163    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[1]_rep__9/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@10.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        9.089ns  (logic 0.456ns (5.017%)  route 8.633ns (94.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.526ns = ( 15.526 - 10.000 ) 
    Source Clock Delay      (SCD):    6.096ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       1.721     6.096    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_clk
    SLICE_X80Y96         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDRE (Prop_fdre_C_Q)         0.456     6.552 r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_CS_fsm_reg[3]/Q
                         net (fo=307, routed)         8.633    15.185    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_CS_fsm_state4
    SLICE_X16Y30         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[1]_rep__9/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.853 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.865    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.956 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       1.569    15.526    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_clk
    SLICE_X16Y30         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[1]_rep__9/C
                         clock pessimism              0.419    15.944    
                         clock uncertainty           -0.074    15.870    
    SLICE_X16Y30         FDRE (Setup_fdre_C_CE)      -0.169    15.701    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[1]_rep__9
  -------------------------------------------------------------------
                         required time                         15.701    
                         arrival time                         -15.185    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[2]_rep__9/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@10.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        9.089ns  (logic 0.456ns (5.017%)  route 8.633ns (94.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.526ns = ( 15.526 - 10.000 ) 
    Source Clock Delay      (SCD):    6.096ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       1.721     6.096    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_clk
    SLICE_X80Y96         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDRE (Prop_fdre_C_Q)         0.456     6.552 r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_CS_fsm_reg[3]/Q
                         net (fo=307, routed)         8.633    15.185    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_CS_fsm_state4
    SLICE_X16Y30         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[2]_rep__9/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.853 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.865    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.956 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       1.569    15.526    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_clk
    SLICE_X16Y30         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[2]_rep__9/C
                         clock pessimism              0.419    15.944    
                         clock uncertainty           -0.074    15.870    
    SLICE_X16Y30         FDRE (Setup_fdre_C_CE)      -0.169    15.701    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[2]_rep__9
  -------------------------------------------------------------------
                         required time                         15.701    
                         arrival time                         -15.185    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/icmp_ln409_reg_8090_pp0_iter5_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ashr_ln430_101_reg_10605_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@10.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        9.064ns  (logic 0.580ns (6.399%)  route 8.484ns (93.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.536ns = ( 15.536 - 10.000 ) 
    Source Clock Delay      (SCD):    6.083ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       1.708     6.083    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_clk
    SLICE_X89Y71         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/icmp_ln409_reg_8090_pp0_iter5_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDRE (Prop_fdre_C_Q)         0.456     6.539 f  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/icmp_ln409_reg_8090_pp0_iter5_reg_reg[0]/Q
                         net (fo=2, routed)           0.307     6.846    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/icmp_ln409_reg_8090_pp0_iter5_reg
    SLICE_X89Y71         LUT1 (Prop_lut1_I0_O)        0.124     6.970 r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ashr_ln430_50_reg_10225[31]_i_1/O
                         net (fo=5760, routed)        8.176    15.147    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ashr_ln430_50_reg_10225[31]_i_1_n_1
    SLICE_X13Y7          FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ashr_ln430_101_reg_10605_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.853 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.865    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.956 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       1.579    15.536    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_clk
    SLICE_X13Y7          FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ashr_ln430_101_reg_10605_reg[1]/C
                         clock pessimism              0.419    15.954    
                         clock uncertainty           -0.074    15.880    
    SLICE_X13Y7          FDRE (Setup_fdre_C_CE)      -0.205    15.675    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ashr_ln430_101_reg_10605_reg[1]
  -------------------------------------------------------------------
                         required time                         15.675    
                         arrival time                         -15.147    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/icmp_ln409_reg_8090_pp0_iter5_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ashr_ln430_101_reg_10605_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@10.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        9.064ns  (logic 0.580ns (6.399%)  route 8.484ns (93.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.536ns = ( 15.536 - 10.000 ) 
    Source Clock Delay      (SCD):    6.083ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       1.708     6.083    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_clk
    SLICE_X89Y71         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/icmp_ln409_reg_8090_pp0_iter5_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDRE (Prop_fdre_C_Q)         0.456     6.539 f  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/icmp_ln409_reg_8090_pp0_iter5_reg_reg[0]/Q
                         net (fo=2, routed)           0.307     6.846    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/icmp_ln409_reg_8090_pp0_iter5_reg
    SLICE_X89Y71         LUT1 (Prop_lut1_I0_O)        0.124     6.970 r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ashr_ln430_50_reg_10225[31]_i_1/O
                         net (fo=5760, routed)        8.176    15.147    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ashr_ln430_50_reg_10225[31]_i_1_n_1
    SLICE_X13Y7          FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ashr_ln430_101_reg_10605_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.853 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.865    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.956 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       1.579    15.536    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_clk
    SLICE_X13Y7          FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ashr_ln430_101_reg_10605_reg[2]/C
                         clock pessimism              0.419    15.954    
                         clock uncertainty           -0.074    15.880    
    SLICE_X13Y7          FDRE (Setup_fdre_C_CE)      -0.205    15.675    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ashr_ln430_101_reg_10605_reg[2]
  -------------------------------------------------------------------
                         required time                         15.675    
                         arrival time                         -15.147    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/WeightAddInputSubInt_2_reg_7903_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[1]_rep__18/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@10.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        9.171ns  (logic 0.456ns (4.972%)  route 8.715ns (95.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.534ns = ( 15.534 - 10.000 ) 
    Source Clock Delay      (SCD):    6.147ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       1.772     6.147    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_clk
    SLICE_X95Y80         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/WeightAddInputSubInt_2_reg_7903_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y80         FDRE (Prop_fdre_C_Q)         0.456     6.603 r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/WeightAddInputSubInt_2_reg_7903_reg[1]/Q
                         net (fo=60, routed)          8.715    15.318    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/WeightAddInputSubInt_2_reg_7903[1]
    SLICE_X12Y11         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[1]_rep__18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.853 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.865    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.956 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       1.577    15.534    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_clk
    SLICE_X12Y11         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[1]_rep__18/C
                         clock pessimism              0.419    15.952    
                         clock uncertainty           -0.074    15.878    
    SLICE_X12Y11         FDRE (Setup_fdre_C_D)       -0.031    15.847    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[1]_rep__18
  -------------------------------------------------------------------
                         required time                         15.847    
                         arrival time                         -15.318    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/WeightAddInputSubInt_2_reg_7903_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[2]_rep__7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@10.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        9.162ns  (logic 0.456ns (4.977%)  route 8.706ns (95.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.527ns = ( 15.527 - 10.000 ) 
    Source Clock Delay      (SCD):    6.147ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.068 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     4.274    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.375 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       1.772     6.147    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_clk
    SLICE_X95Y80         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/WeightAddInputSubInt_2_reg_7903_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y80         FDRE (Prop_fdre_C_Q)         0.456     6.603 r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/WeightAddInputSubInt_2_reg_7903_reg[2]/Q
                         net (fo=60, routed)          8.706    15.309    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/WeightAddInputSubInt_2_reg_7903[2]
    SLICE_X10Y30         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[2]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    11.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.853 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.865    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.956 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       1.570    15.527    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_clk
    SLICE_X10Y30         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[2]_rep__7/C
                         clock pessimism              0.419    15.945    
                         clock uncertainty           -0.074    15.871    
    SLICE_X10Y30         FDRE (Setup_fdre_C_D)       -0.031    15.840    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/zext_ln430_reg_7950_reg[2]_rep__7
  -------------------------------------------------------------------
                         required time                         15.840    
                         arrival time                         -15.309    
  -------------------------------------------------------------------
                         slack                                  0.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/local_beta_buffer_49_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/local_beta_buffer_49_1_reg_7837_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.148ns (54.968%)  route 0.121ns (45.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       0.565     2.009    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_clk
    SLICE_X34Y49         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/local_beta_buffer_49_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.148     2.157 r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/local_beta_buffer_49_reg[23]/Q
                         net (fo=1, routed)           0.121     2.278    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/local_beta_buffer_49[23]
    SLICE_X34Y50         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/local_beta_buffer_49_1_reg_7837_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       0.826     2.605    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/ap_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/local_beta_buffer_49_1_reg_7837_reg[23]/C
                         clock pessimism             -0.334     2.271    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)        -0.002     2.269    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/local_beta_buffer_49_1_reg_7837_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/bn_n1_1_fu_108_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/bn_n1_1_load_reg_655_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.531%)  route 0.183ns (56.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       0.590     2.034    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/ap_clk
    SLICE_X84Y49         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/bn_n1_1_fu_108_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDRE (Prop_fdre_C_Q)         0.141     2.175 r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/bn_n1_1_fu_108_reg[1]/Q
                         net (fo=1, routed)           0.183     2.358    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/bn_n1_1_fu_108[1]
    SLICE_X84Y50         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/bn_n1_1_load_reg_655_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       0.853     2.632    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/ap_clk
    SLICE_X84Y50         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/bn_n1_1_load_reg_655_reg[1]/C
                         clock pessimism             -0.334     2.298    
    SLICE_X84Y50         FDRE (Hold_fdre_C_D)         0.047     2.345    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/bn_n1_1_load_reg_655_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1092]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (36.989%)  route 0.218ns (63.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       0.557     2.001    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X51Y42         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1092]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.128     2.129 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1092]/Q
                         net (fo=1, routed)           0.218     2.347    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/DIC1
    SLICE_X46Y40         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       0.828     2.607    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/WCLK
    SLICE_X46Y40         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC_D1/CLK
                         clock pessimism             -0.339     2.268    
    SLICE_X46Y40         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061     2.329    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_Acc_0/inst/ifm_0_data_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FPGA_Acc_0/inst/ifm1_reg_2843_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.671%)  route 0.162ns (52.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       0.540     1.984    design_1_i/FPGA_Acc_0/inst/ap_clk
    SLICE_X50Y73         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/ifm_0_data_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.148     2.132 r  design_1_i/FPGA_Acc_0/inst/ifm_0_data_reg_reg[10]/Q
                         net (fo=1, routed)           0.162     2.295    design_1_i/FPGA_Acc_0/inst/ifm_0_data_reg[10]
    SLICE_X48Y74         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/ifm1_reg_2843_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       0.808     2.587    design_1_i/FPGA_Acc_0/inst/ap_clk
    SLICE_X48Y74         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/ifm1_reg_2843_reg[8]/C
                         clock pessimism             -0.339     2.248    
    SLICE_X48Y74         FDRE (Hold_fdre_C_D)         0.025     2.273    design_1_i/FPGA_Acc_0/inst/ifm1_reg_2843_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1078]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.364%)  route 0.219ns (59.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       0.557     2.001    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X50Y42         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1078]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.148     2.149 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1078]/Q
                         net (fo=1, routed)           0.219     2.368    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIB1
    SLICE_X46Y41         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       0.828     2.607    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X46Y41         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
                         clock pessimism             -0.339     2.268    
    SLICE_X46Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.071     2.339    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awqos_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.867%)  route 0.168ns (53.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       0.554     1.998    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y36         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.148     2.146 r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[132]/Q
                         net (fo=3, routed)           0.168     2.314    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/s_axi_awqos[2]
    SLICE_X49Y35         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awqos_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       0.824     2.603    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aclk
    SLICE_X49Y35         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awqos_d_reg[2]/C
                         clock pessimism             -0.339     2.264    
    SLICE_X49Y35         FDRE (Hold_fdre_C_D)         0.017     2.281    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awqos_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_Acc_0/inst/ifm_w_reg_2848_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_copy_lbuf2ibuf_fu_256/zext_ln49_reg_561_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.628%)  route 0.212ns (56.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       0.542     1.986    design_1_i/FPGA_Acc_0/inst/ap_clk
    SLICE_X50Y77         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/ifm_w_reg_2848_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.164     2.150 r  design_1_i/FPGA_Acc_0/inst/ifm_w_reg_2848_reg[13]/Q
                         net (fo=1, routed)           0.212     2.362    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_copy_lbuf2ibuf_fu_256/zext_ln49_reg_561_reg[15]_0[13]
    SLICE_X46Y77         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_copy_lbuf2ibuf_fu_256/zext_ln49_reg_561_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       0.811     2.590    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_copy_lbuf2ibuf_fu_256/ap_clk
    SLICE_X46Y77         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_copy_lbuf2ibuf_fu_256/zext_ln49_reg_561_reg[13]/C
                         clock pessimism             -0.339     2.251    
    SLICE_X46Y77         FDRE (Hold_fdre_C_D)         0.076     2.327    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_copy_lbuf2ibuf_fu_256/zext_ln49_reg_561_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/TN_cast3_reg_2533_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/tn_0_reg_1062_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.313ns (71.987%)  route 0.122ns (28.013%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       0.615     2.059    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/ap_clk
    SLICE_X103Y49        FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/TN_cast3_reg_2533_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y49        FDRE (Prop_fdre_C_Q)         0.141     2.200 r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/TN_cast3_reg_2533_reg[10]/Q
                         net (fo=2, routed)           0.121     2.321    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/in[10]
    SLICE_X102Y49        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     2.440 r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/tn_0_reg_1062_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.441    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/tn_0_reg_1062_reg[8]_i_1_n_1
    SLICE_X102Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.494 r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/tn_0_reg_1062_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.494    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/tn_0_reg_1062_reg[12]_i_1_n_8
    SLICE_X102Y50        FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/tn_0_reg_1062_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       0.879     2.658    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/ap_clk
    SLICE_X102Y50        FDRE                                         r  design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/tn_0_reg_1062_reg[12]/C
                         clock pessimism             -0.334     2.324    
    SLICE_X102Y50        FDRE (Hold_fdre_C_D)         0.134     2.458    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/tn_0_reg_1062_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       0.592     2.036    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X27Y48         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     2.177 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][1]/Q
                         net (fo=1, routed)           0.056     2.233    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIA0
    SLICE_X26Y48         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       0.860     2.639    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X26Y48         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism             -0.590     2.049    
    SLICE_X26Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.196    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/start_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_2 rise@0.000ns - clk_out1_design_1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.927%)  route 0.181ns (55.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.419    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.445 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       0.584     2.028    design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X58Y49         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.148     2.176 r  design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[7]/Q
                         net (fo=1, routed)           0.181     2.358    design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/fifo_rreq_n_84
    SLICE_X59Y50         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/start_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.750    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.779 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=32568, routed)       0.848     2.627    design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/ap_clk
    SLICE_X59Y50         FDRE                                         r  design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/start_addr_reg[9]/C
                         clock pessimism             -0.334     2.293    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.025     2.318    design_1_i/FPGA_Acc_0/inst/FPGA_Acc_DATA_BUS_m_axi_U/bus_read/start_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y26      design_1_i/FPGA_Acc_0/inst/grp_write_back_output_re_fu_2059/offset_reg_749_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y33      design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/Roffset_reg_545_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y34      design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_maxpool_tile5_fu_2191/add_ln357_reg_919_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y32      design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/grp_ifm_mmcpy_row_fu_278/add_ln10_reg_419_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y15      design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_maxpool_tile5_fu_2191/mul_ln336_1_reg_788_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y29      design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_input_load_fu_755/mul_ln77_reg_551_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y19      design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_ifm_weight_load_wrap_fu_1760/grp_weight_load_reorg_fu_497/FPGA_Acc_mac_mulaibs_U58/FPGA_Acc_mac_mulaibs_DSP48_3_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y30      design_1_i/FPGA_Acc_0/inst/IHxIW_reg_2991_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y27      design_1_i/FPGA_Acc_0/inst/OHxOW_reg_2986_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y40      design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/grp_conv2d_tile4_fu_1138/add_ln426_reg_8255_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y78    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/weight_buffer1_1_0_U/load_compute_wraptde_ram_U/ram_reg_0_15_6_6/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y78    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/weight_buffer1_1_0_U/load_compute_wraptde_ram_U/ram_reg_0_15_7_7/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y78    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/weight_buffer1_1_0_U/load_compute_wraptde_ram_U/ram_reg_0_15_8_8/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y78    design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/weight_buffer1_1_0_U/load_compute_wraptde_ram_U/ram_reg_0_15_9_9/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y7     design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/weight_buffer1_20_0_U/load_compute_wraptde_ram_U/ram_reg_0_15_6_6/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y7     design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/weight_buffer1_20_0_U/load_compute_wraptde_ram_U/ram_reg_0_15_7_7/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y7     design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/weight_buffer1_20_0_U/load_compute_wraptde_ram_U/ram_reg_0_15_8_8/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y7     design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/weight_buffer1_20_0_U/load_compute_wraptde_ram_U/ram_reg_0_15_9_9/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y97     design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/weight_buffer1_37_0_U/load_compute_wraptde_ram_U/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y97     design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/weight_buffer1_37_0_U/load_compute_wraptde_ram_U/ram_reg_0_15_14_14/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y101   design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/weight_buffer0_0_1_U/load_compute_wraptde_ram_U/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y101   design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/weight_buffer0_0_1_U/load_compute_wraptde_ram_U/ram_reg_0_15_14_14/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y101   design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/weight_buffer0_0_1_U/load_compute_wraptde_ram_U/ram_reg_0_15_15_15/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y101   design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/weight_buffer0_0_1_U/load_compute_wraptde_ram_U/ram_reg_0_15_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y100   design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/weight_buffer0_0_1_U/load_compute_wraptde_ram_U/ram_reg_0_15_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y100   design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/weight_buffer0_0_1_U/load_compute_wraptde_ram_U/ram_reg_0_15_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y100   design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/weight_buffer0_0_1_U/load_compute_wraptde_ram_U/ram_reg_0_15_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y100   design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/weight_buffer0_0_1_U/load_compute_wraptde_ram_U/ram_reg_0_15_5_5/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y102   design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/weight_buffer0_0_1_U/load_compute_wraptde_ram_U/ram_reg_0_15_6_6/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X102Y102   design_1_i/FPGA_Acc_0/inst/grp_load_compute_wrapper_fu_1209/weight_buffer0_0_1_U/load_compute_wraptde_ram_U/ram_reg_0_15_7_7/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_2
  To Clock:  clkfbout_design_1_clk_wiz_0_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



