

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Clock Domain Crossing</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="Advanced Topics">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Clock Domain Crossing">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Clock Domain Crossing" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="ClockDomainCrossing"
		  data-hnd-context="109"
		  data-hnd-title="Clock Domain Crossing"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="AdvancedTopics.html">Advanced Topics</a></li><li><a href="AdvancedRTL.html">Advanced RTL</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="AdvancedRTL.html" title="Advanced RTL" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="RegisterDesignForLowPower.html" title="Register Design For Low Power" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="CDCwithtriggerbufferregister.html" title="CDC with trigger buffer register" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Clock Domain Crossing</h2>

            <div class="main-content">
                
<p class="rvps2"><span class="rvts303">(</span><span class="rvts14">compatible with IDS version 5.14.0.0 and above for Verilog)</span></p>
<p class="rvps2"><span class="rvts202">(Compatible in IDS version 6.0.0.0 and above for System Verilog)</span></p>
<p class="rvps2"><span class="rvts963"><br/></span></p>
<p class="rvps10"><span class="rvts19">Various IP blocks within an SoC are often required to work in different clock domains in order to satisfy the power constraints. Various techniques are used to avoid meta-stability as signals cross from one clock domain to another. In IDesignSpec</span><span class="rvts1270">TM</span><span class="rvts19"> (IDS), we support CDC from both </span><a class="rvts23" href="ClockDomainCrossing.html#CDC%20Widget%20in%20IDS">software side</a><span class="rvts19"> and </span><a class="rvts23" href="ClockDomainCrossing.html#CDC%20Widget%20in%20IDS">hardware side</a><span class="rvts19">.&nbsp;</span></p>
<p class="rvps10"><span class="rvts19"><br/></span></p>
<p class="rvps10"><span class="rvts19"><br/></span></p>
<p class="rvps2"><a name="CDC from hw side"></a><span class="rvts171">CDC from hardware side</span></p>
<h2 class="rvps525"><span class="rvts0"><span class="rvts1272"><br/></span></span></h2>
<p class="rvps2"><span class="rvts34">On hardware side, there are two ways of addressing Clock Domain Crossing (CDC) issues. These are:</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts34">CDC without handshake</span></li>
 <li class="rvps2 noindent"><span class="rvts34">CDC with handshake</span></li>
</ul>
<p class="rvps2"><span class="rvts34">In CDC without handshake, </span><span class="rvts176">"cdc.clock = &lt;h/w_clock_name&gt;" </span><span class="rvts34">property can be used at register and field.</span></p>
<p class="rvps2"><span class="rvts34">In CDC with handshake, </span><span class="rvts176">"cdc.clock = &lt;h/w_clock_name&gt;:handshake"</span><span class="rvts180"> </span><span class="rvts34">property can be used at register level.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">IDS, basically, support following flows to resolve CDC issues on the HW interface:</span></p>
<p class="rvps2"><span class="rvts15">1. Mux Synchronizer</span></p>
<p class="rvps2"><span class="rvts14">Here synchronizers are used in Hw input/output domain with respect to the IDS generated target. Flop synchronizer is used for synchronization in from Client to HW interface and MUX synchronizers are used for synchronization from HW interface to the client.</span></p>
<p class="rvps3"><img alt="" style="width : 696px; height : 322px; padding : 1px;" src="lib/NewItem3446.png"></p>
<p class="rvps3"><span class="rvts26">Fig1: Mux Synchronizer</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-Word</span></p>
<div class="rvps143">
<table width="623" cellpadding="0" style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 237px;">
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 179px;">
   <p class="rvps2"><span class="rvts202">Block1</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 104px;">
   <p class="rvps2"><img alt="" style="padding : 1px;" src="lib/NewItem3445.jpg"></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px;">
   <p class="rvps2"><span class="rvts202"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px;">
   <p class="rvps3"><span class="rvts202">offset</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 104px;">
   <p class="rvps2"><span class="rvts202"><br/></span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px;">
   <p class="rvps3"><span class="rvts202">external</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 104px;">
   <p class="rvps2"><span class="rvts202"><br/></span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px;">
   <p class="rvps3"><span class="rvts202">size</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 104px;">
   <p class="rvps2"><span class="rvts202"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 624px; height: 1px;">
   <p class="rvps2"><span class="rvts202"><br/></span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<div class="rvps143">
<table width="623" cellpadding="0" style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td colspan="8" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 243px; height: 17px;">
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
  <td colspan="5" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 173px; height: 17px;">
   <p class="rvps2"><span class="rvts202">Reg1</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 104px; height: 17px;">
   <p class="rvps2"><img alt="" style="padding : 1px;" src="lib/NewItem3444.jpg"></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px; height: 17px;">
   <p class="rvps2"><span class="rvts202"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">offset</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202"><br/></span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">external&nbsp;</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 62px;">
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">size</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">32</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 68px;">
   <p class="rvps3"><span class="rvts202"><br/></span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 183px;">
   <p class="rvps3"><span class="rvts202"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="16" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 624px; height: 1px;">
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="16" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 624px;">
   <p class="rvps2"><span class="rvts1273">{cdc.clock=hw_clk}</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts202">bits</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 97px;">
   <p class="rvps3"><span class="rvts202">name</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 36px;">
   <p class="rvps3"><span class="rvts202">s/w</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 36px;">
   <p class="rvps3"><span class="rvts202">h/w&nbsp;</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts202">default</span></p>
  </td>
  <td colspan="6" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 339px;">
   <p class="rvps3"><span class="rvts202">description</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps2"><span class="rvts202">0</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 97px;">
   <p class="rvps2"><span class="rvts202">fld</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps2"><span class="rvts202">Rw</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps2"><span class="rvts202">Rw</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 78px;">
   <p class="rvps2"><span class="rvts202">0</span></p>
  </td>
  <td colspan="6" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 339px;">
   <p class="rvps2"><span class="rvts202"><br/></span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps143"><span class="rvts34"><br/></span></p>
<p class="rvps2"><a name="cdc_hw_hs_prefix"></a><span class="rvts126">cdc_hw_hs_prefix</span></p>
<p class="rvps528"><span class="rvts34">Support “cdc_hw_hs_prefix” which allows users to add a prefix to the handshake_synchronizer* module name as well as the generated file (handshake_synchronizer.v) name.</span></p>
<p class="rvps528"><span class="rvts35">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/cdc_hw_hs_prefix/cdc_hw_hs_prefix.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/cdc_hw_hs_prefix/cdc_hw_hs_prefix.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/cdc_hw_hs_prefix/cdc_hw_hs_prefix.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/cdc_hw_hs_prefix/cdc_hw_hs_prefix.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View:</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 687px; height : 200px; padding : 1px;" src="lib/NewItem5230.png"></p>
<p class="rvps3"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View:</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 715px; height : 111px; padding : 1px;" src="lib/NewItem5231.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps11"><span class="rvts451">property cdc_clock {type =string; component = reg ;};&nbsp;</span></p>
   <p class="rvps11"><span class="rvts1060">property cdc_hw_hs_prefix {type=string; component=addrmap ; };</span><span class="rvts451">&nbsp;</span></p>
   <p class="rvps11"><span class="rvts451"><br/></span></p>
   <p class="rvps11"><span class="rvts451">addrmap cdc11 {&nbsp;</span></p>
   <p class="rvps11"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts1060">cdc_hw_hs_prefix = "my_block" ;&nbsp;</span></p>
   <p class="rvps11"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg reg1 {</span></p>
   <p class="rvps11"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;&nbsp;</span></p>
   <p class="rvps11"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cdc_clock = "hw_clk:handshake" ;&nbsp;</span></p>
   <p class="rvps11"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps11"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
   <p class="rvps11"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
   <p class="rvps11"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} f1[31:0] = 32'h0;</span></p>
   <p class="rvps11"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}; reg1 reg1 @0x0;</span></p>
   <p class="rvps11"><span class="rvts451">&nbsp;&nbsp;&nbsp;};&nbsp;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts35">Generated RTL</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps316"><span class="rvts370">`include "</span><span class="rvts373">my_block_</span><span class="rvts370">handshake_synchronizer.v"</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps316"><span class="rvts370">module cdc11_ids#(</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps316"><span class="rvts370">// PARAMETERS</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps316"><span class="rvts370">parameter bus_width = 32,&nbsp;</span></p>
   <p class="rvps316"><span class="rvts370">parameter addr_width = 3,</span></p>
   <p class="rvps316"><span class="rvts370">parameter block_size = 'h8,</span></p>
   <p class="rvps529"><span class="rvts370">parameter [addr_width-1 : 0] block_offset = {(addr_width){1'b0}}</span></p>
   <p class="rvps529"><span class="rvts370">)</span></p>
   <p class="rvps529"><span class="rvts370">. . .&nbsp;</span></p>
   <p class="rvps529"><span class="rvts370">. . .&nbsp;</span></p>
   <p class="rvps529"><span class="rvts370">. . .&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps530"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts373">my_block</span><span class="rvts370">_handshake_synchronizer_write #(.field_width(32))</span></p>
   <p class="rvps529"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;reg1_f1_write(.clk(clk),.reset_l(reset_l),.hw_clk(hw_clk),</span></p>
   <p class="rvps529"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.register_fld_in(reg1_f1_in),</span></p>
   <p class="rvps529"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.register_fld_in_ff(reg1_f1_in_ff),&nbsp;</span></p>
   <p class="rvps529"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.register_fld_in_enb(reg1_f1_in_enb),</span></p>
   <p class="rvps529"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.register_fld_busy_out(reg1_f1_busy_out));&nbsp;</span></p>
   <p class="rvps529"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;always @(posedge clk)</span></p>
   <p class="rvps529"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps529"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if(!reset_l)</span></p>
   <p class="rvps529"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps529"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg1_f1_q_ff &lt;= 32'd0;</span></p>
   <p class="rvps529"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps529"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps529"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin&nbsp;</span></p>
   <p class="rvps529"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg1_f1_q_ff &lt;= reg1_f1_q;</span></p>
   <p class="rvps529"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;End</span></p>
   <p class="rvps529"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;end // always clk</span></p>
   <p class="rvps529"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign reg1_f1_read_enb = (|(reg1_f1_q ^ reg1_f1_q_ff)) ? 1'b1 : 1'b0;</span></p>
   <p class="rvps529"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps529"><span class="rvts373">my_block_</span><span class="rvts370">handshake_synchronizer_read #(.field_width(32)) reg1_f1_read(&nbsp;</span></p>
   <p class="rvps529"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.clk(clk),.reset_l(reset_l),.hw_clk(hw_clk),</span></p>
   <p class="rvps529"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.register_fld_q(reg1_f1_q),</span></p>
   <p class="rvps529"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.register_fld_r(reg1_f1_r),</span></p>
   <p class="rvps529"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.register_fld_read_enb(reg1_f1_read_enb),</span></p>
   <p class="rvps529"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.register_fld_busy_out(reg1_f1_read_busy_out));&nbsp;</span></p>
   <p class="rvps529"><span class="rvts370">. . .&nbsp;</span></p>
   <p class="rvps529"><span class="rvts370">endmodule</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts71"><br/></span></p>
<p class="rvps2"><span class="rvts71"><br/></span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps12"><a name="rtl_hw_enb_with_hard_reset"></a><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">rtl.hw_enb=false and hard_reset=false with cdc.clock</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps6"><img alt="" style="padding : 1px;" src="lib/NewItem4012.png"></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-Word</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps6"><img alt="" style="padding : 1px;" src="lib/NewItem4013.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps110"><span class="rvts451">property cdc_clock {type =string; component = reg ; };</span></p>
   <p class="rvps110"><span class="rvts451">Property rtl_hw_enb {type=string; component = </span><span class="rvts1277">addrmap|reg|field</span><span class="rvts451"> ; };</span></p>
   <p class="rvps110"><span class="rvts451">property rtl_reg_enb {type =string; component = </span><span class="rvts1277">addrmap|reg|field</span><span class="rvts451">; };</span></p>
   <p class="rvps110"><span class="rvts451">property hard_reset {type =string; component = </span><span class="rvts1277">addrmap|reg|field</span><span class="rvts451"> ; };</span></p>
   <p class="rvps110"><span class="rvts451">addrmap cdc1 {</span></p>
   <p class="rvps110"><span class="rvts451">&nbsp;&nbsp;name&nbsp; = "cdc1 Address Map";</span></p>
   <p class="rvps110"><span class="rvts451">&nbsp;</span><span class="rvts1060">&nbsp;rtl_hw_enb = "false";&nbsp;</span></p>
   <p class="rvps110"><span class="rvts1277">&nbsp;</span><span class="rvts1060">&nbsp;rtl_reg_enb = "false";&nbsp;</span></p>
   <p class="rvps110"><span class="rvts451">&nbsp;&nbsp;reg Reg1 {&nbsp;</span></p>
   <p class="rvps110"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
   <p class="rvps110"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts1060">cdc_clock = "hw_clk" ;</span></p>
   <p class="rvps110"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts1060">hard_reset = "false"; </span><span class="rvts451">&nbsp;</span></p>
   <p class="rvps110"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps110"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
   <p class="rvps110"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
   <p class="rvps110"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;onread=r;</span></p>
   <p class="rvps110"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;onwrite=w;</span></p>
   <p class="rvps110"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;} fld[31:0] = 32'h0;</span></p>
   <p class="rvps110"><span class="rvts600"><br/></span></p>
   <p class="rvps110"><span class="rvts451">&nbsp;&nbsp;};</span></p>
   <p class="rvps110"><span class="rvts451">&nbsp;</span></p>
   <p class="rvps110"><span class="rvts451">&nbsp;&nbsp;reg Reg2 {&nbsp;</span></p>
   <p class="rvps110"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
   <p class="rvps110"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps110"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
   <p class="rvps110"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
   <p class="rvps110"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;onread=r;</span></p>
   <p class="rvps110"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;onwrite=w;</span></p>
   <p class="rvps110"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;} fld2[31:0] = 32'h0;</span></p>
   <p class="rvps110"><span class="rvts600"><br/></span></p>
   <p class="rvps110"><span class="rvts451">&nbsp;&nbsp;};</span></p>
   <p class="rvps110"><span class="rvts451">&nbsp;</span></p>
   <p class="rvps110"><span class="rvts451">&nbsp;&nbsp;reg1 reg1 @0x0;</span></p>
   <p class="rvps110"><span class="rvts600"><br/></span></p>
   <p class="rvps110"><span class="rvts451">&nbsp;&nbsp;reg2 reg2 @0x4;</span></p>
   <p class="rvps110"><span class="rvts600"><br/></span></p>
   <p class="rvps110"><span class="rvts451">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts35">Generated Verilog Output&nbsp;</span></p>
<p class="rvps12"><span class="rvts35"><br/></span></p>
<div class="rvps12">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">&nbsp;.</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .</span></p>
   <p class="rvps12"><span class="rvts107"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; hw_clk, // Clock domain hw_clk</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;input hw_clk; // Clock domain hw_clk</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">reg&nbsp; [31 : 0] Reg1_fld_in_ff0=32'h0;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;reg&nbsp; [31 : 0]&nbsp; Reg1_fld_r_ff0=32'h0;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;reg&nbsp; [31 : 0]&nbsp; Reg1_fld_r_ff1=32'h0;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;reg [31 : 0] Reg1_fld_q=32'h0; </span><span class="rvts370">// FIELD : fld</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;input [32- 1 : 0] Reg1_fld_in;</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
   <p class="rvps2"><span class="rvts373">always @(posedge hw_clk) begin</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_fld_in_ff0 &lt;= Reg1_fld_in;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_fld_r_ff1 &lt;= Reg1_fld_r_ff0;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_fld_r_ff0 &lt;= Reg1_fld_q;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
   <p class="rvps2"><span class="rvts373">always @(posedge clk)&nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;if (Reg1_wr_valid) //FLD : SW Write</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_fld_q &lt;= (wr_data [31 : 0]&nbsp; &amp; reg_enb&nbsp; [31 : 0] ) | &nbsp; &nbsp; &nbsp; &nbsp; (Reg1_fld_q &amp; (~reg_enb&nbsp; [31 : 0] ));</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts373">else&nbsp;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts373">Reg1_fld_q &lt;= Reg1_fld_in_ff0;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp; end</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps2"><span class="rvts373">&nbsp;&nbsp;&nbsp;assign Reg1_fld_r = Reg1_fld_r_ff1; // Field : FLD</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps12"><span class="rvts107">&nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
<p class="rvps2"><a name="Handshake"></a><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts15">2. Handshake Synchronizer</span></p>
<p class="rvps2"><span class="rvts14">Data can be passed between clock domains using a set of handshake control signals, depending on the application and the design requirement. When it comes to handshaking, the more control signals that are used, the longer the latency to pass data from one clock domain to another. The biggest disadvantage in using handshaking is the latency required to pass and recognize all of the handshaking signals for each data word that is transferred.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 698px; height : 322px; padding : 1px;" src="lib/NewItem3443.png"></p>
<p class="rvps3"><span class="rvts14">Fig 2: - Handshake Synchronizer</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">Write Operation</span></p>
<p class="rvps2"><span class="rvts14">The hw write request (&lt;&gt;fld_in_enb) and data (&lt;&gt;fld_in signal) are asserted in the hw clock domain. The write_req_ff2 is then passed through a 2-flip-flop chain in the sw clock domain and after that its acknowledgement write_ack_ff travels back though a 2-flip-flop chain in the hw clock domain. &nbsp;The write_req_ff0 drives the &lt;&gt;fld_in_enb_ff signal, on which the registered &lt;&gt;fld_in value (i.e. &lt;&gt;fld_in_ff) is updated inside the &lt;&gt;fld_q. During this write req-ack cycle the &lt;&gt;fld_busy_out signal is asserted to indicate the ongoing write transaction.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 588px; height : 347px; padding : 1px;" src="lib/NewItem3442.png"></p>
<p class="rvps3"><span class="rvts14">Fig 3: - Write Operation</span></p>
<p class="rvps2"><span class="rvts15">Read Operation</span></p>
<p class="rvps2"><span class="rvts303">An internal read enable signal is generated in the sw clock domain in case of a value change event on the &lt;&gt;fld_q. This read request is then converted into a toggle signal and passed across CDC through a 2-flip-flop chain. In the hw clock domain it is converted back and is used to put updated registered &lt;&gt;fld_q_ff on to the &lt;&gt;fld_r signal.</span></p>
<p class="rvps2"><span class="rvts303">Similarly, the acknowledgement pulse is recreated sw clock domain after passing through a 2-flip-flop chain. To prevent data loss, during the read req-ack cycle an internal &lt;&gt;fld_read_busy would be set which restricts the bus to update the &lt;&gt;fld_q. So, the &lt;&gt;fld_q can be updated only when &lt;&gt;fld_read_busy is not high. In case a write transaction comes in between, the register bus will be stalled to extend the transaction until &lt;&gt;fld_read_busy is de-asserted.&nbsp;</span></p>
<p class="rvps3"><img alt="" style="width : 696px; height : 358px; padding : 1px;" src="lib/NewItem3441.png"></p>
<p class="rvps3"><span class="rvts14">Fig 4: - Read Operation</span></p>
<p class="rvps2"><a name="_Hlk42512946"></a><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG&nbsp;</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps11"><img alt="" style="padding : 1px;" src="lib/NewItem4010.png"></p>
<p class="rvps2"><span class="rvts15">IDS-Word</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps11"><img alt="" style="padding : 1px;" src="lib/NewItem4011.png"></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps84"><span class="rvts370">property cdc_clock {type =string; component = reg ; };</span></p>
   <p class="rvps84"><span class="rvts370">addrmap cdc11 {</span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;&nbsp;name&nbsp; = "cdc1 Address Map";</span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;&nbsp;</span></p>
   <p class="rvps84"><span class="rvts387"><br/></span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;&nbsp;reg reg1 {&nbsp;</span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">cdc_clock = "hw_clk</span><span class="rvts642">:</span><span class="rvts373">handshake" ;</span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;onread=r;</span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;onwrite=w;</span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;} f1[31:0] = 32'h0;</span></p>
   <p class="rvps84"><span class="rvts387"><br/></span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;&nbsp;};</span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;</span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;&nbsp;reg Reg2 {&nbsp;</span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;onread=r;</span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;onwrite=w;</span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;} f2[31:0] = 32'h0;</span></p>
   <p class="rvps84"><span class="rvts387"><br/></span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;&nbsp;};</span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;</span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;&nbsp;reg1 reg1 @0x0;</span></p>
   <p class="rvps84"><span class="rvts387"><br/></span></p>
   <p class="rvps84"><span class="rvts370">&nbsp;&nbsp;reg2 Reg2 @0x4;</span></p>
   <p class="rvps84"><span class="rvts387"><br/></span></p>
   <p class="rvps84"><span class="rvts370">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps12"><span class="rvts107">Generated VHDL Output</span></p>
<p class="rvps12"><span class="rvts107"><br/></span></p>
<div class="rvps12">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">package cdc11_pkg is</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;type cdc11_busy_out_rec is record</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; reg1_f1:std_logic;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; end record;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts370">entity cdc11_e is</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw_clk&nbsp; :&nbsp; &nbsp; in &nbsp; &nbsp; &nbsp; std_logic;&nbsp; -- Clock domain hw_clk hw side&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp; busy_out : out cdc11_busy_out_rec;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
   <p class="rvps2"><span class="rvts370">--cdc handshake signal&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;signal reg1_f1_in_ff &nbsp; &nbsp; : &nbsp; std_logic_vector(31 downto 0);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;signal reg1_f1_in_enb_ff : &nbsp; std_logic;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;signal reg1_f1_q_ff&nbsp; &nbsp; &nbsp; : &nbsp; std_logic_vector(31 downto 0);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;signal reg1_f1_read_enb : &nbsp; std_logic;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;signal reg1_f1_read_busy_out : &nbsp; std_logic;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;signal reg1_f1_hw_read_busy : &nbsp; std_logic;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;signal hw_cdc_read_busy_wire&nbsp; &nbsp; &nbsp; :&nbsp; &nbsp; std_logic;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;signal temp_reg1_f1_busy_out :std_logic; &nbsp; -- temp signal to get value off busy_out &nbsp; &nbsp; signal&nbsp; during read cycle</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
   <p class="rvps2"><span class="rvts370">--function for reduction or-ing for variables values</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;function or_reduct(slv : in std_logic_vector) return std_logic is&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;variable res_v : std_logic := '0';&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;for i in slv'range loop</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;res_v := res_v or slv(i);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end loop;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;return res_v;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;end function;</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;handshake_synchronizer_write: entity work.handshake_synchronizer_write</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;generic map (</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field_width =&gt; 32</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port map (</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; clk &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; =&gt;&nbsp; clk,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reset_l &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; =&gt; reset_l,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; hw_clk&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; =&gt; hw_clk,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;register_fld_in &nbsp; &nbsp; =&gt;&nbsp; reg_in.reg1_f1,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;register_fld_in_ff&nbsp; =&gt;&nbsp; reg1_f1_in_ff,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;register_fld_in_enb =&gt;&nbsp; reg_in_enb.reg1_f1,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;register_fld_in_enb_ff =&gt;&nbsp; reg1_f1_in_enb_ff,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;register_fld_busy_out =&gt; busy_out.reg1_f1</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; );</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cdc_q_ff: process(clk)</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if rising_edge(clk) then</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp; &nbsp; if reset_l = '0' then&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg1_f1_q_ff &lt;= default_reg1_f1;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp; &nbsp;else&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg1_f1_q_ff &lt;= q_reg1_f1;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;end if;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp; end if;</span></p>
   <p class="rvps2"><span class="rvts370">end process cdc_q_ff;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- signal/output assignment</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg1_f1_read_enb &lt;= '1' when (or_reduct(q_reg1_f1 xor reg1_f1_q_ff) = '1') else '0';</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;handshake_synchronizer_read: entity work.handshake_synchronizer_read</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;generic map (</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field_width&nbsp; =&gt; 32</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port map (</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clk &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; =&gt;&nbsp; clk,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reset_l &nbsp; &nbsp; &nbsp; &nbsp; =&gt; reset_l,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; hw_clk&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; =&gt; hw_clk,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;register_fld_q&nbsp; =&gt; q_reg1_f1,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;register_fld_r&nbsp; =&gt; reg_out.reg1_f1,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;register_fld_read_enb =&gt;&nbsp; reg1_f1_read_enb,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;register_fld_busy_out =&gt;&nbsp; temp_reg1_f1_busy_out</span></p>
   <p class="rvps2"><span class="rvts370">);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg1_f1_hw_read_busy &lt;= '1' when (wr_valid_reg1 = '1' or reg1_f1_read_enb ='1' or temp_reg1_f1_busy_out = '1') else '0';&nbsp; --cdc</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;busy_out.reg1_f1 &lt;= temp_reg1_busy_out;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw_cdc_read_busy_wire &lt;=reg1_f1_hw_read_busy; ---cdc&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;request &lt;= '0' when (hw_cdc_read_busy_wire = '1') else '1';</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">3. </span><a name="Pulse_Synchronizer"></a><span class="rvts15">Pulse Synchronizer</span></p>
<p class="rvps12"><span class="rvts14">IDS support a single cycle pulse on the hardware interface with property {singlepulse=true} on a single bit register field. This register field must have its s/w access 'wo' and its h/w access must be 'ro'. In case of handshake synchronization flow a pulse-synchronizer logic is placed on this pulse signal to enable proper synchronization across the CDC boundary. &nbsp;</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps84"><span class="rvts446">property cdc_clock {type = string ; component = field ;};</span></p>
   <p class="rvps84"><span class="rvts445">addrmap Block1 {</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; reg Reg1 {</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; field {</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; </span><span class="rvts446">siglepulse = true;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; </span><span class="rvts446">cdc_clock = "hw_clk:handshake"</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; sw = w;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; &nbsp; hw = r;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; &nbsp; }F1[0:0] = 0x0;</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; };</span></p>
   <p class="rvps84"><span class="rvts445">&nbsp; Reg1 Reg1 @0x0;</span></p>
   <p class="rvps84"><span class="rvts445">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts611"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-Word</span></p>
<div class="rvps143">
<table width="623" cellpadding="0" style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 237px;">
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 179px;">
   <p class="rvps2"><span class="rvts202">Block1</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 104px;">
   <p class="rvps2"><img alt="" style="padding : 1px;" src="lib/NewItem3438.jpg"></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px;">
   <p class="rvps2"><span class="rvts202"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px;">
   <p class="rvps3"><span class="rvts202">offset</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 104px;">
   <p class="rvps2"><span class="rvts202"><br/></span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px;">
   <p class="rvps3"><span class="rvts202">external</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 104px;">
   <p class="rvps2"><span class="rvts202"><br/></span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px;">
   <p class="rvps3"><span class="rvts202">size</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 104px;">
   <p class="rvps2"><span class="rvts202"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="7" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 624px; height: 1px;">
   <p class="rvps2"><span class="rvts202"><br/></span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<div class="rvps143">
<table width="623" cellpadding="0" style="border-width: 0px; border-collapse: collapse; margin: 0px auto;">
 <tr style="vertical-align: top;">
  <td colspan="8" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 243px; height: 17px;">
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
  <td colspan="5" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 173px; height: 17px;">
   <p class="rvps2"><span class="rvts202">Reg1</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 104px; height: 17px;">
   <p class="rvps2"><img alt="" style="padding : 1px;" src="lib/NewItem3437.jpg"></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 104px; height: 17px;">
   <p class="rvps2"><span class="rvts202"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">offset</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202"><br/></span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">external&nbsp;</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 62px;">
   <p class="rvps2"><span class="rvts14"><br/></span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">size</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 62px;">
   <p class="rvps3"><span class="rvts202">32</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 68px;">
   <p class="rvps3"><span class="rvts202"><br/></span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 183px;">
   <p class="rvps3"><span class="rvts202"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td colspan="16" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 624px;">
   <p class="rvps2"><span class="rvts1273"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 38px;">
   <p class="rvps3"><span class="rvts202">bits</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 97px;">
   <p class="rvps3"><span class="rvts202">name</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 36px;">
   <p class="rvps3"><span class="rvts202">s/w</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 36px;">
   <p class="rvps3"><span class="rvts202">h/w&nbsp;</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 78px;">
   <p class="rvps3"><span class="rvts202">default</span></p>
  </td>
  <td colspan="6" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; background-color: #f3f3f3; vertical-align: top; width: 339px;">
   <p class="rvps3"><span class="rvts202">description</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 38px;">
   <p class="rvps2"><span class="rvts202">0</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 97px;">
   <p class="rvps2"><span class="rvts202">fld</span></p>
  </td>
  <td style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps2"><span class="rvts202">wo</span></p>
  </td>
  <td colspan="2" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 36px;">
   <p class="rvps2"><span class="rvts202">ro</span></p>
  </td>
  <td colspan="3" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 78px;">
   <p class="rvps2"><span class="rvts202">0</span></p>
  </td>
  <td colspan="6" style="border-width : 1px; border-color: #d9d9d9; border-style: solid; vertical-align: top; width: 339px;">
   <p class="rvps2"><span class="rvts1273">{cdc.clock=hw_clk:handshake}{singlepulse=true}</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps143"><span class="rvts14"><br/></span></p>
<p class="rvps143"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Example of Specifying CDC in IDesignSpec™</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts14">To add CDC to a field, simply add the "cdc.clock" property on the field. Set the property value to the clock in the HW interface domain. See example below. This property instructs IDS to automatically insert the Flop and Mux synchronizers in the output. If this property is added to the register, then all fields get synchronized.</span></p>
<p class="rvps2"><span class="rvts303"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts260"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps11"><span class="rvts446">property cdc_clock {type = string; component = field;};</span></p>
   <p class="rvps11"><span class="rvts445">addrmap block_name {</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; reg Reg1 {</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp;field {</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts446">cdc_clock = "clk1";</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; &nbsp; &nbsp;}Fld1[31:0] = 32'h1;</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; };</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp;&nbsp;</span></p>
   <p class="rvps11"><span class="rvts445">&nbsp; Reg1 Reg1;</span></p>
   <p class="rvps11"><span class="rvts445">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts303"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-Word</span></p>
<p class="rvps114"><span class="rvts209"><br/></span></p>
<p class="rvps114"><span class="rvts209"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem816.png"></p>
<p class="rvps2"><span class="rvts260"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-Excel</span></p>
<p class="rvps2"><span class="rvts260"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem1057.jpg"></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated Verilog Output</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">module block_name_IDS(</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // REGISTER : REG_1 PORT SIGNAL</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; ...</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts973">clk1, &nbsp; &nbsp; &nbsp;// Clock domain clk1</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //BUS signals</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . . .</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; );</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // &nbsp;PARAMETERS</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; . . &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // HW WRITE-ABLE SIGNAL FOR EACH FIELD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input &nbsp; reg_1_Fld_in_enb ; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> // FIELD : FLD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts973">reg &nbsp; reg_1_Fld_in_enb_ff0; &nbsp; &nbsp; &nbsp;// FIELD : FLD</span></p>
   <p class="rvps2"><span class="rvts973">&nbsp; &nbsp;reg &nbsp; reg_1_Fld_in_enb_ff1; &nbsp; &nbsp; &nbsp;// FIELD : FLD</span></p>
   <p class="rvps2"><span class="rvts973">&nbsp; &nbsp;reg &nbsp; reg_1_Fld_in_enb_ff2; &nbsp; &nbsp; &nbsp;// FIELD : FLD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // BUFFER SIGNAL FOR EACH FIELD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reg [31 : 0] reg_1_Fld_q ; &nbsp; &nbsp; &nbsp;// FIELD : FLD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // READ DATA SIGNAL FOR EACH FIELD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; output &nbsp;[31 : 0] reg_1_Fld_r ; &nbsp; &nbsp; &nbsp; &nbsp; // FIELD : FLD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;</span><span class="rvts420"> </span><span class="rvts973">reg &nbsp;[31 : 0] reg_1_Fld_r_ff0 ; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;// FIELD : FLD</span></p>
   <p class="rvps2"><span class="rvts973">&nbsp; &nbsp; reg &nbsp;[31 : 0] reg_1_Fld_r_ff1 ; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;// FIELD : FLD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // HW WRITE DATA SIGNAL FOR EACH FIELD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input &nbsp; [31 : 0] reg_1_Fld_in ; &nbsp; &nbsp; &nbsp; // FIELD : FLD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;</span><span class="rvts973"> reg &nbsp; [31 : 0] reg_1_Fld_in_ff0 ; &nbsp; &nbsp; &nbsp;// FIELD : FLD</span></p>
   <p class="rvps2"><span class="rvts973">&nbsp; &nbsp; wire [31 : 0] reg_1_Fld_in_mux ; // FIELD : FLD</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; //-----------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; wire &nbsp; emptyaddress0_error; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;// ERROR SIGNAL</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;</span><span class="rvts973"> &nbsp;input clk1; &nbsp; &nbsp; &nbsp; &nbsp;// Clock domain clk1</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;. . .</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;. . &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;.</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;</span><span class="rvts973">always @(posedge clk1)</span></p>
   <p class="rvps2"><span class="rvts973">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts973">&nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts973">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts973">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg_1_Fld_in_enb_ff2 &lt;= 1'b0 ;</span></p>
   <p class="rvps2"><span class="rvts973">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg_1_Fld_in_ff0 &lt;= 32'b00000000000000000000000000000000;</span></p>
   <p class="rvps2"><span class="rvts973">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg_1_Fld_r_ff0 &lt;= 32'b00000000000000000000000000000000;</span></p>
   <p class="rvps2"><span class="rvts973">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg_1_Fld_r_ff1 &lt;= 32'b00000000000000000000000000000000;</span></p>
   <p class="rvps2"><span class="rvts973">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts973">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts973">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts973">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg_1_Fld_in_enb_ff2 &lt;= reg_1_Fld_in_enb;</span></p>
   <p class="rvps2"><span class="rvts973">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg_1_Fld_in_ff0 &lt;= reg_1_Fld_in;</span></p>
   <p class="rvps2"><span class="rvts973">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg_1_Fld_r_ff1 &lt;= reg_1_Fld_r_ff0;</span></p>
   <p class="rvps2"><span class="rvts973">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg_1_Fld_r_ff0 &lt;= reg_1_Fld_q;</span></p>
   <p class="rvps2"><span class="rvts973">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts973">&nbsp; &nbsp; end // always clk</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts973">assign reg_1_Fld_in_mux = reg_1_Fld_in_enb_ff0 ? reg_1_Fld_in_ff0 : reg_1_Fld_q ;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; always @(posedge clk)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg_1_Fld_q &nbsp;&lt;= 32'b00000000000000000000000000000000;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts973">reg_1_Fld_in_enb_ff0 &lt;= 1'b0 ;</span></p>
   <p class="rvps2"><span class="rvts973">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg_1_Fld_in_enb_ff1 &lt;= 1'b0 ;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; . . .</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; . . &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts973">// &nbsp;MUX SYNCHRONIZER</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts973"> reg_1_Fld_in_enb_ff1 &lt;= reg_1_Fld_in_enb_ff2 ;</span></p>
   <p class="rvps2"><span class="rvts973">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;reg_1_Fld_in_enb_ff0 &lt;= reg_1_Fld_in_enb_ff1 ;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (reg_1_Fld_in_enb) &nbsp; // FLD : HW Write</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts973">reg_1_Fld_q &lt;= reg_1_Fld_in_mux;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (reg_1_wr_valid) &nbsp; // FLD : SW Write</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; ...</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;end // always clk</span></p>
   <p class="rvps2"><span class="rvts356">endmodule</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated</span><a name="cdc_vhdl"></a><span class="rvts15"> VHDL Output</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts15"><br/></span></p>
   <p class="rvps2"><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">. &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">hw_clk &nbsp; &nbsp; &nbsp;: &nbsp; &nbsp;in &nbsp;std_logic ; -- Clock domain hw_clk</span></p>
   <p class="rvps2"><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;-- : REG1 cdc Register signal</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; signal Reg1_fld_in_ff0 &nbsp; &nbsp; : &nbsp; std_logic_vector(0 downto 0);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; signal Reg1_fld_in_enb_ff0 : &nbsp; std_logic;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; signal Reg1_fld_in_enb_ff1 : &nbsp; std_logic;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; signal Reg1_fld_in_enb_ff2 : &nbsp; std_logic;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; signal Reg1_fld_r_ff0 &nbsp; &nbsp; &nbsp;: &nbsp; std_logic_vector(0 downto 0);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; signal Reg1_fld_r_ff1 &nbsp; &nbsp; &nbsp;: &nbsp; std_logic_vector(0 downto 0);</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> Reg1_fld_hw_clk : &nbsp;process (hw_clk)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if rising_edge(hw_clk) then</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if reset_l = '0' then</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_fld_in_enb_ff2 &lt;= '0';</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_fld_in_ff0 &lt;= default_Reg1_fld;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_fld_r_ff0 &lt;= &nbsp;default_Reg1_fld;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_fld_r_ff1 &lt;= default_Reg1_fld;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_fld_in_enb_ff2 &lt;= reg_in_enb.Reg1_fld;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_fld_r_ff1 &lt;= Reg1_fld_r_ff0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_fld_r_ff0 &lt;= &nbsp;q_Reg1_fld;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if(reg_in_enb.Reg1_fld = '1') then</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_fld_in_ff0 &lt;= reg_in.Reg1_fld;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_fld_in_ff0 &lt;= Reg1_fld_in_ff0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end process Reg1_fld_hw_clk;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">..</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> Reg1_fld : process (clk)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if rising_edge(clk) then</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if reset_l = '0' then</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Reg1_fld &nbsp;&lt;= &nbsp;default_Reg1_fld;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_fld_in_enb_ff0 &lt;= '0';</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_fld_in_enb_ff1 &lt;= '0';</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; -- &nbsp;MUX SYNCHRONIZER</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_fld_in_enb_ff1 &lt;= Reg1_fld_in_enb_ff2;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_fld_in_enb_ff0 &lt;= Reg1_fld_in_enb_ff1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Reg1_fld_in_enb_ff0 = '1') then</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Reg1_fld &lt;= Reg1_fld_in_ff0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if ((wr_valid_Reg1) = '1' ) then &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;-- &nbsp;SW Write</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Reg1_fld &lt;= ( wr_data(0) and reg_enb(0) ) or (q_Reg1_fld and (not(reg_enb(0))));</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if ;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if ; -- reset</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if; -- clock edge</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; end process Reg1_fld;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">Limitations</span></p>
<p class="rvps114"><span class="rvts186"><br/></span></p>
<ol style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside;">
 <li class="rvps2 noindent"><span class="rvts14">Only HW interface can accommodate multiple clock domains.</span></li>
 <li class="rvps2 noindent"><span class="rvts14">CDC feature can be applied to only registered fields or registers.</span></li>
</ol>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Areas for future Enhancements</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Synchronization techniques described above are not limited to &nbsp;just &nbsp;two. There are other synchronization techniques which can be enhanced in future :</span></p>
<ol style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside;">
 <li class="rvps2 noindent"><span class="rvts14">Toggle Synchronizer</span></li>
 <li class="rvps2 noindent"><span class="rvts14">Asynchronous FIFO</span></li>
</ol>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><a name="custom_cdc"></a><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts16">Custom CDC</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts34">In IDS, 2-FF chain directly in the IDS block or inside handshake synchronizer module, to synchronize required control and data signals on the HW interface. On Synthesizing RTL it is possible that the place-and-route tool can place these flops far apart thus causing metastability on the signals being synchronized and thus eliminating their purpose.</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts34">To resolve this issue the 2-FF chain for register clock and hw clock is put into separate modules named </span><span class="rvts128">“</span><span class="rvts62">agni_sync_sw_block</span><span class="rvts128">” and “</span><span class="rvts62">agni_sync_hw_block</span><span class="rvts128">”</span><span class="rvts34"> and the current 2-FF logic is replaced with these modules in required synchronizers. This flow also allows users to connect their custom implementation for the FF chain. They need to instantiate their logic inside the </span><span class="rvts128">“agni_sync_blocks”.</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts34">This enhancement will be incorporated in the IDS CDC flow using the new top property </span><span class="rvts128">“custom_sync=true”.&nbsp;</span></p>
<p class="rvps2"><span class="rvts34">To preserve user logic in the</span><span class="rvts128"> “</span><span class="rvts62">agni_sync_sw_block</span><span class="rvts128">” and “</span><span class="rvts62">agni_sync_hw_block</span><span class="rvts128">”</span><span class="rvts34"> modules, </span><span class="rvts128">“</span><span class="rvts62">custom_sync</span><span class="rvts128">”</span><span class="rvts34"> property will accept a colon (:) separated second argument, </span><span class="rvts128">“no_generate”</span><span class="rvts34">, which indicates the IDS to not generate the “</span><span class="rvts62">agni_sync_block.v</span><span class="rvts34">” file. By default IDS will generate the </span><span class="rvts128">“</span><span class="rvts62">agni_sync_block.v”</span><span class="rvts34"> file in each IDS run.</span><span class="rvts29">&nbsp;</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts35">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/custom_sync/custom_sync.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/custom_sync/custom_sync.docx">IDS-Word</a><span class="rvts21">&nbsp;</span><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/custom_sync/custom_sync.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/custom_sync/custom_sync.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem5238.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem5239.png"></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps146"><span class="rvts451">property cdc_clock {type =string; component = reg | field; };</span></p>
   <p class="rvps146"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps146"><span class="rvts451">property custom_sync {type = string; component = addrmap ; };</span></p>
   <p class="rvps146"><span class="rvts451">&nbsp;</span></p>
   <p class="rvps146"><span class="rvts451">addrmap block1_csr {</span></p>
   <p class="rvps146"><span class="rvts451">&nbsp;&nbsp;name&nbsp; = "block1_csr Address Map";</span></p>
   <p class="rvps146"><span class="rvts451">&nbsp;&nbsp;custom_sync= "true" ;</span></p>
   <p class="rvps146"><span class="rvts600"><br/></span></p>
   <p class="rvps146"><span class="rvts451">&nbsp;&nbsp;reg normal {&nbsp;</span></p>
   <p class="rvps146"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
   <p class="rvps146"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps146"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = na;</span></p>
   <p class="rvps146"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
   <p class="rvps146"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps146"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;} F1[31:0] = 32'h0;</span></p>
   <p class="rvps146"><span class="rvts600"><br/></span></p>
   <p class="rvps146"><span class="rvts451">&nbsp;&nbsp;};</span></p>
   <p class="rvps146"><span class="rvts451">&nbsp;</span></p>
   <p class="rvps146"><span class="rvts451">&nbsp;&nbsp;reg data {&nbsp;</span></p>
   <p class="rvps146"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
   <p class="rvps146"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps146"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cdc_clock = "hw_clock" ;</span></p>
   <p class="rvps146"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
   <p class="rvps146"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
   <p class="rvps146"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps146"><span class="rvts600"><br/></span></p>
   <p class="rvps146"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;} F1[31:0] = 32'h0;</span></p>
   <p class="rvps146"><span class="rvts600"><br/></span></p>
   <p class="rvps146"><span class="rvts451">&nbsp;&nbsp;};</span></p>
   <p class="rvps146"><span class="rvts451">&nbsp;</span></p>
   <p class="rvps146"><span class="rvts451">&nbsp;&nbsp;normal normal @0x0;</span></p>
   <p class="rvps146"><span class="rvts600"><br/></span></p>
   <p class="rvps146"><span class="rvts451">&nbsp;&nbsp;data data @0x4;</span></p>
   <p class="rvps146"><span class="rvts600"><br/></span></p>
   <p class="rvps146"><span class="rvts451">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated Verilog Output</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">module block1_csr_IDS(</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// REGISTER : DATA PORT SIGNAL</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;data_enb,</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;hw_clock, // Clock domain hw_clock</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;data_F1_in,</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;data_F1_in_enb,</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;data_F1_r,</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// REGISTER : STATUS PORT SIGNAL</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;status_F1_in,</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;status_F1_busy_out,</span></p>
   <p class="rvps11"><span class="rvts304">&nbsp;&nbsp;&nbsp;&nbsp;. . . .</span></p>
   <p class="rvps11"><span class="rvts304">&nbsp;&nbsp;&nbsp;&nbsp;. . . .</span></p>
   <p class="rvps11"><span class="rvts304">&nbsp;&nbsp;&nbsp;&nbsp;. . . .</span></p>
   <p class="rvps11"><span class="rvts304">&nbsp;&nbsp;&nbsp;&nbsp;. . . .</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps11"><span class="rvts304">&nbsp;&nbsp;</span><span class="rvts370">&nbsp;assign reg_enb = {</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;{8{byte_enb[3]}} ,</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;{8{byte_enb[2]}} ,</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;{8{byte_enb[1]}} ,</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;{8{byte_enb[0]}}};</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// Custom 2-FF Synchronizer stage for write req cycle</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts642">agni_sync_sw_block</span><span class="rvts304"> </span><span class="rvts370">#(.data_width(1), </span><span class="rvts642">.reset(32'd0))</span><span class="rvts370"> data_F1_write (</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.clk(clk),</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.reset_l(reset_l),</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.data_in(data_F1_in_enb_ff2),</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.data_out(data_F1_in_enb_ff0));</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// Custom 2-FF Synchronizer stage for write ack cycle</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts642">agni_sync_hw_block</span><span class="rvts370"> #(.data_width(32), </span><span class="rvts642">.reset(32'd0)</span><span class="rvts370">)data_F1_read&nbsp; (</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.clk(hw_clock),</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.reset_l(reset_l ),</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.data_in(data_F1_q) ,</span></p>
   <p class="rvps11"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.data_out(data_F1_r_ff1));</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps11"><span class="rvts304">&nbsp;&nbsp;&nbsp;&nbsp;. . . .&nbsp;</span></p>
   <p class="rvps11"><span class="rvts304">&nbsp;&nbsp;&nbsp;&nbsp;. . . .</span></p>
   <p class="rvps11"><span class="rvts304">&nbsp;&nbsp;&nbsp;&nbsp;. . . .</span></p>
   <p class="rvps11"><span class="rvts304">&nbsp;&nbsp;&nbsp;&nbsp;. . . .</span></p>
   <p class="rvps11"><span class="rvts370">endmodule</span></p>
   <p class="rvps11"><span class="rvts370"><br/></span></p>
   <p class="rvps531"><span class="rvts35">agni_sync.v&nbsp;</span></p>
   <p class="rvps531"><span class="rvts35"><br/></span></p>
   <p class="rvps531"><span class="rvts304">&nbsp; &nbsp; &nbsp;module agni_sync_sw_block</span><span class="rvts370"> (</span></p>
   <p class="rvps531"><span class="rvts370">&nbsp; clk,</span></p>
   <p class="rvps531"><span class="rvts370">&nbsp;&nbsp;reset_l,</span></p>
   <p class="rvps531"><span class="rvts370">&nbsp;&nbsp;data_in,</span></p>
   <p class="rvps531"><span class="rvts370">&nbsp;&nbsp;data_out);</span></p>
   <p class="rvps531"><span class="rvts420">.</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">.</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">.</span></p>
   <p class="rvps531"><span class="rvts370">endmodule</span></p>
   <p class="rvps531"><span class="rvts304"><br/></span></p>
   <p class="rvps531"><span class="rvts304">module agni_sync_hw_block</span><span class="rvts370"> (</span></p>
   <p class="rvps531"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;clk,</span></p>
   <p class="rvps531"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;reset_l,</span></p>
   <p class="rvps531"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;data_in,</span></p>
   <p class="rvps531"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;data_out);&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps531"><span class="rvts370">&nbsp;&nbsp;</span><span class="rvts420">.</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">.</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">.</span></p>
   <p class="rvps531"><span class="rvts370">endmodule</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts35">&nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts62">Note:</span><span class="rvts1276">&nbsp;</span></p>
<p class="rvps2"><span class="rvts34">1. It is not supported with repeat.&nbsp;</span></p>
<p class="rvps2"><span class="rvts34">2. The reset value of the `agni_sync_hw_block` and `agni_sync_sw_block` output should also take into account the reset value specified in the register map.</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps166"><span class="rvts126">Support for custo</span><a name="custom_sync"></a><span class="rvts126">m_sync&nbsp;for the cdc handshake_widget</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts34">IDS also supports custom synchronization (i.e., replacing 2-FF chain with back2back sync flop modules) for cdc from the sw side which gives users the flexibility to replace 2-FF chain with back2back sync flop modules.&nbsp;</span></p>
<p class="rvps2"><span class="rvts34">Using property “custom_sync” users can instantiate modules “agni_sync_hw_block” and &nbsp;“agni_sync_sw_block” inside CDC handshake widget modules which helps users to add custom implementations for their FF chain.</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps12"><span class="rvts34">Input Specification:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps518"><span class="rvts370">property </span><span class="rvts430">custom_sync</span><span class="rvts370"> {type=string;component=addrmap;};&nbsp;</span></p>
   <p class="rvps518"><span class="rvts370">property </span><span class="rvts430">reg_clk </span><span class="rvts370">{type= string; component= addrmap; };</span></p>
   <p class="rvps110"><span class="rvts29"><br/></span></p>
   <p class="rvps518"><span class="rvts370">addrmap Block1 {&nbsp;&nbsp;</span></p>
   <p class="rvps110"><span class="rvts29"><br/></span></p>
   <p class="rvps518"><span class="rvts373">custom_sync</span><span class="rvts370"> </span><span class="rvts430">= "true";</span></p>
   <p class="rvps110"><span class="rvts29"><br/></span></p>
   <p class="rvps518"><span class="rvts370">&nbsp;&nbsp;</span><span class="rvts373">reg_clk</span><span class="rvts370"> = "clk2";</span></p>
   <p class="rvps110"><span class="rvts29"><br/></span></p>
   <p class="rvps518"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg Reg1 {</span></p>
   <p class="rvps110"><span class="rvts29"><br/></span></p>
   <p class="rvps518"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps110"><span class="rvts29"><br/></span></p>
   <p class="rvps518"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
   <p class="rvps110"><span class="rvts29"><br/></span></p>
   <p class="rvps518"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
   <p class="rvps110"><span class="rvts29"><br/></span></p>
   <p class="rvps518"><span class="rvts370">&nbsp;&nbsp;}Field1[31:0] =32'b0;</span></p>
   <p class="rvps110"><span class="rvts29"><br/></span></p>
   <p class="rvps518"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
   <p class="rvps110"><span class="rvts29"><br/></span></p>
   <p class="rvps518"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1 Reg1 @0x0;</span></p>
   <p class="rvps110"><span class="rvts29"><br/></span></p>
   <p class="rvps518"><span class="rvts370">&nbsp;&nbsp;};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps12"><span class="rvts370"><br/></span></p>
<p class="rvps12"><span class="rvts370"><br/></span></p>
<p class="rvps12"><span class="rvts35">Generated code (Verilog)</span></p>
<p class="rvps12"><span class="rvts35"><br/></span></p>
<div class="rvps12">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps12"><span class="rvts370">module Block1_ids#(</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;. . .</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;. . .</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;. . .</span></p>
   <p class="rvps2"><span class="rvts371"><br/></span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;apb_widget # (.addr_width(addr_width), .bus_width(bus_width) )apb (</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.pclk(pclk),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.presetn(presetn),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.pwdata(pwdata),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.paddr(paddr),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.prdata(prdata),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.pready(pready),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.pwrite(pwrite),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.pprot(pprot),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.pprot_i(pprot_i),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.pstrb(pstrb),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.psel(psel),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.penable(penable),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.pslverr(pslverr),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.clk(clk_cdc),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.reset_l(reset_l_cdc),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.request(request_cdc),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.wr_stb(wr_stb_cdc),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.rd_stb(rd_stb_cdc),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.rd_data(rd_data_cdc),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.wr_data(wr_data_cdc),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.rd_wait(rd_wait_cdc),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.address(address_cdc),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.rd_data_vld(rd_data_vld_cdc),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.byte_enb(byte_enb_cdc),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.error(error_cdc));</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// end widget</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps12"><span class="rvts373">handshake_widget_custom_sync</span><span class="rvts370"> #(.addr_width(addr_width), .bus_width(bus_width), .prot(3)) cdc_sw(</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.clk2(clk2),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.widget_prot_i(pprot_i),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.slave_prot_i(pprot_i_cdc),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.widget_clk(clk_cdc),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.slave_clk(clk),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.widget_reset_l(reset_l_cdc),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.slave_reset_l(reset_l),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.widget_request(request_cdc),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.slave_request(request),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.widget_wr_stb(wr_stb_cdc),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.slave_wr_stb(wr_stb),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.widget_rd_stb(rd_stb_cdc),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.slave_rd_stb(rd_stb),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.widget_rd_data(rd_data_cdc),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.slave_rd_data(rd_data),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.widget_wr_data(wr_data_cdc),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.slave_wr_data(wr_data),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.widget_rd_wait(rd_wait_cdc),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.slave_rd_wait(rd_wait),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.widget_address(address_cdc),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.slave_address(address),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.widget_rd_data_vld(rd_data_vld_cdc),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.slave_rd_data_vld(rd_data_vld),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.widget_byte_enb(byte_enb_cdc),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.slave_byte_enb(byte_enb),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.widget_error(error_cdc),</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.slave_error(error));</span></p>
   <p class="rvps12"><span class="rvts370">// end widget</span></p>
   <p class="rvps2"><span class="rvts371"><br/></span></p>
   <p class="rvps12"><span class="rvts370">. . .</span></p>
   <p class="rvps12"><span class="rvts370">. . .</span></p>
   <p class="rvps12"><span class="rvts370">. . .</span></p>
   <p class="rvps2"><span class="rvts371"><br/></span></p>
   <p class="rvps12"><span class="rvts370">endmodule</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts370"><br/></span></p>
<p class="rvps12"><span class="rvts31">Custom synchronizer widget:</span></p>
<p class="rvps12"><span class="rvts31"><br/></span></p>
<div class="rvps12">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps12"><span class="rvts370">module handshake_widget_custom_sync #( parameter bus_width = 32, addr_width = 32, parameter prot =3)</span></p>
   <p class="rvps12"><span class="rvts370">(</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; &nbsp; &nbsp; &nbsp; . &nbsp; &nbsp; &nbsp; &nbsp; .</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; &nbsp; &nbsp; &nbsp; . &nbsp; &nbsp; &nbsp; &nbsp; .</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; &nbsp; &nbsp; &nbsp; . &nbsp; &nbsp; &nbsp; &nbsp; . &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps12"><span class="rvts370">output </span><span class="rvts373">logic </span><span class="rvts370">[bus_width-1:0] widget_rd_data, &nbsp; // Read data for bus.</span></p>
   <p class="rvps12"><span class="rvts370">output </span><span class="rvts373">logic </span><span class="rvts370">widget_request,&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // target request</span></p>
   <p class="rvps12"><span class="rvts370">output </span><span class="rvts373">logic </span><span class="rvts370">widget_rd_data_vld, &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // To indicate valid data present in read data bus.</span></p>
   <p class="rvps12"><span class="rvts370">input&nbsp; [bus_width/8-1:0] widget_byte_enb, &nbsp; &nbsp; //&nbsp;</span></p>
   <p class="rvps12"><span class="rvts370">output </span><span class="rvts373">logic </span><span class="rvts370">widget_rd_wait,&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // rd_wait to indicate delay in read transaction.</span></p>
   <p class="rvps12"><span class="rvts370">input&nbsp; [prot-1:0] widget_prot_i, &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // protection signal from bus.</span></p>
   <p class="rvps12"><span class="rvts370">output </span><span class="rvts373">logic </span><span class="rvts370">widget_error, &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // error from target to indicate error transaction.</span></p>
   <p class="rvps12"><span class="rvts370">output </span><span class="rvts373">logic </span><span class="rvts370">slave_clk, &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // :S</span></p>
   <p class="rvps12"><span class="rvts370">output </span><span class="rvts373">logic</span><span class="rvts370"> slave_reset_l, &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // :S</span></p>
   <p class="rvps12"><span class="rvts370">output </span><span class="rvts373">logic </span><span class="rvts370">[addr_width-1:0] slave_address,&nbsp; // :S</span></p>
   <p class="rvps12"><span class="rvts370">output </span><span class="rvts373">logic </span><span class="rvts370">[bus_width-1:0] slave_wr_data, &nbsp; // :S</span></p>
   <p class="rvps12"><span class="rvts370">output </span><span class="rvts373">logic slave</span><span class="rvts370">_wr_stb, &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // :S</span></p>
   <p class="rvps12"><span class="rvts370">output </span><span class="rvts373">logic</span><span class="rvts370"> slave_rd_stb, &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // :S</span></p>
   <p class="rvps2"><span class="rvts371"><br/></span></p>
   <p class="rvps12"><span class="rvts370">input&nbsp; [bus_width-1:0] slave_rd_data,&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // :S</span></p>
   <p class="rvps12"><span class="rvts370">input&nbsp; slave_request,&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // :S</span></p>
   <p class="rvps12"><span class="rvts370">input&nbsp; slave_rd_data_vld,&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // :S</span></p>
   <p class="rvps12"><span class="rvts370">output </span><span class="rvts373">logic </span><span class="rvts370">[bus_width/8-1:0] slave_byte_enb,// :S</span></p>
   <p class="rvps12"><span class="rvts370">input&nbsp; slave_rd_wait, &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; // :S</span></p>
   <p class="rvps12"><span class="rvts370">output </span><span class="rvts373">logic </span><span class="rvts370">[prot-1:0] slave_prot_i,</span></p>
   <p class="rvps12"><span class="rvts370">input&nbsp; slave_error&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps12"><span class="rvts370">);</span></p>
   <p class="rvps12"><span class="rvts373">logic </span><span class="rvts370">widget_transaction_req_ff0;</span></p>
   <p class="rvps12"><span class="rvts373">logic </span><span class="rvts370">widget_transaction_req_ff2;</span></p>
   <p class="rvps12"><span class="rvts373">logic </span><span class="rvts370">widget_transaction_req_ff3;</span></p>
   <p class="rvps12"><span class="rvts373">logic </span><span class="rvts370">widget_transaction_ack_ff1;</span></p>
   <p class="rvps12"><span class="rvts373">logic </span><span class="rvts370">widget_transaction_wait_ff0;</span></p>
   <p class="rvps12"><span class="rvts370">. . .</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;. . .</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;. . .</span></p>
   <p class="rvps12"><span class="rvts373">// Custom 2-FF Synchronizer stage for Reset Signal Crossing</span></p>
   <p class="rvps12"><span class="rvts373">agni_sync_hw_block #(.data_width(1)) U_SYNC_slave_RESET &nbsp; &nbsp; (.clk(clk2),.reset_l(widget_reset_l),.data_in(1'b1),.data_out(slave_slave_ff1));</span></p>
   <p class="rvps2"><span class="rvts371"><br/></span></p>
   <p class="rvps12"><span class="rvts370">always@(posedge widget_clk or negedge widget_reset_l)&nbsp; //1.3</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp; begin</span></p>
   <p class="rvps12"><span class="rvts370">if(!widget_reset_l) begin</span></p>
   <p class="rvps12"><span class="rvts370">widget_transaction_req_ff0 &lt;= 1'b0;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp; end</span></p>
   <p class="rvps12"><span class="rvts370">else begin</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp; &nbsp; if( pos_wr_stb) begin&nbsp;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp; widget_transaction_req_ff0 &lt;= 1'b1;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp; end</span></p>
   <p class="rvps12"><span class="rvts370">else if(widget_transaction_ack_ff1 &amp; widget_data_en ) begin</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;widget_transaction_req_ff0 &lt;= 1'b0;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end &nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp; end</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp; end</span></p>
   <p class="rvps2"><span class="rvts371"><br/></span></p>
   <p class="rvps12"><span class="rvts370">. . .</span></p>
   <p class="rvps12"><span class="rvts370">. . .</span></p>
   <p class="rvps12"><span class="rvts370">. . .</span></p>
   <p class="rvps2"><span class="rvts371"><br/></span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">// Custom 2-FF Synchronizer stage for transaction req cycle</span></p>
   <p class="rvps12"><span class="rvts373">agni_sync_hw_block #(.data_width(1)) U_SYNC_WIDGET_TRANS_REQ (.clk(clk2),.reset_l(slave_reset_ff1),.data_in(widget_transaction_req_ff0),.data_out(widget_transaction_req_ff2));</span></p>
   <p class="rvps12"><span class="rvts373">// Custom 2-FF Synchronizer stage for transaction req_rd cycle</span></p>
   <p class="rvps12"><span class="rvts373">agni_sync_hw_block #(.data_width(1)) U_SYNC_WIDGET_TRANS_REQ_RD (.clk(clk2), .reset_l(slave_reset_ff1), .data_in(widget_transaction_wait_ff0),.data_out(widget_transaction_req_ff2_rd));</span></p>
   <p class="rvps2"><span class="rvts371"><br/></span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign clk2_data_en = widget_transaction_req_ff2 &amp; ~widget_transaction_req_ff3;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign clk2_data_en_rd = widget_transaction_req_ff2_rd &amp; ~widget_transaction_req_ff3_rd;</span></p>
   <p class="rvps12"><span class="rvts373">// Custom 2-FF Synchronizer stage for transaction ack cycle</span></p>
   <p class="rvps12"><span class="rvts373">agni_sync_sw_block #(.data_width(1)) U_SYNC_WIDGET_TRANS_ACK ( .clk(widget_clk), .reset_l(widget_reset_l), .data_in(widget_transaction_req_ff2), .data_out(widget_transaction_ack_ff1));</span></p>
   <p class="rvps12"><span class="rvts373">// Custom 2-FF Synchronizer stage for transaction ack_rd cycle</span></p>
   <p class="rvps12"><span class="rvts373">agni_sync_sw_block #(.data_width(1)) U_SYNC_WIDGET_TRANS_ACK_RD (.clk(widget_clk),.reset_l(widget_reset_l), .data_in(widget_transaction_req_ff2_rd), .data_out(widget_transaction_ack_ff1_rd));</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;//----------------------target request for response transaction-------------------------</span></p>
   <p class="rvps2"><span class="rvts371"><br/></span></p>
   <p class="rvps12"><span class="rvts370">always@(posedge widget_clk or negedge widget_reset_l)</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp; begin</span></p>
   <p class="rvps12"><span class="rvts370">if(!widget_reset_l)</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp; begin</span></p>
   <p class="rvps12"><span class="rvts370">slave_response_req_ff3&nbsp; &lt;= 1'b0;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp; end</span></p>
   <p class="rvps12"><span class="rvts370">else</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp; begin</span></p>
   <p class="rvps12"><span class="rvts370">target_response_req_ff3 &lt;= slave_response_req_ff2;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp; end</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp; end</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;</span></p>
   <p class="rvps12"><span class="rvts373">// Custom 2-FF Synchronizer stage for target request for response transaction</span></p>
   <p class="rvps12"><span class="rvts373">agni_sync_sw_block #(.data_width(1)) U_SYNC_slave_RESP_REQ (.clk(widget_clk),.reset_l(widget_reset_l), .data_in(slave_response_req_ff0),.data_out(slave_response_req_ff2) );</span></p>
   <p class="rvps2"><span class="rvts371"><br/></span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign widget_data_en = slave_response_req_ff2 &amp; ~slave_response_req_ff3;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;//assign req_clr = ~slave_response_req_ff2 &amp; slave_response_req_ff3;&nbsp;&nbsp;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps12"><span class="rvts370">always@(posedge clk2 or negedge slave_reset_ff1)</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp; begin</span></p>
   <p class="rvps12"><span class="rvts370">if(!slave_reset_ff1)</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp; begin</span></p>
   <p class="rvps12"><span class="rvts370">target_response_ack_ff2 &lt;= 1'b0;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp; end</span></p>
   <p class="rvps12"><span class="rvts370">else</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp; begin</span></p>
   <p class="rvps12"><span class="rvts370">slave_response_ack_ff2 &lt;= slave_response_ack_ff1;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp; end</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp; end</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;</span></p>
   <p class="rvps12"><span class="rvts373">// Custom 2-FF Synchronizer stage for slave res ack cycle</span></p>
   <p class="rvps12"><span class="rvts373">agni_sync_hw_block #(.data_width(1)) U_SYNC_slave_RESP_ACK (.clk(clk2),.reset_l(slave_reset_ff1),.data_in(slave_response_req_ff2),.data_out(slave_response_ack_ff1) );</span></p>
   <p class="rvps12"><span class="rvts370">assign slv_rsp_pos = slave_response_ack_ff1 &amp; ~slave_response_ack_ff2;&nbsp;</span></p>
   <p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps12"><span class="rvts370">. . .</span></p>
   <p class="rvps12"><span class="rvts370">. . .</span></p>
   <p class="rvps12"><span class="rvts370">. . .</span></p>
   <p class="rvps2"><span class="rvts371"><br/></span></p>
   <p class="rvps12"><span class="rvts370">endmodule</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><a name="reg_clk_86"></a><span class="rvts389">reg_clk support for chip in chip for verilog output</span></p>
<p class="rvps2"><span class="rvts389"><br/></span></p>
<p class="rvps2"><span class="rvts60">Sometimes it is required that the complete block operates on a clock which is different from the bus clock. This can be done by using property “reg_clk = &lt;clock_name&gt;” which is applicable only as the top property on Block/chip. This property is supported at the top level for chip in chip case for verilog output.</span></p>
<p class="rvps2"><span class="rvts386"><br/></span></p>
<p class="rvps2"><span class="rvts386">IDS-NG Register View:</span></p>
<p class="rvps2"><span class="rvts386"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 626px; height : 276px; padding : 1px;" src="lib/NewItem%2038.png"></p>
<p class="rvps3"><span class="rvts1280"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 625px; height : 215px; padding : 1px;" src="lib/NewItem%2039.png"></p>
<p class="rvps3"><span class="rvts386"><br/></span></p>
<p class="rvps2"><span class="rvts386">IDS-NG Spreadsheet View:</span></p>
<p class="rvps2"><span class="rvts386"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 623px; height : 259px; padding : 1px;" src="lib/NewItem%2040.png"></p>
<p class="rvps2"><span class="rvts386"><br/></span></p>
<p class="rvps2"><span class="rvts386">SystemRDL</span></p>
<p class="rvps2"><span class="rvts386"><br/></span></p>
<p class="rvps2"><span class="rvts387">property reg_clk {type = string; component = addrmap;};</span></p>
<p class="rvps2"><span class="rvts387">property chip {type = boolean; component = addrmap;};</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts387">addrmap block_na1 {</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">reg reg_n1 {</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">field {</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">hw = rw;</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">sw = rw;</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">} F1[31:0] = 32'h0;</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">};</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">reg reg_n2 {</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">field {</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">hw = rw;</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">sw = rw;</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">} F2[31:0] = 32'h0;</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">};</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">reg_n1 reg_n1 @0x0;</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">reg_n2 reg_n2; &nbsp;///[2] @0x4;</span></p>
<p class="rvps2"><span class="rvts387">};</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts387">addrmap block_na2 {</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">reg reg_n3 {</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">field {</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">hw = rw;</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">sw = rw;</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">} F1[31:0] = 32'h0;</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">};</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">reg reg_n4 {</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">field {</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">hw = rw;</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">sw = rw;</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">} F2[31:0] = 32'h0;</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">};</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">reg_n3 reg_n3 ; //@0x0;</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">reg_n4 reg_n4; // @0x4;</span></p>
<p class="rvps2"><span class="rvts387">};</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts387">addrmap chip_1 {</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">chip = true;</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">block_na1 block_na1;</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts387">};</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts387">addrmap chip_2 {</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">chip = true;</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">block_na2 block_na2;</span></p>
<p class="rvps2"><span class="rvts387">};</span></p>
<p class="rvps2"><span class="rvts387">addrmap top_cp {</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">chip = true;</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">reg_clk = "sw_clk";</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">chip_1 chip_pp;</span></p>
<p class="rvps2"><span class="rvts387"></span><span class="rvts387"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts387">chip_2 chip_tt;</span></p>
<p class="rvps2"><span class="rvts387">};</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts386">Generated Verilog Output:</span></p>
<p class="rvps2"><span class="rvts386"><br/></span></p>
<p class="rvps2"><span class="rvts387">module blockna2_ids(</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; // REGISTER : REG_N3 PORT SIGNAL</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; regn3_enb,</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; regn3_F1_in,</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; regn3_F1_in_enb,</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; regn3_F1_r,</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; // REGISTER : REG_N4 PORT SIGNAL</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; regn4_enb,</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; regn4_F2_in,</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; regn4_F2_in_enb,</span></p>
<p class="rvps2"><span class="rvts387">&nbsp; &nbsp; regn4_F2_r,</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; sw_clk,</span></p>
<p class="rvps2"><span class="rvts388"><br/></span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; handshake_widget #(.addr_width(addr_width), .bus_width(bus_width), .prot(3)) cdc_sw(</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .clk2(sw_clk),</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .widget_prot_i(pprot_i),</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .slave_prot_i(pprot_i_cdc),</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .widget_clk(clk_cdc),</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .slave_clk(clk),</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .widget_reset_l(reset_l_cdc),</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .slave_reset_l(reset_l),k</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .widget_request(request_cdc),</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .slave_request(request),</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .widget_wr_stb(wr_stb_cdc),</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .slave_wr_stb(wr_stb),</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .widget_rd_stb(rd_stb_cdc),</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .slave_rd_stb(rd_stb),</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .widget_rd_data(rd_data_cdc),</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .slave_rd_data(rd_data),</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .widget_wr_data(wr_data_cdc),</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .slave_wr_data(wr_data),</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .widget_rd_wait(rd_wait_cdc),</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .slave_rd_wait(rd_wait),</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .widget_address(address_cdc),</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .slave_address(address),</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .widget_rd_data_vld(rd_data_vld_cdc),</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .slave_rd_data_vld(rd_data_vld),</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .widget_byte_enb(byte_enb_cdc),</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .slave_byte_enb(byte_enb),</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .widget_error(error_cdc),</span></p>
<p class="rvps2"><span class="rvts388">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .slave_error(error));</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts35">Note:</span><span class="rvts34"> In a similar way, we will replace the 2-FF</span><span class="rvts42"> chain with </span><span class="rvts37">back2back sync flop modules for axi handshake widget too. Users can find the module definition of the instantiated handshake custom widget (i.e, “handshake_widget_custom_sync.sv” and “handshake_axi_widget_custom_sync.sv”) inside the supporting files bundle.</span></p>
<p class="rvps2"><a name="cdc_reset"></a><span class="rvts460"><br/></span></p>
<p class="rvps2"><span class="rvts16">cdc.reset</span></p>
<p class="rvps2"><span class="rvts162"><br/></span></p>
<p class="rvps2"><span class="rvts34">Top property “cdc.reset” can be applied on specification having register fields with HW side CDC properties, {cdc.clock=&lt;hw clock name&gt;} and {cdc.clock=&lt;hw clock name&gt;:handshake}, to define a separate reset signal for all the HW clock logic in register block, synchronizers and “agni_sync_hw_block”.&nbsp;</span></p>
<p class="rvps2"><span class="rvts34">In case this property is not specified then the register block, synchronizers and both agni_sync_blocks will reset on the register bus reset, i.e., &nbsp;“reset_l”.</span></p>
<p class="rvps2"><span class="rvts34">“cdc.reset” property can take following three colon (:) separated arguments:</span></p>
<ol style="text-indent: 0px; padding: 0; margin: 0 0 0 40px; list-style-position: outside;">
 <li class="rvps2 noindent"><span class="rvts35">HW reset name : </span><span class="rvts34">(Required) : Specifies the name of the HW clock domain reset signal.&nbsp;</span></li>
 <li class="rvps2 noindent"><span class="rvts35">Reset type :</span><span class="rvts34"> (Optional) : Specifies the type</span><span class="rvts128"> “sync/async”</span><span class="rvts34"> for the reset signal. By default the reset type is sync.</span></li>
 <li class="rvps2 noindent"><span class="rvts35">Reset level : </span><span class="rvts34">(Optional) : Specifies the level </span><span class="rvts128">“low/high”</span><span class="rvts34"> for the reset signal. By default the reset level is low.</span><span class="rvts29">&nbsp;</span></li>
</ol>
<p class="rvps2"><span class="rvts386"><br/></span></p>
<p class="rvps2"><span class="rvts393">Example</span><span class="rvts35">: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/cdc_reset/cdc_reset.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/cdc_reset/cdc_reset.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/cdc_reset/cdc_reset.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/cdc_reset/cdc_reset.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts386"><br/></span></p>
<p class="rvps2"><span class="rvts386">IDS-NG Register View:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 715px; height : 341px; padding : 1px;" src="lib/NewItem4973.png"></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts386">IDS-NG Spreadsheet View:</span></p>
<p class="rvps2"><span class="rvts386"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 667px; height : 266px; padding : 1px;" src="lib/NewItem4974.png"></p>
<p class="rvps2"><span class="rvts386"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL&nbsp;Input</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps163"><span class="rvts387">property cdc_clock {type =string; component = reg | field; };</span></p>
   <p class="rvps163"><span class="rvts387">property rtl_hw_enb {type =boolean; component = addrmap|reg|field ; };</span></p>
   <p class="rvps163"><span class="rvts387">property rtl_precedence {type =string; component = addrmap|regfile|reg|field ; };</span></p>
   <p class="rvps163"><span class="rvts387">property cdc_reset {type = string; component = addrmap ; };</span></p>
   <p class="rvps163"><span class="rvts387"><br/></span></p>
   <p class="rvps163"><span class="rvts387">addrmap block1_csr {</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; </span><span class="rvts388">cdc_reset = "hw_rst"</span><span class="rvts387"> ;</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; reg normal {&nbsp;</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; &nbsp; field {</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; &nbsp; &nbsp; hw = na;</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; &nbsp; } F1[31:0] = 32'h0;</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; };</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; reg data {&nbsp;</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; &nbsp; field {</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; &nbsp; &nbsp; cdc_clock = "hw_clock" ;</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; &nbsp; &nbsp; hw = r;</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; &nbsp; } F1[31:0] = 32'h0;</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; };</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; reg status {&nbsp;</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; &nbsp; field {</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; &nbsp; &nbsp; cdc_clock = "hw_clock:handshake" ;</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; &nbsp; &nbsp; rtl_hw_enb = false ;</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; &nbsp; &nbsp; rtl_precedence = "sw" ;</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; &nbsp; &nbsp; hw = w;</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; &nbsp; &nbsp; woclr = true;</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; &nbsp; } F1[0:0] = 1'h0;</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; };</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; normal normal @0x0;</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; data data @0x4;</span></p>
   <p class="rvps163"><span class="rvts387">&nbsp; status status @0x8;</span></p>
   <p class="rvps163"><span class="rvts387">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated Verilog Output</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">module block1_csr_IDS(</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// REGISTER : DATA PORT SIGNAL</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;data_enb,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;hw_clock, // Clock domain hw_clock</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">hw_rst, // Clock Reset hw_clock</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;data_F1_in,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;data_F1_in_enb,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;data_F1_r,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// REGISTER : STATUS PORT SIGNAL</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;status_F1_in,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;status_F1_busy_out,</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;. . . .</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;. . . .</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;. . . .</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;. . . .</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;assign data_wr_valid = data_decode &amp;&amp; wr_stb ;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign data_offset = block_offset +'h4;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign data_decode = (address[addr_width-1 : 0] == data_offset[addr_width-1 : 0]) ? 1'b1 : 1'b0;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign data_rd_valid = data_decode &amp;&amp; rd_stb ;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;assign data_enb = data_wr_valid;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;//----------------------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// FIELD&nbsp; : F1</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// HW ACCESS&nbsp; : RW&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WIDTH : 32</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// SW ACCESS&nbsp; : RW&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; OFFSET : 0</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;//-----------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;/*DESCRIPTION&nbsp; &nbsp; :</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;*/</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;always @(posedge hw_clock ) begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
   <p class="rvps2"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts373">if ( !hw_rst )</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_F1_in_enb_ff2 &nbsp; &lt;= 1'b0;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;. . . .</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;. . . .</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;. . . .</span></p>
   <p class="rvps2"><span class="rvts370">endmodule</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;</span></p>
<p class="rvps2"><a name="HW_Write_pulse_sync"></a><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts126">HW Write pulse synchronizer</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts34">Write pulse synchronizer is used to synchronize hardware events on a single width data in line (&lt;reg&gt;_&lt;fld&gt;_in), into the register field that does not have the field hw write control signal (&lt;reg&gt;_&lt;fld&gt;_in_enb). Handshake synchronization approach is used to allow synchronization from a fast HW clock to slow register clock.</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts34">A simple example of it can be synchronizing a status event into a single bit field having IDS property </span><span class="rvts128">“rtl.hw_enb=false” (this property disables the generation of hw write control signal &lt;&gt;_in_enb)</span><span class="rvts34">.&nbsp;</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts34">This enhancement will be incorporated in the IDS CDC flow for </span><span class="rvts35">hw writable </span><span class="rvts34">single bit fields having</span><span class="rvts128"> “rtl.hw_enb=false” and “cdc.clock=&lt;hw_clock&gt;:handshake”</span><span class="rvts34"> property. In case this field is SW writable&nbsp; then an extra property</span><span class="rvts128"> “rtl.precedence=sw” </span><span class="rvts34">also needs to be added.&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts34">With the earlier proposed top property “</span><span class="rvts128">custom_sync=true”</span><span class="rvts34">, the 2-FF chain in the synchronizer will be replaced by </span><span class="rvts128">“agni_sync_block”.</span></p>
<p class="rvps2"><span class="rvts128"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem5399.png"></p>
<p class="rvps3"><span class="rvts128">Fig 5: HW write pulse synchronizer</span></p>
<p class="rvps2"><span class="rvts128"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-WORD</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem3919.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDSExcel</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 558px; height : 172px; padding : 1px;" src="lib/NewItem3924.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL&nbsp;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps84"><span class="rvts451">`ifndef IDS_UDP</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;property cdc_clock {type =string; component = reg | field; };</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;property rtl_hw_enb {type =boolean; component = addrmap|reg|field ; };</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;property rtl_precedence {type =string; component = addrmap|regfile|reg|field ; };</span></p>
   <p class="rvps84"><span class="rvts630"><br/></span></p>
   <p class="rvps84"><span class="rvts451">`endif</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;</span></p>
   <p class="rvps84"><span class="rvts451">addrmap block1_csr {</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;name&nbsp; = "block1_csr Address Map";</span></p>
   <p class="rvps84"><span class="rvts630"><br/></span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;reg normal {&nbsp;</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = na;</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;} F1[31:0] = 32'h0;</span></p>
   <p class="rvps84"><span class="rvts630"><br/></span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;};</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;reg data {&nbsp;</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cdc_clock = "hw_clock" ;</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = r;</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps84"><span class="rvts630"><br/></span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;} F1[31:0] = 32'h0;</span></p>
   <p class="rvps84"><span class="rvts630"><br/></span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;};</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;reg status {&nbsp;</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts684">&nbsp;</span><span class="rvts1278">cdc_clock = "hw_clock:handshake" ;</span></p>
   <p class="rvps84"><span class="rvts1278">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rtl_hw_enb = false ;</span></p>
   <p class="rvps84"><span class="rvts1278">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rtl_precedence = "sw" ;</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = w;</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;woclr = true;</span></p>
   <p class="rvps84"><span class="rvts630"><br/></span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;} F1[0:0] = 1'h0;</span></p>
   <p class="rvps84"><span class="rvts630"><br/></span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;};</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;</span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;normal normal @0x0;</span></p>
   <p class="rvps84"><span class="rvts630"><br/></span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;data data @0x4;</span></p>
   <p class="rvps84"><span class="rvts630"><br/></span></p>
   <p class="rvps84"><span class="rvts451">&nbsp;&nbsp;status status @0x8;</span></p>
   <p class="rvps84"><span class="rvts630"><br/></span></p>
   <p class="rvps84"><span class="rvts451">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated Verilog Output</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps110"><span class="rvts811">module block_csr_IDS(</span></p>
   <p class="rvps110"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps110"><span class="rvts811">// REGISTER : STATUS PORT SIGNAL</span></p>
   <p class="rvps110"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;my_clock, // Clock domain my_clock</span></p>
   <p class="rvps110"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;status_F1_in,</span></p>
   <p class="rvps110"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;status_F1_busy_out,</span></p>
   <p class="rvps110"><span class="rvts811">. . . .</span></p>
   <p class="rvps110"><span class="rvts811">. . . .</span></p>
   <p class="rvps110"><span class="rvts811">. . . .</span></p>
   <p class="rvps110"><span class="rvts811">. . . .</span></p>
   <p class="rvps110"><span class="rvts811">always @(posedge clk)&nbsp; begin</span></p>
   <p class="rvps110"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
   <p class="rvps110"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps110"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;status_F1_q &lt;= 1'd0;</span></p>
   <p class="rvps110"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps110"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps110"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps110"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (status_wr_valid) //F1 : SW Write One To Clear</span></p>
   <p class="rvps110"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps110"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;status_F1_q &lt;= status_F1_q &amp; ( ~ ( wr_data [1]&nbsp; &amp; reg_enb&nbsp; [1] ));</span></p>
   <p class="rvps110"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps110"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps110"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps110"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps110"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;status_F1_q &lt;= status_F1_in_ff;</span></p>
   <p class="rvps110"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps110"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
   <p class="rvps110"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;end //end always</span></p>
   <p class="rvps110"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps110"><span class="rvts811">&nbsp;&nbsp;&nbsp;</span><span class="rvts805">&nbsp;handshake_synchronizer_write_pulse</span><span class="rvts811"> #(.field_width(1)) status_F1_write(.clk(clk),.reset_l( reset_l),.hw_clk(my_clock),</span></p>
   <p class="rvps110"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;.register_fld_in(status_F1_in),</span></p>
   <p class="rvps110"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;.register_fld_in_ff(status_F1_in_ff),</span></p>
   <p class="rvps110"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;.register_fld_busy_out(status_F1_busy_out));</span></p>
   <p class="rvps110"><span class="rvts811">&nbsp;&nbsp;&nbsp;&nbsp;assign status_rd_data&nbsp; = status_rd_valid ? {30'h0, status_F1_q, 1'h0} : 32'd0;</span></p>
   <p class="rvps110"><span class="rvts684">&nbsp;&nbsp;</span><span class="rvts370">&nbsp;. . . .</span></p>
   <p class="rvps110"><span class="rvts370">&nbsp;&nbsp;&nbsp;. . . .</span></p>
   <p class="rvps110"><span class="rvts370">&nbsp;&nbsp;&nbsp;. . . .</span></p>
   <p class="rvps110"><span class="rvts370">&nbsp;&nbsp;&nbsp;. . . .</span></p>
   <p class="rvps110"><span class="rvts370">endmodule</span></p>
   <p class="rvps2"><span class="rvts370"><br/></span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts811"><br/></span></p>
<p class="rvps2"><span class="rvts128">Note:</span><span class="rvts34"> It is assumed that no event will come while the synchronizer is still busy handing the last event, otherwise it will be missed.</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><a name="CDC Widget in IDS"></a><span class="rvts16">C</span><span class="rvts171">DC from software side</span></p>
<p class="rvps10"><span class="rvts19"><br/></span></p>
<p class="rvps10"><span class="rvts19">Sometimes it is required that the complete block operates on a clock which is different from the bus clock. This can be done by using property “</span><span class="rvts20">reg_clk = &lt;clock_name&gt;</span><span class="rvts19">” which is applicable on block, chip, board, and system.</span></p>
<p class="rvps10"><span class="rvts19">This property will create an input clock on which read and write operation on register will take place and also instantiate custom synchronizer widget. Now the transaction coming from the bus will first get translated into custom and then will be fed to the custom synchronizer. Custom synchronizers will do the CDC using the handshake method and then provide read write transaction for the registers.</span></p>
<h2 class="rvps525"><span class="rvts0"><span class="rvts1274"><br/></span></span></h2>
<h2 class="rvps526"><img alt="" style="width : 595px; height : 237px; padding : 1px;" src="lib/NewItem3449.png"></h2>
<h2 class="rvps526"><span class="rvts0"><span class="rvts1274"><br/></span></span></h2>
<p class="rvps2"><span class="rvts393">Example</span><span class="rvts35">: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/reg_clk/reg_clk.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/reg_clk/reg_clk.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/reg_clk/reg_clk.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/reg_clk/reg_clk.rdl">SystemRDL</a></p>
<h3 class="rvps452"><span class="rvts0"><span class="rvts1275"><br/></span></span></h3>
<p class="rvps2"><span class="rvts20">IDS-NG Register View</span></p>
<p class="rvps191"><span class="rvts20"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 614px; height : 181px; padding : 1px;" src="lib/NewItem5006.png"></p>
<p class="rvps2"><span class="rvts20"><br/></span></p>
<p class="rvps2"><span class="rvts20">IDS-NG Spreadsheet View</span></p>
<h2 class="rvps525"><span class="rvts0"><span class="rvts1274"><br/></span></span></h2>
<h2 class="rvps526"><img alt="" style="width : 699px; height : 100px; padding : 1px;" src="lib/NewItem5007.png"></h2>
<p class="rvps14"><span class="rvts1163"><br/></span></p>
<p class="rvps2"><span class="rvts20">SystemRDL</span></p>
<p class="rvps2"><span class="rvts20"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps85"><span class="rvts422">property reg_clk {type= string; component= addrmap;};</span></p>
   <p class="rvps85"><span class="rvts420">addrmap Block_name {</span></p>
   <p class="rvps85"><span class="rvts420">&nbsp;name = "Block_name Address Map";</span></p>
   <p class="rvps85"><span class="rvts420">&nbsp;</span><span class="rvts422">reg_clk = "sw_clk";</span></p>
   <p class="rvps85"><span class="rvts420">&nbsp;reg Reg1 {</span></p>
   <p class="rvps85"><span class="rvts420">&nbsp; &nbsp; regwidth = 32;</span></p>
   <p class="rvps85"><span class="rvts420">&nbsp; &nbsp;field {</span></p>
   <p class="rvps85"><span class="rvts420">&nbsp; &nbsp; &nbsp;hw = rw;</span></p>
   <p class="rvps85"><span class="rvts420">&nbsp; &nbsp; &nbsp;sw = rw;</span></p>
   <p class="rvps85"><span class="rvts420">&nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps85"><span class="rvts420">&nbsp; &nbsp;} Fld[31:0] = 32'h0;</span></p>
   <p class="rvps85"><span class="rvts420">&nbsp;};</span></p>
   <p class="rvps85"><span class="rvts420">&nbsp;Reg1 Reg1 @0x0;</span></p>
   <p class="rvps85"><span class="rvts420">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps14"><span class="rvts20"><br/></span></p>
<p class="rvps14"><span class="rvts20">Generated Verilog Output</span></p>
<h2 class="rvps525"><span class="rvts0"><span class="rvts1274"><br/></span></span></h2>
<div class="rvps14">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps163"><span class="rvts356">module Block_name_IDS(</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;sw_clk,</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;//APB signals</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;pclk, &nbsp; &nbsp; //Bus clock</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;presetn, &nbsp;//Reset</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;psel, &nbsp; &nbsp; //Indicates that the target device is selected, and a data transfer is required</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;penable, &nbsp;//Indicates the second and subsequent cycles of an APB transfer</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;pwrite, &nbsp; //Indicates an APB write access when HIGH and an APB read access when LOW</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;pprot, &nbsp; &nbsp;//Indicates the normal, privileged, or secure protection level of the transaction</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;pstrb, &nbsp; &nbsp;//Indicates which byte lanes to update during a write transfer</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;pwdata, &nbsp; //Write data</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;paddr, &nbsp; &nbsp;//Address bus</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;pready, &nbsp; //The target uses this signal to extend an APB transfer</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;prdata, &nbsp; //Read data</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;pslverr &nbsp; //Indicates a transfer failure</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;);</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; .</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;wire clk_cdc;</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;wire reset_l_cdc;</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;wire rd_stb_cdc;</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;wire rd_wait_cdc;</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;wire wr_stb_cdc;</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;wire [addr_width-1:0] &nbsp;address_cdc;</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;wire [bus_width-1:0] &nbsp;wr_data_cdc;</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;wire request_cdc;</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;wire rd_data_vld_cdc;</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;wire [bus_width-1:0] rd_data_cdc;</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;wire error_cdc;</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;wire [bus_width-1 : 0] reg_enb_cdc;</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;wire [bus_width/8 -1 : 0] byte_enb_cdc;</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;apb_widget #(.addr_width(addr_width), .bus_width(bus_width)) apb(</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.pclk(pclk),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.presetn(presetn),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.pwdata(pwdata),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.paddr(paddr),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.prdata(prdata),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.pready(pready),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.pwrite(pwrite),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.pprot(pprot),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.pprot_i(widget_pprot_cdc),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.pstrb(pstrb),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.psel(psel),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.penable(penable),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.pslverr(pslverr),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.clk(clk_cdc),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.reset_l(reset_l_cdc),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.request(request_cdc),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.wr_stb(wr_stb_cdc),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.rd_stb(rd_stb_cdc),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.rd_data(rd_data_cdc),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.rd_wait(rd_wait_cdc),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.wr_data(wr_data_cdc),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.address(address_cdc),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.rd_data_vld(rd_data_vld_cdc),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.byte_enb(byte_enb_cdc),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.error(error_cdc));</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp;//end widget</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; handshake_widget #(.addr_width(addr_width), .bus_width(bus_width)) cdc_sw(</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.clk2(sw_clk),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.widget_clk(clk_cdc),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.widget_reset_l(reset_l_cdc),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.widget_request(request_cdc),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.widget_wr_stb(wr_stb_cdc),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.widget_rd_stb(rd_stb_cdc),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.widget_rd_data(rd_data_cdc),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.widget_rd_wait(rd_wait_cdc),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;&nbsp; &nbsp;.widget_pprot_i(widget_pprot_cdc),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.widget_wr_data(wr_data_cdc),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.widget_address(address_cdc),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.widget_rd_data_vld(rd_data_vld_cdc),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.widget_byte_enb(byte_enb_cdc),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.widget_error(error_cdc),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;&nbsp; &nbsp;.slave_clk(clk),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.slave_reset_l(reset_l),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.slave_request(request),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.slave_wr_stb(wr_stb),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.slave_rd_stb(rd_stb),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.slave_rd_data(rd_data),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.slave_rd_wait(rd_wait),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;&nbsp; &nbsp;.slave_pprot_i(pprot_i),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.slave_wr_data(wr_data),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.slave_address(address),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.slave_rd_data_vld(rd_data_vld),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.slave_byte_enb(byte_enb),</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;.slave_error(error)</span></p>
   <p class="rvps163"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;);</span></p>
   <p class="rvps163"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps163"><span class="rvts356">endmodule</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps14"><span class="rvts420"><br/></span></p>
<p class="rvps14"><span class="rvts20">Custom synchronizer widget</span></p>
<p class="rvps14"><span class="rvts20"><br/></span></p>
<div class="rvps14">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">module handshake_widget #( parameter bus_width = 32, addr_width = 32)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;(</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;input clk2,&nbsp;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;//Clock on which target will work</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;input widget_clk, &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;//Clock coming from bus</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;input widget_reset_l, &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;//Reset signal from bus</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;input [addr_width-1:0] widget_address, //Address coming from bus</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;input [bus_width-1:0] widget_wr_data, &nbsp;//Data coming from bus</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;input widget_wr_stb, &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;//Write strobe to indicate write transaction</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;input widget_rd_stb, &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; //Read strobe to indicate read transaction</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;output wire [bus_width-1:0] widget_rd_data, //Read data for bus</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;output wire widget_request, &nbsp; &nbsp; &nbsp;//target request</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;output wire widget_rd_data_vld, &nbsp;//Indicate valid data present in read data bus</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;input &nbsp;[bus_width/8-1:0] widget_byte_enb,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;output wire widget_rd_wait, &nbsp; &nbsp; &nbsp;//Indicate delay in read transaction</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;input &nbsp;[2:0] widget_pprot_i, &nbsp; &nbsp; //Protection signal from bus</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;output wire widget_error, &nbsp; &nbsp; &nbsp; &nbsp;//Error from target to indicate error&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;output wire slave_clk, &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp;&nbsp; &nbsp;output wire slave_reset_l, &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;output wire [addr_width-1:0] slave_address,&nbsp;&nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;output wire [bus_width-1:0] slave_wr_data, &nbsp;&nbsp;&nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;output wire slave_wr_stb, &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;&nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;output wire slave_rd_stb, &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;&nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; input &nbsp;[bus_width-1:0] slave_rd_data, &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;input &nbsp;slave_request, &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;input &nbsp;slave_rd_data_vld, &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;output wire [bus_width/8-1:0] slave_byte_enb,&nbsp;&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;input &nbsp;slave_rd_wait, &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;output wire [2:0] slave_pprot_i,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;input &nbsp;slave_error &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp;);</span></p>
   <p class="rvps2"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps2"><span class="rvts356">endmodule</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps14"><span class="rvts20"><br/></span></p>
<p class="rvps14"><span class="rvts20">Generated VHDL Output</span></p>
<p class="rvps14"><span class="rvts20"><br/></span></p>
<div class="rvps14">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">entity Block1_e is</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;generic (</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;G_AXI_ADDR_WIDTH : positive :=&nbsp; C_AXI_ADDR_WIDTH;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;G_AXI_BUS_WIDTH&nbsp; : positive :=&nbsp; C_AXI_BUS_WIDTH;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;G_Block1_offset : unsigned (63 downto 0) := C_Block1_offset</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;port(</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- BUS : AXI PORTS</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...</span></p>
   <p class="rvps2"><span class="rvts356">---&nbsp; CDC clock</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;swclk&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; :&nbsp; in&nbsp; std_logic ; &nbsp; -- reg_clk=sw_clk</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;);</span></p>
   <p class="rvps2"><span class="rvts356">...</span></p>
   <p class="rvps2"><span class="rvts356">end Block1_e;</span></p>
   <p class="rvps2"><span class="rvts356">----------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts356">-- ARCHITECTURE : Block1_e ENTITY</span></p>
   <p class="rvps2"><span class="rvts356">-------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">architecture rtl of Block1_e is</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;-- AXI signals</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;...</span></p>
   <p class="rvps2"><span class="rvts356">--- cdc widget signals</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;signal clk_cdc&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; : &nbsp; std_logic;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;signal reset_l_cdc&nbsp; &nbsp; &nbsp; : &nbsp; std_logic;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;signal request_cdc&nbsp; &nbsp; &nbsp; : &nbsp; std_logic;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;signal wr_stb_cdc &nbsp; &nbsp; &nbsp; : &nbsp; std_logic;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;signal rd_stb_cdc &nbsp; &nbsp; &nbsp; : &nbsp; std_logic;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;signal rd_data_cdc&nbsp; &nbsp; &nbsp; : &nbsp; std_logic_vector(G_AXI_BUS_WIDTH -1 downto 0);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;signal wr_data_cdc&nbsp; &nbsp; &nbsp; : &nbsp; std_logic_vector(G_AXI_BUS_WIDTH -1 downto 0);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;signal rd_wait_cdc&nbsp; &nbsp; &nbsp; : &nbsp; std_logic;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;signal address_cdc&nbsp; &nbsp; &nbsp; : &nbsp; std_logic_vector(G_AXI_ADDR_WIDTH -1 downto 0);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;signal rd_data_vld_cdc&nbsp; : &nbsp; std_logic;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;signal byte_enb_cdc &nbsp; &nbsp; : &nbsp; std_logic_vector(G_AXI_BUS_WIDTH/8-1 downto 0);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;signal wr_error_cdc&nbsp; &nbsp; &nbsp; &nbsp; : &nbsp; std_logic;</span></p>
   <p class="rvps2"><span class="rvts356">signal wr_decode_error_cdc : std_logic;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;signal rd_decode_error_cdc : std_logic;</span></p>
   <p class="rvps2"><span class="rvts356">signal rd_error_cdc &nbsp; &nbsp; : std_logic;</span></p>
   <p class="rvps2"><span class="rvts356">signal raddress_cdc &nbsp; &nbsp; : std_logic_vector(G_AXI_ADDR_WIDTH -1 downto 0);</span></p>
   <p class="rvps2"><span class="rvts356">signal arprot_i_cdc &nbsp; &nbsp; &nbsp; : std_logic_vector(2 downto 0);</span></p>
   <p class="rvps2"><span class="rvts356">signal awprot_i_cdc &nbsp; &nbsp; &nbsp; : std_logic_vector(2 downto 0);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;signal rd_data0&nbsp; &nbsp; &nbsp; :&nbsp; std_logic_vector(G_AXI_BUS_WIDTH-1 downto 0);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;...&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;AXI_WIDGET: entity work.axi_widget</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;generic map (</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bus_width &nbsp; =&gt; G_AXI_BUS_WIDTH,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_width&nbsp; =&gt; G_AXI_ADDR_WIDTH</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port map (</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- XRSL IO</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wr_slave_select=&gt;&nbsp; &nbsp; &nbsp; wr_slave_select,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd_slave_select=&gt;&nbsp; &nbsp; &nbsp; rd_slave_select,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slvraddr &nbsp; &nbsp; &nbsp; =&gt;&nbsp; &nbsp; &nbsp; slvraddr,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slvwaddr &nbsp; &nbsp; &nbsp; =&gt;&nbsp; &nbsp; &nbsp; slvwaddr,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clk&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; =&gt;&nbsp; &nbsp; &nbsp; clk_cdc, -- clk,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reset_l&nbsp; &nbsp; &nbsp; &nbsp; =&gt;&nbsp; &nbsp; &nbsp; reset_l_cdc, -- reset_l,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;raddress &nbsp; &nbsp; &nbsp; =&gt;&nbsp; &nbsp; &nbsp; raddress_cdc, --raddress,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;arprot_i &nbsp; &nbsp; &nbsp; =&gt;&nbsp; &nbsp; &nbsp; arprot_i,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;awprot_i &nbsp; &nbsp; &nbsp; =&gt;&nbsp; &nbsp; &nbsp; awprot_i,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wr_error &nbsp; &nbsp; &nbsp; =&gt;&nbsp; &nbsp; &nbsp; wr_error_cdc, --wr_error,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wr_decode_error=&gt;&nbsp; &nbsp; &nbsp; wr_decode_error_cdc, --wr_decode_error,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd_decode_error=&gt;&nbsp; &nbsp; &nbsp; rd_decode_error_cdc, --rd_decode_error,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd_error &nbsp; &nbsp; &nbsp; =&gt;&nbsp; &nbsp; &nbsp; rd_error_cdc, --rd_error,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd_stb &nbsp; &nbsp; &nbsp; &nbsp; =&gt;&nbsp; &nbsp; &nbsp; rd_stb_cdc, --rd_stb,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd_wait&nbsp; &nbsp; &nbsp; &nbsp; =&gt;&nbsp; &nbsp; &nbsp; rd_wait_cdc, --rd_wait,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wr_stb &nbsp; &nbsp; &nbsp; &nbsp; =&gt;&nbsp; &nbsp; &nbsp; wr_stb_cdc, --wr_stb,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;address&nbsp; &nbsp; &nbsp; &nbsp; =&gt;&nbsp; &nbsp; &nbsp; address_cdc, --address,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wr_data&nbsp; &nbsp; &nbsp; &nbsp; =&gt;&nbsp; &nbsp; &nbsp; wr_data_cdc, --wr_data,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;request&nbsp; &nbsp; &nbsp; &nbsp; =&gt;&nbsp; &nbsp; &nbsp; request_cdc, --request,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd_data_vld&nbsp; &nbsp; =&gt;&nbsp; &nbsp; &nbsp; rd_data_vld_cdc, --rd_data_vld,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;rd_data&nbsp; &nbsp; &nbsp; &nbsp; =&gt;&nbsp; &nbsp; &nbsp; rd_data_cdc, --rd_data,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;byte_enb &nbsp; &nbsp; &nbsp; =&gt;&nbsp; &nbsp; &nbsp; byte_enb_cdc --byte_enb</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;);</span></p>
   <p class="rvps2"><span class="rvts356">HANDSHAKE_WIDGET: entity work.handshake_widget</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;generic map (</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;addr_width&nbsp; &nbsp; =&gt; G_AXI_ADDR_WIDTH,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bus_width &nbsp; &nbsp; =&gt; G_AXI_BUS_WIDTH,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;prot&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; =&gt; 3</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;port map (</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clk2 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; =&gt; swclk,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; widget_arprot_i&nbsp; &nbsp; =&gt; arprot_i,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;widget_awprot_i&nbsp; &nbsp; =&gt; awprot_i,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_arprot_i &nbsp; &nbsp; =&gt; arprot_i_cdc,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_awprot_i &nbsp; &nbsp; =&gt; awprot_i_cdc,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;widget_clk &nbsp; &nbsp; &nbsp; &nbsp; =&gt; clk_cdc,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;target_clk&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; =&gt; clk,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;widget_reset_l &nbsp; &nbsp; =&gt; reset_l_cdc,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_reset_l&nbsp; &nbsp; &nbsp; =&gt; reset_l,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;widget_request &nbsp; &nbsp; =&gt; request_cdc,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_request&nbsp; &nbsp; &nbsp; =&gt; request,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;widget_wr_stb&nbsp; &nbsp; &nbsp; =&gt; wr_stb_cdc,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_wr_stb &nbsp; &nbsp; &nbsp; =&gt; wr_stb,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;widget_rd_stb&nbsp; &nbsp; &nbsp; =&gt; rd_stb_cdc,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_rd_stb &nbsp; &nbsp; &nbsp; =&gt; rd_stb,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;widget_rd_data &nbsp; &nbsp; =&gt; rd_data_cdc,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_rd_data&nbsp; &nbsp; &nbsp; =&gt; rd_data,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;widget_wr_data &nbsp; &nbsp; =&gt; wr_data_cdc,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_wr_data&nbsp; &nbsp; &nbsp; =&gt; wr_data,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;widget_rd_wait &nbsp; &nbsp; =&gt; rd_wait_cdc,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_rd_wait&nbsp; &nbsp; &nbsp; =&gt; rd_wait,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;widget_address &nbsp; &nbsp; =&gt; address_cdc,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_address&nbsp; &nbsp; &nbsp; =&gt; address,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;widget_rd_data_vld =&gt; rd_data_vld_cdc,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_rd_data_vld&nbsp; =&gt; rd_data_vld,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; widget_raddress&nbsp; &nbsp; =&gt; raddress_cdc,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_raddress &nbsp; &nbsp; =&gt; raddress,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;widget_wr_error&nbsp; &nbsp; =&gt; wr_error_cdc,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_wr_error &nbsp; &nbsp; =&gt; wr_error,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;widget_rd_error&nbsp; &nbsp; =&gt; rd_error_cdc,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_rd_error &nbsp; &nbsp; =&gt; rd_error,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;widget_wr_decode_error&nbsp; =&gt; wr_decode_error_cdc,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_wr_decode_error &nbsp; =&gt; wr_decode_error,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;widget_rd_decode_error&nbsp; =&gt; rd_decode_error_cdc,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;slave_rd_decode_error &nbsp; =&gt; rd_decode_error,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;widget_byte_enb&nbsp; &nbsp; =&gt; byte_enb_cdc,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;target_byte_enb &nbsp; &nbsp; =&gt; byte_enb</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;);</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...</span></p>
   <p class="rvps2"><span class="rvts6">&nbsp; &nbsp; &nbsp;...</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts523">Support of SW-based C</span><a name="CDC_axi"></a><span class="rvts523">DC for AMBA AXI-based bus</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts34">Currently, the generation of CDC from the SW side gets the handshake module name instantiation which is same for all the buses used.&nbsp; Through this enhancement we have </span><span class="rvts38">provided different module names of instantiation in the generated code when the software side CDC is used.</span></p>
<p class="rvps12"><span class="rvts34">In the case of the AXI bus, we have introduced the instantiated handshake module name to be handshake_axi_widget. For the remaining buses, it would be by default handshake_widget.</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts126">For AXI bus</span></p>
<p class="rvps12"><span class="rvts126"><br/></span></p>
<div class="rvps12">
<table width="100%" cellpadding="10" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps11"><span class="rvts1279">handshake_axi_widget</span><span class="rvts451"> #(.addr_width(addr_width), .bus_width(bus_width), .prot(3)) cdc_sw(</span></p>
   <p class="rvps11"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.clk2(sw_clk),</span></p>
   <p class="rvps11"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.widget_prot_i(pprot_i),</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts126">For APB bus/All buses</span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps11"><span class="rvts1279">handshake_widget</span><span class="rvts451"> #(.addr_width(addr_width), .bus_width(bus_width), .prot(3)) cdc_sw(</span></p>
   <p class="rvps11"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.clk2(sw_clk),</span></p>
   <p class="rvps11"><span class="rvts451">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;.widget_prot_i(pprot_i),</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts171"><br/></span></p>
<p class="rvps2"><span class="rvts171">Limitations</span></p>
<p class="rvps527"><span class="rvts19"><br/></span></p>
<ol style="text-indent: 0px; padding: 0; margin: 0 0 0 0px; list-style-position: inside;">
 <li value="1" class="rvps14 noindent"><span class="rvts19"> Only HW interface can accommodate multiple clock domains</span></li>
 <li value="2" class="rvps14 noindent"><span class="rvts19"> CDC feature can be applied to only registered fields or registers</span></li>
 <li class="rvps14 noindent"><span class="rvts19"> CDC with handshake is applicable at registers only</span></li>
 <li class="rvps14 noindent"><span class="rvts19"> CDC from software side is supported with ‘-fast’ switch</span></li>
 <li class="rvps14 noindent"><span class="rvts19"> CDC from sw side is supported with only axi bus for VHDL output.&nbsp;</span></li>
</ol>
<h2 class="rvps525"><span class="rvts0"><span class="rvts1271"><br/></span></span></h2>
<p class="rvps2"><span class="rvts26">Note:</span><span class="rvts15"> &nbsp;</span></p>
<ol style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside;">
 <li style="text-indent: 0px" class="rvps22 noindent"><span class="rvts14">CDC is supported with Tilelink Bus interface from version 7.12.0.0 onwards.</span></li>
 <li style="text-indent: 0px" class="rvps22 noindent"><span class="rvts14">CDC is supported for VHDL output from version 7.16.0.0 onwards.</span><span class="rvts6"></span></li>
</ol>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/feature-tour/advanced-project-analyzer/">Make Documentation Review a Breeze with HelpNDoc's Advanced Project Analyzer</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

