
;; Function vfp_propagate_nan (vfp_propagate_nan)[0:154]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: vsd+0
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg:SI 1 r1 [ vsn ])
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 12: vsd+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: vsn
    offset 0
      (reg:SI 1 r1 [ vsn ])
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])


Basic block 3:
IN:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 12: vsd+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: vsn
    offset 0
      (reg:SI 1 r1 [ vsn ])
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 4: tn+0
Reg 12: vsd+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: vsn
    offset 0
      (reg:SI 1 r1 [ vsn ])
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])


Basic block 4:
IN:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 4: tn+0
Reg 12: vsd+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: vsn
    offset 0
      (reg:SI 1 r1 [ vsn ])
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])

OUT:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 4: tn+0
Reg 12: vsd+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: vsn
    offset 0
      (reg:SI 1 r1 [ vsn ])
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])


Basic block 5:
IN:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 12: vsd+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: vsn
    offset 0
      (reg:SI 1 r1 [ vsn ])
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 4: tn+0
Reg 12: vsd+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: vsn
    offset 0
      (reg:SI 1 r1 [ vsn ])
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])


Basic block 6:
IN:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 4: tn+0
Reg 12: vsd+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: vsn
    offset 0
      (reg:SI 1 r1 [ vsn ])
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])

OUT:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 4: tn+0
Reg 12: vsd+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: vsn
    offset 0
      (reg:SI 1 r1 [ vsn ])
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])


Basic block 7:
IN:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 4: tn+0
Reg 12: vsd+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: vsn
    offset 0
      (reg:SI 1 r1 [ vsn ])
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])

OUT:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 4: tn+0
Reg 5: tm+0
Reg 12: vsd+0
Variables:
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:137 tm ] [137])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: vsn
    offset 0
      (reg:SI 1 r1 [ vsn ])
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])


Basic block 8:
IN:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 4: tn+0
Reg 5: tm+0
Reg 12: vsd+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:137 tm ] [137])
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: vsn
    offset 0
      (reg:SI 1 r1 [ vsn ])
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])

OUT:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 4: tn+0
Reg 5: tm+0
Reg 12: vsd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:137 tm ] [137])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: vsn
    offset 0
      (reg:SI 1 r1 [ vsn ])
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])


Basic block 9:
IN:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 4: tn+0
Reg 5: tm+0
Reg 12: vsd+0
Variables:
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:137 tm ] [137])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: vsn
    offset 0
      (reg:SI 1 r1 [ vsn ])

OUT:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 4: tn+0
Reg 5: tm+0
Reg 12: vsd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:137 tm ] [137])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: vsn
    offset 0
      (reg:SI 1 r1 [ vsn ])
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])


Basic block 10:
IN:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 4: tn+0
Reg 5: tm+0
Reg 12: vsd+0
Variables:
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:137 tm ] [137])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: vsn
    offset 0
      (reg:SI 1 r1 [ vsn ])

OUT:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 4: tn+0
Reg 5: tm+0
Reg 12: vsd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:137 tm ] [137])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: vsn
    offset 0
      (reg:SI 1 r1 [ vsn ])
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])


Basic block 11:
IN:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 4: tn+0
Reg 5: tm+0
Reg 12: vsd+0
Variables:
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:137 tm ] [137])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: vsn
    offset 0
      (reg:SI 1 r1 [ vsn ])

OUT:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 4: tn+0
Reg 5: tm+0
Reg 12: vsd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:137 tm ] [137])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: vsn
    offset 0
      (reg:SI 1 r1 [ vsn ])
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])


Basic block 12:
IN:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 4: tn+0
Reg 5: tm+0
Reg 12: vsd+0
Variables:
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:137 tm ] [137])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: vsn
    offset 0
      (reg:SI 1 r1 [ vsn ])

OUT:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 4: tn+0
Reg 5: tm+0
Reg 12: vsd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:137 tm ] [137])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: vsn
    offset 0
      (reg:SI 1 r1 [ vsn ])
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])


Basic block 13:
IN:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 4: tn+0
Reg 5: tm+0
Reg 12: vsd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:137 tm ] [137])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: vsn
    offset 0
      (reg:SI 1 r1 [ vsn ])
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 12
Reg 1: nan+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 4: tn+0
Reg 5: tm+0
Reg 12: vsd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:137 tm ] [137])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: nan
    offset 0
      (reg/v/f:SI 1 r1 [orig:139 nan ] [139])


Basic block 14:
IN:
Stack adjustment: 12
Reg 1: nan+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 4: tn+0
Reg 5: tm+0
Reg 12: vsd+0
Variables:
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:137 tm ] [137])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: nan
    offset 0
      (reg/v/f:SI 1 r1 [orig:139 nan ] [139])

OUT:
Stack adjustment: 12
Reg 1: nan+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 4: tn+0
Reg 5: tm+0
Reg 12: vsd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:137 tm ] [137])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: nan
    offset 0
      (reg/v/f:SI 1 r1 [orig:139 nan ] [139])


Basic block 15:
IN:
Stack adjustment: 12
Reg 1: nan+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 4: tn+0
Reg 5: tm+0
Reg 12: vsd+0
Variables:
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:137 tm ] [137])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: nan
    offset 0
      (reg/v/f:SI 1 r1 [orig:139 nan ] [139])

OUT:
Stack adjustment: 12
Reg 1: nan+0
Reg 2: vsm+0
Reg 4: tn+0
Reg 5: tm+0
Reg 12: vsd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:137 tm ] [137])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: nan
    offset 0
      (reg/v/f:SI 1 r1 [orig:139 nan ] [139])


Basic block 16:
IN:
Stack adjustment: 12
Reg 1: nan+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 4: tn+0
Reg 5: tm+0
Reg 12: vsd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:137 tm ] [137])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: nan
    offset 0
      (reg/v/f:SI 1 r1 [orig:139 nan ] [139])

OUT:
Stack adjustment: 12
Reg 1: nan+0
Reg 2: vsm+0
Reg 4: tn+0
Reg 5: tm+0
Reg 12: vsd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:137 tm ] [137])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: nan
    offset 0
      (reg/v/f:SI 1 r1 [orig:139 nan ] [139])


Basic block 17:
IN:
Stack adjustment: 12
Reg 1: nan+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 4: tn+0
Reg 5: tm+0
Reg 12: vsd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:137 tm ] [137])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: nan
    offset 0
      (reg/v/f:SI 1 r1 [orig:139 nan ] [139])

OUT:
Stack adjustment: 12
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 4: tn+0
Reg 5: tm+0
Reg 12: vsd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 4 r4 [orig:138 tn ] [138])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:137 tm ] [137])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])


18 basic blocks, 26 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 12 [ip] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 12 [ip] 13 [sp] 24 [cc]
;; live  kill	

Successors:  3 [28.0%]  (fallthru) 5 [72.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 2800, maybe hot.
Predecessors:  2 [28.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 4 [r4] 24 [cc]
;; live  kill	

Successors:  4 [50.0%]  (fallthru) 7 [50.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 1400, maybe hot.
Predecessors:  3 [50.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

Successors:  7 [100.0%] 
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 7200, maybe hot.
Predecessors:  2 [72.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

Successors:  7 [50.0%]  6 [50.0%]  (fallthru)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 3600, maybe hot.
Predecessors:  5 [50.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

Successors:  7 [100.0%]  (fallthru)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  6 [100.0%]  (fallthru) 5 [50.0%]  3 [50.0%]  4 [100.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	

Successors:  13 [15.0%]  8 [85.0%]  (fallthru)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 8500, maybe hot.
Predecessors:  7 [85.0%]  (fallthru)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

Successors:  9 [28.0%]  (fallthru) 11 [72.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 2380, maybe hot.
Predecessors:  8 [28.0%]  (fallthru)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 5 [r5] 24 [cc]
;; live  kill	

Successors:  10 [50.0%]  (fallthru) 13 [50.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 1190, maybe hot.
Predecessors:  9 [50.0%]  (fallthru)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 5 [r5] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	

Successors:  13 [100.0%] 
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 6120, maybe hot.
Predecessors:  8 [72.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	

Successors:  13 [50.0%]  12 [50.0%]  (fallthru)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 3060, maybe hot.
Predecessors:  11 [50.0%]  (fallthru)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 5 [r5] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	

Successors:  13 [100.0%]  (fallthru)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  12 [100.0%]  (fallthru) 11 [50.0%]  7 [15.0%]  9 [50.0%]  10 [100.0%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 24 [cc]
;; live  kill	

Successors:  14 [50.0%]  (fallthru) 17 [50.0%] 
;; lr  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  13 [50.0%]  (fallthru)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  16 [28.0%]  15 [72.0%]  (fallthru)
;; lr  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 3600, maybe hot.
Predecessors:  14 [72.0%]  (fallthru)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

Successors:  16 [100.0%]  (fallthru)
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  14 [28.0%]  15 [100.0%]  (fallthru)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

Successors:  17 [100.0%]  (fallthru)
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


Basic block 17 , prev 16, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  16 [100.0%]  (fallthru) 13 [50.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 24 [cc]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]


Basic block 1 , prev 17, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  17 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_propagate_nan

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,12u} r1={4d,10u,3d} r2={1d,6u,1d} r3={5d,5u} r4={7d,10u} r5={8d,10u} r12={1d,2u} r13={2d,18u} r14={1d,2u} r24={17d,24u} 
;;    total ref usage 156{53d,99u,4e} in 58{58 regular + 0 call} insns.
(note 1 0 262 NOTE_INSN_DELETED)

(note 262 1 263 2 ( vsd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ vsd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 263 262 264 2 ( vsn (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ vsn ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 264 263 265 2 ( vsm (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ vsm ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 265 264 7 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 12 [ip] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 12 [ip] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 265 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 10 2 NOTE_INSN_FUNCTION_BEG)

(note 10 6 247 2 NOTE_INSN_DELETED)

(insn/f:TI 247 10 248 2 arch/arm/vfp/vfpsingle.c:217 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -12 [0xfffffffffffffff4])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                    (reg:SI 4 r4))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [0 S4 A32])
                    (reg:SI 5 r5))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 8 [0x8])) [0 S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))

(note 248 247 2 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 2 248 9 2 arch/arm/vfp/vfpsingle.c:217 (set (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
        (reg:SI 0 r0 [ vsd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ vsd ])
        (nil)))

(insn:TI 9 2 266 2 arch/arm/vfp/vfp.h:231 (set (reg:SI 0 r0 [orig:135 D.5510 ] [135])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 1 r1 [orig:143 vsn ] [143]) [0 <variable>.exponent+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(note 266 9 11 2 ( vsd (expr_list:REG_DEP_TRUE (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 11 266 12 2 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:135 D.5510 ] [135])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 12 11 13 2 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  5 [72.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  2 [28.0%]  (fallthru)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 14 13 15 3 arch/arm/vfp/vfp.h:232 (set (reg:SI 0 r0 [orig:136 D.5509 ] [136])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 1 r1 [orig:143 vsn ] [143])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 15 14 18 3 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:136 D.5509 ] [136])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 18 15 267 3 arch/arm/vfp/vfp.h:233 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 4 r4 [orig:138 tn ] [138])
            (const_int 8 [0x8]))) 2345 {neon_vornv2di+78} (nil))

(note 267 18 16 3 ( tn (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:138 tn ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 16 267 22 3 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 55)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 4 7)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  3 [50.0%]  (fallthru)
(note 22 16 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 23 22 24 4 NOTE_INSN_DELETED)

(insn:TI 24 23 209 4 arch/arm/vfp/vfp.h:234 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 0 r0 [orig:136 D.5509 ] [136])
                (const_int 1 [0x1])
                (const_int 29 [0x1d]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 0 r0 [orig:136 D.5509 ] [136])
        (nil)))

(insn:TI 209 24 258 4 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 4 r4 [orig:138 tn ] [138])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(jump_insn 258 209 259 4 (set (pc)
        (label_ref 55)) -1 (nil))
;; End of basic block 4 -> ( 7)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  7 [100.0%] 

(barrier 259 258 268)

(note 268 259 35 5 ( tn (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  2 [72.0%] 
(code_label 35 268 36 5 2 "" [1 uses])

(note 36 35 37 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 37 36 40 5 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:135 D.5510 ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [orig:135 D.5510 ] [135])
        (nil)))

(insn:TI 40 37 269 5 arch/arm/vfp/vfp.h:230 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 4 r4 [orig:138 tn ] [138])
            (const_int 1 [0x1]))) 2345 {neon_vornv2di+78} (nil))

(note 269 40 38 5 ( tn (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:138 tn ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 38 269 44 5 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 55)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 7 6)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  7 [50.0%] 
;; Succ edge  6 [50.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 44 38 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 46 44 45 6 NOTE_INSN_DELETED)

(insn:TI 45 46 270 6 arch/arm/vfp/vfp.h:239 (set (reg:SI 4 r4 [orig:148 <variable>.significand ] [148])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 1 r1 [orig:143 vsn ] [143])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 1 r1 [orig:143 vsn ] [143])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (nil)))

(note 270 45 244 6 ( tn (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 244 270 245 6 arch/arm/vfp/vfp.h:242 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 4 r4 [orig:148 <variable>.significand ] [148])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 245 244 271 6 arch/arm/vfp/vfp.h:242 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 4 r4 [orig:138 tn ] [138])
            (const_int 3 [0x3]))) 2345 {neon_vornv2di+78} (nil))

(note 271 245 246 6 ( tn (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:138 tn ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 246 271 55 6 arch/arm/vfp/vfp.h:242 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 4 r4 [orig:138 tn ] [138])
            (const_int 5 [0x5]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 6 5 3 4) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  5 [50.0%] 
;; Pred edge  3 [50.0%] 
;; Pred edge  4 [100.0%] 
(code_label 55 246 56 7 4 "" [3 uses])

(note 56 55 57 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 57 56 60 7 arch/arm/vfp/vfpsingle.c:223 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 2 r2 [orig:144 vsm ] [144])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 60 57 272 7 arch/arm/vfp/vfpsingle.c:219 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 5 r5 [orig:137 tm ] [137])
            (reg/v/f:SI 2 r2 [orig:144 vsm ] [144]))) 2345 {neon_vornv2di+78} (nil))

(note 272 60 58 7 ( tm (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:137 tm ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 58 272 64 7 arch/arm/vfp/vfpsingle.c:223 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 111)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil))))
;; End of basic block 7 -> ( 13 8)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  13 [15.0%] 
;; Succ edge  8 [85.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

;; Pred edge  7 [85.0%]  (fallthru)
(note 64 58 66 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 66 64 65 8 NOTE_INSN_DELETED)

(insn:TI 65 66 67 8 arch/arm/vfp/vfp.h:231 (set (reg:SI 0 r0 [orig:133 D.5516 ] [133])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 2 r2 [orig:144 vsm ] [144]) [0 <variable>.exponent+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn:TI 67 65 68 8 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:133 D.5516 ] [133])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 68 67 69 8 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 91)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 8 -> ( 9 11)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  9 [28.0%]  (fallthru)
;; Succ edge  11 [72.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  8 [28.0%]  (fallthru)
(note 69 68 70 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 70 69 71 9 arch/arm/vfp/vfp.h:232 (set (reg:SI 0 r0 [orig:134 D.5515 ] [134])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:144 vsm ] [144])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 71 70 74 9 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:134 D.5515 ] [134])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 74 71 72 9 arch/arm/vfp/vfp.h:233 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 5 r5 [orig:137 tm ] [137])
            (const_int 8 [0x8]))) 2345 {neon_vornv2di+78} (nil))

(jump_insn:TI 72 74 78 9 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 111)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9 -> ( 10 13)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  10 [50.0%]  (fallthru)
;; Succ edge  13 [50.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 5 [r5] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  9 [50.0%]  (fallthru)
(note 78 72 79 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note 79 78 80 10 NOTE_INSN_DELETED)

(insn:TI 80 79 213 10 arch/arm/vfp/vfp.h:234 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 0 r0 [orig:134 D.5515 ] [134])
                (const_int 1 [0x1])
                (const_int 29 [0x1d]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 0 r0 [orig:134 D.5515 ] [134])
        (nil)))

(insn:TI 213 80 260 10 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 5 r5 [orig:137 tm ] [137])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(jump_insn 260 213 261 10 (set (pc)
        (label_ref 111)) -1 (nil))
;; End of basic block 10 -> ( 13)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  13 [100.0%] 

(barrier 261 260 91)

;; Start of basic block ( 8) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  8 [72.0%] 
(code_label 91 261 92 11 10 "" [1 uses])

(note 92 91 93 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 93 92 96 11 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:133 D.5516 ] [133])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [orig:133 D.5516 ] [133])
        (nil)))

(insn:TI 96 93 94 11 arch/arm/vfp/vfp.h:230 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 5 r5 [orig:137 tm ] [137])
            (const_int 1 [0x1]))) 2345 {neon_vornv2di+78} (nil))

(jump_insn:TI 94 96 100 11 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 111)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11 -> ( 13 12)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  13 [50.0%] 
;; Succ edge  12 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 5 [r5] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  11 [50.0%]  (fallthru)
(note 100 94 102 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 102 100 101 12 NOTE_INSN_DELETED)

(insn:TI 101 102 273 12 arch/arm/vfp/vfp.h:239 (set (reg:SI 5 r5 [orig:151 <variable>.significand ] [151])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:144 vsm ] [144])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:144 vsm ] [144])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (nil)))

(note 273 101 241 12 ( tm (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 241 273 242 12 arch/arm/vfp/vfp.h:242 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 5 r5 [orig:151 <variable>.significand ] [151])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 242 241 274 12 arch/arm/vfp/vfp.h:242 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 5 r5 [orig:137 tm ] [137])
            (const_int 3 [0x3]))) 2345 {neon_vornv2di+78} (nil))

(note 274 242 243 12 ( tm (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:137 tm ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 243 274 111 12 arch/arm/vfp/vfp.h:242 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 5 r5 [orig:137 tm ] [137])
            (const_int 5 [0x5]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 12 -> ( 13)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 12 11 7 9 10) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 24 [cc]
;; live  kill	

;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  11 [50.0%] 
;; Pred edge  7 [15.0%] 
;; Pred edge  9 [50.0%] 
;; Pred edge  10 [100.0%] 
(code_label 111 243 112 13 9 "" [4 uses])

(note 112 111 113 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note 113 112 114 13 NOTE_INSN_DELETED)

(insn:TI 114 113 117 13 arch/arm/vfp/vfpsingle.c:226 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 3 r3 [orig:145 fpscr ] [145])
                (const_int 1 [0x1])
                (const_int 25 [0x19]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:145 fpscr ] [145])
        (nil)))

(insn:TI 117 114 275 13 arch/arm/vfp/vfpsingle.c:230 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))) 2345 {neon_vornv2di+78} (nil))

(note 275 117 276 13 ( vsn (nil)) NOTE_INSN_VAR_LOCATION)

(note 276 275 115 13 ( nan (expr_list:REG_DEP_TRUE (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 115 276 122 13 arch/arm/vfp/vfpsingle.c:226 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 149)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 13 -> ( 14 17)
;; lr  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  14 [50.0%]  (fallthru)
;; Succ edge  17 [50.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  13 [50.0%]  (fallthru)
(note 122 115 123 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 123 122 124 14 arch/arm/vfp/vfpsingle.c:237 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:138 tn ] [138])
            (const_int 48 [0x30]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 124 123 125 14 arch/arm/vfp/vfpsingle.c:237 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 144)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 14 -> ( 16 15)
;; lr  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  16 [28.0%] 
;; Succ edge  15 [72.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  14 [72.0%]  (fallthru)
(note 125 124 126 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(note 126 125 127 15 NOTE_INSN_DELETED)

(note 127 126 129 15 NOTE_INSN_DELETED)

(note 129 127 130 15 NOTE_INSN_DELETED)

(note 130 129 132 15 NOTE_INSN_DELETED)

(note 132 130 133 15 NOTE_INSN_DELETED)

(note 133 132 238 15 NOTE_INSN_DELETED)

(insn:TI 238 133 277 15 arch/arm/vfp/vfpsingle.c:237 discrim 2 (parallel [
            (set (reg:SI 3 r3 [160])
                (ne:SI (reg/v:SI 5 r5 [orig:137 tm ] [137])
                    (const_int 48 [0x30])))
            (clobber (reg:CC 24 cc))
        ]) 278 {*compare_scc} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(note 277 238 239 15 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(insn 239 277 240 15 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:138 tn ] [138])
            (const_int 16 [0x10]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 240 239 135 15 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:SI 3 r3 [160])
        (if_then_else:SI (eq:SI (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 3 r3 [160])
            (const_int 0 [0x0]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn:TI 135 240 138 15 arch/arm/vfp/vfpsingle.c:237 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [160])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [160])
        (nil)))

(insn:TI 138 135 278 15 arch/arm/vfp/vfpsingle.c:237 discrim 2 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
            (reg/v/f:SI 2 r2 [orig:144 vsm ] [144]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg/v/f:SI 2 r2 [orig:144 vsm ] [144])
            (nil))))
;; End of basic block 15 -> ( 16)
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  16 [100.0%]  (fallthru)

(note 278 138 144 16 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 14 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  14 [28.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 144 278 145 16 18 "" [1 uses])

(note 145 144 146 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 146 145 279 16 arch/arm/vfp/vfpsingle.c:244 (set (reg:SI 3 r3 [orig:161 <variable>.significand ] [161])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (nil)))

(note 279 146 147 16 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 147 279 148 16 arch/arm/vfp/vfpsingle.c:244 (set (reg:SI 3 r3 [162])
        (ior:SI (reg:SI 3 r3 [orig:161 <variable>.significand ] [161])
            (const_int 536870912 [0x20000000]))) 89 {*arm_iorsi3} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (nil)))

(insn 148 147 280 16 arch/arm/vfp/vfpsingle.c:244 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 3 r3 [162])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [162])
        (nil)))
;; End of basic block 16 -> ( 17)
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  17 [100.0%]  (fallthru)

(note 280 148 149 17 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 16 13) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 24 [cc]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	

;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  13 [50.0%] 
(code_label 149 280 150 17 16 "" [1 uses])

(note 150 149 155 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note 155 150 156 17 NOTE_INSN_DELETED)

(note 156 155 158 17 NOTE_INSN_DELETED)

(note 158 156 159 17 NOTE_INSN_DELETED)

(note 159 158 161 17 NOTE_INSN_DELETED)

(note 161 159 162 17 NOTE_INSN_DELETED)

(note 162 161 163 17 NOTE_INSN_DELETED)

(note 163 162 217 17 NOTE_INSN_DELETED)

(note 217 163 153 17 NOTE_INSN_DELETED)

(insn:TI 153 217 281 17 arch/arm/vfp/vfpsingle.c:247 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/v/f:SI 1 r1 [orig:139 nan ] [139]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/v/f:SI 1 r1 [orig:139 nan ] [139])
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) 190 {*ldmsi2} (nil))

(note 281 153 164 17 ( nan (nil)) NOTE_INSN_VAR_LOCATION)

(insn 164 281 154 17 arch/arm/vfp/vfpsingle.c:252 (set (reg:CC_DEQ 24 cc)
        (compare:CC_DEQ (ior:SI (eq:SI (reg/v:SI 5 r5 [orig:137 tm ] [137])
                    (const_int 48 [0x30]))
                (eq:SI (reg/v:SI 4 r4 [orig:138 tn ] [138])
                    (const_int 48 [0x30])))
            (const_int 0 [0x0]))) 285 {*cmp_ior} (nil))

(insn:TI 154 164 179 17 arch/arm/vfp/vfpsingle.c:247 (parallel [
            (set (mem/s:SI (reg/v/f:SI 12 ip [orig:142 vsd ] [142]) [0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg/v/f:SI 12 ip [orig:142 vsd ] [142])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil)))))

(insn 179 154 185 17 arch/arm/vfp/vfpsingle.c:253 (set (reg/i:SI 0 r0)
        (if_then_else:SI (ne (reg:CC_DEQ 24 cc)
                (const_int 0 [0x0]))
            (const_int 1 [0x1])
            (const_int 256 [0x100]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_DEQ 24 cc)
        (nil)))

(insn 185 179 249 17 arch/arm/vfp/vfpsingle.c:253 (use (reg/i:SI 0 r0)) -1 (nil))

(note 249 185 250 17 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 250 249 251 17 arch/arm/vfp/vfpsingle.c:253 (return) 260 {return} (nil))
;; End of basic block 17 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 251 250 236)

(note 236 251 237 NOTE_INSN_DELETED)

(note 237 236 0 NOTE_INSN_DELETED)


;; Function vfp_single_multiply (vfp_single_multiply)[0:174]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: vsd+0
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Variables:
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: vsd
    offset 0
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg:SI 1 r1 [ vsn ])

OUT:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 12: vsd+0
Variables:
  name: vsm
    offset 0
      (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
  name: vsn
    offset 0
      (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])


Basic block 3:
IN:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 12: vsd+0
Variables:
  name: vsm
    offset 0
      (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
  name: vsn
    offset 0
      (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])

OUT:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 12: vsd+0
Variables:
  name: vsm
    offset 0
      (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
  name: vsn
    offset 0
      (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])


Basic block 4:
IN:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 12: vsd+0
Variables:
  name: vsm
    offset 0
      (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
  name: vsn
    offset 0
      (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])

OUT:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 12: vsd+0
Variables:
  name: vsm
    offset 0
      (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
  name: vsn
    offset 0
      (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])


Basic block 5:
IN:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 12: vsd+0
Variables:
  name: vsm
    offset 0
      (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
  name: vsn
    offset 0
      (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])

OUT:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 12: vsd+0
Variables:
  name: vsm
    offset 0
      (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
  name: vsn
    offset 0
      (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])


Basic block 6:
IN:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 12: vsd+0
Variables:
  name: vsm
    offset 0
      (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
  name: vsn
    offset 0
      (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])

OUT:
Stack adjustment: 12


Basic block 7:
IN:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 12: vsd+0
Variables:
  name: vsm
    offset 0
      (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
  name: vsn
    offset 0
      (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])

OUT:
Stack adjustment: 12
Reg 12: vsd+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:140 vsd ] [140])


Basic block 8:
IN:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Reg 12: vsd+0
Variables:
  name: vsm
    offset 0
      (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
  name: vsn
    offset 0
      (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])

OUT:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 12: vsd+0
Variables:
  name: vsm
    offset 0
      (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
  name: vsn
    offset 0
      (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])


Basic block 9:
IN:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0
Reg 12: vsd+0
Variables:
  name: vsm
    offset 0
      (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
  name: vsn
    offset 0
      (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])

OUT:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: v+0
Reg 12: vsd+0
Variables:
  name: v
    offset 0
      (reg/v:SI 2 r2 [orig:137 v ] [137])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
  name: vsn
    offset 0
      (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])


Basic block 10:
IN:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: vsm+0 v+0
Reg 12: vsd+0
Variables:
  name: vsn
    offset 0
      (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
  name: vsm
    offset 0
      (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
  name: v
    offset 0
      (reg/v:SI 2 r2 [orig:137 v ] [137])

OUT:
Stack adjustment: 12
Reg 1: vsn+0
Reg 2: v+0 vsm+0
Reg 12: vsd+0
Variables:
  name: vsm
    offset 0
      (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
  name: v
    offset 0
      (reg/v:SI 2 r2 [orig:137 v ] [137])
  name: vsd
    offset 0
      (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
  name: vsn
    offset 0
      (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])


11 basic blocks, 15 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 4 [r4] 12 [ip] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 24 [cc]
;; live  kill	

Successors:  3 [28.0%]  (fallthru) 8 [72.0%] 
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 2800, maybe hot.
Predecessors:  2 [28.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

Successors:  6 [20.7%]  4 [79.3%]  (fallthru)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 2220, maybe hot.
Predecessors:  3 [79.3%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

Successors:  5 [28.0%]  (fallthru) 7 [72.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 622, maybe hot.
Predecessors:  4 [28.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

Successors:  6 [39.0%]  (fallthru) 7 [61.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 822, maybe hot.
Predecessors:  3 [20.7%]  5 [39.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

Successors:  EXIT [100.0%]  (ab,sibcall)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 1978, maybe hot.
Predecessors:  4 [72.0%]  5 [61.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 3 [r3]

Successors:  10 [100.0%] 
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 7200, maybe hot.
Predecessors:  2 [72.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 5 [r5] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3] 5 [r5] 24 [cc]
;; live  kill	

Successors:  9 [61.0%]  (fallthru) 10 [39.0%] 
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 4392, maybe hot.
Predecessors:  8 [61.0%]  (fallthru)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  kill	 24 [cc]

Successors:  10 [100.0%]  (fallthru)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]


Basic block 10 , prev 9, next 1, loop_depth 0, count 0, freq 9178, maybe hot.
Predecessors:  9 [100.0%]  (fallthru) 8 [39.0%]  7 [100.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]


Basic block 1 , prev 10, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  6 [100.0%]  (ab,sibcall) 10 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_multiply

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={16d,22u} r1={5d,11u,1d} r2={7d,18u,2d} r3={9d,9u} r4={7d,9u} r5={2d,4u} r12={2d,10u,1d} r13={2d,12u} r14={1d,3u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={9d,19u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 291{170d,117u,4e} in 59{58 regular + 1 call} insns.
(note 1 0 144 NOTE_INSN_DELETED)

(note 144 1 145 2 ( vsd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ vsd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 145 144 146 2 ( vsn (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ vsn ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 146 145 147 2 ( vsm (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ vsm ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 147 146 7 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 4 [r4] 12 [ip] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 147 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 26 2 NOTE_INSN_FUNCTION_BEG)

(note 26 6 133 2 NOTE_INSN_DELETED)

(insn/f:TI 133 26 134 2 arch/arm/vfp/vfpsingle.c:836 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 4 r4)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -12 [0xfffffffffffffff4])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 4 r4))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 5 r5))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 8 [0x8])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 134 133 2 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 2 134 9 2 arch/arm/vfp/vfpsingle.c:836 (set (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
        (reg:SI 0 r0 [ vsd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ vsd ])
        (nil)))

(insn:TI 9 2 10 2 arch/arm/vfp/vfpsingle.c:845 (set (reg:SI 4 r4 [orig:144 <variable>.exponent ] [144])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141]) [0 <variable>.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (nil))

(insn:TI 10 9 148 2 arch/arm/vfp/vfpsingle.c:845 (set (reg:SI 0 r0 [orig:145 <variable>.exponent ] [145])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142]) [0 <variable>.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (nil))

(note 148 10 11 2 ( vsd (expr_list:REG_DEP_TRUE (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 11 148 14 2 arch/arm/vfp/vfpsingle.c:845 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 4 r4 [orig:144 <variable>.exponent ] [144])
            (reg:SI 0 r0 [orig:145 <variable>.exponent ] [145]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 4 r4 [orig:144 <variable>.exponent ] [144])
        (nil)))

(insn:TI 14 11 15 2 arch/arm/vfp/vfpsingle.c:845 (cond_exec (lt (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v/f:SI 0 r0 [orig:133 vsn.241 ] [133])
            (reg/v/f:SI 1 r1 [orig:141 vsn ] [141]))) 2345 {neon_vornv2di+78} (nil))

(insn 15 14 149 2 arch/arm/vfp/vfpsingle.c:847 (cond_exec (lt (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
            (reg/v/f:SI 2 r2 [orig:142 vsm ] [142]))) 2345 {neon_vornv2di+78} (nil))

(note 149 15 16 2 ( vsn (expr_list:REG_DEP_TRUE (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 16 149 150 2 arch/arm/vfp/vfpsingle.c:848 (cond_exec (lt (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
            (reg/v/f:SI 0 r0 [orig:133 vsn.241 ] [133]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:133 vsn.241 ] [133])
            (nil))))

(note 150 16 21 2 ( vsm (expr_list:REG_DEP_TRUE (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 21 150 19 2 arch/arm/vfp/vfpsingle.c:852 (set (reg:SI 0 r0 [orig:149 <variable>.sign ] [149])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn:TI 19 21 23 2 arch/arm/vfp/vfpsingle.c:852 (set (reg:SI 4 r4 [orig:147 <variable>.sign ] [147])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn:TI 23 19 24 2 arch/arm/vfp/vfpsingle.c:852 (set (reg:SI 0 r0 [150])
        (xor:SI (reg:SI 4 r4 [orig:147 <variable>.sign ] [147])
            (reg:SI 0 r0 [orig:149 <variable>.sign ] [149]))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 4 r4 [orig:147 <variable>.sign ] [147])
        (nil)))

(insn 24 23 25 2 arch/arm/vfp/vfpsingle.c:852 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
                (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
        (reg:HI 0 r0 [150])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 0 r0 [150])
        (nil)))

(insn:TI 25 24 27 2 arch/arm/vfp/vfpsingle.c:857 (set (reg:SI 4 r4 [orig:136 temp.232 ] [136])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141]) [0 <variable>.exponent+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn:TI 27 25 28 2 arch/arm/vfp/vfpsingle.c:857 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 4 r4 [orig:136 temp.232 ] [136])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 28 27 29 2 arch/arm/vfp/vfpsingle.c:857 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 77)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 2 -> ( 3 8)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  8 [72.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

;; Pred edge  2 [28.0%]  (fallthru)
(note 29 28 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 30 29 31 3 arch/arm/vfp/vfpsingle.c:858 (set (reg:SI 0 r0 [orig:152 <variable>.significand ] [152])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (nil)))

(insn:TI 31 30 32 3 arch/arm/vfp/vfpsingle.c:858 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:152 <variable>.significand ] [152])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [orig:152 <variable>.significand ] [152])
        (nil)))

(jump_insn:TI 32 31 33 3 arch/arm/vfp/vfpsingle.c:858 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 42)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2071 [0x817])
            (nil))))
;; End of basic block 3 -> ( 6 4)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  6 [20.7%] 
;; Succ edge  4 [79.3%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

;; Pred edge  3 [79.3%]  (fallthru)
(note 33 32 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 35 33 34 4 NOTE_INSN_DELETED)

(insn:TI 34 35 36 4 arch/arm/vfp/vfpsingle.c:858 discrim 1 (set (reg:SI 0 r0 [orig:135 temp.233 ] [135])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142]) [0 <variable>.exponent+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn:TI 36 34 37 4 arch/arm/vfp/vfpsingle.c:858 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:135 temp.233 ] [135])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 37 36 38 4 arch/arm/vfp/vfpsingle.c:858 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 4 -> ( 5 7)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  5 [28.0%]  (fallthru)
;; Succ edge  7 [72.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  4 [28.0%]  (fallthru)
(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 39 38 40 5 arch/arm/vfp/vfpsingle.c:858 (set (reg:SI 4 r4 [orig:154 <variable>.significand ] [154])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (nil)))

(insn:TI 40 39 41 5 arch/arm/vfp/vfpsingle.c:858 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 4 r4 [orig:154 <variable>.significand ] [154])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 41 40 42 5 arch/arm/vfp/vfpsingle.c:858 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  6 [39.0%]  (fallthru)
;; Succ edge  7 [61.0%] 

;; Start of basic block ( 3 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  3 [20.7%] 
;; Pred edge  5 [39.0%]  (fallthru)
(code_label 42 41 43 6 28 "" [1 uses])

(note 43 42 44 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 44 43 138 6 arch/arm/vfp/vfpsingle.c:859 (set (reg:SI 0 r0)
        (reg/v/f:SI 12 ip [orig:140 vsd ] [140])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
        (nil)))

(note 138 44 139 6 NOTE_INSN_EPILOGUE_BEG)

(insn 139 138 48 6 arch/arm/vfp/vfpsingle.c:889 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) 322 {sibcall_epilogue} (nil))

(call_insn/j:TI 48 139 154 6 arch/arm/vfp/vfpsingle.c:859 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 154 48 153 6 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(note 153 154 152 6 ( vsm (nil)) NOTE_INSN_VAR_LOCATION)

(note 152 153 151 6 ( vsn (nil)) NOTE_INSN_VAR_LOCATION)

(note 151 152 49 6 ( vsd (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 6 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 49 151 155)

(note 155 49 156 7 ( vsd (expr_list:REG_DEP_TRUE (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 156 155 157 7 ( vsn (expr_list:REG_DEP_TRUE (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 157 156 158 7 ( vsm (expr_list:REG_DEP_TRUE (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 158 157 51 7 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 4 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	 3 [r3]

;; Pred edge  4 [72.0%] 
;; Pred edge  5 [61.0%] 
(code_label 51 158 52 7 29 "" [2 uses])

(note 52 51 55 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 55 52 54 7 NOTE_INSN_DELETED)

(insn:TI 54 55 159 7 arch/arm/vfp/vfpsingle.c:860 (set (reg:SI 3 r3 [orig:157 <variable>.significand ] [157])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 159 54 53 7 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(insn 53 159 56 7 arch/arm/vfp/vfpsingle.c:860 (set (reg:SI 0 r0 [orig:155 temp.233 ] [155])
        (sign_extend:SI (reg:HI 0 r0 [orig:135 temp.233 ] [135]))) 155 {*arm_extendhisi2_v6} (nil))

(insn:TI 56 53 72 7 arch/arm/vfp/vfpsingle.c:860 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (ior:SI (reg:SI 0 r0 [orig:155 temp.233 ] [155])
                        (reg:SI 3 r3 [orig:157 <variable>.significand ] [157]))
                    (const_int 0 [0x0])))
            (clobber (reg:SI 3 r3))
        ]) 92 {*iorsi3_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:157 <variable>.significand ] [157])
        (nil)))

(insn:TI 72 56 132 7 arch/arm/vfp/vfpsingle.c:865 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 3 r3 [163])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn 132 72 160 7 arch/arm/vfp/vfpsingle.c:864 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:HI 2 r2)
            (const_int 255 [0xff]))) 2348 {neon_vornv2di+81} (nil))

(note 160 132 59 7 ( vsm (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 59 160 64 7 arch/arm/vfp/vfpsingle.c:861 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/f:SI 2 r2 [158])
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))) 2345 {neon_vornv2di+78} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 64 59 73 7 arch/arm/vfp/vfpsingle.c:862 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 3 r3 [orig:138 D.4941 ] [138])
            (const_int 1 [0x1]))) 2345 {neon_vornv2di+78} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn:TI 73 64 71 7 arch/arm/vfp/vfpsingle.c:865 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (mem/s/j:SI (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
                    (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
            (reg:SI 3 r3 [163]))) 2345 {neon_vornv2di+78} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 71 73 62 7 arch/arm/vfp/vfpsingle.c:864 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (mem/s/j:HI (reg/v/f:SI 12 ip [orig:140 vsd ] [140]) [0 <variable>.exponent+0 S2 A32])
            (reg:HI 2 r2))) 2348 {neon_vornv2di+81} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_DEAD (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
            (expr_list:REG_DEAD (reg:HI 2 r2)
                (expr_list:REG_EQUAL (const_int 255 [0xff])
                    (nil))))))

(insn:TI 62 71 161 7 arch/arm/vfp/vfpsingle.c:861 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (parallel [
                (set (reg:SI 0 r0)
                    (mem/s/c:SI (reg/f:SI 2 r2 [158]) [0 vfp_single_default_qnan+0 S4 A32]))
                (set (reg:SI 1 r1)
                    (mem/s/c:SI (plus:SI (reg/f:SI 2 r2 [158])
                            (const_int 4 [0x4])) [0 vfp_single_default_qnan+4 S4 A32]))
            ])) 2357 {neon_vornv2di+90} (nil))

(note 161 62 63 7 ( vsn (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 63 161 142 7 arch/arm/vfp/vfpsingle.c:861 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (parallel [
                (set (mem/s:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140]) [0 S4 A32])
                    (reg:SI 0 r0))
                (set (mem/s:SI (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
                            (const_int 4 [0x4])) [0 S4 A32])
                    (reg:SI 1 r1))
            ])) 2363 {neon_vornv2di+96} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil))))

(jump_insn 142 63 143 7 arch/arm/vfp/vfpsingle.c:866 (set (pc)
        (label_ref 108)) -1 (nil))
;; End of basic block 7 -> ( 10)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]


;; Succ edge  10 [100.0%] 

(barrier 143 142 162)

(note 162 143 163 8 ( vsn (expr_list:REG_DEP_TRUE (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 163 162 164 8 ( vsm (expr_list:REG_DEP_TRUE (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 164 163 77 8 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 5 [r5] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3] 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  2 [72.0%] 
(code_label 77 164 78 8 27 "" [1 uses])

(note 78 77 82 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 82 78 79 8 NOTE_INSN_DELETED)

(insn:TI 79 82 165 8 arch/arm/vfp/vfpsingle.c:873 (set (reg:SI 3 r3 [orig:134 temp.235 ] [134])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142]) [0 <variable>.exponent+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(note 165 79 81 8 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 81 165 80 8 arch/arm/vfp/vfpsingle.c:873 (set (reg:SI 0 r0 [orig:166 <variable>.significand ] [166])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (nil)))

(insn:TI 80 81 83 8 arch/arm/vfp/vfpsingle.c:873 (set (reg:SI 5 r5 [orig:164 temp.235 ] [164])
        (sign_extend:SI (reg:HI 3 r3 [orig:134 temp.235 ] [134]))) 155 {*arm_extendhisi2_v6} (nil))

(insn:TI 83 80 90 8 arch/arm/vfp/vfpsingle.c:873 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (ior:SI (reg:SI 5 r5 [orig:164 temp.235 ] [164])
                        (reg:SI 0 r0 [orig:166 <variable>.significand ] [166]))
                    (const_int 0 [0x0])))
            (set (reg:SI 0 r0 [165])
                (ior:SI (reg:SI 5 r5 [orig:164 temp.235 ] [164])
                    (reg:SI 0 r0 [orig:166 <variable>.significand ] [166])))
        ]) 91 {*iorsi3_compare0} (nil))

(insn 90 83 91 8 arch/arm/vfp/vfpsingle.c:875 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (mem/s/j:SI (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
                    (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
            (reg:SI 0 r0 [165]))) 2345 {neon_vornv2di+78} (nil))

(insn:TI 91 90 88 8 arch/arm/vfp/vfpsingle.c:876 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 3 r3 [orig:138 D.4941 ] [138])
            (reg:SI 0 r0 [165]))) 2345 {neon_vornv2di+78} (nil))

(insn 88 91 84 8 arch/arm/vfp/vfpsingle.c:874 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (mem/s/j:HI (reg/v/f:SI 12 ip [orig:140 vsd ] [140]) [0 <variable>.exponent+0 S2 A32])
            (reg:HI 0 r0 [165]))) 2348 {neon_vornv2di+81} (expr_list:REG_DEAD (reg:HI 0 r0 [165])
        (nil)))

(jump_insn:TI 84 88 95 8 arch/arm/vfp/vfpsingle.c:873 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 108)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  9 [61.0%]  (fallthru)
;; Succ edge  10 [39.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  kill	 24 [cc]

;; Pred edge  8 [61.0%]  (fallthru)
(note 95 84 98 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 98 95 107 9 arch/arm/vfp/vfpsingle.c:884 (set (reg:SI 4 r4 [172])
        (plus:SI (reg:SI 4 r4 [orig:136 temp.232 ] [136])
            (reg:SI 3 r3 [orig:134 temp.235 ] [134]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:134 temp.235 ] [134])
        (nil)))

(insn 107 98 100 9 arch/arm/vfp/vfpsingle.c:888 (set (reg:SI 3 r3 [orig:138 D.4941 ] [138])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 100 107 101 9 arch/arm/vfp/vfpsingle.c:884 (set (reg:SI 4 r4 [174])
        (plus:SI (reg:SI 4 r4 [172])
            (const_int -125 [0xffffffffffffff83]))) 4 {*arm_addsi3} (nil))

(insn 101 100 102 9 arch/arm/vfp/vfpsingle.c:884 (set (mem/s/j:HI (reg/v/f:SI 12 ip [orig:140 vsd ] [140]) [0 <variable>.exponent+0 S2 A32])
        (reg:HI 4 r4 [174])) 176 {*movhi_insn_arch4} (nil))

(insn:TI 102 101 103 9 arch/arm/vfp/vfp.h:38 (set (reg:SI 0 r0 [orig:176 <variable>.significand ] [176])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
        (nil)))

(insn:TI 103 102 166 9 arch/arm/vfp/vfp.h:38 (set (reg:SI 2 r2 [orig:177 <variable>.significand ] [177])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 1 r1 [orig:141 vsn ] [141])
        (nil)))

(note 166 103 104 9 ( vsm (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 104 166 105 9 arch/arm/vfp/vfp.h:38 (set (reg:DI 0 r0 [175])
        (mult:DI (zero_extend:DI (reg:SI 0 r0 [orig:176 <variable>.significand ] [176]))
            (zero_extend:DI (reg:SI 2 r2 [orig:177 <variable>.significand ] [177])))) 51 {*umulsidi3_v6} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:177 <variable>.significand ] [177])
        (nil)))

(insn:TI 105 104 167 9 arch/arm/vfp/vfp.h:38 (parallel [
            (set (reg/v:SI 2 r2 [orig:137 v ] [137])
                (asm_operands:SI ("cmp	%Q1, #1		@ vfp_hi64to32jamming
	movcc	%0, %R1
	orrcs	%0, %R1, #1") ("=r") 0 [
                        (reg:DI 0 r0 [175])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                    ] 1586691))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
                    (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
            (nil))))

(note 167 105 106 9 ( v (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:137 v ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 106 167 168 9 arch/arm/vfp/vfpsingle.c:885 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg/v:SI 2 r2 [orig:137 v ] [137])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 12 ip [orig:140 vsd ] [140])
        (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:137 v ] [137])
            (nil))))
;; End of basic block 9 -> ( 10)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]


;; Succ edge  10 [100.0%]  (fallthru)

(note 168 106 108 10 ( vsm (expr_list:REG_DEP_TRUE (reg/v/f:SI 2 r2 [orig:142 vsm ] [142])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 9 8 7) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  8 [39.0%] 
;; Pred edge  7 [100.0%] 
(code_label 108 168 109 10 31 "" [2 uses])

(note 109 108 114 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 114 109 120 10 arch/arm/vfp/vfpsingle.c:889 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:138 D.4941 ] [138])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:138 D.4941 ] [138])
        (nil)))

(insn 120 114 135 10 arch/arm/vfp/vfpsingle.c:889 (use (reg/i:SI 0 r0)) -1 (nil))

(note 135 120 136 10 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 136 135 137 10 arch/arm/vfp/vfpsingle.c:889 (return) 260 {return} (nil))
;; End of basic block 10 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 137 136 130)

(note 130 137 131 NOTE_INSN_DELETED)

(note 131 130 0 NOTE_INSN_DELETED)


;; Function vfp_single_cpdo (vfp_single_cpdo)[0:185]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: inst+0
Reg 1: fpscr+0
Variables:
  name: inst
    offset 0
      (reg:SI 0 r0 [ inst ])
  name: fpscr
    offset 0
      (reg:SI 1 r1 [ fpscr ])

OUT:
Stack adjustment: 56
Reg 0: inst+0
Reg 1: fpscr+0
Reg 4: dest+0
Reg 6: sn+0
Reg 7: fop+0
Reg 9: fpscr+0
Reg 11: vecstride+0
Variables:
  name: dest
    offset 0
      (reg/v:SI 4 r4 [orig:144 dest ] [144])
  name: sn
    offset 0
      (reg/v:SI 6 r6 [orig:143 sn ] [143])
  name: vecstride
    offset 0
      (reg/v:SI 11 fp [orig:139 vecstride ] [139])
  name: fop
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 fop ] [138])
  name: inst
    offset 0
      (reg:SI 0 r0 [ inst ])
  name: fpscr
    offset 0
      (reg/v:SI 9 r9 [orig:155 fpscr ] [155])
      (reg:SI 1 r1 [ fpscr ])


Basic block 3:
IN:
Stack adjustment: 56
Reg 0: inst+0
Reg 1: fpscr+0
Reg 4: dest+0
Reg 6: sn+0
Reg 7: fop+0
Reg 9: fpscr+0
Reg 11: vecstride+0
Variables:
  name: dest
    offset 0
      (reg/v:SI 4 r4 [orig:144 dest ] [144])
  name: sn
    offset 0
      (reg/v:SI 6 r6 [orig:143 sn ] [143])
  name: vecstride
    offset 0
      (reg/v:SI 11 fp [orig:139 vecstride ] [139])
  name: fop
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 fop ] [138])
  name: inst
    offset 0
      (reg:SI 0 r0 [ inst ])
  name: fpscr
    offset 0
      (reg/v:SI 9 r9 [orig:155 fpscr ] [155])
      (reg:SI 1 r1 [ fpscr ])

OUT:
Stack adjustment: 56
Reg 0: inst+0
Reg 1: fpscr+0
Reg 4: dest+0
Reg 6: sn+0
Reg 7: fop+0
Reg 9: fpscr+0
Reg 11: vecstride+0
Reg 12: veclen+0
Variables:
  name: dest
    offset 0
      (reg/v:SI 4 r4 [orig:144 dest ] [144])
  name: sn
    offset 0
      (reg/v:SI 6 r6 [orig:143 sn ] [143])
  name: veclen
    offset 0
      (reg/v:SI 12 ip [orig:140 veclen ] [140])
  name: vecstride
    offset 0
      (reg/v:SI 11 fp [orig:139 vecstride ] [139])
  name: fop
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 fop ] [138])
  name: inst
    offset 0
      (reg:SI 0 r0 [ inst ])
  name: fpscr
    offset 0
      (reg:SI 1 r1 [orig:155 fpscr ] [155])
      (reg/v:SI 9 r9 [orig:155 fpscr ] [155])


Basic block 4:
IN:
Stack adjustment: 56
Reg 0: inst+0
Reg 1: fpscr+0
Reg 4: dest+0
Reg 6: sn+0
Reg 7: fop+0
Reg 9: fpscr+0
Reg 11: vecstride+0
Reg 12: veclen+0
Variables:
  name: dest
    offset 0
      (reg/v:SI 4 r4 [orig:144 dest ] [144])
  name: sn
    offset 0
      (reg/v:SI 6 r6 [orig:143 sn ] [143])
  name: veclen
    offset 0
      (reg/v:SI 12 ip [orig:140 veclen ] [140])
  name: vecstride
    offset 0
      (reg/v:SI 11 fp [orig:139 vecstride ] [139])
  name: fop
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 fop ] [138])
  name: inst
    offset 0
      (reg:SI 0 r0 [ inst ])
  name: fpscr
    offset 0
      (reg/v:SI 9 r9 [orig:155 fpscr ] [155])
      (reg:SI 1 r1 [ fpscr ])

OUT:
Stack adjustment: 56
Reg 0: inst+0
Reg 1: fpscr+0
Reg 4: dest+0
Reg 6: sn+0
Reg 7: fop+0
Reg 9: fpscr+0
Reg 11: vecstride+0
Reg 12: veclen+0
Variables:
  name: dest
    offset 0
      (reg/v:SI 4 r4 [orig:144 dest ] [144])
  name: sn
    offset 0
      (reg/v:SI 6 r6 [orig:143 sn ] [143])
  name: veclen
    offset 0
      (reg/v:SI 12 ip [orig:140 veclen ] [140])
  name: vecstride
    offset 0
      (reg/v:SI 11 fp [orig:139 vecstride ] [139])
  name: fop
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 fop ] [138])
  name: inst
    offset 0
      (reg:SI 0 r0 [ inst ])
  name: fpscr
    offset 0
      (reg/v:SI 9 r9 [orig:155 fpscr ] [155])
      (reg:SI 1 r1 [ fpscr ])


Basic block 5:
IN:
Stack adjustment: 56
Reg 0: inst+0
Reg 1: fpscr+0
Reg 4: dest+0
Reg 6: sn+0
Reg 7: fop+0
Reg 9: fpscr+0
Reg 11: vecstride+0
Reg 12: veclen+0
Variables:
  name: dest
    offset 0
      (reg/v:SI 4 r4 [orig:144 dest ] [144])
  name: sn
    offset 0
      (reg/v:SI 6 r6 [orig:143 sn ] [143])
  name: veclen
    offset 0
      (reg/v:SI 12 ip [orig:140 veclen ] [140])
  name: vecstride
    offset 0
      (reg/v:SI 11 fp [orig:139 vecstride ] [139])
  name: fop
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 fop ] [138])
  name: inst
    offset 0
      (reg:SI 0 r0 [ inst ])
  name: fpscr
    offset 0
      (reg/v:SI 9 r9 [orig:155 fpscr ] [155])
      (reg:SI 1 r1 [ fpscr ])

OUT:
Stack adjustment: 56
Reg 0: inst+0
Reg 1: fpscr+0
Reg 4: dest+0
Reg 6: sn+0
Reg 7: fop+0
Reg 9: fpscr+0
Reg 10: exceptions+0
Reg 11: vecstride+0
Reg 12: veclen+0
Variables:
  name: exceptions
    offset 0
      (reg/v:SI 10 sl [orig:145 exceptions ] [145])
  name: dest
    offset 0
      (reg/v:SI 4 r4 [orig:144 dest ] [144])
  name: sn
    offset 0
      (reg/v:SI 6 r6 [orig:143 sn ] [143])
  name: veclen
    offset 0
      (reg/v:SI 12 ip [orig:140 veclen ] [140])
  name: vecstride
    offset 0
      (reg/v:SI 11 fp [orig:139 vecstride ] [139])
  name: fop
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 fop ] [138])
  name: inst
    offset 0
      (reg:SI 0 r0 [ inst ])
  name: fpscr
    offset 0
      (reg/v:SI 9 r9 [orig:155 fpscr ] [155])
      (reg:SI 1 r1 [ fpscr ])


Basic block 6:
IN:
Stack adjustment: 56
Reg 0: inst+0
Reg 1: fpscr+0
Reg 4: dest+0
Reg 6: sn+0
Reg 7: fop+0
Reg 9: fpscr+0
Reg 10: exceptions+0
Reg 11: vecstride+0
Reg 12: veclen+0
Variables:
  name: exceptions
    offset 0
      (reg/v:SI 10 sl [orig:145 exceptions ] [145])
  name: dest
    offset 0
      (reg/v:SI 4 r4 [orig:144 dest ] [144])
  name: sn
    offset 0
      (reg/v:SI 6 r6 [orig:143 sn ] [143])
  name: veclen
    offset 0
      (reg/v:SI 12 ip [orig:140 veclen ] [140])
  name: vecstride
    offset 0
      (reg/v:SI 11 fp [orig:139 vecstride ] [139])
  name: fop
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 fop ] [138])
  name: inst
    offset 0
      (reg:SI 0 r0 [ inst ])
  name: fpscr
    offset 0
      (reg/v:SI 9 r9 [orig:155 fpscr ] [155])
      (reg:SI 1 r1 [ fpscr ])

OUT:
Stack adjustment: 56
Reg 1: fpscr+0
Reg 4: dest+0
Reg 5: sm+0
Reg 6: sn+0
Reg 7: fop+0
Reg 8: vecitr+0
Reg 9: fpscr+0
Reg 10: exceptions+0
Reg 11: vecstride+0
Reg 12: veclen+0
Variables:
  name: exceptions
    offset 0
      (reg/v:SI 10 sl [orig:145 exceptions ] [145])
  name: dest
    offset 0
      (reg/v:SI 4 r4 [orig:144 dest ] [144])
  name: sn
    offset 0
      (reg/v:SI 6 r6 [orig:143 sn ] [143])
  name: sm
    offset 0
      (reg/v:SI 5 r5 [orig:142 sm ] [142])
  name: vecitr
    offset 0
      (reg/v:SI 8 r8 [orig:141 vecitr ] [141])
  name: veclen
    offset 0
      (reg/v:SI 12 ip [orig:140 veclen ] [140])
  name: vecstride
    offset 0
      (reg/v:SI 11 fp [orig:139 vecstride ] [139])
  name: fop
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 fop ] [138])
  name: fpscr
    offset 0
      (reg/v:SI 9 r9 [orig:155 fpscr ] [155])
      (reg:SI 1 r1 [ fpscr ])


Basic block 7:
IN:
Stack adjustment: 56
Reg 1: fpscr+0
Reg 4: dest+0
Reg 5: sm+0
Reg 6: sn+0
Reg 7: fop+0
Reg 8: vecitr+0
Reg 9: fpscr+0
Reg 10: exceptions+0
Reg 11: vecstride+0
Reg 12: veclen+0
Variables:
  name: exceptions
    offset 0
      (reg/v:SI 10 sl [orig:145 exceptions ] [145])
  name: dest
    offset 0
      (reg/v:SI 4 r4 [orig:144 dest ] [144])
  name: sn
    offset 0
      (reg/v:SI 6 r6 [orig:143 sn ] [143])
  name: sm
    offset 0
      (reg/v:SI 5 r5 [orig:142 sm ] [142])
  name: vecitr
    offset 0
      (reg/v:SI 8 r8 [orig:141 vecitr ] [141])
  name: veclen
    offset 0
      (reg/v:SI 12 ip [orig:140 veclen ] [140])
  name: vecstride
    offset 0
      (reg/v:SI 11 fp [orig:139 vecstride ] [139])
  name: fop
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 fop ] [138])
  name: fpscr
    offset 0
      (reg/v:SI 9 r9 [orig:155 fpscr ] [155])
      (reg:SI 1 r1 [ fpscr ])

OUT:
Stack adjustment: 56
Reg 4: dest+0
Reg 5: sm+0
Reg 6: sn+0
Reg 7: fop+0
Reg 8: vecitr+0
Reg 9: fpscr+0
Reg 10: exceptions+0
Reg 11: vecstride+0
Reg 12: veclen+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 9 r9 [orig:155 fpscr ] [155])
  name: exceptions
    offset 0
      (reg/v:SI 10 sl [orig:145 exceptions ] [145])
  name: dest
    offset 0
      (reg/v:SI 4 r4 [orig:144 dest ] [144])
  name: sn
    offset 0
      (reg/v:SI 6 r6 [orig:143 sn ] [143])
  name: sm
    offset 0
      (reg/v:SI 5 r5 [orig:142 sm ] [142])
  name: vecitr
    offset 0
      (reg/v:SI 8 r8 [orig:141 vecitr ] [141])
  name: veclen
    offset 0
      (reg/v:SI 12 ip [orig:140 veclen ] [140])
  name: vecstride
    offset 0
      (reg/v:SI 11 fp [orig:139 vecstride ] [139])
  name: fop
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 fop ] [138])


Basic block 8:
IN:
Stack adjustment: 56
Reg 0: inst+0
Reg 1: fpscr+0
Reg 4: dest+0
Reg 5: sm+0
Reg 6: sn+0
Reg 7: fop+0
Reg 8: vecitr+0
Reg 9: fpscr+0
Reg 10: exceptions+0
Reg 11: vecstride+0
Reg 12: veclen+0
Variables:
  name: inst
    offset 0
      (reg:SI 0 r0 [ inst ])
  name: fpscr
    offset 0
      (reg/v:SI 9 r9 [orig:155 fpscr ] [155])
      (reg:SI 1 r1 [ fpscr ])
  name: exceptions
    offset 0
      (reg/v:SI 10 sl [orig:145 exceptions ] [145])
  name: dest
    offset 0
      (reg/v:SI 4 r4 [orig:144 dest ] [144])
  name: sn
    offset 0
      (reg/v:SI 6 r6 [orig:143 sn ] [143])
  name: sm
    offset 0
      (reg/v:SI 5 r5 [orig:142 sm ] [142])
  name: vecitr
    offset 0
      (reg/v:SI 8 r8 [orig:141 vecitr ] [141])
  name: veclen
    offset 0
      (reg/v:SI 12 ip [orig:140 veclen ] [140])
  name: vecstride
    offset 0
      (reg/v:SI 11 fp [orig:139 vecstride ] [139])
  name: fop
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 fop ] [138])

OUT:
Stack adjustment: 56
Reg 1: fpscr+0
Reg 4: dest+0
Reg 5: sm+0
Reg 6: sn+0
Reg 7: fop+0
Reg 8: vecitr+0
Reg 9: fpscr+0
Reg 10: exceptions+0
Reg 11: vecstride+0
Reg 12: veclen+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 9 r9 [orig:155 fpscr ] [155])
      (reg:SI 1 r1 [ fpscr ])
  name: exceptions
    offset 0
      (reg/v:SI 10 sl [orig:145 exceptions ] [145])
  name: dest
    offset 0
      (reg/v:SI 4 r4 [orig:144 dest ] [144])
  name: sn
    offset 0
      (reg/v:SI 6 r6 [orig:143 sn ] [143])
  name: sm
    offset 0
      (reg/v:SI 5 r5 [orig:142 sm ] [142])
  name: vecitr
    offset 0
      (reg/v:SI 8 r8 [orig:141 vecitr ] [141])
  name: veclen
    offset 0
      (reg/v:SI 12 ip [orig:140 veclen ] [140])
  name: vecstride
    offset 0
      (reg/v:SI 11 fp [orig:139 vecstride ] [139])
  name: fop
    offset 0
      (reg/v/f:SI 7 r7 [orig:138 fop ] [138])


9 basic blocks, 12 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 1002, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(8){ }d-1(9){ }d-1(10){ }d-1(11){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	 12 [ip]
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 1002, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 9 [r9] 11 [fp] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 9 [r9] 11 [fp] 13 [sp] 24 [cc]
;; live  kill	

Successors:  4 [50.0%]  3 [50.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 501, maybe hot.
Predecessors:  2 [50.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 4 [r4] 12 [ip] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 12 [ip] 24 [cc]
;; live  kill	

Successors:  5 [50.0%]  4 [50.0%]  (fallthru)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 752, maybe hot.
Predecessors:  2 [50.0%]  3 [50.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 12 [ip]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 12 [ip]
;; live  kill	

Successors:  5 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 1002, maybe hot.
Predecessors:  4 [100.0%]  (fallthru) 3 [50.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 7 [r7] 10 [sl] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 10 [sl] 24 [cc]
;; live  kill	

Successors:  6 [89.9%]  (fallthru) 8 [10.1%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  5 [89.9%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 6 [r6] 7 [r7] 9 [r9] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 5 [r5] 8 [r8] 10 [sl]
;; live  in  	 0 [r0] 4 [r4] 6 [r6] 7 [r7] 9 [r9] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 5 [r5] 8 [r8] 10 [sl]
;; live  kill	

Successors:  7 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]


Basic block 7 , prev 6, next 8, loop_depth 1, count 0, freq 9100, maybe hot.
Predecessors:  7 [90.1%]  (dfs_back) 6 [100.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 8 [r8] 10 [sl] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 10 [sl] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]

Successors:  7 [90.1%]  (dfs_back) 8 [9.9%]  (fallthru,loop_exit)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]


Basic block 8 , prev 7, next 1, loop_depth 0, count 0, freq 1002, maybe hot.
Predecessors:  7 [9.9%]  (fallthru,loop_exit) 5 [10.1%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


Basic block 1 , prev 8, loop_depth 0, count 0, freq 1002, maybe hot.
Predecessors:  8 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(7){ }u-1(8){ }u-1(9){ }u-1(10){ }u-1(11){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_cpdo

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 7[r7] 8[r8] 9[r9] 10[sl] 11[fp] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,16u} r1={7d,8u} r2={9d,8u} r3={13d,13u,1d} r4={8d,15u} r5={4d,8u} r6={5d,8u} r7={7d,15u,1d} r8={3d,5u} r9={2d,3u} r10={4d,5u} r11={4d,8u} r12={5d,3u} r13={3d,18u} r14={3d,2u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={10d,22u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} 
;;    total ref usage 473{314d,157u,2e} in 76{74 regular + 2 call} insns.
(note 3 0 216 NOTE_INSN_DELETED)

(note 216 3 217 2 ( inst (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ inst ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 217 216 7 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 9 [r9] 11 [fp] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 7 [r7] 9 [r9] 11 [fp] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 217 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 11 2 NOTE_INSN_FUNCTION_BEG)

(note 11 6 14 2 NOTE_INSN_DELETED)

(note 14 11 165 2 NOTE_INSN_DELETED)

(note 165 14 34 2 NOTE_INSN_DELETED)

(note 34 165 43 2 NOTE_INSN_DELETED)

(note 43 34 47 2 NOTE_INSN_DELETED)

(note 47 43 52 2 NOTE_INSN_DELETED)

(note 52 47 57 2 NOTE_INSN_DELETED)

(note 57 52 66 2 NOTE_INSN_DELETED)

(note 66 57 72 2 NOTE_INSN_DELETED)

(note 72 66 177 2 NOTE_INSN_DELETED)

(insn:TI 177 72 218 2 arch/arm/vfp/vfpsingle.c:1172 (set (reg/v:SI 3 r3 [orig:146 op ] [146])
        (const_int 11534400 [0xb00040])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 11534400 [0xb00040])
        (nil)))

(note 218 177 208 2 ( op (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:146 op ] [146])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn/f:TI 208 218 183 2 arch/arm/vfp/vfpsingle.c:1171 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 8 r8))
            (use (reg:SI 9 r9))
            (use (reg:SI 10 sl))
            (use (reg:SI 11 fp))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 11 fp)
        (expr_list:REG_DEAD (reg:SI 9 r9)
            (expr_list:REG_DEAD (reg:SI 6 r6)
                (expr_list:REG_DEAD (reg:SI 4 r4)
                    (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                (set/f (reg/f:SI 13 sp)
                                    (plus:SI (reg/f:SI 13 sp)
                                        (const_int -36 [0xffffffffffffffdc])))
                                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                    (reg:SI 4 r4))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 4 [0x4])) [0 S4 A32])
                                    (reg:SI 5 r5))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 8 [0x8])) [0 S4 A32])
                                    (reg:SI 6 r6))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 12 [0xc])) [0 S4 A32])
                                    (reg:SI 7 r7))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 16 [0x10])) [0 S4 A32])
                                    (reg:SI 8 r8))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 20 [0x14])) [0 S4 A32])
                                    (reg:SI 9 r9))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 24 [0x18])) [0 S4 A32])
                                    (reg:SI 10 sl))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 28 [0x1c])) [0 S4 A32])
                                    (reg:SI 11 fp))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 32 [0x20])) [0 S4 A32])
                                    (reg:SI 14 lr))
                            ])
                        (nil)))))))

(insn:TI 183 208 16 2 arch/arm/vfp/vfpsingle.c:1182 (set (reg:SI 2 r2 [162])
        (const_int 11534400 [0xb00040])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 11534400 [0xb00040])
        (nil)))

(insn:TI 16 183 178 2 arch/arm/vfp/vfpsingle.c:1180 (set (reg:SI 11 fp [161])
        (and:SI (reg:SI 1 r1 [orig:155 fpscr ] [155])
            (const_int 3145728 [0x300000]))) 67 {*arm_andsi3_insn} (nil))

(insn 178 16 204 2 arch/arm/vfp/vfpsingle.c:1172 (set (reg/v:SI 3 r3 [orig:146 op ] [146])
        (and:SI (reg/v:SI 0 r0 [orig:154 inst ] [154])
            (reg/v:SI 3 r3 [orig:146 op ] [146]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 204 178 13 2 arch/arm/vfp/vfpsingle.c:1180 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 11 fp [161])
            (const_int 3145728 [0x300000]))) 219 {*arm_cmpsi_insn} (nil))

(insn 13 204 205 2 arch/arm/vfp/vfpsingle.c:1175 (set (reg:SI 6 r6 [159])
        (and:SI (reg/v:SI 0 r0 [orig:154 inst ] [154])
            (const_int 983040 [0xf0000]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 205 13 219 2 arch/arm/vfp/vfpsingle.c:1180 discrim 2 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 11 fp [orig:139 vecstride ] [139])
            (const_int 2 [0x2]))) 2345 {neon_vornv2di+78} (nil))

(note 219 205 206 2 ( vecstride (expr_list:REG_DEP_TRUE (reg/v:SI 11 fp [orig:139 vecstride ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 206 219 29 2 arch/arm/vfp/vfpsingle.c:1180 discrim 2 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 11 fp [orig:139 vecstride ] [139])
            (const_int 1 [0x1]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn:TI 29 206 12 2 arch/arm/vfp/vfpsingle.c:1182 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:146 op ] [146])
            (reg:SI 2 r2 [162]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:146 op ] [146])
        (expr_list:REG_DEAD (reg:SI 2 r2 [162])
            (expr_list:REG_EQUAL (compare:CC (reg/v:SI 3 r3 [orig:146 op ] [146])
                    (const_int 11534400 [0xb00040]))
                (nil)))))

(insn 12 29 220 2 arch/arm/vfp/vfpsingle.c:1175 (set (reg:SI 3 r3 [158])
        (zero_extract:SI (reg/v:SI 0 r0 [orig:154 inst ] [154])
            (const_int 1 [0x1])
            (const_int 7 [0x7]))) 124 {extzv_t2} (nil))

(note 220 12 44 2 ( op (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 44 220 15 2 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 7 r7 [170])
            (and:SI (reg/v:SI 0 r0 [orig:154 inst ] [154])
                (const_int 11534336 [0xb00000])))) 2295 {neon_vornv2di+28} (nil))

(insn 15 44 221 2 arch/arm/vfp/vfpsingle.c:1175 (set (reg/v:SI 6 r6 [orig:143 sn ] [143])
        (ior:SI (lshiftrt:SI (reg:SI 6 r6 [159])
                (const_int 15 [0xf]))
            (reg:SI 3 r3 [158]))) 270 {*arith_shiftsi} (nil))

(note 221 15 42 2 ( sn (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:143 sn ] [143])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 42 221 33 2 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 3 r3 [168])
            (and:SI (reg/v:SI 0 r0 [orig:154 inst ] [154])
                (const_int 64 [0x40])))) 2295 {neon_vornv2di+28} (nil))

(insn 33 42 45 2 arch/arm/vfp/vfpsingle.c:1182 discrim 1 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/f:SI 7 r7 [164])
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 8 [0x8]))))) 2345 {neon_vornv2di+78} (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 8 [0x8])))
        (nil)))

(insn:TI 45 33 163 2 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 7 r7 [171])
            (lshiftrt:SI (reg:SI 7 r7 [170])
                (const_int 20 [0x14])))) 2320 {neon_vornv2di+53} (nil))

(insn 163 45 46 2 (set (reg:SI 4 r4 [200])
        (and:SI (reg/v:SI 0 r0 [orig:154 inst ] [154])
            (const_int 61440 [0xf000]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 46 163 182 2 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 7 r7 [172])
            (ior:SI (lshiftrt:SI (reg:SI 3 r3 [168])
                    (const_int 4 [0x4]))
                (reg:SI 7 r7 [171])))) 2368 {neon_vornv2di+101} (nil))

(insn 182 46 35 2 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/f:SI 3 r3 [167])
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 264 [0x108]))))) 2345 {neon_vornv2di+78} (expr_list:REG_EQUIV (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 264 [0x108])))
        (nil)))

(insn:TI 35 182 222 2 arch/arm/vfp/vfpsingle.c:1182 discrim 1 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v/f:SI 7 r7 [orig:138 fop ] [138])
            (plus:SI (mult:SI (reg/v:SI 6 r6 [orig:143 sn ] [143])
                    (const_int 8 [0x8]))
                (reg/f:SI 7 r7 [164])))) 2368 {neon_vornv2di+101} (nil))

(note 222 35 160 2 ( fop (expr_list:REG_DEP_TRUE (reg/v/f:SI 7 r7 [orig:138 fop ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 160 222 48 2 (set (reg:SI 2 r2 [199])
        (and:SI (reg/v:SI 0 r0 [orig:154 inst ] [154])
            (const_int 4194304 [0x400000]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 48 160 224 2 arch/arm/vfp/vfpsingle.c:1182 discrim 2 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v/f:SI 7 r7 [orig:138 fop ] [138])
            (plus:SI (mult:SI (reg:SI 7 r7 [172])
                    (const_int 8 [0x8]))
                (reg/f:SI 3 r3 [167])))) 2368 {neon_vornv2di+101} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg/f:SI 3 r3 [167])
            (nil))))

(note 224 48 223 2 ( fop (expr_list:REG_DEP_TRUE (reg/v/f:SI 7 r7 [orig:138 fop ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 223 224 209 2 ( fop (nil)) NOTE_INSN_VAR_LOCATION)

(insn/f 209 223 210 2 arch/arm/vfp/vfpsingle.c:1171 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -20 [0xffffffffffffffec]))) 4 {*arm_addsi3} (nil))

(note 210 209 5 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 5 210 51 2 arch/arm/vfp/vfpsingle.c:1171 (set (reg/v:SI 9 r9 [orig:155 fpscr ] [155])
        (reg:SI 1 r1 [ fpscr ])) 167 {*arm_movsi_insn} (nil))

(insn:TI 51 5 53 2 arch/arm/vfp/vfpsingle.c:1190 (set (reg:SI 3 r3 [orig:152 D.5411 ] [152])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 7 r7 [orig:138 fop ] [138])
                (const_int 4 [0x4])) [0 <variable>.flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 53 51 59 2 arch/arm/vfp/vfpsingle.c:1190 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:152 D.5411 ] [152])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn:TI 59 53 68 2 arch/arm/vfp/vfpsingle.c:1191 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 4 r4 [178])
            (lshiftrt:SI (reg:SI 4 r4 [200])
                (const_int 12 [0xc])))) 2320 {neon_vornv2di+53} (nil))

(insn 68 59 60 2 arch/arm/vfp/vfpsingle.c:1193 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 4 r4 [182])
            (lshiftrt:SI (reg:SI 4 r4 [200])
                (const_int 11 [0xb])))) 2320 {neon_vornv2di+53} (nil))

(insn:TI 60 68 225 2 arch/arm/vfp/vfpsingle.c:1191 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 4 r4 [orig:144 dest ] [144])
            (ior:SI (lshiftrt:SI (reg:SI 2 r2 [199])
                    (const_int 18 [0x12]))
                (reg:SI 4 r4 [178])))) 2368 {neon_vornv2di+101} (nil))

(note 225 60 69 2 ( dest (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:144 dest ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 69 225 227 2 arch/arm/vfp/vfpsingle.c:1193 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 4 r4 [orig:144 dest ] [144])
            (ior:SI (lshiftrt:SI (reg:SI 2 r2 [199])
                    (const_int 22 [0x16]))
                (reg:SI 4 r4 [182])))) 2368 {neon_vornv2di+101} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_DEAD (reg:SI 2 r2 [199])
            (nil))))

(note 227 69 226 2 ( dest (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:144 dest ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 226 227 73 2 ( dest (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 73 226 74 2 arch/arm/vfp/vfpsingle.c:1199 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:152 D.5411 ] [152])
                (const_int 1 [0x1])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:152 D.5411 ] [152])
        (nil)))

(jump_insn:TI 74 73 228 2 arch/arm/vfp/vfpsingle.c:1199 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 83)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  4 [50.0%] 
;; Succ edge  3 [50.0%]  (fallthru)

(note 228 74 75 3 ( fpscr (expr_list:REG_DEP_TRUE (reg/v:SI 9 r9 [orig:155 fpscr ] [155])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 4 [r4] 12 [ip] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 12 [ip] 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 75 228 76 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 76 75 77 3 NOTE_INSN_DELETED)

(insn:TI 77 76 80 3 arch/arm/vfp/vfpsingle.c:1199 discrim 2 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 4 r4 [orig:144 dest ] [144])
                        (const_int 24 [0x18]))
                    (const_int 0 [0x0])))
            (clobber (scratch:SI))
        ]) 70 {*andsi3_compare0_scratch} (nil))

(insn:TI 80 77 229 3 arch/arm/vfp/vfpsingle.c:1202 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 12 ip [orig:140 veclen ] [140])
            (and:SI (reg:SI 1 r1 [orig:155 fpscr ] [155])
                (const_int 458752 [0x70000])))) 2295 {neon_vornv2di+28} (expr_list:REG_DEAD (reg:SI 1 r1 [orig:155 fpscr ] [155])
        (nil)))

(note 229 80 78 3 ( veclen (expr_list:REG_DEP_TRUE (reg/v:SI 12 ip [orig:140 veclen ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 78 229 83 3 arch/arm/vfp/vfpsingle.c:1199 discrim 2 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 86)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 5 4)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  5 [50.0%] 
;; Succ edge  4 [50.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 12 [ip]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 12 [ip]
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [50.0%]  (fallthru)
(code_label 83 78 84 4 43 "" [1 uses])

(note 84 83 85 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 85 84 86 4 arch/arm/vfp/vfpsingle.c:1200 (set (reg/v:SI 12 ip [orig:140 veclen ] [140])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 5)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 7 [r7] 10 [sl] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 10 [sl] 24 [cc]
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [50.0%] 
(code_label 86 85 87 5 44 "" [1 uses])

(note 87 86 88 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 88 87 89 5 arch/arm/vfp/vfpsingle.c:1207 (set (reg/f:SI 3 r3 [orig:185 <variable>.fn ] [185])
        (mem/s/f/j:SI (reg/v/f:SI 7 r7 [orig:138 fop ] [138]) [0 <variable>.fn+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/f/j:SI (reg/v/f:SI 7 r7 [orig:138 fop ] [138]) [0 <variable>.fn+0 S4 A32])
        (nil)))

(insn:TI 89 88 92 5 arch/arm/vfp/vfpsingle.c:1207 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 3 r3 [orig:185 <variable>.fn ] [185])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [orig:185 <variable>.fn ] [185])
        (nil)))

(insn:TI 92 89 230 5 arch/arm/vfp/vfpsingle.c:1243 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 10 sl [orig:145 exceptions ] [145])
            (const_int -1 [0xffffffffffffffff]))) 2345 {neon_vornv2di+78} (nil))

(note 230 92 90 5 ( exceptions (expr_list:REG_DEP_TRUE (reg/v:SI 10 sl [orig:145 exceptions ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 90 230 96 5 arch/arm/vfp/vfpsingle.c:1207 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 140)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
            (nil))))
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  6 [89.9%]  (fallthru)
;; Succ edge  8 [10.1%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 6 [r6] 7 [r7] 9 [r9] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 5 [r5] 8 [r8] 10 [sl]
;; live  in  	 0 [r0] 4 [r4] 6 [r6] 7 [r7] 9 [r9] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 5 [r5] 8 [r8] 10 [sl]
;; live  kill	

;; Pred edge  5 [89.9%]  (fallthru)
(note 96 90 97 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 97 96 100 6 NOTE_INSN_DELETED)

(note 100 97 99 6 NOTE_INSN_DELETED)

(insn:TI 99 100 102 6 arch/arm/vfp/vfpsingle.c:1176 (set (reg:SI 5 r5 [188])
        (and:SI (reg/v:SI 0 r0 [orig:154 inst ] [154])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (nil))

(insn 102 99 231 6 arch/arm/vfp/vfpsingle.c:1176 (set (reg/v:SI 8 r8 [orig:141 vecitr ] [141])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 231 102 98 6 ( vecitr (expr_list:REG_DEP_TRUE (reg/v:SI 8 r8 [orig:141 vecitr ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 98 231 232 6 arch/arm/vfp/vfpsingle.c:1176 (set (reg:SI 0 r0 [187])
        (zero_extract:SI (reg/v:SI 0 r0 [orig:154 inst ] [154])
            (const_int 1 [0x1])
            (const_int 5 [0x5]))) 124 {extzv_t2} (nil))

(note 232 98 103 6 ( inst (nil)) NOTE_INSN_VAR_LOCATION)

(insn 103 232 101 6 arch/arm/vfp/vfpsingle.c:1176 (set (reg/v:SI 10 sl [orig:145 exceptions ] [145])
        (reg/v:SI 8 r8 [orig:141 vecitr ] [141])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 101 103 233 6 arch/arm/vfp/vfpsingle.c:1176 (set (reg/v:SI 5 r5 [orig:142 sm ] [142])
        (ior:SI (ashift:SI (reg:SI 5 r5 [188])
                (const_int 1 [0x1]))
            (reg:SI 0 r0 [187]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 0 r0 [187])
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]


;; Succ edge  7 [100.0%]  (fallthru)

(note 233 101 137 7 ( sm (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:142 sm ] [142])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 7 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 8 [r8] 10 [sl] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 10 [sl] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  7 [90.1%]  (dfs_back)
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 137 233 104 7 48 "" [1 uses])

(note 104 137 108 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 108 104 114 7 NOTE_INSN_DELETED)

(note 114 108 117 7 NOTE_INSN_DELETED)

(note 117 114 122 7 NOTE_INSN_DELETED)

(note 122 117 126 7 NOTE_INSN_DELETED)

(note 126 122 130 7 NOTE_INSN_DELETED)

(note 130 126 105 7 NOTE_INSN_DELETED)

(insn:TI 105 130 198 7 arch/arm/vfp/vfpsingle.c:1211 (set (reg:SI 0 r0)
        (reg/v:SI 5 r5 [orig:142 sm ] [142])) 167 {*arm_movsi_insn} (nil))

(insn 198 105 234 7 arch/arm/vfp/vfpsingle.c:1211 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 12 ip)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip)
        (nil)))

(note 234 198 106 7 ( veclen (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 106 234 110 7 arch/arm/vfp/vfpsingle.c:1211 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 110 106 112 7 arch/arm/vfp/vfpsingle.c:1225 (set (reg:SI 1 r1)
        (reg/v:SI 6 r6 [orig:143 sn ] [143])) 167 {*arm_movsi_insn} (nil))

(insn:TI 112 110 136 7 arch/arm/vfp/vfpsingle.c:1225 (set (reg:SI 3 r3)
        (reg/v:SI 9 r9 [orig:155 fpscr ] [155])) 167 {*arm_movsi_insn} (nil))

(insn 136 112 235 7 arch/arm/vfp/vfpsingle.c:1210 (set (reg/v:SI 8 r8 [orig:141 vecitr ] [141])
        (plus:SI (reg/v:SI 8 r8 [orig:141 vecitr ] [141])
            (const_int 65536 [0x10000]))) 4 {*arm_addsi3} (nil))

(note 235 136 107 7 ( vecitr (expr_list:REG_DEP_TRUE (reg/v:SI 8 r8 [orig:141 vecitr ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 107 235 236 7 arch/arm/vfp/vfpsingle.c:1211 (set (reg/v:SI 2 r2 [orig:137 m ] [137])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(note 236 107 109 7 ( m (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:137 m ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 109 236 113 7 arch/arm/vfp/vfpsingle.c:1225 (set (reg:SI 0 r0)
        (reg/v:SI 4 r4 [orig:144 dest ] [144])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 113 109 237 7 arch/arm/vfp/vfpsingle.c:1225 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (mem/s/f/j:SI (reg/v/f:SI 7 r7 [orig:138 fop ] [138]) [0 <variable>.fn+0 S4 A32]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 251 {*call_value_mem} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 237 113 131 7 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(insn 131 237 132 7 arch/arm/vfp/vfpsingle.c:1238 (set (reg:SI 1 r1 [196])
        (plus:SI (reg/v:SI 5 r5 [orig:142 sm ] [142])
            (reg/v:SI 11 fp [orig:139 vecstride ] [139]))) 4 {*arm_addsi3} (nil))

(insn:TI 132 131 123 7 arch/arm/vfp/vfpsingle.c:1238 (set (reg:SI 1 r1)
        (and:SI (reg:SI 1 r1 [196])
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (nil))

(insn 123 132 200 7 arch/arm/vfp/vfpsingle.c:1236 (set (reg:SI 2 r2 [194])
        (plus:SI (reg/v:SI 6 r6 [orig:143 sn ] [143])
            (reg/v:SI 11 fp [orig:139 vecstride ] [139]))) 4 {*arm_addsi3} (nil))

(insn:TI 200 123 127 7 arch/arm/vfp/vfpsingle.c:1238 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 %sfp+-12 S4 A32])
        (reg:SI 1 r1)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil)))

(insn 127 200 124 7 arch/arm/vfp/vfpsingle.c:1237 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 5 r5 [orig:142 sm ] [142])
                        (const_int 24 [0x18]))
                    (const_int 0 [0x0])))
            (set (reg:SI 1 r1)
                (and:SI (reg/v:SI 5 r5 [orig:142 sm ] [142])
                    (const_int 24 [0x18])))
        ]) 69 {*andsi3_compare0} (nil))

(insn:TI 124 127 121 7 arch/arm/vfp/vfpsingle.c:1236 (set (reg:SI 2 r2 [orig:149 D.5453 ] [149])
        (and:SI (reg:SI 2 r2 [194])
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (nil))

(insn 121 124 238 7 arch/arm/vfp/vfpsingle.c:1236 (set (reg:SI 6 r6 [orig:150 D.5450 ] [150])
        (and:SI (reg/v:SI 6 r6 [orig:143 sn ] [143])
            (const_int 24 [0x18]))) 67 {*arm_andsi3_insn} (nil))

(note 238 121 125 7 ( sn (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 125 238 239 7 arch/arm/vfp/vfpsingle.c:1236 (set (reg/v:SI 6 r6 [orig:143 sn ] [143])
        (plus:SI (reg:SI 2 r2 [orig:149 D.5453 ] [149])
            (reg:SI 6 r6 [orig:150 D.5450 ] [150]))) 4 {*arm_addsi3} (nil))

(note 239 125 199 7 ( sn (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:143 sn ] [143])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 199 239 202 7 arch/arm/vfp/vfpsingle.c:1237 (set (reg:SI 12 ip)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 202 199 118 7 arch/arm/vfp/vfpsingle.c:1238 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 2 r2)
            (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                    (const_int 4 [0x4])) [0 %sfp+-12 S4 A32]))) 2345 {neon_vornv2di+78} (nil))

(insn 118 202 119 7 arch/arm/vfp/vfpsingle.c:1235 (set (reg:SI 3 r3 [192])
        (plus:SI (reg/v:SI 4 r4 [orig:144 dest ] [144])
            (reg/v:SI 11 fp [orig:139 vecstride ] [139]))) 4 {*arm_addsi3} (nil))

(insn:TI 119 118 116 7 arch/arm/vfp/vfpsingle.c:1235 (set (reg:SI 3 r3 [orig:151 D.5449 ] [151])
        (and:SI (reg:SI 3 r3 [192])
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (nil))

(insn 116 119 240 7 arch/arm/vfp/vfpsingle.c:1235 (set (reg:SI 4 r4 [orig:135 temp.278 ] [135])
        (and:SI (reg/v:SI 4 r4 [orig:144 dest ] [144])
            (const_int 24 [0x18]))) 67 {*arm_andsi3_insn} (nil))

(note 240 116 133 7 ( dest (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 133 240 241 7 arch/arm/vfp/vfpsingle.c:1238 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 5 r5 [orig:142 sm ] [142])
            (plus:SI (reg:SI 2 r2)
                (reg:SI 1 r1)))) 2268 {neon_vornv2di+1} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil)))))

(note 241 133 138 7 ( sm (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:142 sm ] [142])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 138 241 242 7 arch/arm/vfp/vfpsingle.c:1210 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 8 r8 [orig:141 vecitr ] [141])
            (reg/v:SI 12 ip [orig:140 veclen ] [140]))) 219 {*arm_cmpsi_insn} (nil))

(note 242 138 201 7 ( veclen (expr_list:REG_DEP_TRUE (reg/v:SI 12 ip [orig:140 veclen ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 201 242 120 7 arch/arm/vfp/vfpsingle.c:1237 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 %sfp+-4 S4 A32])
        (reg:SI 1 r1)) 167 {*arm_movsi_insn} (nil))

(insn 120 201 243 7 arch/arm/vfp/vfpsingle.c:1235 (set (reg/v:SI 4 r4 [orig:144 dest ] [144])
        (plus:SI (reg:SI 3 r3 [orig:151 D.5449 ] [151])
            (reg:SI 4 r4 [orig:135 temp.278 ] [135]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:151 D.5449 ] [151])
        (nil)))

(note 243 120 115 7 ( dest (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:144 dest ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 115 243 244 7 arch/arm/vfp/vfpsingle.c:1229 (set (reg/v:SI 10 sl [orig:145 exceptions ] [145])
        (ior:SI (reg/v:SI 10 sl [orig:145 exceptions ] [145])
            (reg:SI 0 r0))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(note 244 115 139 7 ( exceptions (expr_list:REG_DEP_TRUE (reg/v:SI 10 sl [orig:145 exceptions ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 139 244 245 7 arch/arm/vfp/vfpsingle.c:1210 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 137)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9011 [0x2333])
            (nil))))
;; End of basic block 7 -> ( 7 8)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 12 [ip] 13 [sp]


;; Succ edge  7 [90.1%]  (dfs_back)
;; Succ edge  8 [9.9%]  (fallthru,loop_exit)

(note 245 139 246 8 ( inst (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ inst ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 246 245 140 8 ( fpscr (expr_list:REG_DEP_TRUE (reg/v:SI 9 r9 [orig:155 fpscr ] [155])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 7 5) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 10 [sl] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  7 [9.9%]  (fallthru,loop_exit)
;; Pred edge  5 [10.1%] 
(code_label 140 246 141 8 46 "" [1 uses])

(note 141 140 146 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 146 141 247 8 arch/arm/vfp/vfpsingle.c:1244 (set (reg/i:SI 0 r0)
        (reg/v:SI 10 sl [orig:145 exceptions ] [145])) 167 {*arm_movsi_insn} (nil))

(note 247 146 152 8 ( inst (nil)) NOTE_INSN_VAR_LOCATION)

(insn 152 247 211 8 arch/arm/vfp/vfpsingle.c:1244 (use (reg/i:SI 0 r0)) -1 (nil))

(note 211 152 212 8 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 212 211 213 8 arch/arm/vfp/vfpsingle.c:1244 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 8 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 213 212 181)

(note 181 213 195 NOTE_INSN_DELETED)

(note 195 181 0 NOTE_INSN_DELETED)


;; Function vfp_compare (vfp_compare)[0:160]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sd+0
Reg 1: signal_on_qnan+0
Reg 2: m+0
Reg 3: fpscr+0
Variables:
  name: sd
    offset 0
      (reg:SI 0 r0 [ sd ])
  name: signal_on_qnan
    offset 0
      (reg:SI 1 r1 [ signal_on_qnan ])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 16
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])


Basic block 3:
IN:
Stack adjustment: 16
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])

OUT:
Stack adjustment: 16
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])


Basic block 4:
IN:
Stack adjustment: 16
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])

OUT:
Stack adjustment: 16
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])


Basic block 5:
IN:
Stack adjustment: 16
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])

OUT:
Stack adjustment: 16
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])


Basic block 6:
IN:
Stack adjustment: 16
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])

OUT:
Stack adjustment: 16
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])


Basic block 7:
IN:
Stack adjustment: 16
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])

OUT:
Stack adjustment: 16
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])


Basic block 8:
IN:
Stack adjustment: 16
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])

OUT:
Stack adjustment: 16
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])


Basic block 9:
IN:
Stack adjustment: 16
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])


Basic block 10:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])


Basic block 11:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])


Basic block 12:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])


Basic block 13:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])


Basic block 14:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])


Basic block 15:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])


Basic block 16:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])


Basic block 17:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])


Basic block 18:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])


Basic block 19:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])


Basic block 20:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])


Basic block 21:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])


Basic block 22:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])


Basic block 23:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])


Basic block 24:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])


Basic block 25:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])


Basic block 26:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:134 d ] [134])
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])

OUT:
Stack adjustment: 16
Reg 3: ret+0
Reg 4: m+0
Reg 5: signal_on_qnan+0
Variables:
  name: ret
    offset 0
      (reg/v:SI 3 r3 [orig:133 ret ] [133])
  name: signal_on_qnan
    offset 0
      (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:139 m ] [139])


27 basic blocks, 41 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

Successors:  3 [28.0%]  (fallthru) 7 [72.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 2800, maybe hot.
Predecessors:  2 [28.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  4 [50.0%]  (fallthru) 7 [50.0%] 
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 1400, maybe hot.
Predecessors:  3 [50.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  8 [50.0%]  5 [50.0%]  (fallthru)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 700, maybe hot.
Predecessors:  4 [50.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  9 [50.0%]  6 [50.0%]  (fallthru)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 350, maybe hot.
Predecessors:  5 [50.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}

Successors:  8 [100.0%] 


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 8600, maybe hot.
Predecessors:  2 [72.0%]  3 [50.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

Successors:  9 [100.0%] 
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 1050, maybe hot.
Predecessors:  4 [50.0%]  6 [100.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

Successors:  9 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  8 [100.0%]  (fallthru) 5 [50.0%]  7 [100.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

Successors:  10 [28.0%]  (fallthru) 14 [72.0%] 
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 2800, maybe hot.
Predecessors:  9 [28.0%]  (fallthru)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

Successors:  11 [50.0%]  (fallthru) 14 [50.0%] 
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 1400, maybe hot.
Predecessors:  10 [50.0%]  (fallthru)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  13 [50.0%]  12 [50.0%]  (fallthru)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 700, maybe hot.
Predecessors:  11 [50.0%]  (fallthru)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  13 [50.0%]  (fallthru) 26 [50.0%] 
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 1050, maybe hot.
Predecessors:  11 [50.0%]  12 [50.0%]  (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

Successors:  26 [100.0%] 
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 8600, maybe hot.
Predecessors:  9 [72.0%]  10 [50.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  15 [70.9%]  (fallthru) 26 [29.1%] 
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 6100, maybe hot.
Predecessors:  14 [70.9%]  (fallthru)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  23 [19.9%]  16 [80.1%]  (fallthru)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 4885, maybe hot.
Predecessors:  15 [80.1%]  (fallthru)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

Successors:  23 [39.0%]  17 [61.0%]  (fallthru)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 2980, maybe hot.
Predecessors:  16 [61.0%]  (fallthru)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  18 [27.0%]  (fallthru) 20 [73.0%] 
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 805, maybe hot.
Predecessors:  17 [27.0%]  (fallthru)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  19 [27.0%]  (fallthru) 24 [73.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 19 , prev 18, next 20, loop_depth 0, count 0, freq 217, maybe hot.
Predecessors:  18 [27.0%]  (fallthru)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}

Successors:  25 [100.0%] 


Basic block 20 , prev 19, next 21, loop_depth 0, count 0, freq 2176, maybe hot.
Predecessors:  17 [73.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 24 [cc]
;; live  kill	 24 [cc]

Successors:  25 [39.0%]  21 [61.0%]  (fallthru)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 21 , prev 20, next 22, loop_depth 0, count 0, freq 1327, maybe hot.
Predecessors:  20 [61.0%]  (fallthru)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 4 [r4] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	 24 [cc]

Successors:  24 [61.0%]  22 [39.0%]  (fallthru)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 22 , prev 21, next 23, loop_depth 0, count 0, freq 518, maybe hot.
Predecessors:  21 [39.0%]  (fallthru)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}

Successors:  26 [100.0%] 


Basic block 23 , prev 22, next 24, loop_depth 0, count 0, freq 3119, maybe hot.
Predecessors:  15 [19.9%]  16 [39.0%] 
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

Successors:  26 [100.0%] 
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 24 , prev 23, next 25, loop_depth 0, count 0, freq 1397, maybe hot.
Predecessors:  21 [61.0%]  18 [73.0%] 
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

Successors:  26 [100.0%] 
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 25 , prev 24, next 26, loop_depth 0, count 0, freq 1066, maybe hot.
Predecessors:  20 [39.0%]  19 [100.0%] 
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

Successors:  26 [100.0%]  (fallthru)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 26 , prev 25, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  25 [100.0%]  (fallthru) 13 [100.0%]  14 [29.1%]  23 [100.0%]  12 [50.0%]  22 [100.0%]  24 [100.0%] 
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 1 , prev 26, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  26 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_compare

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,13u,1d} r1={3d,2u} r2={8d,8u} r3={13d,8u} r4={3d,11u,1d} r5={2d,4u} r6={1d,2u} r12={1d} r13={2d,28u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={18d,16u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 262{166d,94u,2e} in 63{62 regular + 1 call} insns.
(note 1 0 199 NOTE_INSN_DELETED)

(note 199 1 200 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 200 199 201 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 201 200 202 2 ( sd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 202 201 7 2 ( signal_on_qnan (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ signal_on_qnan ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 202 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 12 2 NOTE_INSN_FUNCTION_BEG)

(note 12 6 157 2 NOTE_INSN_DELETED)

(insn/f:TI 157 12 158 2 arch/arm/vfp/vfpsingle.c:404 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 5 r5)
            (expr_list:REG_DEAD (reg:SI 4 r4)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -16 [0xfffffffffffffff0])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [0 S4 A32])
                                (reg:SI 5 r5))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [0 S4 A32])
                                (reg:SI 6 r6))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 12 [0xc])) [0 S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))

(note 158 157 4 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 4 158 3 2 arch/arm/vfp/vfpsingle.c:404 (set (reg/v:SI 4 r4 [orig:139 m ] [139])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(insn:TI 3 4 10 2 arch/arm/vfp/vfpsingle.c:404 (set (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
        (reg:SI 1 r1 [ signal_on_qnan ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ signal_on_qnan ])
        (nil)))

(call_insn 10 3 206 2 arch/arm/vfp/vfpsingle.c:408 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 206 10 205 2 ( signal_on_qnan (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 205 206 204 2 ( sd (nil)) NOTE_INSN_VAR_LOCATION)

(note 204 205 203 2 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(note 203 204 13 2 ( m (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:139 m ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 13 203 14 2 arch/arm/vfp/vfpsingle.c:409 (set (reg:SI 3 r3 [142])
        (zero_extract:SI (reg/v:SI 4 r4 [orig:139 m ] [139])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(insn:TI 14 13 15 2 arch/arm/vfp/vfpsingle.c:409 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [142])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [142])
        (nil)))

(jump_insn:TI 15 14 16 2 arch/arm/vfp/vfpsingle.c:409 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 2 -> ( 3 7)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  7 [72.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  2 [28.0%]  (fallthru)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 17 16 18 3 arch/arm/vfp/vfpsingle.c:409 discrim 1 (set (reg:SI 3 r3 [144])
        (and:SI (reg/v:SI 4 r4 [orig:139 m ] [139])
            (const_int 16777215 [0xffffff]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 18 17 19 3 arch/arm/vfp/vfpsingle.c:409 discrim 1 (set (reg:SI 3 r3 [143])
        (and:SI (reg:SI 3 r3 [144])
            (const_int -8388609 [0xffffffffff7fffff]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/v:SI 4 r4 [orig:139 m ] [139])
            (const_int 8388607 [0x7fffff]))
        (nil)))

(insn:TI 19 18 20 3 arch/arm/vfp/vfpsingle.c:409 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [143])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 20 19 21 3 arch/arm/vfp/vfpsingle.c:409 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 4 7)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  3 [50.0%]  (fallthru)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 22 21 23 4 arch/arm/vfp/vfpsingle.c:411 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 23 22 24 4 arch/arm/vfp/vfpsingle.c:411 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 37)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 8 5)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  8 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 25 24 26 5 NOTE_INSN_DELETED)

(insn:TI 26 25 29 5 arch/arm/vfp/vfpsingle.c:411 discrim 1 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 4 r4 [orig:139 m ] [139])
                (const_int 1 [0x1])
                (const_int 22 [0x16]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn:TI 29 26 207 5 arch/arm/vfp/vfpsingle.c:410 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 3 r3 [orig:133 ret ] [133])
            (const_int 805306368 [0x30000000]))) 2345 {neon_vornv2di+78} (nil))

(note 207 29 27 5 ( ret (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:133 ret ] [133])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 27 207 182 5 arch/arm/vfp/vfpsingle.c:411 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 40)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 9 6)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  9 [50.0%] 
;; Succ edge  6 [50.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}

;; Pred edge  5 [50.0%]  (fallthru)
(note 182 27 183 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(jump_insn 183 182 184 6 (set (pc)
        (label_ref 37)) -1 (nil))
;; End of basic block 6 -> ( 8)


;; Succ edge  8 [100.0%] 

(barrier 184 183 208)

(note 208 184 32 7 ( ret (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2 3) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  2 [72.0%] 
;; Pred edge  3 [50.0%] 
(code_label 32 208 33 7 54 "" [2 uses])

(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 34 33 209 7 arch/arm/vfp/vfpsingle.c:406 (set (reg/v:SI 3 r3 [orig:133 ret ] [133])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 209 34 185 7 ( ret (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:133 ret ] [133])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 185 209 186 7 (set (pc)
        (label_ref 40)) -1 (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  9 [100.0%] 

(barrier 186 185 37)

;; Start of basic block ( 4 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  4 [50.0%] 
;; Pred edge  6 [100.0%] 
(code_label 37 186 38 8 55 "" [2 uses])

(note 38 37 39 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 39 38 40 8 arch/arm/vfp/vfpsingle.c:415 (set (reg/v:SI 3 r3 [orig:133 ret ] [133])
        (const_int 805306369 [0x30000001])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 805306369 [0x30000001])
        (nil)))
;; End of basic block 8 -> ( 9)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 5 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  5 [50.0%] 
;; Pred edge  7 [100.0%] 
(code_label 40 39 41 9 56 "" [2 uses])

(note 41 40 42 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 42 41 43 9 NOTE_INSN_DELETED)

(insn:TI 43 42 210 9 arch/arm/vfp/vfpsingle.c:418 (set (reg:SI 2 r2 [147])
        (zero_extract:SI (reg/v:SI 0 r0 [orig:134 d ] [134])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(note 210 43 44 9 ( d (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:134 d ] [134])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 44 210 45 9 arch/arm/vfp/vfpsingle.c:418 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [147])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [147])
        (nil)))

(jump_insn:TI 45 44 46 9 arch/arm/vfp/vfpsingle.c:418 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 9 -> ( 10 14)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  10 [28.0%]  (fallthru)
;; Succ edge  14 [72.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  9 [28.0%]  (fallthru)
(note 46 45 47 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 47 46 48 10 arch/arm/vfp/vfpsingle.c:418 discrim 1 (set (reg:SI 2 r2 [149])
        (and:SI (reg/v:SI 0 r0 [orig:134 d ] [134])
            (const_int 16777215 [0xffffff]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 48 47 49 10 arch/arm/vfp/vfpsingle.c:418 discrim 1 (set (reg:SI 2 r2 [148])
        (and:SI (reg:SI 2 r2 [149])
            (const_int -8388609 [0xffffffffff7fffff]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/v:SI 0 r0 [orig:134 d ] [134])
            (const_int 8388607 [0x7fffff]))
        (nil)))

(insn:TI 49 48 50 10 arch/arm/vfp/vfpsingle.c:418 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [148])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [148])
        (nil)))

(jump_insn:TI 50 49 51 10 arch/arm/vfp/vfpsingle.c:418 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 10 -> ( 11 14)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  11 [50.0%]  (fallthru)
;; Succ edge  14 [50.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  10 [50.0%]  (fallthru)
(note 51 50 53 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 53 51 52 11 arch/arm/vfp/vfpsingle.c:420 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 5 r5 [orig:138 signal_on_qnan ] [138])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 52 53 54 11 arch/arm/vfp/vfpsingle.c:419 (set (reg/v:SI 3 r3 [orig:133 ret ] [133])
        (ior:SI (reg/v:SI 3 r3 [orig:133 ret ] [133])
            (const_int 805306368 [0x30000000]))) 89 {*arm_iorsi3} (nil))

(jump_insn:TI 54 52 55 11 arch/arm/vfp/vfpsingle.c:420 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 59)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11 -> ( 13 12)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  13 [50.0%] 
;; Succ edge  12 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  11 [50.0%]  (fallthru)
(note 55 54 56 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 56 55 57 12 NOTE_INSN_DELETED)

(insn:TI 57 56 58 12 arch/arm/vfp/vfpsingle.c:420 discrim 1 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 0 r0 [orig:134 d ] [134])
                (const_int 1 [0x1])
                (const_int 22 [0x16]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:134 d ] [134])
        (nil)))

(jump_insn:TI 58 57 59 12 arch/arm/vfp/vfpsingle.c:420 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 123)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 12 -> ( 13 26)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  13 [50.0%]  (fallthru)
;; Succ edge  26 [50.0%] 

;; Start of basic block ( 11 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  11 [50.0%] 
;; Pred edge  12 [50.0%]  (fallthru)
(code_label 59 58 60 13 58 "" [1 uses])

(note 60 59 61 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 61 60 187 13 arch/arm/vfp/vfpsingle.c:424 (set (reg/v:SI 3 r3 [orig:133 ret ] [133])
        (ior:SI (reg/v:SI 3 r3 [orig:133 ret ] [133])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))

(jump_insn 187 61 188 13 (set (pc)
        (label_ref 123)) -1 (nil))
;; End of basic block 13 -> ( 26)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  26 [100.0%] 

(barrier 188 187 64)

;; Start of basic block ( 9 10) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  9 [72.0%] 
;; Pred edge  10 [50.0%] 
(code_label 64 188 65 14 57 "" [2 uses])

(note 65 64 66 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 66 65 67 14 arch/arm/vfp/vfpsingle.c:427 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:133 ret ] [133])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 67 66 68 14 arch/arm/vfp/vfpsingle.c:427 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 123)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2907 [0xb5b])
            (nil))))
;; End of basic block 14 -> ( 15 26)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  15 [70.9%]  (fallthru)
;; Succ edge  26 [29.1%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  14 [70.9%]  (fallthru)
(note 68 67 69 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 69 68 70 15 arch/arm/vfp/vfpsingle.c:428 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:134 d ] [134])
            (reg/v:SI 4 r4 [orig:139 m ] [139]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 70 69 71 15 arch/arm/vfp/vfpsingle.c:428 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1991 [0x7c7])
            (nil))))
;; End of basic block 15 -> ( 23 16)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  23 [19.9%] 
;; Succ edge  16 [80.1%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  15 [80.1%]  (fallthru)
(note 71 70 72 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 72 71 73 16 arch/arm/vfp/vfpsingle.c:428 discrim 2 (set (reg:SI 2 r2 [151])
        (ior:SI (reg/v:SI 0 r0 [orig:134 d ] [134])
            (reg/v:SI 4 r4 [orig:139 m ] [139]))) 89 {*arm_iorsi3} (nil))

(insn:TI 73 72 74 16 arch/arm/vfp/vfpsingle.c:428 discrim 2 (set (reg:SI 2 r2 [152])
        (and:SI (reg:SI 2 r2 [151])
            (const_int 2147483647 [0x7fffffff]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 74 73 75 16 arch/arm/vfp/vfpsingle.c:428 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [152])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [152])
        (nil)))

(jump_insn:TI 75 74 76 16 arch/arm/vfp/vfpsingle.c:428 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 16 -> ( 23 17)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  23 [39.0%] 
;; Succ edge  17 [61.0%]  (fallthru)

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  16 [61.0%]  (fallthru)
(note 76 75 77 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note 77 76 78 17 NOTE_INSN_DELETED)

(insn:TI 78 77 79 17 arch/arm/vfp/vfpsingle.c:433 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (xor:SI (reg/v:SI 0 r0 [orig:134 d ] [134])
                (reg/v:SI 4 r4 [orig:139 m ] [139]))
            (const_int 0 [0x0]))) 99 {*xorsi3_compare0_scratch} (nil))

(jump_insn:TI 79 78 80 17 arch/arm/vfp/vfpsingle.c:433 (set (pc)
        (if_then_else (ge (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
            (nil))))
;; End of basic block 17 -> ( 18 20)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  18 [27.0%]  (fallthru)
;; Succ edge  20 [73.0%] 

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  17 [27.0%]  (fallthru)
(note 80 79 81 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:TI 81 80 82 18 arch/arm/vfp/vfpsingle.c:437 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:134 d ] [134])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:134 d ] [134])
        (nil)))

(jump_insn:TI 82 81 189 18 arch/arm/vfp/vfpsingle.c:437 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 115)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
            (nil))))
;; End of basic block 18 -> ( 19 24)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  19 [27.0%]  (fallthru)
;; Succ edge  24 [73.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}

;; Pred edge  18 [27.0%]  (fallthru)
(note 189 82 190 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(jump_insn 190 189 191 19 (set (pc)
        (label_ref 120)) -1 (nil))
;; End of basic block 19 -> ( 25)


;; Succ edge  25 [100.0%] 

(barrier 191 190 86)

;; Start of basic block ( 17) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  17 [73.0%] 
(code_label 86 191 87 20 61 "" [1 uses])

(note 87 86 88 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(note 88 87 90 20 NOTE_INSN_DELETED)

(note 90 88 91 20 NOTE_INSN_DELETED)

(note 91 90 93 20 NOTE_INSN_DELETED)

(note 93 91 94 20 NOTE_INSN_DELETED)

(note 94 93 89 20 NOTE_INSN_DELETED)

(insn:TI 89 94 95 20 arch/arm/vfp/vfpsingle.c:447 (set (reg:SI 2 r2 [orig:135 D.4544 ] [135])
        (lshiftrt:SI (reg/v:SI 0 r0 [orig:134 d ] [134])
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(insn:TI 95 89 96 20 arch/arm/vfp/vfpsingle.c:447 (parallel [
            (set (reg:SI 1 r1 [160])
                (xor:SI (lt:SI (reg/v:SI 0 r0 [orig:134 d ] [134])
                        (reg/v:SI 4 r4 [orig:139 m ] [139]))
                    (reg:SI 2 r2 [orig:135 D.4544 ] [135])))
            (clobber (reg:CC 24 cc))
        ]) 280 {*cond_arith} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn:TI 96 95 97 20 arch/arm/vfp/vfpsingle.c:447 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [160])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [160])
        (nil)))

(jump_insn:TI 97 96 98 20 arch/arm/vfp/vfpsingle.c:447 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 20 -> ( 25 21)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  25 [39.0%] 
;; Succ edge  21 [61.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 4 [r4] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  20 [61.0%]  (fallthru)
(note 98 97 99 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(note 99 98 100 21 NOTE_INSN_DELETED)

(note 100 99 102 21 NOTE_INSN_DELETED)

(note 102 100 103 21 NOTE_INSN_DELETED)

(note 103 102 104 21 NOTE_INSN_DELETED)

(insn:TI 104 103 211 21 arch/arm/vfp/vfpsingle.c:452 (parallel [
            (set (reg:SI 4 r4 [165])
                (xor:SI (gt:SI (reg/v:SI 0 r0 [orig:134 d ] [134])
                        (reg/v:SI 4 r4 [orig:139 m ] [139]))
                    (reg:SI 2 r2 [orig:135 D.4544 ] [135])))
            (clobber (reg:CC 24 cc))
        ]) 280 {*cond_arith} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:135 D.4544 ] [135])
        (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:134 d ] [134])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(note 211 104 105 21 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 105 211 106 21 arch/arm/vfp/vfpsingle.c:452 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 4 r4 [165])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 106 105 192 21 arch/arm/vfp/vfpsingle.c:452 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 115)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 21 -> ( 24 22)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  24 [61.0%] 
;; Succ edge  22 [39.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}

;; Pred edge  21 [39.0%]  (fallthru)
(note 192 106 193 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(jump_insn 193 192 194 22 (set (pc)
        (label_ref 123)) -1 (nil))
;; End of basic block 22 -> ( 26)


;; Succ edge  26 [100.0%] 

(barrier 194 193 212)

(note 212 194 110 23 ( m (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:139 m ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 15 16) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  15 [19.9%] 
;; Pred edge  16 [39.0%] 
(code_label 110 212 111 23 60 "" [2 uses])

(note 111 110 112 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn:TI 112 111 195 23 arch/arm/vfp/vfpsingle.c:432 (set (reg/v:SI 3 r3 [orig:133 ret ] [133])
        (const_int 1610612736 [0x60000000])) 167 {*arm_movsi_insn} (nil))

(jump_insn 195 112 196 23 (set (pc)
        (label_ref 123)) -1 (nil))
;; End of basic block 23 -> ( 26)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  26 [100.0%] 

(barrier 196 195 115)

;; Start of basic block ( 21 18) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  21 [61.0%] 
;; Pred edge  18 [73.0%] 
(code_label 115 196 116 24 63 "" [2 uses])

(note 116 115 117 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn:TI 117 116 197 24 arch/arm/vfp/vfpsingle.c:446 (set (reg/v:SI 3 r3 [orig:133 ret ] [133])
        (const_int 536870912 [0x20000000])) 167 {*arm_movsi_insn} (nil))

(jump_insn 197 117 198 24 (set (pc)
        (label_ref 123)) -1 (nil))
;; End of basic block 24 -> ( 26)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  26 [100.0%] 

(barrier 198 197 120)

;; Start of basic block ( 20 19) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  20 [39.0%] 
;; Pred edge  19 [100.0%] 
(code_label 120 198 121 25 62 "" [2 uses])

(note 121 120 122 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn:TI 122 121 123 25 arch/arm/vfp/vfpsingle.c:451 (set (reg/v:SI 3 r3 [orig:133 ret ] [133])
        (const_int -2147483648 [0xffffffff80000000])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 25 -> ( 26)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 25 13 14 23 12 22 24) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%] 
;; Pred edge  14 [29.1%] 
;; Pred edge  23 [100.0%] 
;; Pred edge  12 [50.0%] 
;; Pred edge  22 [100.0%] 
;; Pred edge  24 [100.0%] 
(code_label 123 122 124 26 59 "" [6 uses])

(note 124 123 129 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn:TI 129 124 213 26 arch/arm/vfp/vfpsingle.c:460 (set (reg/i:SI 0 r0)
        (reg/v:SI 3 r3 [orig:133 ret ] [133])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:133 ret ] [133])
        (nil)))

(note 213 129 135 26 ( d (nil)) NOTE_INSN_VAR_LOCATION)

(insn 135 213 159 26 arch/arm/vfp/vfpsingle.c:460 (use (reg/i:SI 0 r0)) -1 (nil))

(note 159 135 160 26 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 160 159 161 26 arch/arm/vfp/vfpsingle.c:460 (return) 260 {return} (nil))
;; End of basic block 26 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 161 160 155)

(note 155 161 156 NOTE_INSN_DELETED)

(note 156 155 0 NOTE_INSN_DELETED)


;; Function vfp_single_fcmpez (vfp_single_fcmpez)[0:164]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sd+0
Reg 1: unused+0
Reg 2: m+0
Reg 3: fpscr+0
Variables:
  name: sd
    offset 0
      (reg:SI 0 r0 [ sd ])
  name: unused
    offset 0
      (reg:SI 1 r1 [ unused ])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 0


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	

Successors:  EXIT [100.0%]  (ab,sibcall)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  (ab,sibcall)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_fcmpez

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={2d,2u} r1={3d,1u} r2={3d,1u} r3={2d,1u} r12={1d} r13={1d,3u} r14={1d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 134{124d,10u,0e} in 4{3 regular + 1 call} insns.
(note 1 0 31 NOTE_INSN_DELETED)

(note 31 1 32 2 ( sd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 32 31 33 2 ( unused (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ unused ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 33 32 34 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 34 33 7 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 34 28 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 28 7 6 2 NOTE_INSN_PROLOGUE_END)

(note 6 28 10 2 NOTE_INSN_FUNCTION_BEG)

(insn:TI 10 6 35 2 arch/arm/vfp/vfpsingle.c:479 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(note 35 10 11 2 ( unused (nil)) NOTE_INSN_VAR_LOCATION)

(insn 11 35 36 2 arch/arm/vfp/vfpsingle.c:479 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(note 36 11 29 2 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(note 29 36 30 2 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 30 29 13 2 arch/arm/vfp/vfpsingle.c:480 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) 322 {sibcall_epilogue} (nil))

(call_insn/j:TI 13 30 38 2 arch/arm/vfp/vfpsingle.c:479 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 38 13 37 2 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(note 37 38 14 2 ( sd (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 14 37 27)

(note 27 14 0 NOTE_INSN_DELETED)


;; Function vfp_single_fcmpz (vfp_single_fcmpz)[0:163]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sd+0
Reg 1: unused+0
Reg 2: m+0
Reg 3: fpscr+0
Variables:
  name: sd
    offset 0
      (reg:SI 0 r0 [ sd ])
  name: unused
    offset 0
      (reg:SI 1 r1 [ unused ])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 0


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	

Successors:  EXIT [100.0%]  (ab,sibcall)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  (ab,sibcall)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_fcmpz

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={2d,2u} r1={3d,2u} r2={3d,1u} r3={2d,1u} r12={1d} r13={1d,3u} r14={1d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 135{124d,11u,0e} in 4{3 regular + 1 call} insns.
(note 1 0 31 NOTE_INSN_DELETED)

(note 31 1 32 2 ( sd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 32 31 33 2 ( unused (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ unused ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 33 32 34 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 34 33 7 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 34 28 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 28 7 6 2 NOTE_INSN_PROLOGUE_END)

(note 6 28 10 2 NOTE_INSN_FUNCTION_BEG)

(insn:TI 10 6 35 2 arch/arm/vfp/vfpsingle.c:474 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(note 35 10 11 2 ( unused (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 11 35 36 2 arch/arm/vfp/vfpsingle.c:474 (set (reg:SI 2 r2)
        (reg:SI 1 r1)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 36 11 29 2 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(note 29 36 30 2 NOTE_INSN_EPILOGUE_BEG)

(insn 30 29 13 2 arch/arm/vfp/vfpsingle.c:475 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) 322 {sibcall_epilogue} (nil))

(call_insn/j:TI 13 30 38 2 arch/arm/vfp/vfpsingle.c:474 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 38 13 37 2 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(note 37 38 14 2 ( sd (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 14 37 27)

(note 27 14 0 NOTE_INSN_DELETED)


;; Function vfp_single_fcmpe (vfp_single_fcmpe)[0:162]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sd+0
Reg 1: unused+0
Reg 2: m+0
Reg 3: fpscr+0
Variables:
  name: unused
    offset 0
      (reg:SI 1 r1 [ unused ])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: sd
    offset 0
      (reg:SI 0 r0 [ sd ])

OUT:
Stack adjustment: 0


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	

Successors:  EXIT [100.0%]  (ab,sibcall)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  (ab,sibcall)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_fcmpe

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={2d,2u} r1={3d,1u} r2={2d,1u} r3={2d,1u} r12={1d} r13={1d,3u} r14={1d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 133{123d,10u,0e} in 3{2 regular + 1 call} insns.
(note 1 0 31 NOTE_INSN_DELETED)

(note 31 1 32 2 ( sd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 32 31 33 2 ( unused (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ unused ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 33 32 34 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 34 33 7 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 34 28 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 28 7 6 2 NOTE_INSN_PROLOGUE_END)

(note 6 28 10 2 NOTE_INSN_FUNCTION_BEG)

(insn:TI 10 6 35 2 arch/arm/vfp/vfpsingle.c:469 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(note 35 10 29 2 ( unused (nil)) NOTE_INSN_VAR_LOCATION)

(note 29 35 30 2 NOTE_INSN_EPILOGUE_BEG)

(insn 30 29 13 2 arch/arm/vfp/vfpsingle.c:470 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) 322 {sibcall_epilogue} (nil))

(call_insn/j:TI 13 30 38 2 arch/arm/vfp/vfpsingle.c:469 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 38 13 37 2 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(note 37 38 36 2 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(note 36 37 14 2 ( sd (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 14 36 27)

(note 27 14 0 NOTE_INSN_DELETED)


;; Function vfp_single_fcmp (vfp_single_fcmp)[0:161]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sd+0
Reg 1: unused+0
Reg 2: m+0
Reg 3: fpscr+0
Variables:
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: sd
    offset 0
      (reg:SI 0 r0 [ sd ])
  name: unused
    offset 0
      (reg:SI 1 r1 [ unused ])

OUT:
Stack adjustment: 0


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	

Successors:  EXIT [100.0%]  (ab,sibcall)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  (ab,sibcall)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_fcmp

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={2d,2u} r1={3d,1u} r2={2d,1u} r3={2d,1u} r12={1d} r13={1d,3u} r14={1d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 133{123d,10u,0e} in 3{2 regular + 1 call} insns.
(note 1 0 31 NOTE_INSN_DELETED)

(note 31 1 32 2 ( sd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 32 31 33 2 ( unused (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ unused ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 33 32 34 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 34 33 7 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 34 28 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 28 7 6 2 NOTE_INSN_PROLOGUE_END)

(note 6 28 10 2 NOTE_INSN_FUNCTION_BEG)

(insn:TI 10 6 35 2 arch/arm/vfp/vfpsingle.c:464 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(note 35 10 29 2 ( unused (nil)) NOTE_INSN_VAR_LOCATION)

(note 29 35 30 2 NOTE_INSN_EPILOGUE_BEG)

(insn 30 29 13 2 arch/arm/vfp/vfpsingle.c:465 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) 322 {sibcall_epilogue} (nil))

(call_insn/j:TI 13 30 38 2 arch/arm/vfp/vfpsingle.c:464 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad3580 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 38 13 37 2 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(note 37 38 36 2 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(note 36 37 14 2 ( sd (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 14 36 27)

(note 27 14 0 NOTE_INSN_DELETED)


;; Function vfp_single_normalise_denormal (vfp_single_normalise_denormal)[0:152]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: vs+0
Variables:
  name: vs
    offset 0
      (reg:SI 0 r0 [ vs ])

OUT:
Stack adjustment: 0
Reg 0: vs+0
Reg 3: bits+0
Variables:
  name: vs
    offset 0
      (reg:SI 0 r0 [ vs ])
  name: bits
    offset 0
      (reg/v:SI 3 r3 [orig:134 bits ] [134])


Basic block 3:
IN:
Stack adjustment: 0
Reg 0: vs+0
Reg 3: bits+0
Variables:
  name: vs
    offset 0
      (reg:SI 0 r0 [ vs ])
  name: bits
    offset 0
      (reg/v:SI 3 r3 [orig:134 bits ] [134])

OUT:
Stack adjustment: 0
Reg 0: vs+0
Variables:
  name: vs
    offset 0
      (reg:SI 0 r0 [ vs ])


4 basic blocks, 4 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

Successors:  3 [61.0%]  (fallthru) EXIT [39.0%] 
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


Basic block 3 , prev 2, next 1, loop_depth 0, count 0, freq 6100, maybe hot.
Predecessors:  2 [61.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

Successors:  EXIT [100.0%] 
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


Basic block 1 , prev 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  3 [100.0%]  2 [39.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(13){ }u-1(14){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_normalise_denormal

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 24[cc]
;;  ref usage 	r0={1d,4u,1d} r1={2d,1u} r2={4d,4u} r3={4d,5u} r13={1d,3u} r14={1d,1u} r24={1d,1u} 
;;    total ref usage 34{14d,19u,1e} in 11{11 regular + 0 call} insns.
(note 1 0 37 NOTE_INSN_DELETED)

(note 37 1 4 2 ( vs (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ vs ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 37 34 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 34 4 3 2 NOTE_INSN_PROLOGUE_END)

(note 3 34 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 3 9 2 NOTE_INSN_DELETED)

(note 9 8 6 2 NOTE_INSN_DELETED)

(insn:TI 6 9 7 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg:SI 2 r2 [orig:136 <variable>.significand ] [136])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 0 r0 [orig:135 vs ] [135])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 7 6 38 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg/v:SI 3 r3 [orig:133 ret ] [133])
        (asm_operands:SI ("clz	%0, %1") ("=r") 0 [
                (reg:SI 2 r2 [orig:136 <variable>.significand ] [136])
            ]
             [
                (asm_input:SI ("r") 0)
            ] 1139895)) -1 (nil))

(note 38 7 10 2 ( ret (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:133 ret ] [133])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 10 38 39 2 arch/arm/vfp/vfpsingle.c:60 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (plus:SI (reg/v:SI 3 r3 [orig:133 ret ] [133])
                        (const_int -1 [0xffffffffffffffff]))
                    (const_int 0 [0x0])))
            (set (reg/v:SI 3 r3 [orig:134 bits ] [134])
                (plus:SI (reg/v:SI 3 r3 [orig:133 ret ] [133])
                    (const_int -1 [0xffffffffffffffff])))
        ]) 6 {*addsi3_compare0} (nil))

(note 39 10 40 2 ( ret (nil)) NOTE_INSN_VAR_LOCATION)

(note 40 39 11 2 ( bits (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:134 bits ] [134])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 11 40 12 2 arch/arm/vfp/vfpsingle.c:60 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (return)
            (pc))) 261 {*cond_return} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 2 -> ( 3 1)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


;; Succ edge  3 [61.0%]  (fallthru)
;; Succ edge  EXIT [39.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru)
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 13 12 21 3 arch/arm/vfp/vfpsingle.c:61 (set (reg:SI 1 r1 [orig:139 <variable>.exponent ] [139])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 0 r0 [orig:135 vs ] [135]) [0 <variable>.exponent+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 21 13 22 3 arch/arm/vfp/vfpsingle.c:62 (set (reg:SI 2 r2 [145])
        (ashift:SI (reg:SI 2 r2 [orig:136 <variable>.significand ] [136])
            (reg/v:SI 3 r3 [orig:134 bits ] [134]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 0 r0 [orig:135 vs ] [135])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (nil)))

(insn:TI 22 21 15 3 arch/arm/vfp/vfpsingle.c:62 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 0 r0 [orig:135 vs ] [135])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 2 r2 [145])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [145])
        (nil)))

(insn:TI 15 22 18 3 arch/arm/vfp/vfpsingle.c:61 (set (reg:SI 2 r2 [140])
        (plus:SI (reg:SI 1 r1 [orig:139 <variable>.exponent ] [139])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 1 r1 [orig:139 <variable>.exponent ] [139])
        (nil)))

(insn:TI 18 15 41 3 arch/arm/vfp/vfpsingle.c:61 (set (reg:SI 3 r3 [143])
        (minus:SI (reg:SI 2 r2 [140])
            (reg/v:SI 3 r3 [orig:134 bits ] [134]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [140])
        (nil)))

(note 41 18 19 3 ( bits (nil)) NOTE_INSN_VAR_LOCATION)

(insn 19 41 36 3 arch/arm/vfp/vfpsingle.c:61 (set (mem/s/j:HI (reg/v/f:SI 0 r0 [orig:135 vs ] [135]) [0 <variable>.exponent+0 S2 A32])
        (reg:HI 3 r3 [143])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 3 r3 [143])
        (expr_list:REG_DEAD (reg/v/f:SI 0 r0 [orig:135 vs ] [135])
            (nil))))

(jump_insn:TI 36 19 35 3 (return) 260 {return} (nil))
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 35 36 32)

(note 32 35 33 NOTE_INSN_DELETED)

(note 33 32 0 NOTE_INSN_DELETED)


;; Function vfp_single_ftosi (vfp_single_ftosi)[0:170]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sd+0
Reg 1: unused+0
Reg 2: m+0
Reg 3: fpscr+0
Variables:
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: sd
    offset 0
      (reg:SI 0 r0 [ sd ])
  name: unused
    offset 0
      (reg:SI 1 r1 [ unused ])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: m+0
Reg 3: fpscr+0
Reg 12: significand+0
Variables:
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])


Basic block 3:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: m+0
Reg 3: fpscr+0
Reg 12: significand+0
Variables:
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: m+0
Reg 3: fpscr+0
Reg 12: significand+0
Variables:
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])


Basic block 4:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: m+0
Reg 3: fpscr+0
Reg 12: significand+0
Variables:
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: m+0
Reg 3: fpscr+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])


Basic block 5:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: m+0
Reg 3: fpscr+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: m+0
Reg 3: fpscr+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])


Basic block 6:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: m+0
Reg 3: fpscr+0
Reg 12: significand+0
Variables:
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: m+0
Reg 3: fpscr+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])


Basic block 7:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: m+0
Reg 3: fpscr+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: m+0
Reg 3: fpscr+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])


Basic block 8:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: m+0
Reg 3: fpscr+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: m+0
Reg 3: fpscr+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])


Basic block 9:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: m+0
Reg 3: fpscr+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: fpscr+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])


Basic block 10:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: fpscr+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: fpscr+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:144 d ] [144])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])


Basic block 11:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: fpscr+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:142 rmode ] [142])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])


Basic block 12:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:142 rmode ] [142])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:144 d ] [144])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:142 rmode ] [142])
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:139 rem ] [139])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])


Basic block 13:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:142 rmode ] [142])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:139 rem ] [139])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:144 d ] [144])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: incr+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:144 d ] [144])
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:139 rem ] [139])
  name: incr
    offset 0
      (reg/v:SI 3 r3 [orig:138 incr ] [138])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])


Basic block 14:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:142 rmode ] [142])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:139 rem ] [139])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:144 d ] [144])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:142 rmode ] [142])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:144 d ] [144])
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:139 rem ] [139])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])


Basic block 15:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:142 rmode ] [142])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:139 rem ] [139])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:144 d ] [144])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: incr+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:144 d ] [144])
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:139 rem ] [139])
  name: incr
    offset 0
      (reg/v:SI 3 r3 [orig:138 incr ] [138])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])


Basic block 16:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: incr+0 rmode+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: incr
    offset 0
      (reg/v:SI 3 r3 [orig:138 incr ] [138])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:144 d ] [144])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:142 rmode ] [142])
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:139 rem ] [139])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: incr+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: incr
    offset 0
      (reg/v:SI 3 r3 [orig:138 incr ] [138])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:144 d ] [144])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:139 rem ] [139])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])


Basic block 17:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: incr+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:139 rem ] [139])
  name: incr
    offset 0
      (reg/v:SI 3 r3 [orig:138 incr ] [138])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:144 d ] [144])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:144 d ] [144])
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:139 rem ] [139])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])


Basic block 18:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:139 rem ] [139])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:144 d ] [144])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:144 d ] [144])
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:139 rem ] [139])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])


Basic block 19:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:139 rem ] [139])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:144 d ] [144])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:144 d ] [144])
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:139 rem ] [139])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])


Basic block 20:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:142 rmode ] [142])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:142 rmode ] [142])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])


Basic block 21:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:142 rmode ] [142])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:142 rmode ] [142])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])


Basic block 22:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:142 rmode ] [142])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:142 rmode ] [142])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:144 d ] [144])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])


Basic block 23:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:142 rmode ] [142])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:144 d ] [144])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:142 rmode ] [142])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:144 d ] [144])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])


Basic block 24:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:142 rmode ] [142])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:142 rmode ] [142])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])


Basic block 25:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:142 rmode ] [142])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:142 rmode ] [142])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:144 d ] [144])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])


Basic block 26:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 2: m+0
Reg 3: rmode+0 fpscr+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:144 d ] [144])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:142 rmode ] [142])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 2: m+0
Reg 3: fpscr+0 rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:144 d ] [144])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:142 rmode ] [142])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])


Basic block 27:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 2: m+0
Reg 3: rmode+0 fpscr+0
Reg 4: exceptions+0
Reg 12: rem+0 significand+0
Reg 14: tm+0
Variables:
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:137 significand ] [137])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:144 d ] [144])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:142 rmode ] [142])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:141 tm ] [141])
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:139 rem ] [139])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:147 sd ] [147])

OUT:
Stack adjustment: 16
Reg 4: exceptions+0
Variables:
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:143 exceptions ] [143])


28 basic blocks, 43 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 24 [cc]
;; live  kill	

Successors:  3 [50.0%]  (fallthru) 6 [50.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  2 [50.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  4 [56.0%]  (fallthru) 6 [44.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 2800, maybe hot.
Predecessors:  3 [56.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 12 [ip] 13 [sp] 14 [lr]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 14 [lr] 24 [cc]
;; live  kill	

Successors:  5 [50.0%]  (fallthru) 8 [50.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 1400, maybe hot.
Predecessors:  4 [50.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 14 [lr] 24 [cc]
;; live  kill	

Successors:  8 [100.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 7200, maybe hot.
Predecessors:  3 [44.0%]  2 [50.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 14 [lr] 24 [cc]
;; live  kill	

Successors:  8 [50.0%]  7 [50.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 3600, maybe hot.
Predecessors:  6 [50.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 12 [ip] 13 [sp] 14 [lr]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 14 [lr] 24 [cc]
;; live  kill	

Successors:  8 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  7 [100.0%]  (fallthru) 6 [50.0%]  4 [50.0%]  5 [100.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

Successors:  9 [61.0%]  (fallthru) 26 [39.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 6100, maybe hot.
Predecessors:  8 [61.0%]  (fallthru)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 24 [cc]
;; live  kill	

Successors:  10 [50.0%]  (fallthru) 11 [50.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 3050, maybe hot.
Predecessors:  9 [50.0%]  (fallthru)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 2 [r2] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 4 [r4] 24 [cc]
;; live  kill	

Successors:  27 [100.0%] 
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 3050, maybe hot.
Predecessors:  9 [50.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  12 [50.0%]  (fallthru) 20 [50.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 1525, maybe hot.
Predecessors:  11 [50.0%]  (fallthru)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 5 [r5] 12 [ip] 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 5 [r5] 12 [ip] 14 [lr] 24 [cc]
;; live  kill	

Successors:  13 [50.0%]  (fallthru) 14 [50.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 762, maybe hot.
Predecessors:  12 [50.0%]  (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  17 [100.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 762, maybe hot.
Predecessors:  12 [50.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  16 [28.0%]  15 [72.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 549, maybe hot.
Predecessors:  14 [72.0%]  (fallthru)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

Successors:  16 [50.0%]  (fallthru) 17 [50.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 488, maybe hot.
Predecessors:  14 [28.0%]  15 [50.0%]  (fallthru)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

Successors:  17 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 1525, maybe hot.
Predecessors:  16 [100.0%]  (fallthru) 15 [50.0%]  13 [100.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp]
;; lr  def 	 3 [r3] 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 3 [r3] 4 [r4] 14 [lr] 24 [cc]
;; live  kill	 24 [cc]

Successors:  18 [50.0%]  (fallthru) 19 [50.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 762, maybe hot.
Predecessors:  17 [50.0%]  (fallthru)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 4 [r4] 12 [ip] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

Successors:  19 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 19 , prev 18, next 20, loop_depth 0, count 0, freq 1525, maybe hot.
Predecessors:  18 [100.0%]  (fallthru) 17 [50.0%] 
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

Successors:  27 [100.0%] 
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 20 , prev 19, next 21, loop_depth 0, count 0, freq 1525, maybe hot.
Predecessors:  11 [50.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	 0 [r0]

Successors:  21 [61.0%]  (fallthru) 26 [39.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 21 , prev 20, next 22, loop_depth 0, count 0, freq 930, maybe hot.
Predecessors:  20 [61.0%]  (fallthru)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

Successors:  22 [28.0%]  (fallthru) 24 [72.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 22 , prev 21, next 23, loop_depth 0, count 0, freq 260, maybe hot.
Predecessors:  21 [28.0%]  (fallthru)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

Successors:  26 [61.0%]  23 [39.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 23 , prev 22, next 24, loop_depth 0, count 0, freq 101, maybe hot.
Predecessors:  22 [39.0%]  (fallthru)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}

Successors:  27 [100.0%] 


Basic block 24 , prev 23, next 25, loop_depth 0, count 0, freq 670, maybe hot.
Predecessors:  21 [72.0%] 
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  25 [46.8%]  (fallthru) 26 [53.2%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 25 , prev 24, next 26, loop_depth 0, count 0, freq 313, maybe hot.
Predecessors:  24 [46.8%]  (fallthru)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

Successors:  26 [39.0%]  (fallthru) 27 [61.0%] 
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 26 , prev 25, next 27, loop_depth 0, count 0, freq 5133, maybe hot.
Predecessors:  8 [39.0%]  22 [61.0%]  24 [53.2%]  20 [39.0%]  25 [39.0%]  (fallthru)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

Successors:  27 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 27 , prev 26, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  26 [100.0%]  (fallthru) 19 [100.0%]  25 [61.0%]  10 [100.0%]  23 [100.0%] 
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 1 , prev 27, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  27 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_ftosi

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={15d,23u} r1={3d,1u} r2={4d,11u} r3={10d,14u} r4={8d,12u} r5={2d,3u} r6={1d,2u} r12={5d,11u} r13={2d,29u} r14={10d,14u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={31d,38u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 359{201d,158u,0e} in 94{93 regular + 1 call} insns.
(note 1 0 370 NOTE_INSN_DELETED)

(note 370 1 371 2 ( unused (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ unused ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 371 370 372 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 372 371 373 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 373 372 7 2 ( sd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 373 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 10 2 NOTE_INSN_FUNCTION_BEG)

(note 10 6 11 2 NOTE_INSN_DELETED)

(note 11 10 16 2 NOTE_INSN_DELETED)

(note 16 11 17 2 NOTE_INSN_DELETED)

(note 17 16 20 2 NOTE_INSN_DELETED)

(note 20 17 21 2 NOTE_INSN_DELETED)

(note 21 20 23 2 NOTE_INSN_DELETED)

(note 23 21 24 2 NOTE_INSN_DELETED)

(note 24 23 25 2 NOTE_INSN_DELETED)

(note 25 24 2 2 NOTE_INSN_DELETED)

(insn:TI 2 25 374 2 arch/arm/vfp/vfpsingle.c:628 (set (reg/v:SI 1 r1 [orig:147 sd ] [147])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(note 374 2 12 2 ( unused (nil)) NOTE_INSN_VAR_LOCATION)

(insn 12 374 375 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 0 r0 [orig:136 D.5612 ] [136])
        (zero_extract:SI (reg/v:SI 2 r2 [orig:149 m ] [149])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(note 375 12 335 2 ( sd (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [orig:147 sd ] [147])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn/f:TI 335 375 336 2 arch/arm/vfp/vfpsingle.c:628 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -16 [0xfffffffffffffff0])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [0 S4 A32])
                            (reg:SI 5 r5))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 8 [0x8])) [0 S4 A32])
                            (reg:SI 6 r6))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 12 [0xc])) [0 S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))

(note 336 335 13 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 13 336 15 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 12 ip [153])
        (ashift:SI (reg/v:SI 2 r2 [orig:149 m ] [149])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(insn:TI 15 13 26 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 14 lr [orig:155 D.5612 ] [155])
        (sign_extend:SI (reg:HI 0 r0 [orig:136 D.5612 ] [136]))) 155 {*arm_extendhisi2_v6} (nil))

(insn:TI 26 15 14 2 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 14 lr [orig:155 D.5612 ] [155])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 14 lr [orig:155 D.5612 ] [155])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn 14 26 376 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 12 ip [orig:137 significand ] [137])
        (lshiftrt:SI (reg:SI 12 ip [153])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(note 376 14 29 2 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 12 ip [orig:137 significand ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 29 376 27 2 arch/arm/vfp/vfp.h:201 (cond_exec (ne (reg:CC_DNE 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 12 ip [orig:137 significand ] [137])
            (ior:SI (reg/v:SI 12 ip [orig:137 significand ] [137])
                (const_int 1073741824 [0x40000000])))) 2310 {neon_vornv2di+43} (nil))

(jump_insn:TI 27 29 33 2 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (ne (reg:CC_DNE 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 55)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 6)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  6 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 33 27 35 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 35 33 36 3 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 14 lr [orig:155 D.5612 ] [155])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 36 35 37 3 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 55)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4400 [0x1130])
            (nil))))
;; End of basic block 3 -> ( 4 6)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  4 [56.0%]  (fallthru)
;; Succ edge  6 [44.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 12 [ip] 13 [sp] 14 [lr]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 14 [lr] 24 [cc]
;; live  kill	

;; Pred edge  3 [56.0%]  (fallthru)
(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 38 37 41 4 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 12 ip [orig:137 significand ] [137])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 41 38 377 4 arch/arm/vfp/vfp.h:233 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 14 lr [orig:141 tm ] [141])
            (const_int 8 [0x8]))) 2345 {neon_vornv2di+78} (nil))

(note 377 41 39 4 ( tm (expr_list:REG_DEP_TRUE (reg/v:SI 14 lr [orig:141 tm ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 39 377 46 4 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 71)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 8)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 14 [lr] 24 [cc]
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 46 39 47 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 47 46 48 5 NOTE_INSN_DELETED)

(insn:TI 48 47 290 5 arch/arm/vfp/vfp.h:234 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 12 ip [orig:137 significand ] [137])
                (const_int 1 [0x1])
                (const_int 29 [0x1d]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn:TI 290 48 359 5 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 14 lr [orig:141 tm ] [141])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(jump_insn 359 290 360 5 (set (pc)
        (label_ref 71)) -1 (nil))
;; End of basic block 5 -> ( 8)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  8 [100.0%] 

(barrier 360 359 378)

(note 378 360 55 6 ( tm (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 3 2) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 14 [lr] 24 [cc]
;; live  kill	

;; Pred edge  3 [44.0%] 
;; Pred edge  2 [50.0%] 
(code_label 55 378 56 6 78 "" [2 uses])

(note 56 55 57 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 57 56 60 6 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:136 D.5612 ] [136])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 60 57 379 6 arch/arm/vfp/vfp.h:230 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 14 lr [orig:141 tm ] [141])
            (const_int 1 [0x1]))) 2345 {neon_vornv2di+78} (nil))

(note 379 60 58 6 ( tm (expr_list:REG_DEP_TRUE (reg/v:SI 14 lr [orig:141 tm ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 58 379 65 6 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 71)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 8 7)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  8 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 12 [ip] 13 [sp] 14 [lr]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 14 [lr] 24 [cc]
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 65 58 66 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 66 65 332 7 NOTE_INSN_DELETED)

(insn:TI 332 66 333 7 arch/arm/vfp/vfp.h:242 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 12 ip [orig:137 significand ] [137])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 333 332 334 7 arch/arm/vfp/vfp.h:242 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 14 lr [orig:141 tm ] [141])
            (const_int 3 [0x3]))) 2345 {neon_vornv2di+78} (nil))

(insn 334 333 71 7 arch/arm/vfp/vfp.h:242 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 14 lr [orig:141 tm ] [141])
            (const_int 5 [0x5]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 7 -> ( 8)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 7 6 4 5) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  6 [50.0%] 
;; Pred edge  4 [50.0%] 
;; Pred edge  5 [100.0%] 
(code_label 71 334 72 8 80 "" [3 uses])

(note 72 71 73 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 73 72 85 8 NOTE_INSN_DELETED)

(note 85 73 74 8 NOTE_INSN_DELETED)

(insn:TI 74 85 294 8 arch/arm/vfp/vfpsingle.c:641 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 14 lr [orig:141 tm ] [141])
                        (const_int 4 [0x4]))
                    (const_int 0 [0x0])))
            (set (reg:SI 4 r4 [165])
                (and:SI (reg/v:SI 14 lr [orig:141 tm ] [141])
                    (const_int 4 [0x4])))
        ]) 69 {*andsi3_compare0} (nil))

(insn:TI 294 74 380 8 arch/arm/vfp/vfpsingle.c:642 (set (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
        (if_then_else:SI (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 4 r4 [165])
            (const_int 128 [0x80]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(note 380 294 86 8 ( exceptions (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 86 380 89 8 arch/arm/vfp/vfpsingle.c:644 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 14 lr [orig:141 tm ] [141])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 14 lr [orig:141 tm ] [141])
        (nil)))

(insn:TI 89 86 87 8 arch/arm/vfp/vfpsingle.c:646 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
            (ior:SI (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
                (const_int 1 [0x1])))) 2310 {neon_vornv2di+43} (nil))

(jump_insn:TI 87 89 94 8 arch/arm/vfp/vfpsingle.c:644 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 255)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 8 -> ( 9 26)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  9 [61.0%]  (fallthru)
;; Succ edge  26 [39.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  8 [61.0%]  (fallthru)
(note 94 87 95 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 95 94 96 9 NOTE_INSN_DELETED)

(note 96 95 329 9 NOTE_INSN_DELETED)

(insn:TI 329 96 98 9 arch/arm/vfp/vfp.h:195 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:149 m ] [149])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 98 329 330 9 arch/arm/vfp/vfpsingle.c:647 (set (reg:SI 0 r0 [orig:169 D.5612 ] [169])
        (sign_extend:SI (reg:HI 0 r0 [orig:136 D.5612 ] [136]))) 155 {*arm_extendhisi2_v6} (nil))

(insn:TI 330 98 381 9 arch/arm/vfp/vfp.h:195 (cond_exec (lt:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 2 r2 [orig:135 D.5615 ] [135])
            (const_int 32768 [0x8000]))) 2345 {neon_vornv2di+78} (nil))

(note 381 330 331 9 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(insn 331 381 99 9 arch/arm/vfp/vfp.h:195 (cond_exec (ge (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 2 r2 [orig:135 D.5615 ] [135])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn:TI 99 331 100 9 arch/arm/vfp/vfpsingle.c:647 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:169 D.5612 ] [169])
            (const_int 158 [0x9e]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 100 99 101 9 arch/arm/vfp/vfpsingle.c:647 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 116)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  10 [50.0%]  (fallthru)
;; Succ edge  11 [50.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 2 [r2] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  9 [50.0%]  (fallthru)
(note 101 100 102 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 102 101 113 10 arch/arm/vfp/vfpsingle.c:652 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:135 D.5615 ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:135 D.5615 ] [135])
        (nil)))

(insn 113 102 296 10 arch/arm/vfp/vfpsingle.c:654 (set (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
        (ior:SI (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))

(insn:TI 296 113 382 10 arch/arm/vfp/vfpsingle.c:653 (set (reg/v:SI 0 r0 [orig:144 d ] [144])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 2147483647 [0x7fffffff])
            (const_int -2147483648 [0xffffffff80000000]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(note 382 296 361 10 ( d (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:144 d ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 361 382 362 10 (set (pc)
        (label_ref 258)) -1 (nil))
;; End of basic block 10 -> ( 27)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  27 [100.0%] 

(barrier 362 361 383)

(note 383 362 116 11 ( d (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  9 [50.0%] 
(code_label 116 383 117 11 88 "" [1 uses])

(note 117 116 120 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 120 117 118 11 arch/arm/vfp/vfpsingle.c:655 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:169 D.5612 ] [169])
            (const_int 125 [0x7d]))) 219 {*arm_cmpsi_insn} (nil))

(insn 118 120 384 11 arch/arm/vfp/vfpsingle.c:631 (set (reg/v:SI 3 r3 [orig:142 rmode ] [142])
        (and:SI (reg/v:SI 3 r3 [orig:150 fpscr ] [150])
            (const_int 12582912 [0xc00000]))) 67 {*arm_andsi3_insn} (nil))

(note 384 118 385 11 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(note 385 384 121 11 ( rmode (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:142 rmode ] [142])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 121 385 122 11 arch/arm/vfp/vfpsingle.c:655 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 227)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11 -> ( 12 20)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  12 [50.0%]  (fallthru)
;; Succ edge  20 [50.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 5 [r5] 12 [ip] 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 5 [r5] 12 [ip] 14 [lr] 24 [cc]
;; live  kill	

;; Pred edge  11 [50.0%]  (fallthru)
(note 122 121 124 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 124 122 386 12 arch/arm/vfp/vfpsingle.c:656 (set (reg/v:SI 0 r0 [orig:140 shift ] [140])
        (minus:SI (const_int 158 [0x9e])
            (reg:SI 0 r0 [orig:169 D.5612 ] [169]))) 28 {*arm_subsi3_insn} (nil))

(note 386 124 125 12 ( shift (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:140 shift ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 125 386 387 12 arch/arm/vfp/vfpsingle.c:660 (set (reg:SI 14 lr [172])
        (ashift:SI (reg/v:SI 12 ip [orig:137 significand ] [137])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(note 387 125 129 12 ( tm (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 129 387 127 12 arch/arm/vfp/vfpsingle.c:663 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:142 rmode ] [142])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 127 129 128 12 arch/arm/vfp/vfpsingle.c:661 (set (reg:SI 5 r5 [173])
        (minus:SI (const_int 33 [0x21])
            (reg/v:SI 0 r0 [orig:140 shift ] [140]))) 28 {*arm_subsi3_insn} (nil))

(insn:TI 128 127 388 12 arch/arm/vfp/vfpsingle.c:661 (set (reg/v:SI 12 ip [orig:139 rem ] [139])
        (ashift:SI (reg/v:SI 12 ip [orig:137 significand ] [137])
            (reg:SI 5 r5 [173]))) 117 {*arm_shiftsi3} (nil))

(note 388 128 389 12 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(note 389 388 126 12 ( rem (expr_list:REG_DEP_TRUE (reg/v:SI 12 ip [orig:139 rem ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 126 389 390 12 arch/arm/vfp/vfpsingle.c:660 (set (reg/v:SI 0 r0 [orig:144 d ] [144])
        (lshiftrt:SI (reg:SI 14 lr [172])
            (reg/v:SI 0 r0 [orig:140 shift ] [140]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 14 lr [172])
        (nil)))

(note 390 126 391 12 ( d (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:144 d ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 391 390 130 12 ( shift (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 130 391 131 12 arch/arm/vfp/vfpsingle.c:663 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 144)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  13 [50.0%]  (fallthru)
;; Succ edge  14 [50.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  12 [50.0%]  (fallthru)
(note 131 130 132 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note 132 131 133 13 NOTE_INSN_DELETED)

(insn:TI 133 132 298 13 arch/arm/vfp/vfpsingle.c:665 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 0 r0 [orig:144 d ] [144])
                (const_int 1 [0x1])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn:TI 298 133 392 13 arch/arm/vfp/vfpsingle.c:666 (set (reg/v:SI 3 r3 [orig:138 incr ] [138])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int -2147483648 [0xffffffff80000000])
            (const_int 2147483647 [0x7fffffff]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(note 392 298 393 13 ( rmode (nil)) NOTE_INSN_VAR_LOCATION)

(note 393 392 363 13 ( incr (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:138 incr ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 363 393 364 13 (set (pc)
        (label_ref 167)) -1 (nil))
;; End of basic block 13 -> ( 17)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  17 [100.0%] 

(barrier 364 363 394)

(note 394 364 395 14 ( rmode (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:142 rmode ] [142])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 395 394 144 14 ( incr (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  12 [50.0%] 
(code_label 144 395 145 14 92 "" [1 uses])

(note 145 144 146 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 146 145 147 14 arch/arm/vfp/vfpsingle.c:667 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:142 rmode ] [142])
            (const_int 12582912 [0xc00000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 147 146 148 14 arch/arm/vfp/vfpsingle.c:667 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 164)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 14 -> ( 16 15)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  16 [28.0%] 
;; Succ edge  15 [72.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  14 [72.0%]  (fallthru)
(note 148 147 149 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(note 149 148 150 15 NOTE_INSN_DELETED)

(note 150 149 152 15 NOTE_INSN_DELETED)

(note 152 150 155 15 NOTE_INSN_DELETED)

(note 155 152 156 15 NOTE_INSN_DELETED)

(note 156 155 153 15 NOTE_INSN_DELETED)

(insn:TI 153 156 396 15 arch/arm/vfp/vfpsingle.c:669 (parallel [
            (set (reg:SI 3 r3 [178])
                (eq:SI (reg/v:SI 3 r3 [orig:142 rmode ] [142])
                    (const_int 4194304 [0x400000])))
            (clobber (reg:CC 24 cc))
        ]) 278 {*compare_scc} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(note 396 153 157 15 ( rmode (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 157 396 158 15 arch/arm/vfp/vfpsingle.c:669 (parallel [
            (set (reg:SI 3 r3 [181])
                (xor:SI (ne:SI (reg:SI 2 r2 [orig:135 D.5615 ] [135])
                        (const_int 0 [0x0]))
                    (reg:SI 3 r3 [178])))
            (clobber (reg:CC 24 cc))
        ]) 280 {*cond_arith} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn:TI 158 157 161 15 arch/arm/vfp/vfpsingle.c:669 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [181])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 161 158 397 15 arch/arm/vfp/vfpsingle.c:670 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 3 r3 [orig:138 incr ] [138])
            (const_int -1 [0xffffffffffffffff]))) 2345 {neon_vornv2di+78} (nil))

(note 397 161 159 15 ( incr (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:138 incr ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 159 397 398 15 arch/arm/vfp/vfpsingle.c:669 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 167)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 15 -> ( 16 17)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  16 [50.0%]  (fallthru)
;; Succ edge  17 [50.0%] 

(note 398 159 164 16 ( rmode (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:142 rmode ] [142])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 14 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  14 [28.0%] 
;; Pred edge  15 [50.0%]  (fallthru)
(code_label 164 398 165 16 95 "" [1 uses])

(note 165 164 166 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 166 165 399 16 arch/arm/vfp/vfpsingle.c:668 (set (reg/v:SI 3 r3 [orig:138 incr ] [138])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 16 -> ( 17)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  17 [100.0%]  (fallthru)

(note 399 166 167 17 ( rmode (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 16 15 13) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp]
;; lr  def 	 3 [r3] 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 3 [r3] 4 [r4] 14 [lr] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  15 [50.0%] 
;; Pred edge  13 [100.0%] 
(code_label 167 399 168 17 94 "" [2 uses])

(note 168 167 169 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note 169 168 173 17 NOTE_INSN_DELETED)

(note 173 169 176 17 NOTE_INSN_DELETED)

(note 176 173 177 17 NOTE_INSN_DELETED)

(note 177 176 178 17 NOTE_INSN_DELETED)

(note 178 177 170 17 NOTE_INSN_DELETED)

(insn:TI 170 178 171 17 arch/arm/vfp/vfpsingle.c:673 (set (reg:CC_C 24 cc)
        (compare:CC_C (plus:SI (reg/v:SI 3 r3 [orig:138 incr ] [138])
                (reg/v:SI 12 ip [orig:139 rem ] [139]))
            (reg/v:SI 3 r3 [orig:138 incr ] [138]))) 12 {*compare_addsi2_op0} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:138 incr ] [138])
        (nil)))

(insn:TI 171 170 174 17 arch/arm/vfp/vfpsingle.c:673 (set (reg:SI 14 lr [184])
        (ltu:SI (reg:CC_C 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC_C 24 cc)
        (nil)))

(insn 174 171 400 17 arch/arm/vfp/vfpsingle.c:673 (parallel [
            (set (reg:SI 3 r3 [186])
                (ne:SI (reg/v:SI 0 r0 [orig:144 d ] [144])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 24 cc))
        ]) 278 {*compare_scc} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(note 400 174 179 17 ( incr (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 179 400 182 17 arch/arm/vfp/vfpsingle.c:673 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 14 lr [184])
                        (reg:SI 3 r3 [186]))
                    (const_int 0 [0x0])))
            (clobber (scratch:SI))
        ]) 70 {*andsi3_compare0_scratch} (expr_list:REG_DEAD (reg:SI 14 lr [184])
        (expr_list:REG_DEAD (reg:SI 3 r3 [186])
            (nil))))

(insn:TI 182 179 185 17 arch/arm/vfp/vfpsingle.c:674 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 0 r0 [orig:144 d ] [144])
            (plus:SI (reg/v:SI 0 r0 [orig:144 d ] [144])
                (const_int 1 [0x1])))) 2268 {neon_vornv2di+1} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(insn 185 182 300 17 arch/arm/vfp/vfpsingle.c:675 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:135 D.5615 ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 300 185 196 17 arch/arm/vfp/vfpsingle.c:675 discrim 2 (set (reg:SI 3 r3 [orig:145 iftmp.134 ] [145])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int -2147483648 [0xffffffff80000000])
            (const_int 2147483647 [0x7fffffff]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn:TI 196 300 210 17 arch/arm/vfp/vfpsingle.c:675 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:144 d ] [144])
            (reg:SI 3 r3 [orig:145 iftmp.134 ] [145]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 210 196 302 17 arch/arm/vfp/vfpsingle.c:677 (cond_exec (gtu (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
            (ior:SI (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
                (const_int 1 [0x1])))) 2310 {neon_vornv2di+43} (nil))

(insn 302 210 197 17 arch/arm/vfp/vfpsingle.c:676 discrim 2 (cond_exec (gtu (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 0 r0 [orig:144 d ] [144])
            (reg:SI 3 r3 [orig:145 iftmp.134 ] [145]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:145 iftmp.134 ] [145])
        (nil)))

(jump_insn:TI 197 302 214 17 arch/arm/vfp/vfpsingle.c:675 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 219)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 17 -> ( 18 19)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  18 [50.0%]  (fallthru)
;; Succ edge  19 [50.0%] 

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 4 [r4] 12 [ip] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  17 [50.0%]  (fallthru)
(note 214 197 215 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:TI 215 214 218 18 arch/arm/vfp/vfpsingle.c:678 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 12 ip [orig:139 rem ] [139])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 12 ip [orig:139 rem ] [139])
        (nil)))

(insn:TI 218 215 219 18 arch/arm/vfp/vfpsingle.c:679 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
            (ior:SI (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
                (const_int 16 [0x10])))) 2310 {neon_vornv2di+43} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 18 -> ( 19)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 18 17) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  17 [50.0%] 
(code_label 219 218 220 19 102 "" [1 uses])

(note 220 219 221 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 221 220 224 19 arch/arm/vfp/vfpsingle.c:681 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:135 D.5615 ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:135 D.5615 ] [135])
        (nil)))

(insn:TI 224 221 365 19 arch/arm/vfp/vfpsingle.c:682 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 0 r0 [orig:144 d ] [144])
            (neg:SI (reg/v:SI 0 r0 [orig:144 d ] [144])))) 2324 {neon_vornv2di+57} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(jump_insn 365 224 366 19 (set (pc)
        (label_ref 258)) -1 (nil))
;; End of basic block 19 -> ( 27)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  27 [100.0%] 

(barrier 366 365 401)

(note 401 366 402 20 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 12 ip [orig:137 significand ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 402 401 403 20 ( d (nil)) NOTE_INSN_VAR_LOCATION)

(note 403 402 404 20 ( rmode (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:142 rmode ] [142])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 404 403 405 20 ( tm (expr_list:REG_DEP_TRUE (reg/v:SI 14 lr [orig:141 tm ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 405 404 227 20 ( rem (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 11) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	 0 [r0]

;; Pred edge  11 [50.0%] 
(code_label 227 405 228 20 91 "" [1 uses])

(note 228 227 230 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(note 230 228 231 20 NOTE_INSN_DELETED)

(insn:TI 231 230 232 20 arch/arm/vfp/vfpsingle.c:685 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (ior:SI (reg/v:SI 12 ip [orig:137 significand ] [137])
                        (reg:SI 0 r0 [orig:169 D.5612 ] [169]))
                    (const_int 0 [0x0])))
            (clobber (reg:SI 0 r0))
        ]) 92 {*iorsi3_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 12 ip [orig:137 significand ] [137])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:169 D.5612 ] [169])
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil)))))

(jump_insn:TI 232 231 233 20 arch/arm/vfp/vfpsingle.c:685 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 255)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 20 -> ( 21 26)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  21 [61.0%]  (fallthru)
;; Succ edge  26 [39.0%] 

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  20 [61.0%]  (fallthru)
(note 233 232 235 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn:TI 235 233 234 21 arch/arm/vfp/vfpsingle.c:687 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:142 rmode ] [142])
            (const_int 4194304 [0x400000]))) 219 {*arm_cmpsi_insn} (nil))

(insn 234 235 236 21 arch/arm/vfp/vfpsingle.c:686 (set (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
        (ior:SI (reg/v:SI 4 r4 [orig:143 exceptions ] [143])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (nil))

(jump_insn:TI 236 234 237 21 arch/arm/vfp/vfpsingle.c:687 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 244)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 21 -> ( 22 24)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  22 [28.0%]  (fallthru)
;; Succ edge  24 [72.0%] 

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

;; Pred edge  21 [28.0%]  (fallthru)
(note 237 236 238 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn:TI 238 237 241 22 arch/arm/vfp/vfpsingle.c:687 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:135 D.5615 ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:135 D.5615 ] [135])
        (nil)))

(insn:TI 241 238 406 22 arch/arm/vfp/vfpsingle.c:688 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 0 r0 [orig:144 d ] [144])
            (const_int 1 [0x1]))) 2345 {neon_vornv2di+78} (nil))

(note 406 241 239 22 ( d (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:144 d ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 239 406 367 22 arch/arm/vfp/vfpsingle.c:687 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 255)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 22 -> ( 26 23)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  26 [61.0%] 
;; Succ edge  23 [39.0%]  (fallthru)

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}

;; Pred edge  22 [39.0%]  (fallthru)
(note 367 239 368 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(jump_insn 368 367 369 23 (set (pc)
        (label_ref 258)) -1 (nil))
;; End of basic block 23 -> ( 27)


;; Succ edge  27 [100.0%] 

(barrier 369 368 407)

(note 407 369 244 24 ( d (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 21) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  21 [72.0%] 
(code_label 244 407 245 24 104 "" [1 uses])

(note 245 244 246 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn:TI 246 245 247 24 arch/arm/vfp/vfpsingle.c:689 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:142 rmode ] [142])
            (const_int 8388608 [0x800000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:142 rmode ] [142])
        (nil)))

(jump_insn:TI 247 246 248 24 arch/arm/vfp/vfpsingle.c:689 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 255)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5321 [0x14c9])
            (nil))))
;; End of basic block 24 -> ( 25 26)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  25 [46.8%]  (fallthru)
;; Succ edge  26 [53.2%] 

;; Start of basic block ( 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

;; Pred edge  24 [46.8%]  (fallthru)
(note 248 247 249 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn:TI 249 248 252 25 arch/arm/vfp/vfpsingle.c:689 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:135 D.5615 ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:135 D.5615 ] [135])
        (nil)))

(insn:TI 252 249 408 25 arch/arm/vfp/vfpsingle.c:690 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 0 r0 [orig:144 d ] [144])
            (const_int -1 [0xffffffffffffffff]))) 2345 {neon_vornv2di+78} (nil))

(note 408 252 250 25 ( d (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:144 d ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 250 408 409 25 arch/arm/vfp/vfpsingle.c:689 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 258)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 25 -> ( 26 27)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  26 [39.0%]  (fallthru)
;; Succ edge  27 [61.0%] 

(note 409 250 410 26 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 410 409 255 26 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 8 22 24 20 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  8 [39.0%] 
;; Pred edge  22 [61.0%] 
;; Pred edge  24 [53.2%] 
;; Pred edge  20 [39.0%] 
;; Pred edge  25 [39.0%]  (fallthru)
(code_label 255 410 256 26 103 "" [4 uses])

(note 256 255 257 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn:TI 257 256 411 26 arch/arm/vfp/vfpsingle.c:684 (set (reg/v:SI 0 r0 [orig:144 d ] [144])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 26 -> ( 27)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  27 [100.0%]  (fallthru)

(note 411 257 258 27 ( rem (expr_list:REG_DEP_TRUE (reg/v:SI 12 ip [orig:139 rem ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 26 19 25 10 23) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  26 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%] 
;; Pred edge  25 [61.0%] 
;; Pred edge  10 [100.0%] 
;; Pred edge  23 [100.0%] 
(code_label 258 411 259 27 87 "" [4 uses])

(note 259 258 262 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 262 259 419 27 arch/arm/vfp/vfpsingle.c:696 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 419 262 418 27 ( sd (nil)) NOTE_INSN_VAR_LOCATION)

(note 418 419 417 27 ( rem (nil)) NOTE_INSN_VAR_LOCATION)

(note 417 418 416 27 ( tm (nil)) NOTE_INSN_VAR_LOCATION)

(note 416 417 415 27 ( rmode (nil)) NOTE_INSN_VAR_LOCATION)

(note 415 416 414 27 ( d (nil)) NOTE_INSN_VAR_LOCATION)

(note 414 415 413 27 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(note 413 414 412 27 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(note 412 413 279 27 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(insn 279 412 285 27 arch/arm/vfp/vfpsingle.c:699 (set (reg/i:SI 0 r0)
        (reg/v:SI 4 r4 [orig:143 exceptions ] [143])) 167 {*arm_movsi_insn} (nil))

(insn 285 279 337 27 arch/arm/vfp/vfpsingle.c:699 (use (reg/i:SI 0 r0)) -1 (nil))

(note 337 285 338 27 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 338 337 339 27 arch/arm/vfp/vfpsingle.c:699 (return) 260 {return} (nil))
;; End of basic block 27 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 339 338 327)

(note 327 339 328 NOTE_INSN_DELETED)

(note 328 327 0 NOTE_INSN_DELETED)


;; Function vfp_single_ftosiz (vfp_single_ftosiz)[0:171]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sd+0
Reg 1: unused+0
Reg 2: m+0
Reg 3: fpscr+0
Variables:
  name: sd
    offset 0
      (reg:SI 0 r0 [ sd ])
  name: unused
    offset 0
      (reg:SI 1 r1 [ unused ])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 0


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3]
;; live  kill	

Successors:  EXIT [100.0%]  (ab,sibcall)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  (ab,sibcall)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_ftosiz

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={2d,2u} r1={2d,1u} r2={2d,1u} r3={3d,1u} r12={1d} r13={1d,3u} r14={1d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 133{123d,10u,0e} in 3{2 regular + 1 call} insns.
(note 1 0 31 NOTE_INSN_DELETED)

(note 31 1 32 2 ( sd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 32 31 33 2 ( unused (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ unused ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 33 32 34 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 34 33 7 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 34 28 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 28 7 6 2 NOTE_INSN_PROLOGUE_END)

(note 6 28 12 2 NOTE_INSN_FUNCTION_BEG)

(insn:TI 12 6 35 2 arch/arm/vfp/vfpsingle.c:703 (set (reg:SI 3 r3)
        (const_int 12582912 [0xc00000])) 167 {*arm_movsi_insn} (nil))

(note 35 12 29 2 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(note 29 35 30 2 NOTE_INSN_EPILOGUE_BEG)

(insn 30 29 13 2 arch/arm/vfp/vfpsingle.c:704 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) 322 {sibcall_epilogue} (nil))

(call_insn/j:TI 13 30 38 2 arch/arm/vfp/vfpsingle.c:703 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_ftosi") [flags 0x3] <function_decl 0x10ad3f80 vfp_single_ftosi>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 38 13 37 2 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(note 37 38 36 2 ( unused (nil)) NOTE_INSN_VAR_LOCATION)

(note 36 37 14 2 ( sd (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 14 36 27)

(note 27 14 0 NOTE_INSN_DELETED)


;; Function vfp_single_ftoui (vfp_single_ftoui)[0:168]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sd+0
Reg 1: unused+0
Reg 2: m+0
Reg 3: fpscr+0
Variables:
  name: sd
    offset 0
      (reg:SI 0 r0 [ sd ])
  name: unused
    offset 0
      (reg:SI 1 r1 [ unused ])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: m+0
Reg 3: fpscr+0
Reg 12: significand+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])


Basic block 3:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: m+0
Reg 3: fpscr+0
Reg 12: significand+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: m+0
Reg 3: fpscr+0
Reg 12: significand+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])


Basic block 4:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: m+0
Reg 3: fpscr+0
Reg 12: significand+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: m+0
Reg 3: fpscr+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])


Basic block 5:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: m+0
Reg 3: fpscr+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: m+0
Reg 3: fpscr+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])


Basic block 6:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: m+0
Reg 3: fpscr+0
Reg 12: significand+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: m+0
Reg 3: fpscr+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])


Basic block 7:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: m+0
Reg 3: fpscr+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: m+0
Reg 3: fpscr+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])


Basic block 8:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: m+0
Reg 3: fpscr+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: fpscr+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])


Basic block 9:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: fpscr+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: fpscr+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])


Basic block 10:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: fpscr+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: fpscr+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])


Basic block 11:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: fpscr+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: fpscr+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])


Basic block 12:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: fpscr+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:141 rmode ] [141])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])


Basic block 13:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:141 rmode ] [141])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:138 rem ] [138])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:141 rmode ] [141])


Basic block 14:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:138 rem ] [138])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:141 rmode ] [141])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: incr+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:138 rem ] [138])
  name: incr
    offset 0
      (reg/v:SI 3 r3 [orig:137 incr ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])


Basic block 15:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:138 rem ] [138])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:141 rmode ] [141])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:138 rem ] [138])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:141 rmode ] [141])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])


Basic block 16:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:138 rem ] [138])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:141 rmode ] [141])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: incr+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:138 rem ] [138])
  name: incr
    offset 0
      (reg/v:SI 3 r3 [orig:137 incr ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])


Basic block 17:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: incr+0 rmode+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:138 rem ] [138])
  name: incr
    offset 0
      (reg/v:SI 3 r3 [orig:137 incr ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:141 rmode ] [141])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: incr+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:138 rem ] [138])
  name: incr
    offset 0
      (reg/v:SI 3 r3 [orig:137 incr ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])


Basic block 18:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: incr+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:138 rem ] [138])
  name: incr
    offset 0
      (reg/v:SI 3 r3 [orig:137 incr ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: incr+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:138 rem ] [138])
  name: incr
    offset 0
      (reg/v:SI 3 r3 [orig:137 incr ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])


Basic block 19:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: incr+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:138 rem ] [138])
  name: incr
    offset 0
      (reg/v:SI 3 r3 [orig:137 incr ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: incr+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:138 rem ] [138])
  name: incr
    offset 0
      (reg/v:SI 3 r3 [orig:137 incr ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])


Basic block 20:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: incr+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:138 rem ] [138])
  name: incr
    offset 0
      (reg/v:SI 3 r3 [orig:137 incr ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: incr+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:138 rem ] [138])
  name: incr
    offset 0
      (reg/v:SI 3 r3 [orig:137 incr ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])


Basic block 21:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: incr+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:138 rem ] [138])
  name: incr
    offset 0
      (reg/v:SI 3 r3 [orig:137 incr ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: incr+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:138 rem ] [138])
  name: incr
    offset 0
      (reg/v:SI 3 r3 [orig:137 incr ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])


Basic block 22:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: incr+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:138 rem ] [138])
  name: incr
    offset 0
      (reg/v:SI 3 r3 [orig:137 incr ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: incr+0
Reg 4: exceptions+0
Reg 12: rem+0
Variables:
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:138 rem ] [138])
  name: incr
    offset 0
      (reg/v:SI 3 r3 [orig:137 incr ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])


Basic block 23:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:141 rmode ] [141])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:141 rmode ] [141])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])


Basic block 24:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:141 rmode ] [141])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:141 rmode ] [141])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])


Basic block 25:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:141 rmode ] [141])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:141 rmode ] [141])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])


Basic block 26:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:141 rmode ] [141])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:141 rmode ] [141])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])


Basic block 27:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:141 rmode ] [141])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:141 rmode ] [141])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])


Basic block 28:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:141 rmode ] [141])
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 3: rmode+0
Reg 4: exceptions+0
Reg 12: significand+0
Reg 14: tm+0
Variables:
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:141 rmode ] [141])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])


Basic block 29:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: incr+0 rmode+0
Reg 4: exceptions+0
Reg 12: rem+0 significand+0
Reg 14: tm+0
Variables:
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:138 rem ] [138])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: incr
    offset 0
      (reg/v:SI 3 r3 [orig:137 incr ] [137])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:141 rmode ] [141])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: rmode+0 incr+0
Reg 4: exceptions+0
Reg 12: significand+0 rem+0
Reg 14: tm+0
Variables:
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:138 rem ] [138])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: incr
    offset 0
      (reg/v:SI 3 r3 [orig:137 incr ] [137])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:141 rmode ] [141])


Basic block 30:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: incr+0 rmode+0
Reg 4: exceptions+0
Reg 12: rem+0 significand+0
Reg 14: tm+0
Variables:
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:138 rem ] [138])
  name: incr
    offset 0
      (reg/v:SI 3 r3 [orig:137 incr ] [137])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:141 rmode ] [141])

OUT:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: rmode+0 incr+0
Reg 4: exceptions+0
Reg 12: significand+0 rem+0
Reg 14: tm+0
Variables:
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:138 rem ] [138])
  name: incr
    offset 0
      (reg/v:SI 3 r3 [orig:137 incr ] [137])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:141 rmode ] [141])


Basic block 31:
IN:
Stack adjustment: 16
Reg 0: d+0
Reg 1: sd+0
Reg 3: fpscr+0 incr+0 rmode+0
Reg 4: exceptions+0
Reg 12: rem+0 significand+0
Reg 14: tm+0
Variables:
  name: tm
    offset 0
      (reg/v:SI 14 lr [orig:140 tm ] [140])
  name: rem
    offset 0
      (reg/v:SI 12 ip [orig:138 rem ] [138])
  name: incr
    offset 0
      (reg/v:SI 3 r3 [orig:137 incr ] [137])
  name: significand
    offset 0
      (reg/v:SI 12 ip [orig:136 significand ] [136])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:145 sd ] [145])
  name: d
    offset 0
      (reg/v:SI 0 r0 [orig:143 d ] [143])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
  name: rmode
    offset 0
      (reg/v:SI 3 r3 [orig:141 rmode ] [141])

OUT:
Stack adjustment: 16
Reg 4: exceptions+0
Variables:
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:142 exceptions ] [142])


32 basic blocks, 49 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 24 [cc]
;; live  kill	

Successors:  3 [50.0%]  (fallthru) 6 [50.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  2 [50.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  4 [56.0%]  (fallthru) 6 [44.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 2800, maybe hot.
Predecessors:  3 [56.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 12 [ip] 13 [sp] 14 [lr]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 14 [lr] 24 [cc]
;; live  kill	

Successors:  5 [50.0%]  (fallthru) 8 [50.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 1400, maybe hot.
Predecessors:  4 [50.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 14 [lr] 24 [cc]
;; live  kill	

Successors:  8 [100.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 7200, maybe hot.
Predecessors:  3 [44.0%]  2 [50.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 14 [lr] 24 [cc]
;; live  kill	

Successors:  8 [50.0%]  7 [50.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 3600, maybe hot.
Predecessors:  6 [50.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 12 [ip] 13 [sp] 14 [lr]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 14 [lr] 24 [cc]
;; live  kill	

Successors:  8 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  7 [100.0%]  (fallthru) 6 [50.0%]  4 [50.0%]  5 [100.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp] 14 [lr]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 4 [r4] 24 [cc]
;; live  kill	

Successors:  9 [50.0%]  (fallthru) 10 [50.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  8 [50.0%]  (fallthru)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

Successors:  10 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  9 [100.0%]  (fallthru) 8 [50.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

Successors:  11 [50.0%]  (fallthru) 12 [50.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  10 [50.0%]  (fallthru)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 4 [r4] 24 [cc]
;; live  kill	

Successors:  31 [100.0%] 
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  10 [50.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  13 [50.0%]  (fallthru) 23 [50.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 2500, maybe hot.
Predecessors:  12 [50.0%]  (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 5 [r5] 12 [ip] 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 5 [r5] 12 [ip] 14 [lr] 24 [cc]
;; live  kill	

Successors:  14 [50.0%]  (fallthru) 15 [50.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 1250, maybe hot.
Predecessors:  13 [50.0%]  (fallthru)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  18 [100.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 1250, maybe hot.
Predecessors:  13 [50.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  17 [28.0%]  16 [72.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  15 [72.0%]  (fallthru)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

Successors:  17 [50.0%]  (fallthru) 18 [50.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 800, maybe hot.
Predecessors:  15 [28.0%]  16 [50.0%]  (fallthru)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

Successors:  18 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 2500, maybe hot.
Predecessors:  17 [100.0%]  (fallthru) 16 [50.0%]  14 [100.0%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 3 [r3] 12 [ip] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  19 [50.0%]  (fallthru) 20 [50.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 19 , prev 18, next 20, loop_depth 0, count 0, freq 1250, maybe hot.
Predecessors:  18 [50.0%]  (fallthru)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 4 [r4] 24 [cc]
;; live  kill	

Successors:  21 [100.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 20 , prev 19, next 21, loop_depth 0, count 0, freq 1250, maybe hot.
Predecessors:  18 [50.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  21 (fallthru) 22 [100.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 21 , prev 20, next 22, loop_depth 0, count 0, freq 1250, maybe hot.
Predecessors:  20 (fallthru) 19 [100.0%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  29 [39.0%]  22 [61.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 22 , prev 21, next 23, loop_depth 0, count 0, freq 2012, maybe hot.
Predecessors:  20 [100.0%]  21 [61.0%]  (fallthru)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 4 [r4] 12 [ip] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

Successors:  31 [100.0%] 
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 23 , prev 22, next 24, loop_depth 0, count 0, freq 2500, maybe hot.
Predecessors:  12 [50.0%] 
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	 0 [r0]

Successors:  24 [61.0%]  (fallthru) 30 [39.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 24 , prev 23, next 25, loop_depth 0, count 0, freq 1525, maybe hot.
Predecessors:  23 [61.0%]  (fallthru)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

Successors:  25 [28.0%]  (fallthru) 27 [72.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 25 , prev 24, next 26, loop_depth 0, count 0, freq 427, maybe hot.
Predecessors:  24 [28.0%]  (fallthru)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

Successors:  30 [61.0%]  26 [39.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 26 , prev 25, next 27, loop_depth 0, count 0, freq 167, maybe hot.
Predecessors:  25 [39.0%]  (fallthru)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}

Successors:  31 [100.0%] 


Basic block 27 , prev 26, next 28, loop_depth 0, count 0, freq 1098, maybe hot.
Predecessors:  24 [72.0%] 
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  28 [46.8%]  (fallthru) 30 [53.2%] 
;; lr  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 28 , prev 27, next 29, loop_depth 0, count 0, freq 514, maybe hot.
Predecessors:  27 [46.8%]  (fallthru)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  29 [61.0%]  (fallthru) 30 [39.0%] 
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 29 , prev 28, next 30, loop_depth 0, count 0, freq 800, maybe hot.
Predecessors:  28 [61.0%]  (fallthru) 21 [39.0%] 
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 4 [r4]
;; live  kill	

Successors:  30 [100.0%]  (fallthru)
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 30 , prev 29, next 31, loop_depth 0, count 0, freq 2821, maybe hot.
Predecessors:  29 [100.0%]  (fallthru) 28 [39.0%]  23 [39.0%]  27 [53.2%]  25 [61.0%] 
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

Successors:  31 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 31 , prev 30, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  30 [100.0%]  (fallthru) 11 [100.0%]  22 [100.0%]  26 [100.0%] 
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 1 , prev 31, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  31 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_ftoui

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={12d,19u} r1={3d,1u} r2={5d,11u} r3={8d,11u} r4={8d,10u} r5={2d,3u} r6={1d,2u} r12={5d,11u} r13={2d,33u} r14={9d,13u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={29d,35u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 343{194d,149u,0e} in 91{90 regular + 1 call} insns.
(note 1 0 356 NOTE_INSN_DELETED)

(note 356 1 357 2 ( sd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 357 356 358 2 ( unused (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ unused ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 358 357 359 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 359 358 7 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 359 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 10 2 NOTE_INSN_FUNCTION_BEG)

(note 10 6 11 2 NOTE_INSN_DELETED)

(note 11 10 16 2 NOTE_INSN_DELETED)

(note 16 11 17 2 NOTE_INSN_DELETED)

(note 17 16 20 2 NOTE_INSN_DELETED)

(note 20 17 21 2 NOTE_INSN_DELETED)

(note 21 20 23 2 NOTE_INSN_DELETED)

(note 23 21 24 2 NOTE_INSN_DELETED)

(note 24 23 25 2 NOTE_INSN_DELETED)

(note 25 24 2 2 NOTE_INSN_DELETED)

(insn:TI 2 25 360 2 arch/arm/vfp/vfpsingle.c:548 (set (reg/v:SI 1 r1 [orig:145 sd ] [145])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(note 360 2 12 2 ( unused (nil)) NOTE_INSN_VAR_LOCATION)

(insn 12 360 361 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 0 r0 [orig:135 D.5653 ] [135])
        (zero_extract:SI (reg/v:SI 2 r2 [orig:147 m ] [147])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(note 361 12 310 2 ( sd (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [orig:145 sd ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn/f:TI 310 361 311 2 arch/arm/vfp/vfpsingle.c:548 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -16 [0xfffffffffffffff0])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [0 S4 A32])
                            (reg:SI 5 r5))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 8 [0x8])) [0 S4 A32])
                            (reg:SI 6 r6))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 12 [0xc])) [0 S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))

(note 311 310 13 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 13 311 15 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 12 ip [151])
        (ashift:SI (reg/v:SI 2 r2 [orig:147 m ] [147])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(insn:TI 15 13 26 2 arch/arm/vfp/vfp.h:200 (set (reg:SI 14 lr [orig:153 D.5653 ] [153])
        (sign_extend:SI (reg:HI 0 r0 [orig:135 D.5653 ] [135]))) 155 {*arm_extendhisi2_v6} (nil))

(insn:TI 26 15 14 2 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 14 lr [orig:153 D.5653 ] [153])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 14 lr [orig:153 D.5653 ] [153])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn 14 26 362 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 12 ip [orig:136 significand ] [136])
        (lshiftrt:SI (reg:SI 12 ip [151])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(note 362 14 29 2 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 12 ip [orig:136 significand ] [136])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 29 362 27 2 arch/arm/vfp/vfp.h:201 (cond_exec (ne (reg:CC_DNE 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 12 ip [orig:136 significand ] [136])
            (ior:SI (reg/v:SI 12 ip [orig:136 significand ] [136])
                (const_int 1073741824 [0x40000000])))) 2310 {neon_vornv2di+43} (nil))

(jump_insn:TI 27 29 33 2 arch/arm/vfp/vfp.h:200 (set (pc)
        (if_then_else (ne (reg:CC_DNE 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 58)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 6)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  6 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp] 14 [lr]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 33 27 35 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 35 33 36 3 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 14 lr [orig:153 D.5653 ] [153])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 36 35 37 3 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 58)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4400 [0x1130])
            (nil))))
;; End of basic block 3 -> ( 4 6)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  4 [56.0%]  (fallthru)
;; Succ edge  6 [44.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 12 [ip] 13 [sp] 14 [lr]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 14 [lr] 24 [cc]
;; live  kill	

;; Pred edge  3 [56.0%]  (fallthru)
(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 38 37 41 4 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 12 ip [orig:136 significand ] [136])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 41 38 363 4 arch/arm/vfp/vfp.h:233 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 14 lr [orig:140 tm ] [140])
            (const_int 8 [0x8]))) 2345 {neon_vornv2di+78} (nil))

(note 363 41 39 4 ( tm (expr_list:REG_DEP_TRUE (reg/v:SI 14 lr [orig:140 tm ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 39 363 45 4 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 77)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 8)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 14 [lr] 24 [cc]
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 45 39 46 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 46 45 47 5 NOTE_INSN_DELETED)

(insn:TI 47 46 263 5 arch/arm/vfp/vfp.h:234 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 12 ip [orig:136 significand ] [136])
                (const_int 1 [0x1])
                (const_int 29 [0x1d]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn:TI 263 47 343 5 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 14 lr [orig:140 tm ] [140])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(jump_insn 343 263 344 5 (set (pc)
        (label_ref 77)) -1 (nil))
;; End of basic block 5 -> ( 8)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  8 [100.0%] 

(barrier 344 343 364)

(note 364 344 58 6 ( tm (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 3 2) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 14 [lr] 24 [cc]
;; live  kill	

;; Pred edge  3 [44.0%] 
;; Pred edge  2 [50.0%] 
(code_label 58 364 59 6 110 "" [2 uses])

(note 59 58 60 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 60 59 63 6 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:135 D.5653 ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 63 60 365 6 arch/arm/vfp/vfp.h:230 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 14 lr [orig:140 tm ] [140])
            (const_int 1 [0x1]))) 2345 {neon_vornv2di+78} (nil))

(note 365 63 61 6 ( tm (expr_list:REG_DEP_TRUE (reg/v:SI 14 lr [orig:140 tm ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 61 365 67 6 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 77)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 8 7)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  8 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 12 [ip] 13 [sp] 14 [lr]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 14 [lr] 24 [cc]
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 67 61 68 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 68 67 307 7 NOTE_INSN_DELETED)

(insn:TI 307 68 308 7 arch/arm/vfp/vfp.h:242 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 12 ip [orig:136 significand ] [136])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 308 307 309 7 arch/arm/vfp/vfp.h:242 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 14 lr [orig:140 tm ] [140])
            (const_int 3 [0x3]))) 2345 {neon_vornv2di+78} (nil))

(insn 309 308 77 7 arch/arm/vfp/vfp.h:242 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 14 lr [orig:140 tm ] [140])
            (const_int 5 [0x5]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 7 -> ( 8)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 7 6 4 5) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp] 14 [lr]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  6 [50.0%] 
;; Pred edge  4 [50.0%] 
;; Pred edge  5 [100.0%] 
(code_label 77 309 78 8 112 "" [3 uses])

(note 78 77 79 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 79 78 91 8 NOTE_INSN_DELETED)

(note 91 79 80 8 NOTE_INSN_DELETED)

(insn:TI 80 91 267 8 arch/arm/vfp/vfpsingle.c:561 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 14 lr [orig:140 tm ] [140])
                        (const_int 4 [0x4]))
                    (const_int 0 [0x0])))
            (set (reg:SI 4 r4 [163])
                (and:SI (reg/v:SI 14 lr [orig:140 tm ] [140])
                    (const_int 4 [0x4])))
        ]) 69 {*andsi3_compare0} (nil))

(insn:TI 267 80 366 8 arch/arm/vfp/vfpsingle.c:550 (set (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
        (if_then_else:SI (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 4 r4 [163])
            (const_int 128 [0x80]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(note 366 267 92 8 ( exceptions (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 92 366 95 8 arch/arm/vfp/vfpsingle.c:564 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 14 lr [orig:140 tm ] [140])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 14 lr [orig:140 tm ] [140])
        (nil)))

(insn:TI 95 92 367 8 arch/arm/vfp/vfpsingle.c:565 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 2 r2 [orig:133 vsm$sign ] [133])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (nil))

(note 367 95 93 8 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 93 367 99 8 arch/arm/vfp/vfpsingle.c:564 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 103)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  10 [50.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  8 [50.0%]  (fallthru)
(note 99 93 100 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 100 99 101 9 NOTE_INSN_DELETED)

(note 101 100 304 9 NOTE_INSN_DELETED)

(insn:TI 304 101 368 9 arch/arm/vfp/vfp.h:195 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:147 m ] [147])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(note 368 304 305 9 ( m (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:147 m ] [147])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 305 368 369 9 arch/arm/vfp/vfp.h:195 (cond_exec (lt:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 2 r2 [orig:133 vsm$sign ] [133])
            (const_int 32768 [0x8000]))) 2345 {neon_vornv2di+78} (nil))

(note 369 305 306 9 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(insn 306 369 103 9 arch/arm/vfp/vfp.h:195 (cond_exec (ge (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 2 r2 [orig:133 vsm$sign ] [133])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 9 -> ( 10)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  8 [50.0%] 
(code_label 103 306 104 10 119 "" [1 uses])

(note 104 103 105 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 105 104 106 10 arch/arm/vfp/vfpsingle.c:567 (set (reg:SI 0 r0 [orig:167 D.5653 ] [167])
        (sign_extend:SI (reg:HI 0 r0 [orig:135 D.5653 ] [135]))) 155 {*arm_extendhisi2_v6} (nil))

(insn:TI 106 105 107 10 arch/arm/vfp/vfpsingle.c:567 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:167 D.5653 ] [167])
            (const_int 158 [0x9e]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 107 106 108 10 arch/arm/vfp/vfpsingle.c:567 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 122)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  11 [50.0%]  (fallthru)
;; Succ edge  12 [50.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 0 [r0] 4 [r4] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  10 [50.0%]  (fallthru)
(note 108 107 109 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 109 108 269 11 arch/arm/vfp/vfpsingle.c:568 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:133 vsm$sign ] [133])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:133 vsm$sign ] [133])
        (nil)))

(insn 269 109 271 11 arch/arm/vfp/vfpsingle.c:569 (set (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn:TI 271 269 370 11 arch/arm/vfp/vfpsingle.c:569 (set (reg/v:SI 0 r0 [orig:143 d ] [143])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 0 [0x0])
            (const_int -1 [0xffffffffffffffff]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(note 370 271 345 11 ( d (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:143 d ] [143])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 345 370 346 11 (set (pc)
        (label_ref 243)) -1 (nil))
;; End of basic block 11 -> ( 31)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  31 [100.0%] 

(barrier 346 345 371)

(note 371 346 122 12 ( d (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  10 [50.0%] 
(code_label 122 371 123 12 120 "" [1 uses])

(note 123 122 126 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 126 123 124 12 arch/arm/vfp/vfpsingle.c:570 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:167 D.5653 ] [167])
            (const_int 125 [0x7d]))) 219 {*arm_cmpsi_insn} (nil))

(insn 124 126 372 12 arch/arm/vfp/vfpsingle.c:551 (set (reg/v:SI 3 r3 [orig:141 rmode ] [141])
        (and:SI (reg/v:SI 3 r3 [orig:148 fpscr ] [148])
            (const_int 12582912 [0xc00000]))) 67 {*arm_andsi3_insn} (nil))

(note 372 124 373 12 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(note 373 372 127 12 ( rmode (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:141 rmode ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 127 373 128 12 arch/arm/vfp/vfpsingle.c:570 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 211)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 12 -> ( 13 23)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  13 [50.0%]  (fallthru)
;; Succ edge  23 [50.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 5 [r5] 12 [ip] 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 5 [r5] 12 [ip] 14 [lr] 24 [cc]
;; live  kill	

;; Pred edge  12 [50.0%]  (fallthru)
(note 128 127 130 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 130 128 374 13 arch/arm/vfp/vfpsingle.c:571 (set (reg/v:SI 0 r0 [orig:139 shift ] [139])
        (minus:SI (const_int 158 [0x9e])
            (reg:SI 0 r0 [orig:167 D.5653 ] [167]))) 28 {*arm_subsi3_insn} (nil))

(note 374 130 131 13 ( shift (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:139 shift ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 131 374 375 13 arch/arm/vfp/vfpsingle.c:577 (set (reg:SI 14 lr [170])
        (ashift:SI (reg/v:SI 12 ip [orig:136 significand ] [136])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(note 375 131 135 13 ( tm (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 135 375 133 13 arch/arm/vfp/vfpsingle.c:580 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:141 rmode ] [141])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 133 135 134 13 arch/arm/vfp/vfpsingle.c:578 (set (reg:SI 5 r5 [171])
        (minus:SI (const_int 33 [0x21])
            (reg/v:SI 0 r0 [orig:139 shift ] [139]))) 28 {*arm_subsi3_insn} (nil))

(insn:TI 134 133 376 13 arch/arm/vfp/vfpsingle.c:578 (set (reg/v:SI 12 ip [orig:138 rem ] [138])
        (ashift:SI (reg/v:SI 12 ip [orig:136 significand ] [136])
            (reg:SI 5 r5 [171]))) 117 {*arm_shiftsi3} (nil))

(note 376 134 377 13 ( rem (expr_list:REG_DEP_TRUE (reg/v:SI 12 ip [orig:138 rem ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 377 376 132 13 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(insn 132 377 378 13 arch/arm/vfp/vfpsingle.c:577 (set (reg/v:SI 0 r0 [orig:143 d ] [143])
        (lshiftrt:SI (reg:SI 14 lr [170])
            (reg/v:SI 0 r0 [orig:139 shift ] [139]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 14 lr [170])
        (nil)))

(note 378 132 379 13 ( shift (nil)) NOTE_INSN_VAR_LOCATION)

(note 379 378 136 13 ( d (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:143 d ] [143])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 136 379 137 13 arch/arm/vfp/vfpsingle.c:580 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 150)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  14 [50.0%]  (fallthru)
;; Succ edge  15 [50.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  13 [50.0%]  (fallthru)
(note 137 136 138 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(note 138 137 139 14 NOTE_INSN_DELETED)

(insn:TI 139 138 273 14 arch/arm/vfp/vfpsingle.c:582 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 0 r0 [orig:143 d ] [143])
                (const_int 1 [0x1])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn:TI 273 139 380 14 arch/arm/vfp/vfpsingle.c:583 (set (reg/v:SI 3 r3 [orig:137 incr ] [137])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int -2147483648 [0xffffffff80000000])
            (const_int 2147483647 [0x7fffffff]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(note 380 273 381 14 ( incr (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:137 incr ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 381 380 347 14 ( rmode (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn 347 381 348 14 (set (pc)
        (label_ref 173)) -1 (nil))
;; End of basic block 14 -> ( 18)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  18 [100.0%] 

(barrier 348 347 382)

(note 382 348 383 15 ( incr (nil)) NOTE_INSN_VAR_LOCATION)

(note 383 382 150 15 ( rmode (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:141 rmode ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  13 [50.0%] 
(code_label 150 383 151 15 124 "" [1 uses])

(note 151 150 152 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:TI 152 151 153 15 arch/arm/vfp/vfpsingle.c:584 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:141 rmode ] [141])
            (const_int 12582912 [0xc00000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 153 152 154 15 arch/arm/vfp/vfpsingle.c:584 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 170)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 15 -> ( 17 16)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  17 [28.0%] 
;; Succ edge  16 [72.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  15 [72.0%]  (fallthru)
(note 154 153 155 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(note 155 154 156 16 NOTE_INSN_DELETED)

(note 156 155 158 16 NOTE_INSN_DELETED)

(note 158 156 161 16 NOTE_INSN_DELETED)

(note 161 158 162 16 NOTE_INSN_DELETED)

(note 162 161 159 16 NOTE_INSN_DELETED)

(insn:TI 159 162 384 16 arch/arm/vfp/vfpsingle.c:586 (parallel [
            (set (reg:SI 3 r3 [176])
                (eq:SI (reg/v:SI 3 r3 [orig:141 rmode ] [141])
                    (const_int 4194304 [0x400000])))
            (clobber (reg:CC 24 cc))
        ]) 278 {*compare_scc} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(note 384 159 163 16 ( rmode (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 163 384 164 16 arch/arm/vfp/vfpsingle.c:586 (parallel [
            (set (reg:SI 3 r3 [179])
                (xor:SI (ne:SI (reg:SI 2 r2 [orig:133 vsm$sign ] [133])
                        (const_int 0 [0x0]))
                    (reg:SI 3 r3 [176])))
            (clobber (reg:CC 24 cc))
        ]) 280 {*cond_arith} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn:TI 164 163 167 16 arch/arm/vfp/vfpsingle.c:586 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [179])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 167 164 385 16 arch/arm/vfp/vfpsingle.c:587 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 3 r3 [orig:137 incr ] [137])
            (const_int -1 [0xffffffffffffffff]))) 2345 {neon_vornv2di+78} (nil))

(note 385 167 165 16 ( incr (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:137 incr ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 165 385 386 16 arch/arm/vfp/vfpsingle.c:586 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 173)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  17 [50.0%]  (fallthru)
;; Succ edge  18 [50.0%] 

(note 386 165 170 17 ( rmode (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:141 rmode ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 15 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  15 [28.0%] 
;; Pred edge  16 [50.0%]  (fallthru)
(code_label 170 386 171 17 127 "" [1 uses])

(note 171 170 172 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:TI 172 171 387 17 arch/arm/vfp/vfpsingle.c:585 (set (reg/v:SI 3 r3 [orig:137 incr ] [137])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 17 -> ( 18)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  18 [100.0%]  (fallthru)

(note 387 172 173 18 ( rmode (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 17 16 14) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 3 [r3] 12 [ip] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  16 [50.0%] 
;; Pred edge  14 [100.0%] 
(code_label 173 387 174 18 126 "" [2 uses])

(note 174 173 175 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(note 175 174 176 18 NOTE_INSN_DELETED)

(insn:TI 176 175 177 18 arch/arm/vfp/vfpsingle.c:590 (set (reg:CC_C 24 cc)
        (compare:CC_C (plus:SI (reg/v:SI 3 r3 [orig:137 incr ] [137])
                (reg/v:SI 12 ip [orig:138 rem ] [138]))
            (reg/v:SI 3 r3 [orig:137 incr ] [137]))) 12 {*compare_addsi2_op0} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:137 incr ] [137])
        (nil)))

(jump_insn:TI 177 176 178 18 arch/arm/vfp/vfpsingle.c:590 (set (pc)
        (if_then_else (geu (reg:CC_C 24 cc)
                (const_int 0 [0x0]))
            (label_ref 190)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_C 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  19 [50.0%]  (fallthru)
;; Succ edge  20 [50.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  18 [50.0%]  (fallthru)
(note 178 177 179 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 179 178 182 19 arch/arm/vfp/vfpsingle.c:591 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:143 d ] [143])
            (const_int -1 [0xffffffffffffffff]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 182 179 187 19 arch/arm/vfp/vfpsingle.c:592 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 0 r0 [orig:143 d ] [143])
            (plus:SI (reg/v:SI 0 r0 [orig:143 d ] [143])
                (const_int 1 [0x1])))) 2268 {neon_vornv2di+1} (nil))

(insn 187 182 349 19 arch/arm/vfp/vfpsingle.c:594 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
            (ior:SI (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
                (const_int 1 [0x1])))) 2310 {neon_vornv2di+43} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(jump_insn 349 187 350 19 (set (pc)
        (label_ref 194)) -1 (nil))
;; End of basic block 19 -> ( 21)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  21 [100.0%] 

(barrier 350 349 190)

;; Start of basic block ( 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  18 [50.0%] 
(code_label 190 350 191 20 128 "" [1 uses])

(note 191 190 192 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn:TI 192 191 193 20 arch/arm/vfp/vfpsingle.c:597 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:143 d ] [143])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 193 192 194 20 arch/arm/vfp/vfpsingle.c:597 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 203)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
            (nil))))
;; End of basic block 20 -> ( 21 22)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  21 (fallthru)
;; Succ edge  22 [100.0%] 

;; Start of basic block ( 20 19) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  20 (fallthru)
;; Pred edge  19 [100.0%] 
(code_label 194 193 195 21 130 "" [1 uses])

(note 195 194 196 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn:TI 196 195 197 21 arch/arm/vfp/vfpsingle.c:597 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:133 vsm$sign ] [133])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:133 vsm$sign ] [133])
        (nil)))

(jump_insn:TI 197 196 203 21 arch/arm/vfp/vfpsingle.c:597 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 322)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 21 -> ( 29 22)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  29 [39.0%] 
;; Succ edge  22 [61.0%]  (fallthru)

;; Start of basic block ( 20 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 4 [r4] 12 [ip] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  20 [100.0%] 
;; Pred edge  21 [61.0%]  (fallthru)
(code_label 203 197 204 22 131 "" [1 uses])

(note 204 203 205 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn:TI 205 204 208 22 arch/arm/vfp/vfpsingle.c:600 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 12 ip [orig:138 rem ] [138])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 12 ip [orig:138 rem ] [138])
        (nil)))

(insn:TI 208 205 351 22 arch/arm/vfp/vfpsingle.c:601 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
            (ior:SI (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
                (const_int 16 [0x10])))) 2310 {neon_vornv2di+43} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(jump_insn 351 208 352 22 (set (pc)
        (label_ref 243)) -1 (nil))
;; End of basic block 22 -> ( 31)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  31 [100.0%] 

(barrier 352 351 388)

(note 388 352 389 23 ( tm (expr_list:REG_DEP_TRUE (reg/v:SI 14 lr [orig:140 tm ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 389 388 390 23 ( rem (nil)) NOTE_INSN_VAR_LOCATION)

(note 390 389 391 23 ( incr (nil)) NOTE_INSN_VAR_LOCATION)

(note 391 390 392 23 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 12 ip [orig:136 significand ] [136])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 392 391 393 23 ( d (nil)) NOTE_INSN_VAR_LOCATION)

(note 393 392 211 23 ( rmode (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:141 rmode ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 12) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	 0 [r0]

;; Pred edge  12 [50.0%] 
(code_label 211 393 212 23 123 "" [1 uses])

(note 212 211 214 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(note 214 212 215 23 NOTE_INSN_DELETED)

(insn:TI 215 214 216 23 arch/arm/vfp/vfpsingle.c:604 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (ior:SI (reg/v:SI 12 ip [orig:136 significand ] [136])
                        (reg:SI 0 r0 [orig:167 D.5653 ] [167]))
                    (const_int 0 [0x0])))
            (clobber (reg:SI 0 r0))
        ]) 92 {*iorsi3_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 12 ip [orig:136 significand ] [136])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:167 D.5653 ] [167])
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil)))))

(jump_insn:TI 216 215 217 23 arch/arm/vfp/vfpsingle.c:604 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 240)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 23 -> ( 24 30)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  24 [61.0%]  (fallthru)
;; Succ edge  30 [39.0%] 

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 4 [r4] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  23 [61.0%]  (fallthru)
(note 217 216 219 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn:TI 219 217 218 24 arch/arm/vfp/vfpsingle.c:606 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:141 rmode ] [141])
            (const_int 4194304 [0x400000]))) 219 {*arm_cmpsi_insn} (nil))

(insn 218 219 220 24 arch/arm/vfp/vfpsingle.c:605 (set (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
        (ior:SI (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (nil))

(jump_insn:TI 220 218 221 24 arch/arm/vfp/vfpsingle.c:606 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 228)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 24 -> ( 25 27)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  25 [28.0%]  (fallthru)
;; Succ edge  27 [72.0%] 

;; Start of basic block ( 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

;; Pred edge  24 [28.0%]  (fallthru)
(note 221 220 222 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn:TI 222 221 225 25 arch/arm/vfp/vfpsingle.c:606 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:133 vsm$sign ] [133])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:133 vsm$sign ] [133])
        (nil)))

(insn:TI 225 222 394 25 arch/arm/vfp/vfpsingle.c:607 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 0 r0 [orig:143 d ] [143])
            (const_int 1 [0x1]))) 2345 {neon_vornv2di+78} (nil))

(note 394 225 223 25 ( d (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:143 d ] [143])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 223 394 353 25 arch/arm/vfp/vfpsingle.c:606 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 240)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 25 -> ( 30 26)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  30 [61.0%] 
;; Succ edge  26 [39.0%]  (fallthru)

;; Start of basic block ( 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}

;; Pred edge  25 [39.0%]  (fallthru)
(note 353 223 354 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(jump_insn 354 353 355 26 (set (pc)
        (label_ref 243)) -1 (nil))
;; End of basic block 26 -> ( 31)


;; Succ edge  31 [100.0%] 

(barrier 355 354 395)

(note 395 355 228 27 ( d (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 24) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  24 [72.0%] 
(code_label 228 395 229 27 133 "" [1 uses])

(note 229 228 230 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn:TI 230 229 231 27 arch/arm/vfp/vfpsingle.c:608 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:141 rmode ] [141])
            (const_int 8388608 [0x800000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:141 rmode ] [141])
        (nil)))

(jump_insn:TI 231 230 232 27 arch/arm/vfp/vfpsingle.c:608 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 240)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5323 [0x14cb])
            (nil))))
;; End of basic block 27 -> ( 28 30)
;; lr  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  28 [46.8%]  (fallthru)
;; Succ edge  30 [53.2%] 

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  27 [46.8%]  (fallthru)
(note 232 231 233 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn:TI 233 232 234 28 arch/arm/vfp/vfpsingle.c:608 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:133 vsm$sign ] [133])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:133 vsm$sign ] [133])
        (nil)))

(jump_insn:TI 234 233 396 28 arch/arm/vfp/vfpsingle.c:608 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 240)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 28 -> ( 29 30)
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  29 [61.0%]  (fallthru)
;; Succ edge  30 [39.0%] 

(note 396 234 397 29 ( rem (expr_list:REG_DEP_TRUE (reg/v:SI 12 ip [orig:138 rem ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 397 396 398 29 ( incr (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:137 incr ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 398 397 322 29 ( d (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:143 d ] [143])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 28 21) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 4 [r4]
;; live  kill	

;; Pred edge  28 [61.0%]  (fallthru)
;; Pred edge  21 [39.0%] 
(code_label 322 398 235 29 135 "" [1 uses])

(note 235 322 236 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn:TI 236 235 240 29 arch/arm/vfp/vfpsingle.c:610 (set (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
        (ior:SI (reg/v:SI 4 r4 [orig:142 exceptions ] [142])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (nil))
;; End of basic block 29 -> ( 30)
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 29 28 23 27 25) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  28 [39.0%] 
;; Pred edge  23 [39.0%] 
;; Pred edge  27 [53.2%] 
;; Pred edge  25 [61.0%] 
(code_label 240 236 241 30 132 "" [4 uses])

(note 241 240 242 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn:TI 242 241 399 30 arch/arm/vfp/vfpsingle.c:603 (set (reg/v:SI 0 r0 [orig:143 d ] [143])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 30 -> ( 31)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  31 [100.0%]  (fallthru)

(note 399 242 243 31 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 30 11 22 26) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  30 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%] 
;; Pred edge  22 [100.0%] 
;; Pred edge  26 [100.0%] 
(code_label 243 399 244 31 122 "" [3 uses])

(note 244 243 247 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 247 244 407 31 arch/arm/vfp/vfpsingle.c:617 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 407 247 406 31 ( rmode (nil)) NOTE_INSN_VAR_LOCATION)

(note 406 407 405 31 ( d (nil)) NOTE_INSN_VAR_LOCATION)

(note 405 406 404 31 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(note 404 405 403 31 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(note 403 404 402 31 ( incr (nil)) NOTE_INSN_VAR_LOCATION)

(note 402 403 401 31 ( sd (nil)) NOTE_INSN_VAR_LOCATION)

(note 401 402 400 31 ( rem (nil)) NOTE_INSN_VAR_LOCATION)

(note 400 401 252 31 ( tm (nil)) NOTE_INSN_VAR_LOCATION)

(insn 252 400 258 31 arch/arm/vfp/vfpsingle.c:620 (set (reg/i:SI 0 r0)
        (reg/v:SI 4 r4 [orig:142 exceptions ] [142])) 167 {*arm_movsi_insn} (nil))

(insn 258 252 312 31 arch/arm/vfp/vfpsingle.c:620 (use (reg/i:SI 0 r0)) -1 (nil))

(note 312 258 313 31 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 313 312 314 31 arch/arm/vfp/vfpsingle.c:620 (return) 260 {return} (nil))
;; End of basic block 31 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 314 313 302)

(note 302 314 303 NOTE_INSN_DELETED)

(note 303 302 0 NOTE_INSN_DELETED)


;; Function vfp_single_ftouiz (vfp_single_ftouiz)[0:169]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sd+0
Reg 1: unused+0
Reg 2: m+0
Reg 3: fpscr+0
Variables:
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: sd
    offset 0
      (reg:SI 0 r0 [ sd ])
  name: unused
    offset 0
      (reg:SI 1 r1 [ unused ])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])

OUT:
Stack adjustment: 0


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3]
;; live  kill	

Successors:  EXIT [100.0%]  (ab,sibcall)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  (ab,sibcall)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_ftouiz

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={2d,2u} r1={2d,1u} r2={2d,1u} r3={3d,1u} r12={1d} r13={1d,3u} r14={1d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 133{123d,10u,0e} in 3{2 regular + 1 call} insns.
(note 1 0 31 NOTE_INSN_DELETED)

(note 31 1 32 2 ( sd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 32 31 33 2 ( unused (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ unused ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 33 32 34 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 34 33 7 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 34 28 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 28 7 6 2 NOTE_INSN_PROLOGUE_END)

(note 6 28 12 2 NOTE_INSN_FUNCTION_BEG)

(insn:TI 12 6 35 2 arch/arm/vfp/vfpsingle.c:624 (set (reg:SI 3 r3)
        (const_int 12582912 [0xc00000])) 167 {*arm_movsi_insn} (nil))

(note 35 12 29 2 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(note 29 35 30 2 NOTE_INSN_EPILOGUE_BEG)

(insn 30 29 13 2 arch/arm/vfp/vfpsingle.c:625 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) 322 {sibcall_epilogue} (nil))

(call_insn/j:TI 13 30 38 2 arch/arm/vfp/vfpsingle.c:624 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_ftoui") [flags 0x3] <function_decl 0x10ad3d80 vfp_single_ftoui>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 38 13 37 2 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(note 37 38 36 2 ( unused (nil)) NOTE_INSN_VAR_LOCATION)

(note 36 37 14 2 ( sd (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 14 36 27)

(note 27 14 0 NOTE_INSN_DELETED)


;; Function vfp_single_fneg (vfp_single_fneg)[0:157]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sd+0
Reg 1: unused+0
Reg 2: m+0
Reg 3: fpscr+0
Variables:
  name: sd
    offset 0
      (reg:SI 0 r0 [ sd ])
  name: unused
    offset 0
      (reg:SI 1 r1 [ unused ])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 8


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 13 [sp]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_fneg

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 4[r4] 13[sp] 14[lr]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={2d,1u} r3={2d} r4={1d,2u} r12={1d} r13={2d,4u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 142{128d,14u,0e} in 7{6 regular + 1 call} insns.
(note 1 0 34 NOTE_INSN_DELETED)

(note 34 1 35 2 ( sd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 35 34 36 2 ( unused (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ unused ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 36 35 37 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 37 36 7 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 37 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 7 6 2 NOTE_INSN_DELETED)

(note 6 4 9 2 NOTE_INSN_FUNCTION_BEG)

(note 9 6 13 2 NOTE_INSN_DELETED)

(note 13 9 2 2 NOTE_INSN_DELETED)

(insn:TI 2 13 38 2 arch/arm/vfp/vfpsingle.c:272 (set (reg/v:SI 1 r1 [orig:134 sd ] [134])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(note 38 2 10 2 ( unused (nil)) NOTE_INSN_VAR_LOCATION)

(insn 10 38 39 2 arch/arm/vfp/vfpsingle.c:273 (set (reg:SI 0 r0)
        (plus:SI (reg:SI 2 r2 [ m ])
            (const_int -2147483648 [0xffffffff80000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(note 39 10 29 2 ( sd (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [orig:134 sd ] [134])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn/f:TI 29 39 30 2 arch/arm/vfp/vfpsingle.c:272 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 4 r4))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 30 29 12 2 NOTE_INSN_PROLOGUE_END)

(call_insn:TI 12 30 42 2 arch/arm/vfp/vfpsingle.c:273 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 42 12 41 2 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(note 41 42 40 2 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(note 40 41 17 2 ( sd (nil)) NOTE_INSN_VAR_LOCATION)

(insn 17 40 23 2 arch/arm/vfp/vfpsingle.c:275 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 23 17 31 2 arch/arm/vfp/vfpsingle.c:275 (use (reg/i:SI 0 r0)) -1 (nil))

(note 31 23 32 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 32 31 33 2 arch/arm/vfp/vfpsingle.c:275 (return) 260 {return} (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 33 32 27)

(note 27 33 28 NOTE_INSN_DELETED)

(note 28 27 0 NOTE_INSN_DELETED)


;; Function vfp_single_fabs (vfp_single_fabs)[0:155]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sd+0
Reg 1: unused+0
Reg 2: m+0
Reg 3: fpscr+0
Variables:
  name: sd
    offset 0
      (reg:SI 0 r0 [ sd ])
  name: unused
    offset 0
      (reg:SI 1 r1 [ unused ])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 8


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 13 [sp]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_fabs

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 4[r4] 13[sp] 14[lr]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={2d,1u} r3={2d} r4={1d,2u} r12={1d} r13={2d,4u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 142{128d,14u,0e} in 7{6 regular + 1 call} insns.
(note 1 0 34 NOTE_INSN_DELETED)

(note 34 1 35 2 ( sd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 35 34 36 2 ( unused (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ unused ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 36 35 37 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 37 36 7 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 37 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 7 6 2 NOTE_INSN_DELETED)

(note 6 4 9 2 NOTE_INSN_FUNCTION_BEG)

(note 9 6 13 2 NOTE_INSN_DELETED)

(note 13 9 2 2 NOTE_INSN_DELETED)

(insn:TI 2 13 38 2 arch/arm/vfp/vfpsingle.c:260 (set (reg/v:SI 1 r1 [orig:134 sd ] [134])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(note 38 2 10 2 ( unused (nil)) NOTE_INSN_VAR_LOCATION)

(insn 10 38 39 2 arch/arm/vfp/vfpsingle.c:261 (set (reg:SI 0 r0)
        (and:SI (reg:SI 2 r2 [ m ])
            (const_int 2147483647 [0x7fffffff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(note 39 10 29 2 ( sd (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [orig:134 sd ] [134])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn/f:TI 29 39 30 2 arch/arm/vfp/vfpsingle.c:260 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 4 r4))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 30 29 12 2 NOTE_INSN_PROLOGUE_END)

(call_insn:TI 12 30 42 2 arch/arm/vfp/vfpsingle.c:261 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 42 12 41 2 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(note 41 42 40 2 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(note 40 41 17 2 ( sd (nil)) NOTE_INSN_VAR_LOCATION)

(insn 17 40 23 2 arch/arm/vfp/vfpsingle.c:263 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 23 17 31 2 arch/arm/vfp/vfpsingle.c:263 (use (reg/i:SI 0 r0)) -1 (nil))

(note 31 23 32 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 32 31 33 2 arch/arm/vfp/vfpsingle.c:263 (return) 260 {return} (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 33 32 27)

(note 27 33 28 NOTE_INSN_DELETED)

(note 28 27 0 NOTE_INSN_DELETED)


;; Function vfp_single_fcpy (vfp_single_fcpy)[0:156]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sd+0
Reg 1: unused+0
Reg 2: m+0
Reg 3: fpscr+0
Variables:
  name: sd
    offset 0
      (reg:SI 0 r0 [ sd ])
  name: unused
    offset 0
      (reg:SI 1 r1 [ unused ])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 8


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 13 [sp]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_fcpy

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 4[r4] 13[sp] 14[lr]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={2d,1u} r3={2d} r4={1d,2u} r12={1d} r13={2d,4u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 142{128d,14u,0e} in 7{6 regular + 1 call} insns.
(note 1 0 33 NOTE_INSN_DELETED)

(note 33 1 34 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 34 33 35 2 ( sd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 35 34 36 2 ( unused (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ unused ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 36 35 7 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 36 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 7 6 2 NOTE_INSN_DELETED)

(note 6 4 12 2 NOTE_INSN_FUNCTION_BEG)

(note 12 6 2 2 NOTE_INSN_DELETED)

(insn:TI 2 12 37 2 arch/arm/vfp/vfpsingle.c:266 (set (reg/v:SI 1 r1 [orig:134 sd ] [134])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(note 37 2 9 2 ( unused (nil)) NOTE_INSN_VAR_LOCATION)

(insn 9 37 38 2 arch/arm/vfp/vfpsingle.c:267 (set (reg:SI 0 r0)
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(note 38 9 28 2 ( sd (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [orig:134 sd ] [134])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn/f:TI 28 38 29 2 arch/arm/vfp/vfpsingle.c:266 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 4 r4))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 29 28 11 2 NOTE_INSN_PROLOGUE_END)

(call_insn:TI 11 29 41 2 arch/arm/vfp/vfpsingle.c:267 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 41 11 40 2 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(note 40 41 39 2 ( sd (nil)) NOTE_INSN_VAR_LOCATION)

(note 39 40 16 2 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(insn 16 39 22 2 arch/arm/vfp/vfpsingle.c:269 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 22 16 30 2 arch/arm/vfp/vfpsingle.c:269 (use (reg/i:SI 0 r0)) -1 (nil))

(note 30 22 31 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 31 30 32 2 arch/arm/vfp/vfpsingle.c:269 (return) 260 {return} (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 32 31 26)

(note 26 32 27 NOTE_INSN_DELETED)

(note 27 26 0 NOTE_INSN_DELETED)


;; Function __vfp_single_normaliseround (__vfp_single_normaliseround)[0:153]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sd+0
Reg 1: vs+0
Reg 2: fpscr+0
Reg 3: exceptions+0
Variables:
  name: exceptions
    offset 0
      (reg:SI 3 r3 [ exceptions ])
  name: sd
    offset 0
      (reg:SI 0 r0 [ sd ])
  name: vs
    offset 0
      (reg:SI 1 r1 [ vs ])
  name: fpscr
    offset 0
      (reg:SI 2 r2 [ fpscr ])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: fpscr+0
Reg 3: exceptions+0
Reg 4: exceptions+0
Reg 12: vs+0
Variables:
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
      (reg:SI 3 r3 [ exceptions ])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: fpscr
    offset 0
      (reg:SI 2 r2 [ fpscr ])


Basic block 3:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: fpscr+0
Reg 3: exceptions+0
Reg 4: exceptions+0
Reg 12: vs+0
Variables:
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
      (reg:SI 3 r3 [ exceptions ])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: fpscr
    offset 0
      (reg:SI 2 r2 [ fpscr ])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: fpscr+0
Reg 4: exceptions+0
Reg 12: vs+0
Variables:
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: fpscr
    offset 0
      (reg:SI 2 r2 [ fpscr ])


Basic block 4:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: fpscr+0
Reg 3: exceptions+0
Reg 4: exceptions+0
Reg 12: vs+0
Variables:
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
      (reg:SI 3 r3 [ exceptions ])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: fpscr
    offset 0
      (reg:SI 2 r2 [ fpscr ])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: fpscr+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Variables:
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:142 significand ] [142])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: fpscr
    offset 0
      (reg:SI 2 r2 [ fpscr ])


Basic block 5:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: fpscr+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Variables:
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:142 significand ] [142])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: fpscr
    offset 0
      (reg:SI 2 r2 [ fpscr ])

OUT:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: sd+0
Reg 2: fpscr+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: fpscr
    offset 0
      (reg:SI 2 r2 [ fpscr ])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:142 significand ] [142])
  name: exponent
    offset 0
      (reg/v:SI 0 r0 [orig:139 exponent ] [139])


Basic block 6:
IN:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: sd+0
Reg 2: fpscr+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: fpscr
    offset 0
      (reg:SI 2 r2 [ fpscr ])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:142 significand ] [142])
  name: exponent
    offset 0
      (reg/v:SI 0 r0 [orig:139 exponent ] [139])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: fpscr+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: fpscr
    offset 0
      (reg:SI 2 r2 [ fpscr ])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:142 significand ] [142])


Basic block 7:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: fpscr+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:142 significand ] [142])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: fpscr
    offset 0
      (reg:SI 2 r2 [ fpscr ])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: fpscr+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: fpscr
    offset 0
      (reg:SI 2 r2 [ fpscr ])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:142 significand ] [142])


Basic block 8:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: fpscr+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:142 significand ] [142])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: fpscr
    offset 0
      (reg:SI 2 r2 [ fpscr ])

OUT:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: fpscr+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: fpscr
    offset 0
      (reg:SI 2 r2 [ fpscr ])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:142 significand ] [142])


Basic block 9:
IN:
Stack adjustment: 16
Reg 1: sd+0
Reg 2: fpscr+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: fpscr
    offset 0
      (reg:SI 2 r2 [ fpscr ])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:142 significand ] [142])

OUT:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: sd+0
Reg 2: fpscr+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: fpscr
    offset 0
      (reg:SI 2 r2 [ fpscr ])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:142 significand ] [142])
  name: exponent
    offset 0
      (reg/v:SI 0 r0 [orig:139 exponent ] [139])


Basic block 10:
IN:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: sd+0
Reg 2: fpscr+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: fpscr
    offset 0
      (reg:SI 2 r2 [ fpscr ])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:142 significand ] [142])
  name: exponent
    offset 0
      (reg/v:SI 0 r0 [orig:139 exponent ] [139])

OUT:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: sd+0
Reg 2: rmode+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:142 significand ] [142])
  name: rmode
    offset 0
      (reg/v:SI 2 r2 [orig:140 rmode ] [140])
  name: exponent
    offset 0
      (reg/v:SI 0 r0 [orig:139 exponent ] [139])


Basic block 11:
IN:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: sd+0
Reg 2: rmode+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:142 significand ] [142])
  name: rmode
    offset 0
      (reg/v:SI 2 r2 [orig:140 rmode ] [140])
  name: exponent
    offset 0
      (reg/v:SI 0 r0 [orig:139 exponent ] [139])

OUT:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: sd+0
Reg 2: incr+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:142 significand ] [142])
  name: incr
    offset 0
      (reg/v:SI 2 r2 [orig:141 incr ] [141])
  name: exponent
    offset 0
      (reg/v:SI 0 r0 [orig:139 exponent ] [139])


Basic block 12:
IN:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: sd+0
Reg 2: rmode+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:142 significand ] [142])
  name: rmode
    offset 0
      (reg/v:SI 2 r2 [orig:140 rmode ] [140])
  name: exponent
    offset 0
      (reg/v:SI 0 r0 [orig:139 exponent ] [139])

OUT:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: sd+0
Reg 2: rmode+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:142 significand ] [142])
  name: rmode
    offset 0
      (reg/v:SI 2 r2 [orig:140 rmode ] [140])
  name: exponent
    offset 0
      (reg/v:SI 0 r0 [orig:139 exponent ] [139])


Basic block 13:
IN:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: sd+0
Reg 2: rmode+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:142 significand ] [142])
  name: rmode
    offset 0
      (reg/v:SI 2 r2 [orig:140 rmode ] [140])
  name: exponent
    offset 0
      (reg/v:SI 0 r0 [orig:139 exponent ] [139])

OUT:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: sd+0
Reg 2: incr+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:142 significand ] [142])
  name: incr
    offset 0
      (reg/v:SI 2 r2 [orig:141 incr ] [141])
  name: exponent
    offset 0
      (reg/v:SI 0 r0 [orig:139 exponent ] [139])


Basic block 14:
IN:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: sd+0
Reg 2: incr+0 rmode+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:142 significand ] [142])
  name: incr
    offset 0
      (reg/v:SI 2 r2 [orig:141 incr ] [141])
  name: rmode
    offset 0
      (reg/v:SI 2 r2 [orig:140 rmode ] [140])
  name: exponent
    offset 0
      (reg/v:SI 0 r0 [orig:139 exponent ] [139])

OUT:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: sd+0
Reg 2: incr+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:142 significand ] [142])
  name: incr
    offset 0
      (reg/v:SI 2 r2 [orig:141 incr ] [141])
  name: exponent
    offset 0
      (reg/v:SI 0 r0 [orig:139 exponent ] [139])


Basic block 15:
IN:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: sd+0
Reg 2: incr+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:142 significand ] [142])
  name: incr
    offset 0
      (reg/v:SI 2 r2 [orig:141 incr ] [141])
  name: exponent
    offset 0
      (reg/v:SI 0 r0 [orig:139 exponent ] [139])

OUT:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: sd+0
Reg 2: incr+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:142 significand ] [142])
  name: incr
    offset 0
      (reg/v:SI 2 r2 [orig:141 incr ] [141])
  name: exponent
    offset 0
      (reg/v:SI 0 r0 [orig:139 exponent ] [139])


Basic block 16:
IN:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: sd+0
Reg 2: incr+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:142 significand ] [142])
  name: incr
    offset 0
      (reg/v:SI 2 r2 [orig:141 incr ] [141])
  name: exponent
    offset 0
      (reg/v:SI 0 r0 [orig:139 exponent ] [139])

OUT:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: sd+0
Reg 2: incr+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: incr
    offset 0
      (reg/v:SI 2 r2 [orig:141 incr ] [141])
  name: exponent
    offset 0
      (reg/v:SI 0 r0 [orig:139 exponent ] [139])


Basic block 17:
IN:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: sd+0
Reg 2: incr+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:142 significand ] [142])
  name: incr
    offset 0
      (reg/v:SI 2 r2 [orig:141 incr ] [141])
  name: exponent
    offset 0
      (reg/v:SI 0 r0 [orig:139 exponent ] [139])

OUT:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: sd+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:133 significand.624 ] [133])
  name: exponent
    offset 0
      (reg/v:SI 0 r0 [orig:139 exponent ] [139])


Basic block 18:
IN:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: sd+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:133 significand.624 ] [133])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: exponent
    offset 0
      (reg/v:SI 0 r0 [orig:139 exponent ] [139])

OUT:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: sd+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:133 significand.624 ] [133])
  name: exponent
    offset 0
      (reg/v:SI 0 r0 [orig:139 exponent ] [139])


Basic block 19:
IN:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: sd+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:133 significand.624 ] [133])
  name: exponent
    offset 0
      (reg/v:SI 0 r0 [orig:139 exponent ] [139])

OUT:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: sd+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: exponent
    offset 0
      (reg/v:SI 0 r0 [orig:139 exponent ] [139])


Basic block 20:
IN:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: sd+0
Reg 2: incr+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: incr
    offset 0
      (reg/v:SI 2 r2 [orig:141 incr ] [141])
  name: exponent
    offset 0
      (reg/v:SI 0 r0 [orig:139 exponent ] [139])

OUT:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: sd+0
Reg 2: incr+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: incr
    offset 0
      (reg/v:SI 2 r2 [orig:141 incr ] [141])
  name: exponent
    offset 0
      (reg/v:SI 0 r0 [orig:139 exponent ] [139])


Basic block 21:
IN:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: sd+0
Reg 2: incr+0 fpscr+0
Reg 3: significand+0
Reg 4: exceptions+0
Reg 12: vs+0
Reg 14: underflow+0
Variables:
  name: underflow
    offset 0
      (reg/v:SI 14 lr [orig:137 underflow ] [137])
  name: sd
    offset 0
      (reg/v:SI 1 r1 [orig:149 sd ] [149])
  name: vs
    offset 0
      (reg/v/f:SI 12 ip [orig:150 vs ] [150])
  name: fpscr
    offset 0
      (reg:SI 2 r2 [ fpscr ])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:142 significand ] [142])
  name: incr
    offset 0
      (reg/v:SI 2 r2 [orig:141 incr ] [141])
  name: exponent
    offset 0
      (reg/v:SI 0 r0 [orig:139 exponent ] [139])

OUT:
Stack adjustment: 16
Reg 4: exceptions+0
Variables:
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:152 exceptions ] [152])


22 basic blocks, 31 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 4 [r4] 12 [ip] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 4 [r4] 12 [ip] 13 [sp] 24 [cc]
;; live  kill	

Successors:  3 [28.0%]  (fallthru) 4 [72.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 2800, maybe hot.
Predecessors:  2 [28.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 4 [r4] 12 [ip] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

Successors:  21 [39.0%]  4 [61.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 8908, maybe hot.
Predecessors:  2 [72.0%]  3 [61.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  5 [61.0%]  (fallthru) 21 [39.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 5434, maybe hot.
Predecessors:  4 [61.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 5 [r5] 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 3 [r3] 5 [r5] 14 [lr] 24 [cc]
;; live  kill	 24 [cc]

Successors:  10 [50.0%]  6 [50.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 2717, maybe hot.
Predecessors:  5 [50.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

Successors:  7 [50.0%]  (fallthru) 8 [50.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 679, maybe hot.
Predecessors:  6 [50.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 14 [lr] 24 [cc]
;; live  kill	 14 [lr]

Successors:  9 [100.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]

Invalid sum of incoming frequencies 1359, should be 679

Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 679, maybe hot.
Predecessors:  6 [50.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

Successors:  9 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]

Invalid sum of incoming frequencies 1359, should be 679

Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 2717, maybe hot.
Predecessors:  8 [100.0%]  (fallthru) 7 [100.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 14 [lr] 24 [cc]
;; live  kill	

Successors:  10 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]

Invalid sum of incoming frequencies 1358, should be 2717

Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 5434, maybe hot.
Predecessors:  5 [50.0%]  9 [100.0%]  (fallthru)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

Successors:  11 [50.0%]  (fallthru) 12 [50.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 2717, maybe hot.
Predecessors:  10 [50.0%]  (fallthru)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

Successors:  15 [100.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 2717, maybe hot.
Predecessors:  10 [50.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  14 [28.0%]  13 [72.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 1956, maybe hot.
Predecessors:  12 [72.0%]  (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 12 [ip] 13 [sp]
;; lr  def 	 2 [r2] 5 [r5] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 5 [r5] 24 [cc]
;; live  kill	 24 [cc]

Successors:  14 [50.0%]  (fallthru) 15 [50.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 1738, maybe hot.
Predecessors:  12 [28.0%]  13 [50.0%]  (fallthru)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2]
;; live  kill	

Successors:  15 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 5434, maybe hot.
Predecessors:  14 [100.0%]  (fallthru) 13 [50.0%]  11 [100.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 24 [cc]
;; live  kill	

Successors:  16 [50.0%]  (fallthru) 17 [50.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 2717, maybe hot.
Predecessors:  15 [50.0%]  (fallthru)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 4 [r4] 24 [cc]
;; live  kill	

Successors:  20 [100.0%] 
;; lr  out 	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 2717, maybe hot.
Predecessors:  15 [50.0%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

Successors:  19 [50.0%]  18 [50.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 1359, maybe hot.
Predecessors:  17 [50.0%]  (fallthru)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

Successors:  19 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 19 , prev 18, next 20, loop_depth 0, count 0, freq 2717, maybe hot.
Predecessors:  17 [50.0%]  18 [100.0%]  (fallthru)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 12 [ip] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

Successors:  20 [100.0%]  (fallthru)
;; lr  out 	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 20 , prev 19, next 21, loop_depth 0, count 0, freq 5433, maybe hot.
Predecessors:  19 [100.0%]  (fallthru) 16 [100.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 3 [r3] 12 [ip] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	
;; live  kill	

Successors:  21 [100.0%]  (fallthru)
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


Basic block 21 , prev 20, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  3 [39.0%]  4 [39.0%]  20 [100.0%]  (fallthru)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 1 [r1] 4 [r4] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 1 , prev 21, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  21 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




__vfp_single_normaliseround

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={13d,22u} r1={3d,2u} r2={10d,14u} r3={19d,35u} r4={5d,9u} r5={6d,8u} r6={1d,2u} r12={2d,12u,2d} r13={2d,23u} r14={9d,12u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={27d,34u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 382{207d,173u,2e} in 92{91 regular + 1 call} insns.
(note 1 0 295 NOTE_INSN_DELETED)

(note 295 1 296 2 ( sd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 296 295 297 2 ( vs (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ vs ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 297 296 298 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 298 297 7 2 ( exceptions (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ exceptions ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 4 [r4] 12 [ip] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 4 [r4] 12 [ip] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 298 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 10 2 NOTE_INSN_FUNCTION_BEG)

(note 10 6 3 2 NOTE_INSN_DELETED)

(insn:TI 3 10 2 2 arch/arm/vfp/vfpsingle.c:74 (set (reg/v/f:SI 12 ip [orig:150 vs ] [150])
        (reg:SI 1 r1 [ vs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ vs ])
        (nil)))

(insn 2 3 299 2 arch/arm/vfp/vfpsingle.c:74 (set (reg/v:SI 1 r1 [orig:149 sd ] [149])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(note 299 2 270 2 ( vs (expr_list:REG_DEP_TRUE (reg/v/f:SI 12 ip [orig:150 vs ] [150])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn/f:TI 270 299 271 2 arch/arm/vfp/vfpsingle.c:74 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 4 r4)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -16 [0xfffffffffffffff0])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                            (reg:SI 4 r4))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [0 S4 A32])
                            (reg:SI 5 r5))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 8 [0x8])) [0 S4 A32])
                            (reg:SI 6 r6))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 12 [0xc])) [0 S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))

(note 271 270 9 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 9 271 300 2 arch/arm/vfp/vfpsingle.c:83 (set (reg:SI 0 r0 [orig:147 D.4099 ] [147])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 12 ip [orig:150 vs ] [150]) [0 <variable>.exponent+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(note 300 9 5 2 ( sd (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [orig:149 sd ] [149])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 5 300 11 2 arch/arm/vfp/vfpsingle.c:74 (set (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
        (reg:SI 3 r3 [ exceptions ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ exceptions ])
        (nil)))

(insn:TI 11 5 12 2 arch/arm/vfp/vfpsingle.c:83 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:147 D.4099 ] [147])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 12 11 301 2 arch/arm/vfp/vfpsingle.c:83 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 26)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  4 [72.0%] 

(note 301 12 13 3 ( exceptions (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 4 [r4] 12 [ip] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  2 [28.0%]  (fallthru)
(note 13 301 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 14 13 15 3 NOTE_INSN_DELETED)

(note 15 14 18 3 NOTE_INSN_DELETED)

(note 18 15 21 3 NOTE_INSN_DELETED)

(note 21 18 22 3 NOTE_INSN_DELETED)

(note 22 21 17 3 NOTE_INSN_DELETED)

(insn:TI 17 22 19 3 arch/arm/vfp/vfpsingle.c:83 (set (reg:SI 3 r3 [orig:157 <variable>.significand ] [157])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (nil)))

(insn:TI 19 17 23 3 arch/arm/vfp/vfpsingle.c:83 (parallel [
            (set (reg:SI 3 r3 [158])
                (eq:SI (reg:SI 3 r3 [orig:157 <variable>.significand ] [157])
                    (const_int 0 [0x0])))
            (clobber (reg:CC 24 cc))
        ]) 278 {*compare_scc} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn:TI 23 19 24 3 arch/arm/vfp/vfpsingle.c:83 (parallel [
            (set (reg:SI 3 r3 [161])
                (ior:SI (ne:SI (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
                        (const_int 0 [0x0]))
                    (reg:SI 3 r3 [158])))
            (clobber (reg:CC 24 cc))
        ]) 280 {*cond_arith} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn:TI 24 23 25 3 arch/arm/vfp/vfpsingle.c:83 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [161])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [161])
        (nil)))

(jump_insn:TI 25 24 302 3 arch/arm/vfp/vfpsingle.c:83 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 216)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 3 -> ( 21 4)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  21 [39.0%] 
;; Succ edge  4 [61.0%]  (fallthru)

(note 302 25 26 4 ( exceptions (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 12 [ip] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  2 [72.0%] 
;; Pred edge  3 [61.0%]  (fallthru)
(code_label 26 302 27 4 145 "" [1 uses])

(note 27 26 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 28 27 303 4 arch/arm/vfp/vfpsingle.c:89 (set (reg/v:SI 3 r3 [orig:142 significand ] [142])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 303 28 29 4 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:142 significand ] [142])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 29 303 34 4 arch/arm/vfp/vfpsingle.c:89 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:142 significand ] [142])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 34 29 30 4 arch/arm/vfp/vfpsingle.c:90 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (mem/s/j:HI (reg/v/f:SI 12 ip [orig:150 vs ] [150]) [0 <variable>.exponent+0 S2 A32])
            (reg:HI 3 r3 [orig:142 significand ] [142]))) 2348 {neon_vornv2di+81} (nil))

(jump_insn:TI 30 34 38 4 arch/arm/vfp/vfpsingle.c:89 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 216)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 4 -> ( 5 21)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  5 [61.0%]  (fallthru)
;; Succ edge  21 [39.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 5 [r5] 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 3 [r3] 5 [r5] 14 [lr] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  4 [61.0%]  (fallthru)
(note 38 30 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 41 38 42 5 NOTE_INSN_DELETED)

(note 42 41 44 5 NOTE_INSN_DELETED)

(note 44 42 46 5 NOTE_INSN_DELETED)

(note 46 44 47 5 NOTE_INSN_DELETED)

(note 47 46 49 5 NOTE_INSN_DELETED)

(note 49 47 50 5 NOTE_INSN_DELETED)

(note 50 49 40 5 NOTE_INSN_DELETED)

(insn:TI 40 50 304 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg/v:SI 14 lr [orig:136 ret ] [136])
        (asm_operands:SI ("clz	%0, %1") ("=r") 0 [
                (reg/v:SI 3 r3 [orig:142 significand ] [142])
            ]
             [
                (asm_input:SI ("r") 0)
            ] 1139895)) -1 (nil))

(note 304 40 267 5 ( ret (expr_list:REG_DEP_TRUE (reg/v:SI 14 lr [orig:136 ret ] [136])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 267 304 305 5 arch/arm/vfp/vfpsingle.c:103 (parallel [
            (set (reg:SI 5 r5 [171])
                (ne:SI (reg/v:SI 14 lr [orig:138 shift ] [138])
                    (const_int 0 [0x0])))
            (clobber (reg:CC 24 cc))
        ]) 278 {*compare_scc} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(note 305 267 268 5 ( shift (expr_list:REG_DEP_TRUE (reg/v:SI 14 lr [orig:138 shift ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 268 305 269 5 arch/arm/vfp/vfpsingle.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 14 lr [orig:138 shift ] [138])
            (const_int 31 [0x1f]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 269 268 39 5 arch/arm/vfp/vfpsingle.c:103 (set (reg:SI 5 r5 [171])
        (if_then_else:SI (le:SI (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 5 r5 [171])
            (const_int 0 [0x0]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 39 269 306 5 arch/arm/vfp/vfpsingle.c:94 (set (reg/v:SI 0 r0 [orig:139 exponent ] [139])
        (sign_extend:SI (reg:HI 0 r0 [orig:147 D.4099 ] [147]))) 155 {*arm_extendhisi2_v6} (nil))

(note 306 39 52 5 ( exponent (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:139 exponent ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 52 306 55 5 arch/arm/vfp/vfpsingle.c:103 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 5 r5 [171])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 55 52 56 5 arch/arm/vfp/vfpsingle.c:104 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 0 r0 [orig:139 exponent ] [139])
            (minus:SI (reg/v:SI 0 r0 [orig:139 exponent ] [139])
                (reg/v:SI 14 lr [orig:138 shift ] [138])))) 2270 {neon_vornv2di+3} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 56 55 59 5 arch/arm/vfp/vfpsingle.c:105 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 3 r3 [orig:142 significand ] [142])
            (ashift:SI (reg/v:SI 3 r3 [orig:142 significand ] [142])
                (reg/v:SI 14 lr [orig:138 shift ] [138])))) 2320 {neon_vornv2di+53} (nil))

(insn:TI 59 56 62 5 arch/arm/vfp/vfpsingle.c:118 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:139 exponent ] [139])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 62 59 307 5 arch/arm/vfp/vfpsingle.c:118 (cond_exec (ge (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 14 lr [orig:137 underflow ] [137])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (nil))

(note 307 62 308 5 ( shift (nil)) NOTE_INSN_VAR_LOCATION)

(note 308 307 309 5 ( underflow (expr_list:REG_DEP_TRUE (reg/v:SI 14 lr [orig:137 underflow ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 309 308 60 5 ( ret (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 60 309 66 5 arch/arm/vfp/vfpsingle.c:118 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 100)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 10 6)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  10 [50.0%] 
;; Succ edge  6 [50.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 66 60 67 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 67 66 310 6 arch/arm/vfp/vfpsingle.c:119 (set (reg:SI 0 r0 [orig:146 D.4118 ] [146])
        (neg:SI (reg/v:SI 0 r0 [orig:139 exponent ] [139]))) 127 {*arm_negsi2} (nil))

(note 310 67 69 6 ( exponent (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 69 310 70 6 arch/arm/vfp/vfp.h:15 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:146 D.4118 ] [146])
            (const_int 31 [0x1f]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 70 69 71 6 arch/arm/vfp/vfp.h:15 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 14 [lr] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  6 [50.0%]  (fallthru)
(note 71 70 72 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 72 71 74 7 NOTE_INSN_DELETED)

(note 74 72 73 7 NOTE_INSN_DELETED)

(insn:TI 73 74 311 7 arch/arm/vfp/vfp.h:16 (set (reg:SI 14 lr [172])
        (minus:SI (const_int 32 [0x20])
            (reg:SI 0 r0 [orig:146 D.4118 ] [146]))) 28 {*arm_subsi3_insn} (nil))

(note 311 73 75 7 ( underflow (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 75 311 76 7 arch/arm/vfp/vfp.h:16 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (ashift:SI (reg/v:SI 3 r3 [orig:142 significand ] [142])
                        (reg:SI 14 lr [172]))
                    (const_int 0 [0x0])))
            (clobber (reg:SI 14 lr))
        ]) 119 {*shiftsi3_compare0_scratch} (expr_list:REG_DEAD (reg:SI 14 lr [172])
        (expr_list:REG_UNUSED (reg:SI 14 lr)
            (nil))))

(insn:TI 76 75 78 7 arch/arm/vfp/vfp.h:16 (set (reg:SI 14 lr [174])
        (ne:SI (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(insn:TI 78 76 289 7 arch/arm/vfp/vfp.h:16 (set (reg/v:SI 3 r3 [orig:142 significand ] [142])
        (ior:SI (lshiftrt:SI (reg/v:SI 3 r3 [orig:142 significand ] [142])
                (reg:SI 0 r0 [orig:146 D.4118 ] [146]))
            (reg:SI 14 lr [174]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 14 lr [174])
        (nil)))

(jump_insn 289 78 290 7 (set (pc)
        (label_ref 86)) -1 (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  9 [100.0%] 

(barrier 290 289 312)

(note 312 290 81 8 ( underflow (expr_list:REG_DEP_TRUE (reg/v:SI 14 lr [orig:137 underflow ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  6 [50.0%] 
(code_label 81 312 82 8 151 "" [1 uses])

(note 82 81 83 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 83 82 84 8 NOTE_INSN_DELETED)

(insn:TI 84 83 86 8 arch/arm/vfp/vfp.h:18 (parallel [
            (set (reg/v:SI 3 r3 [orig:142 significand ] [142])
                (ne:SI (reg/v:SI 3 r3 [orig:142 significand ] [142])
                    (const_int 0 [0x0])))
            (clobber (reg:CC 24 cc))
        ]) 278 {*compare_scc} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))
;; End of basic block 8 -> ( 9)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 14 [lr] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 14 [lr] 24 [cc]
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%] 
(code_label 86 84 87 9 152 "" [1 uses])

(note 87 86 88 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 88 87 89 9 NOTE_INSN_DELETED)

(insn:TI 89 88 313 9 arch/arm/vfp/vfpsingle.c:126 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 3 r3 [orig:142 significand ] [142])
                        (const_int 255 [0xff]))
                    (const_int 0 [0x0])))
            (set (reg:SI 14 lr [176])
                (and:SI (reg/v:SI 3 r3 [orig:142 significand ] [142])
                    (const_int 255 [0xff])))
        ]) 69 {*andsi3_compare0} (nil))

(note 313 89 93 9 ( underflow (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 93 313 315 9 arch/arm/vfp/vfpsingle.c:120 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 0 r0 [orig:139 exponent ] [139])
            (reg/v:SI 14 lr [orig:137 underflow ] [137]))) 2345 {neon_vornv2di+78} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 315 93 314 9 ( exponent (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:139 exponent ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 314 315 98 9 ( underflow (expr_list:REG_DEP_TRUE (reg/v:SI 14 lr [orig:137 underflow ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 98 314 99 9 arch/arm/vfp/vfpsingle.c:120 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 14 lr [orig:137 underflow ] [137])
            (const_int 1 [0x1]))) 2345 {neon_vornv2di+78} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn:TI 99 98 100 9 arch/arm/vfp/vfpsingle.c:120 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 0 r0 [orig:139 exponent ] [139])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))
;; End of basic block 9 -> ( 10)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 5 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  5 [50.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 100 99 101 10 150 "" [1 uses])

(note 101 100 102 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note 102 101 103 10 NOTE_INSN_DELETED)

(insn:TI 103 102 316 10 arch/arm/vfp/vfpsingle.c:136 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 2 r2 [orig:151 fpscr ] [151])
                        (const_int 12582912 [0xc00000]))
                    (const_int 0 [0x0])))
            (set (reg/v:SI 2 r2 [orig:140 rmode ] [140])
                (and:SI (reg/v:SI 2 r2 [orig:151 fpscr ] [151])
                    (const_int 12582912 [0xc00000])))
        ]) 69 {*andsi3_compare0} (nil))

(note 316 103 317 10 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(note 317 316 104 10 ( rmode (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:140 rmode ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 104 317 105 10 arch/arm/vfp/vfpsingle.c:136 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 118)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  11 [50.0%]  (fallthru)
;; Succ edge  12 [50.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  10 [50.0%]  (fallthru)
(note 105 104 106 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(note 106 105 243 11 NOTE_INSN_DELETED)

(insn:TI 243 106 244 11 arch/arm/vfp/vfpsingle.c:139 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 3 r3 [orig:142 significand ] [142])
                (const_int 1 [0x1])
                (const_int 8 [0x8]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn:TI 244 243 318 11 arch/arm/vfp/vfpsingle.c:139 (set (reg/v:SI 2 r2 [orig:141 incr ] [141])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 128 [0x80])
            (const_int 127 [0x7f]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(note 318 244 319 11 ( incr (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:141 incr ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 319 318 291 11 ( rmode (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn 291 319 292 11 (set (pc)
        (label_ref 142)) -1 (nil))
;; End of basic block 11 -> ( 15)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  15 [100.0%] 

(barrier 292 291 320)

(note 320 292 321 12 ( incr (nil)) NOTE_INSN_VAR_LOCATION)

(note 321 320 118 12 ( rmode (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:140 rmode ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  10 [50.0%] 
(code_label 118 321 119 12 154 "" [1 uses])

(note 119 118 120 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 120 119 121 12 arch/arm/vfp/vfpsingle.c:140 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:140 rmode ] [140])
            (const_int 12582912 [0xc00000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 121 120 122 12 arch/arm/vfp/vfpsingle.c:140 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 139)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 12 -> ( 14 13)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  14 [28.0%] 
;; Succ edge  13 [72.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 12 [ip] 13 [sp]
;; lr  def 	 2 [r2] 5 [r5] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 5 [r5] 24 [cc]
;; live  kill	 24 [cc]

;; Pred edge  12 [72.0%]  (fallthru)
(note 122 121 123 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note 123 122 124 13 NOTE_INSN_DELETED)

(note 124 123 127 13 NOTE_INSN_DELETED)

(note 127 124 130 13 NOTE_INSN_DELETED)

(note 130 127 131 13 NOTE_INSN_DELETED)

(note 131 130 126 13 NOTE_INSN_DELETED)

(insn:TI 126 131 128 13 arch/arm/vfp/vfpsingle.c:142 (set (reg:SI 5 r5 [orig:181 <variable>.sign ] [181])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn:TI 128 126 132 13 arch/arm/vfp/vfpsingle.c:142 (parallel [
            (set (reg:SI 5 r5 [182])
                (ne:SI (reg:SI 5 r5 [orig:181 <variable>.sign ] [181])
                    (const_int 0 [0x0])))
            (clobber (reg:CC 24 cc))
        ]) 278 {*compare_scc} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn:TI 132 128 322 13 arch/arm/vfp/vfpsingle.c:142 (parallel [
            (set (reg:SI 2 r2 [185])
                (xor:SI (eq:SI (reg/v:SI 2 r2 [orig:140 rmode ] [140])
                        (const_int 4194304 [0x400000]))
                    (reg:SI 5 r5 [182])))
            (clobber (reg:CC 24 cc))
        ]) 280 {*cond_arith} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(note 322 132 133 13 ( rmode (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 133 322 136 13 arch/arm/vfp/vfpsingle.c:142 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [185])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 136 133 323 13 arch/arm/vfp/vfpsingle.c:143 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 2 r2 [orig:141 incr ] [141])
            (const_int 255 [0xff]))) 2345 {neon_vornv2di+78} (nil))

(note 323 136 134 13 ( incr (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:141 incr ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 134 323 324 13 arch/arm/vfp/vfpsingle.c:142 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 142)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  14 [50.0%]  (fallthru)
;; Succ edge  15 [50.0%] 

(note 324 134 139 14 ( rmode (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:140 rmode ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 12 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2]
;; live  kill	

;; Pred edge  12 [28.0%] 
;; Pred edge  13 [50.0%]  (fallthru)
(code_label 139 324 140 14 157 "" [1 uses])

(note 140 139 141 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 141 140 325 14 arch/arm/vfp/vfpsingle.c:141 (set (reg/v:SI 2 r2 [orig:141 incr ] [141])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 15)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  15 [100.0%]  (fallthru)

(note 325 141 142 15 ( rmode (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 14 13 11) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  13 [50.0%] 
;; Pred edge  11 [100.0%] 
(code_label 142 325 143 15 156 "" [2 uses])

(note 143 142 144 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(note 144 143 149 15 NOTE_INSN_DELETED)

(note 149 144 155 15 NOTE_INSN_DELETED)

(note 155 149 145 15 NOTE_INSN_DELETED)

(insn:TI 145 155 150 15 arch/arm/vfp/vfpsingle.c:150 (set (reg:CC_C 24 cc)
        (compare:CC_C (plus:SI (reg/v:SI 2 r2 [orig:141 incr ] [141])
                (reg/v:SI 3 r3 [orig:142 significand ] [142]))
            (reg/v:SI 2 r2 [orig:141 incr ] [141]))) 12 {*compare_addsi2_op0} (nil))

(insn:TI 150 145 148 15 arch/arm/vfp/vfpsingle.c:152 (cond_exec (ltu (reg:CC_C 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 5 r5 [orig:143 D.4143 ] [143])
            (and:SI (reg/v:SI 3 r3 [orig:142 significand ] [142])
                (const_int 1 [0x1])))) 2295 {neon_vornv2di+28} (nil))

(insn 148 150 151 15 arch/arm/vfp/vfpsingle.c:151 (cond_exec (ltu (reg:CC_C 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 0 r0 [orig:139 exponent ] [139])
            (plus:SI (reg/v:SI 0 r0 [orig:139 exponent ] [139])
                (const_int 1 [0x1])))) 2268 {neon_vornv2di+1} (nil))

(insn:TI 151 148 152 15 arch/arm/vfp/vfpsingle.c:152 (cond_exec (ltu (reg:CC_C 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 3 r3 [orig:142 significand ] [142])
            (ior:SI (lshiftrt:SI (reg/v:SI 3 r3 [orig:142 significand ] [142])
                    (const_int 1 [0x1]))
                (reg:SI 5 r5 [orig:143 D.4143 ] [143])))) 2368 {neon_vornv2di+101} (nil))

(insn 152 151 156 15 arch/arm/vfp/vfpsingle.c:153 (cond_exec (ltu (reg:CC_C 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 2 r2 [orig:141 incr ] [141])
            (lshiftrt:SI (reg/v:SI 2 r2 [orig:141 incr ] [141])
                (const_int 1 [0x1])))) 2320 {neon_vornv2di+53} (expr_list:REG_DEAD (reg:CC_C 24 cc)
        (nil)))

(insn:TI 156 152 159 15 arch/arm/vfp/vfpsingle.c:165 (set (reg:CC_Z 24 cc)
        (compare:CC_Z (reg:QI 3 r3 [orig:142 significand ] [142])
            (const_int 0 [0x0]))) 151 {*compareqi_eq0} (nil))

(insn:TI 159 156 162 15 arch/arm/vfp/vfpsingle.c:166 (cond_exec (ne (reg:CC_Z 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
            (ior:SI (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
                (const_int 16 [0x10])))) 2310 {neon_vornv2di+43} (expr_list:REG_DEAD (reg:CC_Z 24 cc)
        (nil)))

(insn 162 159 163 15 arch/arm/vfp/vfpsingle.c:176 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:139 exponent ] [139])
            (const_int 253 [0xfd]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 163 162 164 15 arch/arm/vfp/vfpsingle.c:176 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 185)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 15 -> ( 16 17)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  16 [50.0%]  (fallthru)
;; Succ edge  17 [50.0%] 

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3] 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  15 [50.0%]  (fallthru)
(note 164 163 166 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 166 164 165 16 arch/arm/vfp/vfpsingle.c:178 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:141 incr ] [141])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:141 incr ] [141])
        (nil)))

(insn 165 166 265 16 arch/arm/vfp/vfpsingle.c:177 (set (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
        (ior:SI (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
            (const_int 20 [0x14]))) 89 {*arm_iorsi3} (nil))

(insn:TI 265 165 326 16 arch/arm/vfp/vfpsingle.c:179 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:HI 3 r3)
            (const_int 253 [0xfd]))) 2348 {neon_vornv2di+81} (nil))

(note 326 265 266 16 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(insn 266 326 171 16 arch/arm/vfp/vfpsingle.c:182 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:HI 3 r3)
            (const_int 255 [0xff]))) 2348 {neon_vornv2di+81} (nil))

(insn:TI 171 266 172 16 arch/arm/vfp/vfpsingle.c:179 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (mem/s/j:HI (reg/v/f:SI 12 ip [orig:150 vs ] [150]) [0 <variable>.exponent+0 S2 A32])
            (reg:HI 3 r3))) 2348 {neon_vornv2di+81} (expr_list:REG_EQUAL (const_int 253 [0xfd])
        (nil)))

(insn 172 171 180 16 arch/arm/vfp/vfpsingle.c:180 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 3 r3 [190])
            (const_int 2147483647 [0x7fffffff]))) 2345 {neon_vornv2di+78} (expr_list:REG_EQUIV (const_int 2147483647 [0x7fffffff])
        (nil)))

(insn:TI 180 172 181 16 arch/arm/vfp/vfpsingle.c:182 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (mem/s/j:HI (reg/v/f:SI 12 ip [orig:150 vs ] [150]) [0 <variable>.exponent+0 S2 A32])
            (reg:HI 3 r3))) 2348 {neon_vornv2di+81} (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))

(insn 181 180 293 16 arch/arm/vfp/vfpsingle.c:183 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 3 r3 [193])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_EQUIV (const_int 0 [0x0])
            (nil))))

(jump_insn 293 181 294 16 (set (pc)
        (label_ref 277)) -1 (nil))
;; End of basic block 16 -> ( 20)
;; lr  out 	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  20 [100.0%] 

(barrier 294 293 327)

(note 327 294 185 17 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:142 significand ] [142])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 15) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  15 [50.0%] 
(code_label 185 327 186 17 160 "" [1 uses])

(note 186 185 188 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note 188 186 195 17 NOTE_INSN_DELETED)

(note 195 188 196 17 NOTE_INSN_DELETED)

(note 196 195 198 17 NOTE_INSN_DELETED)

(note 198 196 199 17 NOTE_INSN_DELETED)

(note 199 198 201 17 NOTE_INSN_DELETED)

(note 201 199 202 17 NOTE_INSN_DELETED)

(note 202 201 203 17 NOTE_INSN_DELETED)

(note 203 202 187 17 NOTE_INSN_DELETED)

(insn:TI 187 203 328 17 arch/arm/vfp/vfpsingle.c:171 (set (reg/v:SI 3 r3 [orig:133 significand.624 ] [133])
        (plus:SI (reg/v:SI 2 r2 [orig:141 incr ] [141])
            (reg/v:SI 3 r3 [orig:142 significand ] [142]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:141 incr ] [141])
        (nil)))

(note 328 187 245 17 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:133 significand.624 ] [133])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 245 328 329 17 arch/arm/vfp/vfpsingle.c:187 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (lshiftrt:SI (reg/v:SI 3 r3 [orig:133 significand.624 ] [133])
                        (const_int 8 [0x8]))
                    (const_int 0 [0x0])))
            (set (reg:SI 2 r2 [194])
                (lshiftrt:SI (reg/v:SI 3 r3 [orig:133 significand.624 ] [133])
                    (const_int 8 [0x8])))
        ]) 118 {*shiftsi3_compare0} (nil))

(note 329 245 246 17 ( incr (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 246 329 204 17 arch/arm/vfp/vfpsingle.c:187 (set (reg/v:SI 0 r0 [orig:139 exponent ] [139])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (reg/v:SI 0 r0 [orig:139 exponent ] [139])
            (reg:SI 2 r2 [194]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_DEAD (reg:SI 2 r2 [194])
            (nil))))

(insn:TI 204 246 205 17 arch/arm/vfp/vfpsingle.c:188 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (ior:SI (ne:SI (reg/v:SI 0 r0 [orig:139 exponent ] [139])
                    (const_int 0 [0x0]))
                (gtu:SI (reg/v:SI 3 r3 [orig:133 significand.624 ] [133])
                    (const_int -2147483648 [0xffffffff80000000])))
            (const_int 0 [0x0]))) 285 {*cmp_ior} (nil))

(jump_insn:TI 205 204 206 17 arch/arm/vfp/vfpsingle.c:188 (set (pc)
        (if_then_else (ne (reg:CC_DNE 24 cc)
                (const_int 0 [0x0]))
            (label_ref 211)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 17 -> ( 19 18)
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  19 [50.0%] 
;; Succ edge  18 [50.0%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp] 14 [lr]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  17 [50.0%]  (fallthru)
(note 206 205 207 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:TI 207 206 210 18 arch/arm/vfp/vfpsingle.c:190 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 14 lr [orig:137 underflow ] [137])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 14 lr [orig:137 underflow ] [137])
        (nil)))

(insn:TI 210 207 211 18 arch/arm/vfp/vfpsingle.c:191 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
            (ior:SI (reg/v:SI 4 r4 [orig:152 exceptions ] [152])
                (const_int 8 [0x8])))) 2310 {neon_vornv2di+43} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 18 -> ( 19)
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 17 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 12 [ip] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  17 [50.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 211 210 212 19 163 "" [1 uses])

(note 212 211 214 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 214 212 330 19 arch/arm/vfp/vfpsingle.c:193 (set (reg:SI 3 r3 [202])
        (lshiftrt:SI (reg/v:SI 3 r3 [orig:133 significand.624 ] [133])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (nil)))

(note 330 214 213 19 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(insn 213 330 331 19 arch/arm/vfp/vfpsingle.c:192 (set (mem/s/j:HI (reg/v/f:SI 12 ip [orig:150 vs ] [150]) [0 <variable>.exponent+0 S2 A32])
        (reg:HI 0 r0 [orig:139 exponent ] [139])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 0 r0 [orig:139 exponent ] [139])
        (nil)))
;; End of basic block 19 -> ( 20)
;; lr  out 	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  20 [100.0%]  (fallthru)

(note 331 213 277 20 ( incr (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:141 incr ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 19 16) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 3 [r3] 12 [ip] 13 [sp]
;; lr  def 	
;; live  in  	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	
;; live  kill	

;; Pred edge  19 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%] 
(code_label 277 331 275 20 165 "" [1 uses])

(note 275 277 215 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn:TI 215 275 332 20 arch/arm/vfp/vfpsingle.c:193 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg:SI 3 r3 [202])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [202])
        (nil)))
;; End of basic block 20 -> ( 21)
;; lr  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  out 	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]


;; Succ edge  21 [100.0%]  (fallthru)

(note 332 215 333 21 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 333 332 216 21 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:142 significand ] [142])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 3 4 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 1 [r1] 4 [r4] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 1 [r1] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]

;; Pred edge  3 [39.0%] 
;; Pred edge  4 [39.0%] 
;; Pred edge  20 [100.0%]  (fallthru)
(code_label 216 333 217 21 146 ("pack") [2 uses])

(note 217 216 219 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(note 219 217 224 21 NOTE_INSN_DELETED)

(note 224 219 225 21 NOTE_INSN_DELETED)

(note 225 224 220 21 NOTE_INSN_DELETED)

(insn:TI 220 225 334 21 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 3 r3 [orig:205 <variable>.sign ] [205])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(note 334 220 218 21 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 218 334 335 21 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 2 r2 [orig:203 <variable>.exponent ] [203])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 12 ip [orig:150 vs ] [150]) [0 <variable>.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (nil))

(note 335 218 336 21 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(note 336 335 223 21 ( incr (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 223 336 337 21 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 0 r0 [orig:209 <variable>.significand ] [209])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 12 ip [orig:150 vs ] [150])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 12 ip [orig:150 vs ] [150])
        (nil)))

(note 337 223 221 21 ( exponent (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 221 337 222 21 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 3 r3 [206])
        (ashift:SI (reg:SI 3 r3 [orig:205 <variable>.sign ] [205])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn:TI 222 221 226 21 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 3 r3 [207])
        (plus:SI (mult:SI (reg:SI 2 r2 [orig:203 <variable>.exponent ] [203])
                (const_int 8388608 [0x800000]))
            (reg:SI 3 r3 [206]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:203 <variable>.exponent ] [203])
        (nil)))

(insn:TI 226 222 228 21 arch/arm/vfp/vfpsingle.c:204 (set (reg:SI 0 r0)
        (plus:SI (lshiftrt:SI (reg:SI 0 r0 [orig:209 <variable>.significand ] [209])
                (const_int 7 [0x7]))
            (reg:SI 3 r3 [207]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 3 r3 [207])
        (nil)))

(call_insn:TI 228 226 340 21 arch/arm/vfp/vfpsingle.c:204 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 340 228 339 21 ( vs (nil)) NOTE_INSN_VAR_LOCATION)

(note 339 340 338 21 ( sd (nil)) NOTE_INSN_VAR_LOCATION)

(note 338 339 233 21 ( underflow (nil)) NOTE_INSN_VAR_LOCATION)

(insn 233 338 239 21 arch/arm/vfp/vfpsingle.c:208 (set (reg/i:SI 0 r0)
        (reg/v:SI 4 r4 [orig:152 exceptions ] [152])) 167 {*arm_movsi_insn} (nil))

(insn 239 233 272 21 arch/arm/vfp/vfpsingle.c:208 (use (reg/i:SI 0 r0)) -1 (nil))

(note 272 239 273 21 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 273 272 274 21 arch/arm/vfp/vfpsingle.c:208 (return) 260 {return} (nil))
;; End of basic block 21 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 274 273 263)

(note 263 274 264 NOTE_INSN_DELETED)

(note 264 263 0 NOTE_INSN_DELETED)


;; Function vfp_single_fnmul (vfp_single_fnmul)[0:181]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sd+0
Reg 1: sn+0
Reg 2: m+0
Reg 3: fpscr+0
Variables:
  name: sd
    offset 0
      (reg:SI 0 r0 [ sd ])
  name: sn
    offset 0
      (reg:SI 1 r1 [ sn ])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 40
Reg 0: significand+0
Reg 4: fpscr+0
Reg 5: m+0
Reg 6: sd+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: m
    offset 0
      (reg/v:SI 5 r5 [orig:145 m ] [145])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])


Basic block 3:
IN:
Stack adjustment: 40
Reg 0: significand+0
Reg 4: fpscr+0
Reg 5: m+0
Reg 6: sd+0
Variables:
  name: m
    offset 0
      (reg/v:SI 5 r5 [orig:145 m ] [145])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])

OUT:
Stack adjustment: 40
Reg 0: significand+0
Reg 4: fpscr+0
Reg 5: m+0
Reg 6: sd+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: m
    offset 0
      (reg/v:SI 5 r5 [orig:145 m ] [145])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])


Basic block 4:
IN:
Stack adjustment: 40
Reg 0: significand+0
Reg 4: fpscr+0
Reg 5: m+0
Reg 6: sd+0
Variables:
  name: m
    offset 0
      (reg/v:SI 5 r5 [orig:145 m ] [145])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])

OUT:
Stack adjustment: 40
Reg 4: fpscr+0
Reg 5: m+0
Reg 6: sd+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: m
    offset 0
      (reg/v:SI 5 r5 [orig:145 m ] [145])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])


Basic block 5:
IN:
Stack adjustment: 40
Reg 0: significand+0
Reg 4: fpscr+0
Reg 5: m+0
Reg 6: sd+0
Variables:
  name: m
    offset 0
      (reg/v:SI 5 r5 [orig:145 m ] [145])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])

OUT:
Stack adjustment: 40
Reg 0: significand+0
Reg 3: significand+0
Reg 4: fpscr+0
Reg 6: sd+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:135 significand ] [135])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])


Basic block 6:
IN:
Stack adjustment: 40
Reg 0: significand+0
Reg 3: significand+0
Reg 4: fpscr+0
Reg 6: sd+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:135 significand ] [135])

OUT:
Stack adjustment: 40
Reg 0: significand+0
Reg 3: significand+0
Reg 4: fpscr+0
Reg 6: sd+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:135 significand ] [135])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])


Basic block 7:
IN:
Stack adjustment: 40
Reg 0: significand+0
Reg 3: significand+0
Reg 4: fpscr+0
Reg 6: sd+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:135 significand ] [135])

OUT:
Stack adjustment: 40
Reg 4: fpscr+0
Reg 6: sd+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])


Basic block 8:
IN:
Stack adjustment: 40
Reg 0: significand+0
Reg 3: significand+0
Reg 4: fpscr+0
Reg 6: sd+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:135 significand ] [135])

OUT:
Stack adjustment: 40
Reg 4: fpscr+0
Reg 6: sd+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])


9 basic blocks, 12 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

Successors:  3 [50.0%]  (fallthru) 5 [50.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  2 [50.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  4 [29.0%]  (fallthru) 5 [71.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 1450, maybe hot.
Predecessors:  3 [29.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

Successors:  5 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  3 [71.0%]  2 [50.0%]  4 [100.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 5 [r5] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 5 [r5] 24 [cc]
;; live  kill	

Successors:  6 [61.0%]  (fallthru) 8 [39.0%] 
;; lr  out 	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 6 [r6] 13 [sp]


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 6100, maybe hot.
Predecessors:  5 [61.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  7 [39.0%]  (fallthru) 8 [61.0%] 
;; lr  out 	 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 13 [sp]


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 2378, maybe hot.
Predecessors:  6 [39.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

Successors:  8 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 13 [sp]


Basic block 8 , prev 7, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  5 [39.0%]  6 [61.0%]  7 [100.0%]  (fallthru)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 14 [lr]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]


Basic block 1 , prev 8, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  8 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_fnmul

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={14d,17u} r1={8d,3u} r2={11d,9u} r3={12d,12u} r4={2d,4u} r5={5d,9u} r6={2d,3u} r12={7d,2u} r13={3d,29u,1d} r14={7d,3u,1d} r15={5d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={11d,6u} r25={2d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={5d} r101={5d} r102={5d} r103={5d} r104={5d} r105={5d} r106={5d} r107={5d} r108={5d} r109={5d} r110={5d} r111={5d} r112={5d} r113={5d} r114={5d} r115={5d} r116={5d} r117={5d} r118={5d} r119={5d} r120={5d} r121={5d} r122={5d} r123={5d} r124={5d} r125={5d} r126={5d} r127={5d} 
;;    total ref usage 733{632d,97u,4e} in 56{51 regular + 5 call} insns.
(note 1 0 137 NOTE_INSN_DELETED)

(note 137 1 138 2 ( sd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 138 137 139 2 ( sn (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ sn ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 139 138 140 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 140 139 7 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 140 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 7 6 2 NOTE_INSN_DELETED)

(note 6 3 16 2 NOTE_INSN_FUNCTION_BEG)

(note 16 6 17 2 NOTE_INSN_DELETED)

(note 17 16 22 2 NOTE_INSN_DELETED)

(note 22 17 23 2 NOTE_INSN_DELETED)

(note 23 22 24 2 NOTE_INSN_DELETED)

(note 24 23 27 2 NOTE_INSN_DELETED)

(note 27 24 28 2 NOTE_INSN_DELETED)

(note 28 27 30 2 NOTE_INSN_DELETED)

(note 30 28 31 2 NOTE_INSN_DELETED)

(note 31 30 32 2 NOTE_INSN_DELETED)

(note 32 31 130 2 NOTE_INSN_DELETED)

(insn/f:TI 130 32 2 2 arch/arm/vfp/vfpsingle.c:989 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 6 r6)
            (expr_list:REG_DEAD (reg:SI 5 r5)
                (expr_list:REG_DEAD (reg:SI 4 r4)
                    (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                (set/f (reg/f:SI 13 sp)
                                    (plus:SI (reg/f:SI 13 sp)
                                        (const_int -16 [0xfffffffffffffff0])))
                                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                    (reg:SI 4 r4))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 4 [0x4])) [0 S4 A32])
                                    (reg:SI 5 r5))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 8 [0x8])) [0 S4 A32])
                                    (reg:SI 6 r6))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 12 [0xc])) [0 S4 A32])
                                    (reg:SI 14 lr))
                            ])
                        (nil)))))))

(insn:TI 2 130 131 2 arch/arm/vfp/vfpsingle.c:989 (set (reg/v:SI 6 r6 [orig:143 sd ] [143])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn/f:TI 131 2 132 2 arch/arm/vfp/vfpsingle.c:989 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -24 [0xffffffffffffffe8]))) 4 {*arm_addsi3} (nil))

(note 132 131 9 2 NOTE_INSN_PROLOGUE_END)

(insn 9 132 141 2 arch/arm/vfp/vfpsingle.c:992 (set (reg:SI 0 r0)
        (reg:SI 1 r1 [ sn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ sn ])
        (nil)))

(note 141 9 4 2 ( sd (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:143 sd ] [143])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 4 141 5 2 arch/arm/vfp/vfpsingle.c:989 (set (reg/v:SI 5 r5 [orig:145 m ] [145])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(insn 5 4 10 2 arch/arm/vfp/vfpsingle.c:989 (set (reg/v:SI 4 r4 [orig:146 fpscr ] [146])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(call_insn:TI 10 5 144 2 arch/arm/vfp/vfpsingle.c:992 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 144 10 143 2 ( fpscr (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:146 fpscr ] [146])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 143 144 142 2 ( m (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:145 m ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 142 143 18 2 ( sn (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 18 142 145 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 3 r3 [orig:137 D.5814 ] [137])
        (zero_extract:SI (reg/v:SI 0 r0 [orig:139 n ] [139])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(note 145 18 13 2 ( n (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:139 n ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 13 145 20 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 2 r2 [147])
        (and:SI (reg/v:SI 0 r0 [orig:139 n ] [139])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 20 13 146 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 0 r0 [151])
        (ashift:SI (reg/v:SI 0 r0 [orig:139 n ] [139])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(note 146 20 33 2 ( n (nil)) NOTE_INSN_VAR_LOCATION)

(insn 33 146 14 2 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 3 r3 [orig:137 D.5814 ] [137])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 3 r3 [orig:137 D.5814 ] [137])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn:TI 14 33 19 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 2 r2 [148])
        (lshiftrt:SI (reg:SI 2 r2 [147])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 19 14 21 2 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 vsn.exponent+0 S2 A64])
        (reg:HI 3 r3 [orig:137 D.5814 ] [137])) 176 {*movhi_insn_arch4} (nil))

(insn:TI 21 19 147 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 0 r0 [orig:138 significand ] [138])
        (lshiftrt:SI (reg:SI 0 r0 [151])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(note 147 21 15 2 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:138 significand ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 15 147 36 2 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 10 [0xa])) [0 vsn.sign+0 S2 A16])
        (reg:HI 2 r2 [148])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 2 r2 [148])
        (nil)))

(insn:TI 36 15 40 2 arch/arm/vfp/vfp.h:201 (cond_exec (ne (reg:CC_DNE 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 0 r0 [orig:138 significand ] [138])
            (ior:SI (reg/v:SI 0 r0 [orig:138 significand ] [138])
                (const_int 1073741824 [0x40000000])))) 2310 {neon_vornv2di+43} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (nil)))

(insn 40 36 39 2 arch/arm/vfp/vfpsingle.c:997 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:137 D.5814 ] [137])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:137 D.5814 ] [137])
        (nil)))

(insn:TI 39 40 41 2 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 0 r0 [orig:138 significand ] [138])) 167 {*arm_movsi_insn} (nil))

(jump_insn:TI 41 39 42 2 arch/arm/vfp/vfpsingle.c:997 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 42 41 43 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 43 42 44 3 arch/arm/vfp/vfpsingle.c:997 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:138 significand ] [138])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:138 significand ] [138])
        (nil)))

(jump_insn:TI 44 43 45 3 arch/arm/vfp/vfpsingle.c:997 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  4 [29.0%]  (fallthru)
;; Succ edge  5 [71.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  3 [29.0%]  (fallthru)
(note 45 44 46 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 46 45 47 4 NOTE_INSN_DELETED)

(insn:TI 47 46 148 4 arch/arm/vfp/vfpsingle.c:998 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(note 148 47 48 4 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 48 148 149 4 arch/arm/vfp/vfpsingle.c:998 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 4 -> ( 5)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  5 [100.0%]  (fallthru)

(note 149 48 49 5 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:138 significand ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 3 2 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 5 [r5] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  3 [71.0%] 
;; Pred edge  2 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 49 149 50 5 168 "" [2 uses])

(note 50 49 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 55 50 56 5 NOTE_INSN_DELETED)

(note 56 55 61 5 NOTE_INSN_DELETED)

(note 61 56 62 5 NOTE_INSN_DELETED)

(note 62 61 63 5 NOTE_INSN_DELETED)

(note 63 62 66 5 NOTE_INSN_DELETED)

(note 66 63 67 5 NOTE_INSN_DELETED)

(note 67 66 69 5 NOTE_INSN_DELETED)

(note 69 67 70 5 NOTE_INSN_DELETED)

(note 70 69 71 5 NOTE_INSN_DELETED)

(note 71 70 59 5 NOTE_INSN_DELETED)

(insn:TI 59 71 57 5 arch/arm/vfp/vfp.h:199 (set (reg:SI 3 r3 [166])
        (ashift:SI (reg/v:SI 5 r5 [orig:145 m ] [145])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(insn 57 59 72 5 arch/arm/vfp/vfp.h:196 (set (reg:SI 2 r2 [orig:134 D.5829 ] [134])
        (zero_extract:SI (reg/v:SI 5 r5 [orig:145 m ] [145])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(insn:TI 72 57 52 5 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 2 r2 [orig:134 D.5829 ] [134])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 2 r2 [orig:134 D.5829 ] [134])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn 52 72 150 5 arch/arm/vfp/vfp.h:195 (set (reg:SI 5 r5 [162])
        (and:SI (reg/v:SI 5 r5 [orig:145 m ] [145])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(note 150 52 60 5 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 60 150 151 5 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 3 r3 [orig:135 significand ] [135])
        (lshiftrt:SI (reg:SI 3 r3 [166])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(note 151 60 58 5 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:135 significand ] [135])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 58 151 75 5 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (reg/f:SI 13 sp) [0 vsm.exponent+0 S2 A64])
        (reg:HI 2 r2 [orig:134 D.5829 ] [134])) 176 {*movhi_insn_arch4} (nil))

(insn:TI 75 58 79 5 arch/arm/vfp/vfp.h:201 (cond_exec (ne (reg:CC_DNE 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 3 r3 [orig:135 significand ] [135])
            (ior:SI (reg/v:SI 3 r3 [orig:135 significand ] [135])
                (const_int 1073741824 [0x40000000])))) 2310 {neon_vornv2di+43} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (nil)))

(insn 79 75 53 5 arch/arm/vfp/vfpsingle.c:1001 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:134 D.5829 ] [134])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:134 D.5829 ] [134])
        (nil)))

(insn:TI 53 79 78 5 arch/arm/vfp/vfp.h:195 (set (reg:SI 5 r5 [163])
        (lshiftrt:SI (reg:SI 5 r5 [162])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 78 53 54 5 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 3 r3 [orig:135 significand ] [135])) 167 {*arm_movsi_insn} (nil))

(insn:TI 54 78 80 5 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 2 [0x2])) [0 vsm.sign+0 S2 A16])
        (reg:HI 5 r5 [163])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 5 r5 [163])
        (nil)))

(jump_insn 80 54 81 5 arch/arm/vfp/vfpsingle.c:1001 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 6 [r6] 13 [sp]


;; Succ edge  6 [61.0%]  (fallthru)
;; Succ edge  8 [39.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  5 [61.0%]  (fallthru)
(note 81 80 82 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 82 81 83 6 arch/arm/vfp/vfpsingle.c:1001 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:135 significand ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:135 significand ] [135])
        (nil)))

(jump_insn:TI 83 82 84 6 arch/arm/vfp/vfpsingle.c:1001 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 13 [sp]


;; Succ edge  7 [39.0%]  (fallthru)
;; Succ edge  8 [61.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  6 [39.0%]  (fallthru)
(note 84 83 85 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 85 84 86 7 NOTE_INSN_DELETED)

(insn:TI 86 85 152 7 arch/arm/vfp/vfpsingle.c:1002 (set (reg:SI 0 r0)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(note 152 86 87 7 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 87 152 153 7 arch/arm/vfp/vfpsingle.c:1002 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 153 87 154 7 ( significand (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 7 -> ( 8)
;; lr  out 	 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 13 [sp]


;; Succ edge  8 [100.0%]  (fallthru)

(note 154 153 155 8 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:138 significand ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 155 154 88 8 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:135 significand ] [135])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 5 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 14 [lr]
;; live  kill	 14 [lr]

;; Pred edge  5 [39.0%] 
;; Pred edge  6 [61.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 88 155 89 8 170 "" [2 uses])

(note 89 88 91 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 91 89 92 8 NOTE_INSN_DELETED)

(note 92 91 90 8 NOTE_INSN_DELETED)

(insn:TI 90 92 94 8 arch/arm/vfp/vfpsingle.c:1004 (set (reg/f:SI 5 r5 [177])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUIV (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))
        (nil)))

(insn 94 90 95 8 arch/arm/vfp/vfpsingle.c:1004 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn:TI 95 94 96 8 arch/arm/vfp/vfpsingle.c:1004 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 96 95 156 8 arch/arm/vfp/vfpsingle.c:1004 (set (reg:SI 3 r3)
        (reg/v:SI 4 r4 [orig:146 fpscr ] [146])) 167 {*arm_movsi_insn} (nil))

(note 156 96 93 8 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 93 156 157 8 arch/arm/vfp/vfpsingle.c:1004 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [177])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))

(note 157 93 97 8 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 97 157 99 8 arch/arm/vfp/vfpsingle.c:1004 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply") [flags 0x3] <function_decl 0x10b12380 vfp_single_multiply>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 99 97 127 8 arch/arm/vfp/vfpsingle.c:1005 (set (reg:SI 14 lr [orig:181 vsd.sign ] [181])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                    (const_int 18 [0x12])) [0 vsd.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn:TI 127 99 106 8 arch/arm/vfp/vfpsingle.c:1005 (set (reg:SI 12 ip [183])
        (const_int -32768 [0xffffffffffff8000])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int -32768 [0xffffffffffff8000])
        (nil)))

(insn 106 127 107 8 arch/arm/vfp/vfpsingle.c:1006 (set (reg:SI 1 r1)
        (reg/f:SI 5 r5 [177])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))

(insn:TI 107 106 102 8 arch/arm/vfp/vfpsingle.c:1006 (set (reg:SI 2 r2)
        (reg/v:SI 4 r4 [orig:146 fpscr ] [146])) 167 {*arm_movsi_insn} (nil))

(insn:TI 102 107 103 8 arch/arm/vfp/vfpsingle.c:1005 (set (reg:SI 12 ip [182])
        (xor:SI (reg:SI 14 lr [orig:181 vsd.sign ] [181])
            (reg:SI 12 ip [183]))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 14 lr [orig:181 vsd.sign ] [181])
        (expr_list:REG_EQUAL (xor:SI (reg:SI 14 lr [orig:181 vsd.sign ] [181])
                (const_int -32768 [0xffffffffffff8000]))
            (nil))))

(insn 103 102 98 8 arch/arm/vfp/vfpsingle.c:1005 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 18 [0x12])) [0 vsd.sign+0 S2 A16])
        (reg:HI 12 ip [182])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 12 ip [182])
        (nil)))

(insn:TI 98 103 158 8 arch/arm/vfp/vfpsingle.c:1004 (set (reg/v:SI 3 r3 [orig:140 exceptions ] [140])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(note 158 98 105 8 ( exceptions (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:140 exceptions ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 105 158 109 8 arch/arm/vfp/vfpsingle.c:1006 (set (reg:SI 0 r0)
        (reg/v:SI 6 r6 [orig:143 sd ] [143])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 109 105 159 8 arch/arm/vfp/vfpsingle.c:1006 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 159 109 121 8 ( exceptions (nil)) NOTE_INSN_VAR_LOCATION)

(insn 121 159 133 8 arch/arm/vfp/vfpsingle.c:1007 (use (reg/i:SI 0 r0)) -1 (nil))

(note 133 121 134 8 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 134 133 135 8 arch/arm/vfp/vfpsingle.c:1007 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 8 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 135 134 126)

(note 126 135 128 NOTE_INSN_DELETED)

(note 128 126 0 NOTE_INSN_DELETED)


;; Function vfp_single_fmul (vfp_single_fmul)[0:180]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sd+0
Reg 1: sn+0
Reg 2: m+0
Reg 3: fpscr+0
Variables:
  name: sd
    offset 0
      (reg:SI 0 r0 [ sd ])
  name: sn
    offset 0
      (reg:SI 1 r1 [ sn ])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 40
Reg 0: significand+0
Reg 4: fpscr+0
Reg 5: m+0
Reg 6: sd+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: m
    offset 0
      (reg/v:SI 5 r5 [orig:145 m ] [145])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])


Basic block 3:
IN:
Stack adjustment: 40
Reg 0: significand+0
Reg 4: fpscr+0
Reg 5: m+0
Reg 6: sd+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: m
    offset 0
      (reg/v:SI 5 r5 [orig:145 m ] [145])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])

OUT:
Stack adjustment: 40
Reg 0: significand+0
Reg 4: fpscr+0
Reg 5: m+0
Reg 6: sd+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: m
    offset 0
      (reg/v:SI 5 r5 [orig:145 m ] [145])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])


Basic block 4:
IN:
Stack adjustment: 40
Reg 0: significand+0
Reg 4: fpscr+0
Reg 5: m+0
Reg 6: sd+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: m
    offset 0
      (reg/v:SI 5 r5 [orig:145 m ] [145])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])

OUT:
Stack adjustment: 40
Reg 4: fpscr+0
Reg 5: m+0
Reg 6: sd+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: m
    offset 0
      (reg/v:SI 5 r5 [orig:145 m ] [145])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])


Basic block 5:
IN:
Stack adjustment: 40
Reg 0: significand+0
Reg 4: fpscr+0
Reg 5: m+0
Reg 6: sd+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: m
    offset 0
      (reg/v:SI 5 r5 [orig:145 m ] [145])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])

OUT:
Stack adjustment: 40
Reg 0: significand+0
Reg 3: significand+0
Reg 4: fpscr+0
Reg 6: sd+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:135 significand ] [135])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])


Basic block 6:
IN:
Stack adjustment: 40
Reg 0: significand+0
Reg 3: significand+0
Reg 4: fpscr+0
Reg 6: sd+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:135 significand ] [135])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])

OUT:
Stack adjustment: 40
Reg 0: significand+0
Reg 3: significand+0
Reg 4: fpscr+0
Reg 6: sd+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:135 significand ] [135])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])


Basic block 7:
IN:
Stack adjustment: 40
Reg 0: significand+0
Reg 3: significand+0
Reg 4: fpscr+0
Reg 6: sd+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:135 significand ] [135])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])

OUT:
Stack adjustment: 40
Reg 4: fpscr+0
Reg 6: sd+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])


Basic block 8:
IN:
Stack adjustment: 40
Reg 0: significand+0
Reg 3: significand+0
Reg 4: fpscr+0
Reg 6: sd+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:135 significand ] [135])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])

OUT:
Stack adjustment: 40
Reg 4: fpscr+0
Reg 6: sd+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])


9 basic blocks, 12 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

Successors:  3 [50.0%]  (fallthru) 5 [50.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  2 [50.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  4 [29.0%]  (fallthru) 5 [71.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 1450, maybe hot.
Predecessors:  3 [29.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

Successors:  5 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  3 [71.0%]  2 [50.0%]  4 [100.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 5 [r5] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 5 [r5] 24 [cc]
;; live  kill	

Successors:  6 [61.0%]  (fallthru) 8 [39.0%] 
;; lr  out 	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 6 [r6] 13 [sp]


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 6100, maybe hot.
Predecessors:  5 [61.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  7 [39.0%]  (fallthru) 8 [61.0%] 
;; lr  out 	 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 13 [sp]


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 2378, maybe hot.
Predecessors:  6 [39.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

Successors:  8 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 13 [sp]


Basic block 8 , prev 7, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  5 [39.0%]  6 [61.0%]  7 [100.0%]  (fallthru)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 1 , prev 8, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  8 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_fmul

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={14d,17u} r1={8d,3u} r2={11d,9u} r3={12d,12u} r4={2d,4u} r5={5d,9u} r6={2d,3u} r12={5d} r13={3d,27u,1d} r14={6d,2u} r15={5d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={11d,6u} r25={2d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={5d} r101={5d} r102={5d} r103={5d} r104={5d} r105={5d} r106={5d} r107={5d} r108={5d} r109={5d} r110={5d} r111={5d} r112={5d} r113={5d} r114={5d} r115={5d} r116={5d} r117={5d} r118={5d} r119={5d} r120={5d} r121={5d} r122={5d} r123={5d} r124={5d} r125={5d} r126={5d} r127={5d} 
;;    total ref usage 724{629d,92u,3e} in 52{47 regular + 5 call} insns.
(note 1 0 128 NOTE_INSN_DELETED)

(note 128 1 129 2 ( sd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 129 128 130 2 ( sn (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ sn ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 130 129 131 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 131 130 7 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 131 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 7 6 2 NOTE_INSN_DELETED)

(note 6 3 16 2 NOTE_INSN_FUNCTION_BEG)

(note 16 6 17 2 NOTE_INSN_DELETED)

(note 17 16 22 2 NOTE_INSN_DELETED)

(note 22 17 23 2 NOTE_INSN_DELETED)

(note 23 22 24 2 NOTE_INSN_DELETED)

(note 24 23 27 2 NOTE_INSN_DELETED)

(note 27 24 28 2 NOTE_INSN_DELETED)

(note 28 27 30 2 NOTE_INSN_DELETED)

(note 30 28 31 2 NOTE_INSN_DELETED)

(note 31 30 32 2 NOTE_INSN_DELETED)

(note 32 31 122 2 NOTE_INSN_DELETED)

(insn/f:TI 122 32 2 2 arch/arm/vfp/vfpsingle.c:966 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 6 r6)
            (expr_list:REG_DEAD (reg:SI 5 r5)
                (expr_list:REG_DEAD (reg:SI 4 r4)
                    (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                (set/f (reg/f:SI 13 sp)
                                    (plus:SI (reg/f:SI 13 sp)
                                        (const_int -16 [0xfffffffffffffff0])))
                                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                    (reg:SI 4 r4))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 4 [0x4])) [0 S4 A32])
                                    (reg:SI 5 r5))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 8 [0x8])) [0 S4 A32])
                                    (reg:SI 6 r6))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 12 [0xc])) [0 S4 A32])
                                    (reg:SI 14 lr))
                            ])
                        (nil)))))))

(insn:TI 2 122 123 2 arch/arm/vfp/vfpsingle.c:966 (set (reg/v:SI 6 r6 [orig:143 sd ] [143])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn/f:TI 123 2 124 2 arch/arm/vfp/vfpsingle.c:966 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -24 [0xffffffffffffffe8]))) 4 {*arm_addsi3} (nil))

(note 124 123 9 2 NOTE_INSN_PROLOGUE_END)

(insn 9 124 132 2 arch/arm/vfp/vfpsingle.c:969 (set (reg:SI 0 r0)
        (reg:SI 1 r1 [ sn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ sn ])
        (nil)))

(note 132 9 4 2 ( sd (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:143 sd ] [143])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 4 132 5 2 arch/arm/vfp/vfpsingle.c:966 (set (reg/v:SI 5 r5 [orig:145 m ] [145])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(insn 5 4 10 2 arch/arm/vfp/vfpsingle.c:966 (set (reg/v:SI 4 r4 [orig:146 fpscr ] [146])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(call_insn:TI 10 5 135 2 arch/arm/vfp/vfpsingle.c:969 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 135 10 134 2 ( fpscr (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:146 fpscr ] [146])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 134 135 133 2 ( m (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:145 m ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 133 134 18 2 ( sn (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 18 133 136 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 3 r3 [orig:137 D.5846 ] [137])
        (zero_extract:SI (reg/v:SI 0 r0 [orig:139 n ] [139])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(note 136 18 13 2 ( n (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:139 n ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 13 136 20 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 2 r2 [147])
        (and:SI (reg/v:SI 0 r0 [orig:139 n ] [139])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 20 13 137 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 0 r0 [151])
        (ashift:SI (reg/v:SI 0 r0 [orig:139 n ] [139])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(note 137 20 33 2 ( n (nil)) NOTE_INSN_VAR_LOCATION)

(insn 33 137 14 2 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 3 r3 [orig:137 D.5846 ] [137])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 3 r3 [orig:137 D.5846 ] [137])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn:TI 14 33 19 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 2 r2 [148])
        (lshiftrt:SI (reg:SI 2 r2 [147])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 19 14 21 2 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 vsn.exponent+0 S2 A64])
        (reg:HI 3 r3 [orig:137 D.5846 ] [137])) 176 {*movhi_insn_arch4} (nil))

(insn:TI 21 19 138 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 0 r0 [orig:138 significand ] [138])
        (lshiftrt:SI (reg:SI 0 r0 [151])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(note 138 21 15 2 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:138 significand ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 15 138 36 2 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 10 [0xa])) [0 vsn.sign+0 S2 A16])
        (reg:HI 2 r2 [148])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 2 r2 [148])
        (nil)))

(insn:TI 36 15 40 2 arch/arm/vfp/vfp.h:201 (cond_exec (ne (reg:CC_DNE 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 0 r0 [orig:138 significand ] [138])
            (ior:SI (reg/v:SI 0 r0 [orig:138 significand ] [138])
                (const_int 1073741824 [0x40000000])))) 2310 {neon_vornv2di+43} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (nil)))

(insn 40 36 39 2 arch/arm/vfp/vfpsingle.c:974 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:137 D.5846 ] [137])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:137 D.5846 ] [137])
        (nil)))

(insn:TI 39 40 41 2 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 0 r0 [orig:138 significand ] [138])) 167 {*arm_movsi_insn} (nil))

(jump_insn:TI 41 39 42 2 arch/arm/vfp/vfpsingle.c:974 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 42 41 43 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 43 42 44 3 arch/arm/vfp/vfpsingle.c:974 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:138 significand ] [138])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:138 significand ] [138])
        (nil)))

(jump_insn:TI 44 43 45 3 arch/arm/vfp/vfpsingle.c:974 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  4 [29.0%]  (fallthru)
;; Succ edge  5 [71.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  3 [29.0%]  (fallthru)
(note 45 44 46 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 46 45 47 4 NOTE_INSN_DELETED)

(insn:TI 47 46 139 4 arch/arm/vfp/vfpsingle.c:975 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(note 139 47 48 4 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 48 139 140 4 arch/arm/vfp/vfpsingle.c:975 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 4 -> ( 5)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  5 [100.0%]  (fallthru)

(note 140 48 49 5 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:138 significand ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 3 2 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 5 [r5] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  3 [71.0%] 
;; Pred edge  2 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 49 140 50 5 176 "" [2 uses])

(note 50 49 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 55 50 56 5 NOTE_INSN_DELETED)

(note 56 55 61 5 NOTE_INSN_DELETED)

(note 61 56 62 5 NOTE_INSN_DELETED)

(note 62 61 63 5 NOTE_INSN_DELETED)

(note 63 62 66 5 NOTE_INSN_DELETED)

(note 66 63 67 5 NOTE_INSN_DELETED)

(note 67 66 69 5 NOTE_INSN_DELETED)

(note 69 67 70 5 NOTE_INSN_DELETED)

(note 70 69 71 5 NOTE_INSN_DELETED)

(note 71 70 59 5 NOTE_INSN_DELETED)

(insn:TI 59 71 57 5 arch/arm/vfp/vfp.h:199 (set (reg:SI 3 r3 [166])
        (ashift:SI (reg/v:SI 5 r5 [orig:145 m ] [145])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(insn 57 59 72 5 arch/arm/vfp/vfp.h:196 (set (reg:SI 2 r2 [orig:134 D.5861 ] [134])
        (zero_extract:SI (reg/v:SI 5 r5 [orig:145 m ] [145])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(insn:TI 72 57 52 5 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 2 r2 [orig:134 D.5861 ] [134])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 2 r2 [orig:134 D.5861 ] [134])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn 52 72 141 5 arch/arm/vfp/vfp.h:195 (set (reg:SI 5 r5 [162])
        (and:SI (reg/v:SI 5 r5 [orig:145 m ] [145])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(note 141 52 60 5 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 60 141 142 5 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 3 r3 [orig:135 significand ] [135])
        (lshiftrt:SI (reg:SI 3 r3 [166])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(note 142 60 58 5 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:135 significand ] [135])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 58 142 75 5 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (reg/f:SI 13 sp) [0 vsm.exponent+0 S2 A64])
        (reg:HI 2 r2 [orig:134 D.5861 ] [134])) 176 {*movhi_insn_arch4} (nil))

(insn:TI 75 58 79 5 arch/arm/vfp/vfp.h:201 (cond_exec (ne (reg:CC_DNE 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 3 r3 [orig:135 significand ] [135])
            (ior:SI (reg/v:SI 3 r3 [orig:135 significand ] [135])
                (const_int 1073741824 [0x40000000])))) 2310 {neon_vornv2di+43} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (nil)))

(insn 79 75 53 5 arch/arm/vfp/vfpsingle.c:978 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:134 D.5861 ] [134])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:134 D.5861 ] [134])
        (nil)))

(insn:TI 53 79 78 5 arch/arm/vfp/vfp.h:195 (set (reg:SI 5 r5 [163])
        (lshiftrt:SI (reg:SI 5 r5 [162])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 78 53 54 5 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 3 r3 [orig:135 significand ] [135])) 167 {*arm_movsi_insn} (nil))

(insn:TI 54 78 80 5 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 2 [0x2])) [0 vsm.sign+0 S2 A16])
        (reg:HI 5 r5 [163])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 5 r5 [163])
        (nil)))

(jump_insn 80 54 81 5 arch/arm/vfp/vfpsingle.c:978 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 6 [r6] 13 [sp]


;; Succ edge  6 [61.0%]  (fallthru)
;; Succ edge  8 [39.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  5 [61.0%]  (fallthru)
(note 81 80 82 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 82 81 83 6 arch/arm/vfp/vfpsingle.c:978 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:135 significand ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:135 significand ] [135])
        (nil)))

(jump_insn:TI 83 82 84 6 arch/arm/vfp/vfpsingle.c:978 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 13 [sp]


;; Succ edge  7 [39.0%]  (fallthru)
;; Succ edge  8 [61.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  6 [39.0%]  (fallthru)
(note 84 83 85 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 85 84 86 7 NOTE_INSN_DELETED)

(insn:TI 86 85 143 7 arch/arm/vfp/vfpsingle.c:979 (set (reg:SI 0 r0)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(note 143 86 87 7 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 87 143 144 7 arch/arm/vfp/vfpsingle.c:979 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 144 87 145 7 ( significand (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 7 -> ( 8)
;; lr  out 	 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 13 [sp]


;; Succ edge  8 [100.0%]  (fallthru)

(note 145 144 146 8 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:138 significand ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 146 145 88 8 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:135 significand ] [135])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 5 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5]
;; live  kill	 14 [lr]

;; Pred edge  5 [39.0%] 
;; Pred edge  6 [61.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 88 146 89 8 178 "" [2 uses])

(note 89 88 91 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 91 89 92 8 NOTE_INSN_DELETED)

(note 92 91 90 8 NOTE_INSN_DELETED)

(insn:TI 90 92 94 8 arch/arm/vfp/vfpsingle.c:981 (set (reg/f:SI 5 r5 [177])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUIV (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))
        (nil)))

(insn 94 90 95 8 arch/arm/vfp/vfpsingle.c:981 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn:TI 95 94 96 8 arch/arm/vfp/vfpsingle.c:981 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 96 95 147 8 arch/arm/vfp/vfpsingle.c:981 (set (reg:SI 3 r3)
        (reg/v:SI 4 r4 [orig:146 fpscr ] [146])) 167 {*arm_movsi_insn} (nil))

(note 147 96 93 8 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 93 147 148 8 arch/arm/vfp/vfpsingle.c:981 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [177])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))

(note 148 93 97 8 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 97 148 101 8 arch/arm/vfp/vfpsingle.c:981 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply") [flags 0x3] <function_decl 0x10b12380 vfp_single_multiply>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 101 97 102 8 arch/arm/vfp/vfpsingle.c:982 (set (reg:SI 1 r1)
        (reg/f:SI 5 r5 [177])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))

(insn:TI 102 101 98 8 arch/arm/vfp/vfpsingle.c:982 (set (reg:SI 2 r2)
        (reg/v:SI 4 r4 [orig:146 fpscr ] [146])) 167 {*arm_movsi_insn} (nil))

(insn:TI 98 102 149 8 arch/arm/vfp/vfpsingle.c:981 (set (reg/v:SI 3 r3 [orig:140 exceptions ] [140])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(note 149 98 100 8 ( exceptions (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:140 exceptions ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 100 149 104 8 arch/arm/vfp/vfpsingle.c:982 (set (reg:SI 0 r0)
        (reg/v:SI 6 r6 [orig:143 sd ] [143])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 104 100 150 8 arch/arm/vfp/vfpsingle.c:982 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 150 104 116 8 ( exceptions (nil)) NOTE_INSN_VAR_LOCATION)

(insn 116 150 125 8 arch/arm/vfp/vfpsingle.c:983 (use (reg/i:SI 0 r0)) -1 (nil))

(note 125 116 126 8 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 126 125 127 8 arch/arm/vfp/vfpsingle.c:983 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 8 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 127 126 120)

(note 120 127 121 NOTE_INSN_DELETED)

(note 121 120 0 NOTE_INSN_DELETED)


;; Function vfp_single_fsito (vfp_single_fsito)[0:167]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sd+0
Reg 1: unused+0
Reg 2: m+0
Reg 3: fpscr+0
Variables:
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: sd
    offset 0
      (reg:SI 0 r0 [ sd ])
  name: unused
    offset 0
      (reg:SI 1 r1 [ unused ])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])

OUT:
Stack adjustment: 16


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_fsito

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={2d,4u} r1={5d,6u} r2={4d,5u} r3={3d,2u} r12={3d,3u} r13={2d,8u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={3d,3u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 167{134d,33u,0e} in 17{16 regular + 1 call} insns.
(note 1 0 56 NOTE_INSN_DELETED)

(note 56 1 57 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 57 56 58 2 ( sd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 58 57 59 2 ( unused (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ unused ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 59 58 7 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 59 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 7 6 2 NOTE_INSN_DELETED)

(note 6 4 10 2 NOTE_INSN_FUNCTION_BEG)

(note 10 6 11 2 NOTE_INSN_DELETED)

(note 11 10 24 2 NOTE_INSN_DELETED)

(note 24 11 48 2 NOTE_INSN_DELETED)

(insn:TI 48 24 60 2 arch/arm/vfp/vfpsingle.c:540 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:134 iftmp.126 ] [134])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:134 iftmp.126 ] [134])
        (nil)))

(note 60 48 9 2 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(insn 9 60 61 2 arch/arm/vfp/vfpsingle.c:540 (set (reg:SI 12 ip [orig:134 iftmp.126 ] [134])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (nil))

(note 61 9 51 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn/f:TI 51 61 64 2 arch/arm/vfp/vfpsingle.c:537 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 0 r0)
                    ] 2))
            (use (reg:SI 1 r1))
            (use (reg:SI 2 r2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 0 r0))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 1 r1))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 8 [0x8])) [0 S4 A32])
                        (reg:SI 2 r2))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 12 [0xc])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 64 51 63 2 ( sd (nil)) NOTE_INSN_VAR_LOCATION)

(note 63 64 62 2 ( unused (nil)) NOTE_INSN_VAR_LOCATION)

(note 62 63 52 2 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(note 52 62 49 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 49 52 50 2 arch/arm/vfp/vfpsingle.c:540 (cond_exec (lt:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 1 r1 [orig:135 D.4648 ] [135])
            (const_int 32768 [0x8000]))) 2345 {neon_vornv2di+78} (nil))

(insn:TI 50 49 47 2 arch/arm/vfp/vfpsingle.c:540 (cond_exec (ge (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 1 r1 [orig:135 D.4648 ] [135])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 47 50 17 2 arch/arm/vfp/vfpsingle.c:541 (set (reg:HI 2 r2)
        (const_int 157 [0x9d])) 176 {*movhi_insn_arch4} (nil))

(insn:TI 17 47 13 2 arch/arm/vfp/vfpsingle.c:542 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [orig:135 D.4648 ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 13 17 16 2 arch/arm/vfp/vfpsingle.c:540 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 2 [0x2])) [0 vs.sign+0 S2 A16])
        (reg:HI 1 r1 [orig:135 D.4648 ] [135])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 1 r1 [orig:135 D.4648 ] [135])
        (nil)))

(insn:TI 16 13 26 2 arch/arm/vfp/vfpsingle.c:541 (set (mem/s/j/c:HI (reg/f:SI 13 sp) [0 vs.exponent+0 S2 A64])
        (reg:HI 2 r2)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 2 r2)
        (expr_list:REG_EQUAL (const_int 157 [0x9d])
            (nil))))

(insn 26 16 27 2 arch/arm/vfp/vfpsingle.c:544 (set (reg:SI 1 r1)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn:TI 27 26 28 2 arch/arm/vfp/vfpsingle.c:544 (set (reg:SI 2 r2)
        (reg/v:SI 3 r3 [orig:140 fpscr ] [140])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:140 fpscr ] [140])
        (nil)))

(insn 28 27 65 2 arch/arm/vfp/vfpsingle.c:544 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(note 65 28 20 2 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 20 65 23 2 arch/arm/vfp/vfpsingle.c:542 discrim 1 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 12 ip [orig:134 iftmp.126 ] [134])
            (neg:SI (reg:SI 12 ip [orig:134 iftmp.126 ] [134])))) 2324 {neon_vornv2di+57} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 23 20 29 2 arch/arm/vfp/vfpsingle.c:542 discrim 3 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 vs.significand+0 S4 A32])
        (reg:SI 12 ip [orig:134 iftmp.126 ] [134])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [orig:134 iftmp.126 ] [134])
        (nil)))

(call_insn:TI 29 23 41 2 arch/arm/vfp/vfpsingle.c:544 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 41 29 53 2 arch/arm/vfp/vfpsingle.c:545 (use (reg/i:SI 0 r0)) -1 (nil))

(note 53 41 54 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 54 53 55 2 arch/arm/vfp/vfpsingle.c:545 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 55 54 45)

(note 45 55 46 NOTE_INSN_DELETED)

(note 46 45 0 NOTE_INSN_DELETED)


;; Function vfp_single_fuito (vfp_single_fuito)[0:166]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sd+0
Reg 1: unused+0
Reg 2: m+0
Reg 3: fpscr+0
Variables:
  name: sd
    offset 0
      (reg:SI 0 r0 [ sd ])
  name: unused
    offset 0
      (reg:SI 1 r1 [ unused ])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 16


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_fuito

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 12[ip] 13[sp] 14[lr]
;;  ref usage 	r0={2d,4u} r1={3d,2u} r2={3d,3u} r3={3d,2u} r12={3d,3u} r13={2d,8u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 153{129d,24u,0e} in 12{11 regular + 1 call} insns.
(note 1 0 45 NOTE_INSN_DELETED)

(note 45 1 46 2 ( sd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 46 45 47 2 ( unused (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ unused ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 47 46 48 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 48 47 7 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 48 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 7 5 2 NOTE_INSN_DELETED)

(note 5 4 6 2 NOTE_INSN_DELETED)

(note 6 5 12 2 NOTE_INSN_FUNCTION_BEG)

(note 12 6 16 2 NOTE_INSN_DELETED)

(note 16 12 9 2 NOTE_INSN_DELETED)

(insn:TI 9 16 40 2 arch/arm/vfp/vfpsingle.c:529 (set (reg:SI 12 ip [140])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn/f:TI 40 9 51 2 arch/arm/vfp/vfpsingle.c:526 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 0 r0)
                    ] 2))
            (use (reg:SI 1 r1))
            (use (reg:SI 2 r2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                        (set/f (reg/f:SI 13 sp)
                            (plus:SI (reg/f:SI 13 sp)
                                (const_int -16 [0xfffffffffffffff0])))
                        (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                            (reg:SI 0 r0))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 4 [0x4])) [0 S4 A32])
                            (reg:SI 1 r1))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 8 [0x8])) [0 S4 A32])
                            (reg:SI 2 r2))
                        (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                    (const_int 12 [0xc])) [0 S4 A32])
                            (reg:SI 14 lr))
                    ])
                (nil)))))

(note 51 40 50 2 ( sd (nil)) NOTE_INSN_VAR_LOCATION)

(note 50 51 49 2 ( unused (nil)) NOTE_INSN_VAR_LOCATION)

(note 49 50 41 2 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(note 41 49 15 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 15 41 52 2 arch/arm/vfp/vfpsingle.c:531 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 vs.significand+0 S4 A32])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(note 52 15 18 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 18 52 19 2 arch/arm/vfp/vfpsingle.c:533 (set (reg:SI 1 r1)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 19 18 53 2 arch/arm/vfp/vfpsingle.c:533 (set (reg:SI 2 r2)
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(note 53 19 20 2 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 20 53 54 2 arch/arm/vfp/vfpsingle.c:533 (set (reg:SI 3 r3)
        (reg:SI 12 ip [140])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 54 20 11 2 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(insn 11 54 39 2 arch/arm/vfp/vfpsingle.c:529 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 2 [0x2])) [0 vs.sign+0 S2 A16])
        (reg:HI 12 ip [140])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 12 ip [140])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn:TI 39 11 14 2 arch/arm/vfp/vfpsingle.c:530 (set (reg:HI 12 ip)
        (const_int 157 [0x9d])) 176 {*movhi_insn_arch4} (nil))

(insn 14 39 21 2 arch/arm/vfp/vfpsingle.c:530 (set (mem/s/j/c:HI (reg/f:SI 13 sp) [0 vs.exponent+0 S2 A64])
        (reg:HI 12 ip)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 12 ip)
        (expr_list:REG_EQUAL (const_int 157 [0x9d])
            (nil))))

(call_insn:TI 21 14 33 2 arch/arm/vfp/vfpsingle.c:533 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 33 21 42 2 arch/arm/vfp/vfpsingle.c:534 (use (reg/i:SI 0 r0)) -1 (nil))

(note 42 33 43 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 43 42 44 2 arch/arm/vfp/vfpsingle.c:534 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 44 43 37)

(note 37 44 38 NOTE_INSN_DELETED)

(note 38 37 0 NOTE_INSN_DELETED)


;; Function vfp_single_fdiv (vfp_single_fdiv)[0:184]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sd+0
Reg 1: sn+0
Reg 2: m+0
Reg 3: fpscr+0
Variables:
  name: sd
    offset 0
      (reg:SI 0 r0 [ sd ])
  name: sn
    offset 0
      (reg:SI 1 r1 [ sn ])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 48
Reg 0: significand+0
Reg 4: m+0
Reg 5: significand+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:141 significand ] [141])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: significand
    offset 0
      (reg/v:SI 5 r5 [orig:137 significand ] [137])


Basic block 3:
IN:
Stack adjustment: 48
Reg 0: significand+0
Reg 4: m+0
Reg 5: significand+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:141 significand ] [141])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: significand
    offset 0
      (reg/v:SI 5 r5 [orig:137 significand ] [137])

OUT:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: m+0
Reg 5: significand+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: significand
    offset 0
      (reg/v:SI 5 r5 [orig:137 significand ] [137])
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])


Basic block 4:
IN:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: m+0
Reg 5: significand+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: significand
    offset 0
      (reg/v:SI 5 r5 [orig:137 significand ] [137])

OUT:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: m+0
Reg 5: significand+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: significand
    offset 0
      (reg/v:SI 5 r5 [orig:137 significand ] [137])
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])


Basic block 5:
IN:
Stack adjustment: 48
Reg 0: significand+0
Reg 4: m+0
Reg 5: significand+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:141 significand ] [141])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: significand
    offset 0
      (reg/v:SI 5 r5 [orig:137 significand ] [137])

OUT:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: m+0
Reg 5: significand+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: significand
    offset 0
      (reg/v:SI 5 r5 [orig:137 significand ] [137])


Basic block 6:
IN:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: m+0
Reg 5: significand+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: significand
    offset 0
      (reg/v:SI 5 r5 [orig:137 significand ] [137])

OUT:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: m+0
Reg 5: significand+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: significand
    offset 0
      (reg/v:SI 5 r5 [orig:137 significand ] [137])
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])


Basic block 7:
IN:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: m+0
Reg 5: significand+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: significand
    offset 0
      (reg/v:SI 5 r5 [orig:137 significand ] [137])

OUT:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: m+0
Reg 5: significand+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: significand
    offset 0
      (reg/v:SI 5 r5 [orig:137 significand ] [137])


Basic block 8:
IN:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: m+0
Reg 5: significand+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: significand
    offset 0
      (reg/v:SI 5 r5 [orig:137 significand ] [137])

OUT:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: m+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])


Basic block 9:
IN:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: m+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])

OUT:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: m+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])


Basic block 10:
IN:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: m+0
Reg 5: significand+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: significand
    offset 0
      (reg/v:SI 5 r5 [orig:137 significand ] [137])

OUT:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: m+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])


Basic block 11:
IN:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: m+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])

OUT:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: m+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])


Basic block 12:
IN:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: m+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])

OUT:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: m+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])


Basic block 13:
IN:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: m+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])

OUT:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: m+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])


Basic block 14:
IN:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: m+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])

OUT:
Stack adjustment: 48
Reg 0: tn+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])


Basic block 15:
IN:
Stack adjustment: 48
Reg 0: tn+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])

OUT:
Stack adjustment: 48
Reg 0: tn+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])


Basic block 16:
IN:
Stack adjustment: 48
Reg 0: tn+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])

OUT:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: exceptions+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])


Basic block 17:
IN:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: exceptions+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])

OUT:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: exceptions+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])


Basic block 18:
IN:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: exceptions+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])

OUT:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: exceptions+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])


Basic block 19:
IN:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: exceptions+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])

OUT:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: exceptions+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])


Basic block 20:
IN:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: exceptions+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])

OUT:
Stack adjustment: 48
Reg 4: exceptions+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])


Basic block 21:
IN:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: exceptions+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])

OUT:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: exceptions+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])


Basic block 22:
IN:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: exceptions+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])

OUT:
Stack adjustment: 48
Reg 4: exceptions+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])


Basic block 23:
IN:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: exceptions+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])

OUT:
Stack adjustment: 48
Reg 0: __n+0
Reg 1: __rem+0
Reg 4: __base+0
Reg 5: __left+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: __base
    offset 0
      (reg/v:SI 4 r4 [ __base ])
  name: __left
    offset 0
      (reg/v:SI 5 r5 [orig:142 __left ] [142])
  name: __n
    offset 0
      (reg:SI 0 r0 [ __n ])
  name: __rem
    offset 0
      (reg/v:SI 1 r1 [ __rem ])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])


Basic block 24:
IN:
Stack adjustment: 48
Reg 0: __n+0
Reg 1: __rem+0
Reg 4: __base+0
Reg 5: __left+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: __left
    offset 0
      (reg/v:SI 5 r5 [orig:142 __left ] [142])
  name: __base
    offset 0
      (reg/v:SI 4 r4 [ __base ])
  name: __n
    offset 0
      (reg:SI 0 r0 [ __n ])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: __rem
    offset 0
      (reg/v:SI 1 r1 [ __rem ])

OUT:
Stack adjustment: 48
Reg 1: __rem+0
Reg 4: __base+0
Reg 5: __left+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: __left
    offset 0
      (reg/v:SI 5 r5 [orig:142 __left ] [142])
  name: __base
    offset 0
      (reg/v:SI 4 r4 [ __base ])
  name: __rem
    offset 0
      (reg/v:SI 1 r1 [ __rem ])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])


Basic block 25:
IN:
Stack adjustment: 48
Reg 1: __rem+0
Reg 4: __base+0
Reg 5: __left+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: __left
    offset 0
      (reg/v:SI 5 r5 [orig:142 __left ] [142])
  name: __base
    offset 0
      (reg/v:SI 4 r4 [ __base ])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: __rem
    offset 0
      (reg/v:SI 1 r1 [ __rem ])

OUT:
Stack adjustment: 48
Reg 4: __base+0
Reg 5: __left+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: __base
    offset 0
      (reg/v:SI 4 r4 [ __base ])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: __left
    offset 0
      (reg/v:SI 5 r5 [orig:142 __left ] [142])


Basic block 26:
IN:
Stack adjustment: 48
Reg 1: __rem+0
Reg 4: __base+0
Reg 5: __left+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: __left
    offset 0
      (reg/v:SI 5 r5 [orig:142 __left ] [142])
  name: __base
    offset 0
      (reg/v:SI 4 r4 [ __base ])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: __rem
    offset 0
      (reg/v:SI 1 r1 [ __rem ])

OUT:
Stack adjustment: 48
Reg 1: __rem+0
Reg 4: __base+0
Reg 5: __left+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: __rem
    offset 0
      (reg/v:SI 1 r1 [ __rem ])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: __base
    offset 0
      (reg/v:SI 4 r4 [ __base ])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: __left
    offset 0
      (reg/v:SI 5 r5 [orig:142 __left ] [142])


Basic block 27:
IN:
Stack adjustment: 48
Reg 1: __rem+0
Reg 4: __base+0
Reg 5: __left+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: __rem
    offset 0
      (reg/v:SI 1 r1 [ __rem ])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: __base
    offset 0
      (reg/v:SI 4 r4 [ __base ])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: __left
    offset 0
      (reg/v:SI 5 r5 [orig:142 __left ] [142])

OUT:
Stack adjustment: 48
Reg 1: __rem+0
Reg 4: __base+0
Reg 5: __left+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: __left
    offset 0
      (reg/v:SI 5 r5 [orig:142 __left ] [142])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: __base
    offset 0
      (reg/v:SI 4 r4 [ __base ])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: __rem
    offset 0
      (reg/v:SI 1 r1 [ __rem ])


Basic block 28:
IN:
Stack adjustment: 48
Reg 0: __n+0
Reg 1: __rem+0
Reg 4: __base+0
Reg 5: __left+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: __base
    offset 0
      (reg/v:SI 4 r4 [ __base ])
  name: __left
    offset 0
      (reg/v:SI 5 r5 [orig:142 __left ] [142])
  name: __n
    offset 0
      (reg:SI 0 r0 [ __n ])
  name: __rem
    offset 0
      (reg/v:SI 1 r1 [ __rem ])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])

OUT:
Stack adjustment: 48
Reg 4: exceptions+0
Reg 5: __left+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: __left
    offset 0
      (reg/v:SI 5 r5 [orig:142 __left ] [142])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])


Basic block 29:
IN:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: m+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])

OUT:
Stack adjustment: 48
Reg 4: m+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])


Basic block 30:
IN:
Stack adjustment: 48
Reg 4: m+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])

OUT:
Stack adjustment: 48
Reg 4: exceptions+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])


Basic block 31:
IN:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: exceptions+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])

OUT:
Stack adjustment: 48
Reg 4: exceptions+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])


Basic block 32:
IN:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: m+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])

OUT:
Stack adjustment: 48
Reg 4: m+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: m
    offset 0
      (reg/v:SI 4 r4 [orig:154 m ] [154])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])


Basic block 33:
IN:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: exceptions+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])

OUT:
Stack adjustment: 48
Reg 0: tn+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])


Basic block 34:
IN:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: exceptions+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])

OUT:
Stack adjustment: 48
Reg 0: tn+0
Reg 4: exceptions+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])


Basic block 35:
IN:
Stack adjustment: 48
Reg 0: tn+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tn
    offset 0
      (reg/v:SI 0 r0 [orig:144 tn ] [144])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])

OUT:
Stack adjustment: 48
Reg 4: exceptions+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])


Basic block 36:
IN:
Stack adjustment: 48
Reg 4: exceptions+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])

OUT:
Stack adjustment: 48
Reg 4: exceptions+0
Reg 5: tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])


Basic block 37:
IN:
Stack adjustment: 48
Reg 4: exceptions+0
Reg 5: __left+0 tm+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: __left
    offset 0
      (reg/v:SI 5 r5 [orig:142 __left ] [142])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])

OUT:
Stack adjustment: 48
Reg 4: exceptions+0
Reg 5: tm+0 __left+0
Reg 6: fpscr+0
Reg 7: sd+0
Variables:
  name: tm
    offset 0
      (reg/v:SI 5 r5 [orig:145 tm ] [145])
  name: sd
    offset 0
      (reg/v:SI 7 r7 [orig:152 sd ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
  name: __left
    offset 0
      (reg/v:SI 5 r5 [orig:142 __left ] [142])


38 basic blocks, 55 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(8){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 12 [ip] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

Successors:  3 [28.0%]  (fallthru) 5 [72.0%] 
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 2800, maybe hot.
Predecessors:  2 [28.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

Successors:  4 [50.0%]  (fallthru) 7 [50.0%] 
;; lr  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 1400, maybe hot.
Predecessors:  3 [50.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

Successors:  7 [100.0%] 
;; lr  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 7200, maybe hot.
Predecessors:  2 [72.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

Successors:  7 [50.0%]  6 [50.0%]  (fallthru)
;; lr  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 3600, maybe hot.
Predecessors:  5 [50.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

Successors:  7 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  6 [100.0%]  (fallthru) 5 [50.0%]  3 [50.0%]  4 [100.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  8 [28.0%]  (fallthru) 10 [72.0%] 
;; lr  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 2800, maybe hot.
Predecessors:  7 [28.0%]  (fallthru)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	

Successors:  9 [50.0%]  (fallthru) 12 [50.0%] 
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 1400, maybe hot.
Predecessors:  8 [50.0%]  (fallthru)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 5 [r5] 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	

Successors:  12 [100.0%] 
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 7200, maybe hot.
Predecessors:  7 [72.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	

Successors:  12 [50.0%]  11 [50.0%]  (fallthru)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 3600, maybe hot.
Predecessors:  10 [50.0%]  (fallthru)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	

Successors:  12 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  11 [100.0%]  (fallthru) 10 [50.0%]  8 [50.0%]  9 [100.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  29 [29.0%]  13 [71.0%]  (fallthru)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 7100, maybe hot.
Predecessors:  12 [71.0%]  (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  32 [29.0%]  14 [71.0%]  (fallthru)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 5041, maybe hot.
Predecessors:  13 [71.0%]  (fallthru)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 5 [r5] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

Successors:  35 [29.0%]  15 [71.0%]  (fallthru)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 3579, maybe hot.
Predecessors:  14 [71.0%]  (fallthru)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  34 [50.0%]  16 [50.0%]  (fallthru)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 1790, maybe hot.
Predecessors:  15 [50.0%]  (fallthru)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

Successors:  17 [50.0%]  (fallthru) 34 [50.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 895, maybe hot.
Predecessors:  16 [50.0%]  (fallthru)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  33 [50.0%]  18 [50.0%]  (fallthru)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 447, maybe hot.
Predecessors:  17 [50.0%]  (fallthru)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  33 [50.0%]  19 [50.0%]  (fallthru)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 19 , prev 18, next 20, loop_depth 0, count 0, freq 224, maybe hot.
Predecessors:  18 [50.0%]  (fallthru)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  20 [29.0%]  (fallthru) 21 [71.0%] 
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 13 [sp]


Basic block 20 , prev 19, next 21, loop_depth 0, count 0, freq 65, maybe hot.
Predecessors:  19 [29.0%]  (fallthru)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

Successors:  21 [100.0%]  (fallthru)
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 13 [sp]


Basic block 21 , prev 20, next 22, loop_depth 0, count 0, freq 224, maybe hot.
Predecessors:  19 [71.0%]  20 [100.0%]  (fallthru)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  22 [29.0%]  (fallthru) 23 [71.0%] 
;; lr  out 	 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 6 [r6] 7 [r7] 13 [sp]


Basic block 22 , prev 21, next 23, loop_depth 0, count 0, freq 65, maybe hot.
Predecessors:  21 [29.0%]  (fallthru)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

Successors:  23 [100.0%]  (fallthru)
;; lr  out 	 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 6 [r6] 7 [r7] 13 [sp]


Basic block 23 , prev 22, next 24, loop_depth 0, count 0, freq 224, maybe hot.
Predecessors:  21 [71.0%]  22 [100.0%]  (fallthru)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 12 [ip] 14 [lr] 24 [cc]
;; live  in  	 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 24 [cc]
;; live  kill	 12 [ip] 14 [lr] 24 [cc]

Successors:  24 [61.0%]  (fallthru) 28 [39.0%] 
;; lr  out 	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 24 , prev 23, next 25, loop_depth 0, count 0, freq 136, maybe hot.
Predecessors:  23 [61.0%]  (fallthru)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 2 [r2] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	

Successors:  26 [71.0%]  25 [29.0%]  (fallthru)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 25 , prev 24, next 26, loop_depth 0, count 0, freq 39, maybe hot.
Predecessors:  24 [29.0%]  (fallthru)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 1 [r1] 8 [r8] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  26 [71.0%]  (fallthru) 27 [29.0%] 
;; lr  out 	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 26 , prev 25, next 27, loop_depth 0, count 0, freq 125, maybe hot.
Predecessors:  24 [71.0%]  25 [71.0%]  (fallthru)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

Successors:  27 [100.0%]  (fallthru)
;; lr  out 	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 27 , prev 26, next 28, loop_depth 0, count 0, freq 136, maybe hot.
Predecessors:  25 [29.0%]  26 [100.0%]  (fallthru)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 2 [r2]
;; live  kill	

Successors:  28 [100.0%]  (fallthru)
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 28 , prev 27, next 29, loop_depth 0, count 0, freq 224, maybe hot.
Predecessors:  23 [39.0%]  27 [100.0%]  (fallthru)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  kill	 14 [lr]

Successors:  37 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 29 , prev 28, next 30, loop_depth 0, count 0, freq 2900, maybe hot.
Predecessors:  12 [29.0%] 
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

Successors:  30 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 30 , prev 29, next 31, loop_depth 0, count 0, freq 4959, maybe hot.
Predecessors:  29 [100.0%]  (fallthru) 32 [100.0%] 
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 4 [r4]
;; live  kill	 14 [lr]

Successors:  31 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 31 , prev 30, next 32, loop_depth 0, count 0, freq 8314, maybe hot.
Predecessors:  30 [100.0%]  (fallthru) 33 [100.0%]  34 [100.0%] 
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

Successors:  36 [100.0%] 
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 32 , prev 31, next 33, loop_depth 0, count 0, freq 2059, maybe hot.
Predecessors:  13 [29.0%] 
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

Successors:  30 [100.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 33 , prev 32, next 34, loop_depth 0, count 0, freq 671, maybe hot.
Predecessors:  17 [50.0%]  18 [50.0%] 
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 4 [r4]
;; live  kill	

Successors:  31 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 34 , prev 33, next 35, loop_depth 0, count 0, freq 2684, maybe hot.
Predecessors:  15 [50.0%]  16 [50.0%] 
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

Successors:  31 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 35 , prev 34, next 36, loop_depth 0, count 0, freq 1462, maybe hot.
Predecessors:  14 [29.0%] 
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip]
;; live  kill	

Successors:  36 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 36 , prev 35, next 37, loop_depth 0, count 0, freq 9776, maybe hot.
Predecessors:  35 [100.0%]  (fallthru) 31 [100.0%] 
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

Successors:  37 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 37 , prev 36, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  36 [100.0%]  (fallthru) 28 [100.0%] 
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 1 , prev 37, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  37 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(7){ }u-1(8){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_fdiv

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 7[r7] 8[r8] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={27d,34u} r1={19d,12u} r2={17d,20u} r3={27d,25u} r4={10d,12u} r5={11d,25u} r6={2d,5u} r7={2d,5u} r8={2d,4u} r12={10d,5u} r13={3d,80u,2d} r14={8d,2u} r15={6d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={34d,39u} r25={2d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={6d} r38={6d} r39={6d} r40={6d} r41={6d} r42={6d} r43={6d} r44={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={6d} r101={6d} r102={6d} r103={6d} r104={6d} r105={6d} r106={6d} r107={6d} r108={6d} r109={6d} r110={6d} r111={6d} r112={6d} r113={6d} r114={6d} r115={6d} r116={6d} r117={6d} r118={6d} r119={6d} r120={6d} r121={6d} r122={6d} r123={6d} r124={6d} r125={6d} r126={6d} r127={6d} 
;;    total ref usage 1104{832d,268u,4e} in 161{155 regular + 6 call} insns.
(note 1 0 473 NOTE_INSN_DELETED)

(note 473 1 474 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 474 473 475 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 475 474 476 2 ( sd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 476 475 7 2 ( sn (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ sn ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 12 [ip] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 476 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 7 6 2 NOTE_INSN_DELETED)

(note 6 3 13 2 NOTE_INSN_FUNCTION_BEG)

(note 13 6 14 2 NOTE_INSN_DELETED)

(note 14 13 17 2 NOTE_INSN_DELETED)

(note 17 14 18 2 NOTE_INSN_DELETED)

(note 18 17 23 2 NOTE_INSN_DELETED)

(note 23 18 24 2 NOTE_INSN_DELETED)

(note 24 23 25 2 NOTE_INSN_DELETED)

(note 25 24 28 2 NOTE_INSN_DELETED)

(note 28 25 29 2 NOTE_INSN_DELETED)

(note 29 28 31 2 NOTE_INSN_DELETED)

(note 31 29 32 2 NOTE_INSN_DELETED)

(note 32 31 33 2 NOTE_INSN_DELETED)

(note 33 32 42 2 NOTE_INSN_DELETED)

(note 42 33 43 2 NOTE_INSN_DELETED)

(note 43 42 46 2 NOTE_INSN_DELETED)

(note 46 43 47 2 NOTE_INSN_DELETED)

(note 47 46 52 2 NOTE_INSN_DELETED)

(note 52 47 53 2 NOTE_INSN_DELETED)

(note 53 52 54 2 NOTE_INSN_DELETED)

(note 54 53 57 2 NOTE_INSN_DELETED)

(note 57 54 58 2 NOTE_INSN_DELETED)

(note 58 57 60 2 NOTE_INSN_DELETED)

(note 60 58 61 2 NOTE_INSN_DELETED)

(note 61 60 62 2 NOTE_INSN_DELETED)

(note 62 61 72 2 NOTE_INSN_DELETED)

(note 72 62 429 2 NOTE_INSN_DELETED)

(insn/f:TI 429 72 2 2 arch/arm/vfp/vfpsingle.c:1051 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 8 r8))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 7 r7)
            (expr_list:REG_DEAD (reg:SI 6 r6)
                (expr_list:REG_DEAD (reg:SI 5 r5)
                    (expr_list:REG_DEAD (reg:SI 4 r4)
                        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                    (set/f (reg/f:SI 13 sp)
                                        (plus:SI (reg/f:SI 13 sp)
                                            (const_int -24 [0xffffffffffffffe8])))
                                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                        (reg:SI 4 r4))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 4 [0x4])) [0 S4 A32])
                                        (reg:SI 5 r5))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 8 [0x8])) [0 S4 A32])
                                        (reg:SI 6 r6))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 12 [0xc])) [0 S4 A32])
                                        (reg:SI 7 r7))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 16 [0x10])) [0 S4 A32])
                                        (reg:SI 8 r8))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 20 [0x14])) [0 S4 A32])
                                        (reg:SI 14 lr))
                                ])
                            (nil))))))))

(insn:TI 2 429 430 2 arch/arm/vfp/vfpsingle.c:1051 (set (reg/v:SI 7 r7 [orig:152 sd ] [152])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn/f:TI 430 2 431 2 arch/arm/vfp/vfpsingle.c:1051 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -24 [0xffffffffffffffe8]))) 4 {*arm_addsi3} (nil))

(note 431 430 9 2 NOTE_INSN_PROLOGUE_END)

(insn 9 431 477 2 arch/arm/vfp/vfpsingle.c:1054 (set (reg:SI 0 r0)
        (reg:SI 1 r1 [ sn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ sn ])
        (nil)))

(note 477 9 4 2 ( sd (expr_list:REG_DEP_TRUE (reg/v:SI 7 r7 [orig:152 sd ] [152])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 4 477 5 2 arch/arm/vfp/vfpsingle.c:1051 (set (reg/v:SI 4 r4 [orig:154 m ] [154])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(insn 5 4 10 2 arch/arm/vfp/vfpsingle.c:1051 (set (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(call_insn:TI 10 5 480 2 arch/arm/vfp/vfpsingle.c:1054 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 480 10 479 2 ( sn (nil)) NOTE_INSN_VAR_LOCATION)

(note 479 480 478 2 ( fpscr (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:155 fpscr ] [155])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 478 479 48 2 ( m (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:154 m ] [154])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 48 478 50 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 3 r3 [orig:136 D.5757 ] [136])
        (zero_extract:SI (reg/v:SI 4 r4 [orig:154 m ] [154])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(insn:TI 50 48 49 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 5 r5 [174])
        (ashift:SI (reg/v:SI 4 r4 [orig:154 m ] [154])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:154 m ] [154])
        (nil)))

(insn 49 50 51 2 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (reg/f:SI 13 sp) [0 vsm.exponent+0 S2 A64])
        (reg:HI 3 r3 [orig:136 D.5757 ] [136])) 176 {*movhi_insn_arch4} (nil))

(insn:TI 51 49 481 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 5 r5 [orig:137 significand ] [137])
        (lshiftrt:SI (reg:SI 5 r5 [174])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(note 481 51 19 2 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:137 significand ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 19 481 482 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 2 r2 [orig:140 D.5742 ] [140])
        (zero_extract:SI (reg/v:SI 0 r0 [orig:146 n ] [146])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(note 482 19 426 2 ( n (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:146 n ] [146])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 426 482 21 2 arch/arm/vfp/vfp.h:195 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:146 n ] [146])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 21 426 483 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 0 r0 [160])
        (ashift:SI (reg/v:SI 0 r0 [orig:146 n ] [146])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(note 483 21 427 2 ( n (nil)) NOTE_INSN_VAR_LOCATION)

(insn 427 483 428 2 arch/arm/vfp/vfp.h:195 (cond_exec (lt:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 12 ip [orig:139 D.5745 ] [139])
            (const_int 32768 [0x8000]))) 2345 {neon_vornv2di+78} (nil))

(insn:TI 428 427 34 2 arch/arm/vfp/vfp.h:195 (cond_exec (ge (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 12 ip [orig:139 D.5745 ] [139])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 34 428 22 2 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 2 r2 [orig:140 D.5742 ] [140])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 2 r2 [orig:140 D.5742 ] [140])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn:TI 22 34 484 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 0 r0 [orig:141 significand ] [141])
        (lshiftrt:SI (reg:SI 0 r0 [160])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(note 484 22 16 2 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:141 significand ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 16 484 37 2 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 10 [0xa])) [0 vsn.sign+0 S2 A16])
        (reg:HI 12 ip [orig:139 D.5745 ] [139])) 176 {*movhi_insn_arch4} (nil))

(insn:TI 37 16 423 2 arch/arm/vfp/vfp.h:201 (cond_exec (ne (reg:CC_DNE 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 0 r0 [orig:141 significand ] [141])
            (ior:SI (reg/v:SI 0 r0 [orig:141 significand ] [141])
                (const_int 1073741824 [0x40000000])))) 2310 {neon_vornv2di+43} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (nil)))

(insn 423 37 424 2 arch/arm/vfp/vfp.h:195 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:154 m ] [154])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 424 423 425 2 arch/arm/vfp/vfp.h:195 (cond_exec (lt:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 1 r1 [orig:135 D.5760 ] [135])
            (const_int 32768 [0x8000]))) 2345 {neon_vornv2di+78} (nil))

(insn 425 424 63 2 arch/arm/vfp/vfp.h:195 (cond_exec (ge (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 1 r1 [orig:135 D.5760 ] [135])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn:TI 63 425 45 2 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 3 r3 [orig:136 D.5757 ] [136])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 3 r3 [orig:136 D.5757 ] [136])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn 45 63 66 2 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 2 [0x2])) [0 vsm.sign+0 S2 A16])
        (reg:HI 1 r1 [orig:135 D.5760 ] [135])) 176 {*movhi_insn_arch4} (nil))

(insn:TI 66 45 73 2 arch/arm/vfp/vfp.h:201 (cond_exec (ne (reg:CC_DNE 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 5 r5 [orig:137 significand ] [137])
            (ior:SI (reg/v:SI 5 r5 [orig:137 significand ] [137])
                (const_int 1073741824 [0x40000000])))) 2310 {neon_vornv2di+43} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (nil)))

(insn 73 66 70 2 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:140 D.5742 ] [140])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 70 73 20 2 arch/arm/vfp/vfpsingle.c:1062 (set (reg:SI 1 r1 [184])
        (xor:SI (reg:SI 12 ip [orig:139 D.5745 ] [139])
            (reg:SI 1 r1 [orig:135 D.5760 ] [135]))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 12 ip [orig:139 D.5745 ] [139])
        (nil)))

(insn 20 70 40 2 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 vsn.exponent+0 S2 A64])
        (reg:HI 2 r2 [orig:140 D.5742 ] [140])) 176 {*movhi_insn_arch4} (nil))

(insn:TI 40 20 71 2 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 0 r0 [orig:141 significand ] [141])) 167 {*arm_movsi_insn} (nil))

(insn:TI 71 40 69 2 arch/arm/vfp/vfpsingle.c:1062 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 18 [0x12])) [0 vsd.sign+0 S2 A16])
        (reg:HI 1 r1 [184])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 1 r1 [184])
        (nil)))

(insn:TI 69 71 74 2 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 5 r5 [orig:137 significand ] [137])) 167 {*arm_movsi_insn} (nil))

(jump_insn 74 69 75 2 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 96)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  5 [72.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

;; Pred edge  2 [28.0%]  (fallthru)
(note 75 74 76 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 76 75 79 3 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:141 significand ] [141])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 79 76 486 3 arch/arm/vfp/vfp.h:233 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 0 r0 [orig:144 tn ] [144])
            (plus:SI (reg/v:SI 0 r0 [orig:144 tn ] [144])
                (const_int 8 [0x8])))) 2268 {neon_vornv2di+1} (nil))

(note 486 79 485 3 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(note 485 486 77 3 ( tn (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:144 tn ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 77 485 83 3 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 115)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 4 7)
;; lr  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

;; Pred edge  3 [50.0%]  (fallthru)
(note 83 77 84 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 84 83 380 4 NOTE_INSN_DELETED)

(insn:TI 380 84 487 4 arch/arm/vfp/vfp.h:237 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 0 r0 [orig:141 significand ] [141])
                (const_int 1 [0x1])
                (const_int 29 [0x1d]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:141 significand ] [141])
        (nil)))

(note 487 380 381 4 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:141 significand ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 381 487 488 4 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 0 r0 [orig:144 tn ] [144])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(note 488 381 459 4 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn 459 488 460 4 (set (pc)
        (label_ref 115)) -1 (nil))
;; End of basic block 4 -> ( 7)
;; lr  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  7 [100.0%] 

(barrier 460 459 489)

(note 489 460 490 5 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:141 significand ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 490 489 96 5 ( tn (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

;; Pred edge  2 [72.0%] 
(code_label 96 490 97 5 188 "" [1 uses])

(note 97 96 98 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 98 97 101 5 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:140 D.5742 ] [140])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:140 D.5742 ] [140])
        (nil)))

(insn:TI 101 98 491 5 arch/arm/vfp/vfp.h:230 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 0 r0 [orig:144 tn ] [144])
            (const_int 1 [0x1]))) 2345 {neon_vornv2di+78} (nil))

(note 491 101 492 5 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(note 492 491 99 5 ( tn (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:144 tn ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 99 492 105 5 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 115)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 7 6)
;; lr  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  7 [50.0%] 
;; Succ edge  6 [50.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 105 99 382 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 382 105 420 6 NOTE_INSN_DELETED)

(insn:TI 420 382 493 6 arch/arm/vfp/vfp.h:242 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:141 significand ] [141])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(note 493 420 421 6 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:141 significand ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 421 493 494 6 arch/arm/vfp/vfp.h:242 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 0 r0 [orig:144 tn ] [144])
            (const_int 3 [0x3]))) 2345 {neon_vornv2di+78} (nil))

(note 494 421 422 6 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(insn 422 494 115 6 arch/arm/vfp/vfp.h:242 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 0 r0 [orig:144 tn ] [144])
            (const_int 5 [0x5]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 6 5 3 4) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  5 [50.0%] 
;; Pred edge  3 [50.0%] 
;; Pred edge  4 [100.0%] 
(code_label 115 422 116 7 190 "" [3 uses])

(note 116 115 117 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 117 116 118 7 NOTE_INSN_DELETED)

(insn:TI 118 117 119 7 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:136 D.5757 ] [136])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 119 118 120 7 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 141)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 7 -> ( 8 10)
;; lr  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  8 [28.0%]  (fallthru)
;; Succ edge  10 [72.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  7 [28.0%]  (fallthru)
(note 120 119 121 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 121 120 124 8 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 5 r5 [orig:137 significand ] [137])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 124 121 496 8 arch/arm/vfp/vfp.h:233 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 5 r5 [orig:145 tm ] [145])
            (plus:SI (reg/v:SI 5 r5 [orig:145 tm ] [145])
                (const_int 8 [0x8])))) 2268 {neon_vornv2di+1} (nil))

(note 496 124 495 8 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(note 495 496 122 8 ( tm (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:145 tm ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 122 495 128 8 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 160)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8 -> ( 9 12)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  12 [50.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 5 [r5] 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  8 [50.0%]  (fallthru)
(note 128 122 129 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 129 128 384 9 NOTE_INSN_DELETED)

(insn:TI 384 129 497 9 arch/arm/vfp/vfp.h:237 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 5 r5 [orig:137 significand ] [137])
                (const_int 1 [0x1])
                (const_int 29 [0x1d]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 5 r5 [orig:137 significand ] [137])
        (nil)))

(note 497 384 385 9 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:137 significand ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 385 497 498 9 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 5 r5 [orig:145 tm ] [145])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(note 498 385 461 9 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn 461 498 462 9 (set (pc)
        (label_ref 160)) -1 (nil))
;; End of basic block 9 -> ( 12)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  12 [100.0%] 

(barrier 462 461 499)

(note 499 462 500 10 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:137 significand ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 500 499 141 10 ( tm (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 7) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  7 [72.0%] 
(code_label 141 500 142 10 194 "" [1 uses])

(note 142 141 143 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 143 142 146 10 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:136 D.5757 ] [136])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:136 D.5757 ] [136])
        (nil)))

(insn:TI 146 143 501 10 arch/arm/vfp/vfp.h:230 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 5 r5 [orig:145 tm ] [145])
            (const_int 1 [0x1]))) 2345 {neon_vornv2di+78} (nil))

(note 501 146 502 10 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(note 502 501 144 10 ( tm (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:145 tm ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 144 502 150 10 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 160)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 10 -> ( 12 11)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  12 [50.0%] 
;; Succ edge  11 [50.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  10 [50.0%]  (fallthru)
(note 150 144 386 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(note 386 150 417 11 NOTE_INSN_DELETED)

(insn:TI 417 386 503 11 arch/arm/vfp/vfp.h:242 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 5 r5 [orig:137 significand ] [137])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(note 503 417 418 11 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:137 significand ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 418 503 504 11 arch/arm/vfp/vfp.h:242 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 5 r5 [orig:145 tm ] [145])
            (const_int 3 [0x3]))) 2345 {neon_vornv2di+78} (nil))

(note 504 418 419 11 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(insn 419 504 160 11 arch/arm/vfp/vfp.h:242 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 5 r5 [orig:145 tm ] [145])
            (const_int 5 [0x5]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 11 -> ( 12)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11 10 8 9) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  10 [50.0%] 
;; Pred edge  8 [50.0%] 
;; Pred edge  9 [100.0%] 
(code_label 160 419 161 12 196 "" [3 uses])

(note 161 160 162 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 162 161 163 12 NOTE_INSN_DELETED)

(insn:TI 163 162 164 12 arch/arm/vfp/vfpsingle.c:1070 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 0 r0 [orig:144 tn ] [144])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn:TI 164 163 165 12 arch/arm/vfp/vfpsingle.c:1070 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 276)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 12 -> ( 29 13)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  29 [29.0%] 
;; Succ edge  13 [71.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  12 [71.0%]  (fallthru)
(note 165 164 166 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note 166 165 167 13 NOTE_INSN_DELETED)

(insn:TI 167 166 168 13 arch/arm/vfp/vfpsingle.c:1076 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 5 r5 [orig:145 tm ] [145])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn:TI 168 167 169 13 arch/arm/vfp/vfpsingle.c:1076 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 302)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 13 -> ( 32 14)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  32 [29.0%] 
;; Succ edge  14 [71.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 5 [r5] 13 [sp]
;; lr  def 	 4 [r4] 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  13 [71.0%]  (fallthru)
(note 169 168 171 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(note 171 169 170 14 NOTE_INSN_DELETED)

(insn:TI 170 171 505 14 arch/arm/vfp/vfpsingle.c:1083 (set (reg:SI 4 r4 [191])
        (and:SI (reg/v:SI 0 r0 [orig:144 tn ] [144])
            (const_int 10 [0xa]))) 67 {*arm_andsi3_insn} (nil))

(note 505 170 172 14 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 172 505 173 14 arch/arm/vfp/vfpsingle.c:1083 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 4 r4 [191])
                        (reg/v:SI 5 r5 [orig:145 tm ] [145]))
                    (const_int 0 [0x0])))
            (set (reg:SI 4 r4 [192])
                (and:SI (reg:SI 4 r4 [191])
                    (reg/v:SI 5 r5 [orig:145 tm ] [145])))
        ]) 69 {*andsi3_compare0} (nil))

(jump_insn:TI 173 172 174 14 arch/arm/vfp/vfpsingle.c:1083 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 337)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 14 -> ( 35 15)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  35 [29.0%] 
;; Succ edge  15 [71.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  14 [71.0%]  (fallthru)
(note 174 173 175 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(note 175 174 176 15 NOTE_INSN_DELETED)

(insn:TI 176 175 177 15 arch/arm/vfp/vfpsingle.c:1089 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 0 r0 [orig:144 tn ] [144])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn:TI 177 176 178 15 arch/arm/vfp/vfpsingle.c:1089 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 328)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 15 -> ( 34 16)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  34 [50.0%] 
;; Succ edge  16 [50.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  15 [50.0%]  (fallthru)
(note 178 177 179 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(note 179 178 180 16 NOTE_INSN_DELETED)

(insn:TI 180 179 183 16 arch/arm/vfp/vfpsingle.c:1095 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 5 r5 [orig:145 tm ] [145])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn:TI 183 180 506 16 arch/arm/vfp/vfpsingle.c:1144 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
            (const_int 2 [0x2]))) 2345 {neon_vornv2di+78} (nil))

(note 506 183 181 16 ( exceptions (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 181 506 187 16 arch/arm/vfp/vfpsingle.c:1095 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 328)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 16 -> ( 17 34)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  17 [50.0%]  (fallthru)
;; Succ edge  34 [50.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  16 [50.0%]  (fallthru)
(note 187 181 188 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note 188 187 189 17 NOTE_INSN_DELETED)

(insn:TI 189 188 190 17 arch/arm/vfp/vfpsingle.c:1101 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 5 r5 [orig:145 tm ] [145])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn:TI 190 189 191 17 arch/arm/vfp/vfpsingle.c:1101 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 315)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 17 -> ( 33 18)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  33 [50.0%] 
;; Succ edge  18 [50.0%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  17 [50.0%]  (fallthru)
(note 191 190 192 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(note 192 191 193 18 NOTE_INSN_DELETED)

(insn:TI 193 192 194 18 arch/arm/vfp/vfpsingle.c:1101 discrim 1 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 0 r0 [orig:144 tn ] [144])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn:TI 194 193 195 18 arch/arm/vfp/vfpsingle.c:1101 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 315)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 18 -> ( 33 19)
;; lr  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  33 [50.0%] 
;; Succ edge  19 [50.0%]  (fallthru)

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  18 [50.0%]  (fallthru)
(note 195 194 196 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(note 196 195 197 19 NOTE_INSN_DELETED)

(insn:TI 197 196 198 19 arch/arm/vfp/vfpsingle.c:1104 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 0 r0 [orig:144 tn ] [144])
                (const_int 1 [0x1])
                (const_int 2 [0x2]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:144 tn ] [144])
        (nil)))

(jump_insn:TI 198 197 199 19 arch/arm/vfp/vfpsingle.c:1104 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 203)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 19 -> ( 20 21)
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  20 [29.0%]  (fallthru)
;; Succ edge  21 [71.0%] 

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  19 [29.0%]  (fallthru)
(note 199 198 200 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(note 200 199 201 20 NOTE_INSN_DELETED)

(insn:TI 201 200 507 20 arch/arm/vfp/vfpsingle.c:1105 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(note 507 201 202 20 ( tn (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 202 507 508 20 arch/arm/vfp/vfpsingle.c:1105 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 20 -> ( 21)
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  21 [100.0%]  (fallthru)

(note 508 202 203 21 ( tn (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:144 tn ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 19 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  19 [71.0%] 
;; Pred edge  20 [100.0%]  (fallthru)
(code_label 203 508 204 21 207 "" [1 uses])

(note 204 203 205 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(note 205 204 206 21 NOTE_INSN_DELETED)

(insn:TI 206 205 207 21 arch/arm/vfp/vfpsingle.c:1106 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 5 r5 [orig:145 tm ] [145])
                (const_int 1 [0x1])
                (const_int 2 [0x2]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 5 r5 [orig:145 tm ] [145])
        (nil)))

(jump_insn:TI 207 206 208 21 arch/arm/vfp/vfpsingle.c:1106 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 212)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 21 -> ( 22 23)
;; lr  out 	 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  22 [29.0%]  (fallthru)
;; Succ edge  23 [71.0%] 

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  21 [29.0%]  (fallthru)
(note 208 207 209 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(note 209 208 210 22 NOTE_INSN_DELETED)

(insn:TI 210 209 509 22 arch/arm/vfp/vfpsingle.c:1107 (set (reg:SI 0 r0)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(note 509 210 211 22 ( tn (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 211 509 510 22 arch/arm/vfp/vfpsingle.c:1107 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 22 -> ( 23)
;; lr  out 	 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  23 [100.0%]  (fallthru)

(note 510 211 212 23 ( tn (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:144 tn ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 21 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 12 [ip] 14 [lr] 24 [cc]
;; live  in  	 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 24 [cc]
;; live  kill	 12 [ip] 14 [lr] 24 [cc]

;; Pred edge  21 [71.0%] 
;; Pred edge  22 [100.0%]  (fallthru)
(code_label 212 510 213 23 208 "" [1 uses])

(note 213 212 227 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(note 227 213 248 23 NOTE_INSN_DELETED)

(note 248 227 414 23 NOTE_INSN_DELETED)

(insn:TI 414 248 511 23 arch/arm/vfp/vfpsingle.c:1113 (set (reg:SI 5 r5 [orig:208 vsm.significand ] [208])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 vsm.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 vsm.significand+0 S4 A32])
        (nil)))

(note 511 414 376 23 ( tm (nil)) NOTE_INSN_VAR_LOCATION)

(insn 376 511 512 23 arch/arm/vfp/vfpsingle.c:1120 discrim 1 (set (reg:SI 0 r0 [ __n ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 512 376 513 23 ( __n (nil)) NOTE_INSN_VAR_LOCATION)

(note 513 512 226 23 ( tn (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 226 513 214 23 arch/arm/vfp/vfpsingle.c:1114 (set (reg:SI 2 r2 [orig:149 D.5219 ] [149])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 vsn.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 214 226 218 23 arch/arm/vfp/vfpsingle.c:1112 (set (reg:SI 3 r3 [orig:202 vsn.exponent ] [202])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])) [0 vsn.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn:TI 218 214 224 23 arch/arm/vfp/vfpsingle.c:1112 (set (reg:SI 1 r1 [orig:206 vsm.exponent ] [206])
        (zero_extend:SI (mem/s/j/c:HI (reg/f:SI 13 sp) [0 vsm.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 224 218 514 23 arch/arm/vfp/vfpsingle.c:1113 (set (reg/v:SI 5 r5 [orig:142 __left ] [142])
        (ashift:SI (reg:SI 5 r5 [orig:208 vsm.significand ] [208])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(note 514 224 216 23 ( __left (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:142 __left ] [142])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 216 514 228 23 arch/arm/vfp/vfpsingle.c:1112 (set (reg:SI 3 r3 [203])
        (plus:SI (reg:SI 3 r3 [orig:202 vsn.exponent ] [202])
            (const_int 126 [0x7e]))) 4 {*arm_addsi3} (nil))

(insn 228 216 220 23 arch/arm/vfp/vfpsingle.c:1114 (set (reg:CC_SWP 24 cc)
        (compare:CC_SWP (ashift:SI (reg:SI 2 r2 [orig:149 D.5219 ] [149])
                (const_int 1 [0x1]))
            (reg/v:SI 5 r5 [orig:142 __left ] [142]))) 221 {*arm_cmpsi_shiftsi_swp} (nil))

(insn:TI 220 228 231 23 arch/arm/vfp/vfpsingle.c:1112 (set (reg:SI 3 r3 [207])
        (minus:SI (reg:SI 3 r3 [203])
            (reg:SI 1 r1 [orig:206 vsm.exponent ] [206]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [orig:206 vsm.exponent ] [206])
        (nil)))

(insn 231 220 232 23 arch/arm/vfp/vfpsingle.c:1115 (cond_exec (geu (reg:CC_SWP 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 2 r2 [210])
            (lshiftrt:SI (reg:SI 2 r2 [orig:149 D.5219 ] [149])
                (const_int 1 [0x1])))) 2320 {neon_vornv2di+53} (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 vsn.significand+0 S4 A32])
        (nil)))

(insn:TI 232 231 242 23 arch/arm/vfp/vfpsingle.c:1115 (cond_exec (geu (reg:CC_SWP 24 cc)
            (const_int 0 [0x0]))
        (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                    (const_int 12 [0xc])) [0 vsn.significand+0 S4 A32])
            (reg:SI 2 r2 [210]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:SI 2 r2 [210])
        (nil)))

(insn 242 232 515 23 arch/arm/vfp/vfpsingle.c:1120 discrim 1 (set (reg/v:SI 4 r4 [ __base ])
        (reg/v:SI 5 r5 [orig:142 __left ] [142])) 167 {*arm_movsi_insn} (nil))

(note 515 242 516 23 ( __base (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [ __base ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 516 515 238 23 ( exceptions (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 238 516 221 23 arch/arm/vfp/vfpsingle.c:1119 (set (reg:SI 8 r8 [orig:214 vsn.significand ] [214])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 vsn.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 221 238 222 23 arch/arm/vfp/vfpsingle.c:1112 (set (reg:SI 3 r3 [orig:150 D.5216 ] [150])
        (zero_extend:SI (reg:HI 3 r3 [207]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn:TI 222 221 234 23 arch/arm/vfp/vfpsingle.c:1112 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 vsd.exponent+0 S2 A64])
        (reg:HI 3 r3 [orig:150 D.5216 ] [150])) 176 {*movhi_insn_arch4} (nil))

(insn 234 222 377 23 arch/arm/vfp/vfpsingle.c:1116 (cond_exec (geu (reg:CC_SWP 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 3 r3 [212])
            (plus:SI (reg:SI 3 r3 [orig:150 D.5216 ] [150])
                (const_int 1 [0x1])))) 2268 {neon_vornv2di+1} (nil))

(insn:TI 377 234 517 23 arch/arm/vfp/vfpsingle.c:1120 discrim 1 (set (reg:SI 1 r1 [ __n+4 ])
        (reg:SI 8 r8 [orig:214 vsn.significand ] [214])) 167 {*arm_movsi_insn} (nil))

(note 517 377 235 23 ( __n (expr_list:REG_DEP_TRUE (reg:DI 0 r0 [ __n ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 235 517 244 23 arch/arm/vfp/vfpsingle.c:1116 (cond_exec (geu (reg:CC_SWP 24 cc)
            (const_int 0 [0x0]))
        (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])) [0 vsd.exponent+0 S2 A64])
            (reg:HI 3 r3 [212]))) 2348 {neon_vornv2di+81} (expr_list:REG_DEAD (reg:CC_SWP 24 cc)
        (expr_list:REG_DEAD (reg:HI 3 r3 [212])
            (nil))))

(insn:TI 244 235 519 23 arch/arm/vfp/vfpsingle.c:1120 discrim 1 (parallel [
            (set (reg/v:SI 1 r1 [ __rem ])
                (asm_operands:SI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 0 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1784521))
            (set (reg/v:DI 2 r2 [ __res ])
                (asm_operands:DI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 1 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1784521))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 12 ip))
        ]) -1 (expr_list:REG_DEAD (reg/v:SI 4 r4 [ __base ])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (expr_list:REG_UNUSED (reg:QI 14 lr)
                (expr_list:REG_UNUSED (reg:QI 12 ip)
                    (expr_list:REG_UNUSED (reg/v:SI 1 r1 [ __rem ])
                        (expr_list:REG_UNUSED (reg:SI 3 r3)
                            (nil))))))))

(note 519 244 520 23 ( __n (nil)) NOTE_INSN_VAR_LOCATION)

(note 520 519 518 23 ( __rem (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [ __rem ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 518 520 249 23 ( __res (expr_list:REG_DEP_TRUE (reg/v:DI 2 r2 [ __res ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 249 518 521 23 arch/arm/vfp/vfpsingle.c:1123 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 2 r2 [orig:148 D.5347 ] [148])
                        (const_int 63 [0x3f]))
                    (const_int 0 [0x0])))
            (set (reg:SI 3 r3 [215])
                (and:SI (reg:SI 2 r2 [orig:148 D.5347 ] [148])
                    (const_int 63 [0x3f])))
        ]) 69 {*andsi3_compare0} (nil))

(note 521 249 225 23 ( __res (nil)) NOTE_INSN_VAR_LOCATION)

(insn 225 521 247 23 arch/arm/vfp/vfpsingle.c:1113 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 5 r5 [orig:142 __left ] [142])) 167 {*arm_movsi_insn} (nil))

(insn:TI 247 225 250 23 arch/arm/vfp/vfpsingle.c:1121 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 vsd.significand+0 S4 A32])
        (reg:SI 2 r2 [orig:148 D.5347 ] [148])) 167 {*arm_movsi_insn} (nil))

(jump_insn:TI 250 247 251 23 arch/arm/vfp/vfpsingle.c:1123 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 265)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 23 -> ( 24 28)
;; lr  out 	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  24 [61.0%]  (fallthru)
;; Succ edge  28 [39.0%] 

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 2 [r2] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	

;; Pred edge  23 [61.0%]  (fallthru)
(note 251 250 253 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn:TI 253 251 522 24 arch/arm/vfp/vfpsingle.c:1124 (set (reg:DI 0 r0 [217])
        (mult:DI (zero_extend:DI (reg:SI 2 r2 [orig:148 D.5347 ] [148]))
            (zero_extend:DI (reg/v:SI 5 r5 [orig:142 __left ] [142])))) 51 {*umulsidi3_v6} (nil))

(note 522 253 254 24 ( __n (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 254 522 255 24 arch/arm/vfp/vfpsingle.c:1124 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [217])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [217])
        (nil)))

(jump_insn:TI 255 254 368 24 arch/arm/vfp/vfpsingle.c:1124 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 260)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 24 -> ( 26 25)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  26 [71.0%] 
;; Succ edge  25 [29.0%]  (fallthru)

;; Start of basic block ( 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 1 [r1] 8 [r8] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  24 [29.0%]  (fallthru)
(note 368 255 256 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn:TI 256 368 523 25 arch/arm/vfp/vfpsingle.c:1124 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [+4 ])
            (reg:SI 8 r8 [orig:214 vsn.significand ] [214]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [+4 ])
        (nil)))

(note 523 256 257 25 ( __rem (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 257 523 524 25 arch/arm/vfp/vfpsingle.c:1124 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 262)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 25 -> ( 26 27)
;; lr  out 	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  26 [71.0%]  (fallthru)
;; Succ edge  27 [29.0%] 

(note 524 257 260 26 ( __rem (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [ __rem ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 24 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  24 [71.0%] 
;; Pred edge  25 [71.0%]  (fallthru)
(code_label 260 524 370 26 212 "" [1 uses])

(note 370 260 261 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn:TI 261 370 262 26 arch/arm/vfp/vfpsingle.c:1124 (set (reg:SI 3 r3 [216])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; End of basic block 26 -> ( 27)
;; lr  out 	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 25 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2]
;; live  in  	 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 2 [r2]
;; live  kill	

;; Pred edge  25 [29.0%] 
;; Pred edge  26 [100.0%]  (fallthru)
(code_label 262 261 371 27 211 "" [1 uses])

(note 371 262 263 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn:TI 263 371 264 27 arch/arm/vfp/vfpsingle.c:1124 (set (reg:SI 2 r2 [218])
        (ior:SI (reg:SI 3 r3 [216])
            (reg:SI 2 r2 [orig:148 D.5347 ] [148]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 3 r3 [216])
        (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])
            (nil))))

(insn 264 263 525 27 arch/arm/vfp/vfpsingle.c:1124 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 vsd.significand+0 S4 A32])
        (reg:SI 2 r2 [218])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [218])
        (nil)))
;; End of basic block 27 -> ( 28)
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  28 [100.0%]  (fallthru)

(note 525 264 265 28 ( __n (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 23 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4]
;; live  kill	 14 [lr]

;; Pred edge  23 [39.0%] 
;; Pred edge  27 [100.0%]  (fallthru)
(code_label 265 525 266 28 210 "" [1 uses])

(note 266 265 267 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(note 267 266 268 28 NOTE_INSN_DELETED)

(insn:TI 268 267 526 28 arch/arm/vfp/vfpsingle.c:1126 (set (reg:SI 0 r0)
        (reg/v:SI 7 r7 [orig:152 sd ] [152])) 167 {*arm_movsi_insn} (nil))

(note 526 268 270 28 ( __n (nil)) NOTE_INSN_VAR_LOCATION)

(insn 270 526 269 28 arch/arm/vfp/vfpsingle.c:1126 (set (reg:SI 2 r2)
        (reg/v:SI 6 r6 [orig:155 fpscr ] [155])) 167 {*arm_movsi_insn} (nil))

(insn:TI 269 270 527 28 arch/arm/vfp/vfpsingle.c:1126 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(note 527 269 271 28 ( __rem (nil)) NOTE_INSN_VAR_LOCATION)

(insn 271 527 272 28 arch/arm/vfp/vfpsingle.c:1126 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 272 271 273 28 arch/arm/vfp/vfpsingle.c:1126 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn:TI 273 272 528 28 arch/arm/vfp/vfpsingle.c:1126 (set (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(note 528 273 529 28 ( exceptions (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 529 528 463 28 ( __base (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn 463 529 464 28 arch/arm/vfp/vfpsingle.c:1126 (set (pc)
        (label_ref 354)) -1 (nil))
;; End of basic block 28 -> ( 37)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  37 [100.0%] 

(barrier 464 463 530)

(note 530 464 531 29 ( m (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:154 m ] [154])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 531 530 532 29 ( __left (nil)) NOTE_INSN_VAR_LOCATION)

(note 532 531 533 29 ( exceptions (nil)) NOTE_INSN_VAR_LOCATION)

(note 533 532 534 29 ( tm (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:145 tm ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 534 533 276 29 ( tn (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:144 tn ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 12) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  12 [29.0%] 
(code_label 276 534 277 29 200 ("vsn_nan") [1 uses])

(note 277 276 278 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(note 278 277 279 29 NOTE_INSN_DELETED)

(note 279 278 280 29 NOTE_INSN_DELETED)

(note 280 279 284 29 NOTE_INSN_DELETED)

(insn:TI 284 280 281 29 arch/arm/vfp/vfpsingle.c:1129 (set (reg:SI 3 r3)
        (reg/v:SI 6 r6 [orig:155 fpscr ] [155])) 167 {*arm_movsi_insn} (nil))

(insn 281 284 535 29 arch/arm/vfp/vfpsingle.c:1129 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(note 535 281 282 29 ( tn (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 282 535 283 29 arch/arm/vfp/vfpsingle.c:1129 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 283 282 437 29 arch/arm/vfp/vfpsingle.c:1129 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 29 -> ( 30)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 29 32) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 4 [r4]
;; live  kill	 14 [lr]

;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  32 [100.0%] 
(code_label 437 283 435 30 216 "" [1 uses])

(note 435 437 285 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 285 435 286 30 arch/arm/vfp/vfpsingle.c:1129 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn:TI 286 285 536 30 arch/arm/vfp/vfpsingle.c:1129 (set (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;; End of basic block 30 -> ( 31)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  31 [100.0%]  (fallthru)

(note 536 286 537 31 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(note 537 536 538 31 ( exceptions (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 538 537 287 31 ( tn (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:144 tn ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 30 33 34) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  30 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%] 
;; Pred edge  34 [100.0%] 
(code_label 287 538 288 31 214 ("pack") [2 uses])

(note 288 287 290 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(note 290 288 295 31 NOTE_INSN_DELETED)

(note 295 290 296 31 NOTE_INSN_DELETED)

(note 296 295 291 31 NOTE_INSN_DELETED)

(insn:TI 291 296 298 31 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 3 r3 [orig:225 vsd.sign ] [225])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                    (const_int 18 [0x12])) [0 vsd.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 298 291 289 31 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 1 r1)
        (reg/v:SI 7 r7 [orig:152 sd ] [152])) 167 {*arm_movsi_insn} (nil))

(insn:TI 289 298 413 31 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 2 r2 [orig:223 vsd.exponent ] [223])
        (sign_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                    (const_int 16 [0x10])) [0 vsd.exponent+0 S2 A64]))) 155 {*arm_extendhisi2_v6} (nil))

(insn:TI 413 289 539 31 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 0 r0 [orig:229 vsd.significand ] [229])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 vsd.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 vsd.significand+0 S4 A32])
        (nil)))

(note 539 413 292 31 ( tn (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 292 539 293 31 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 3 r3 [226])
        (ashift:SI (reg:SI 3 r3 [orig:225 vsd.sign ] [225])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn:TI 293 292 465 31 arch/arm/vfp/vfpsingle.c:1131 (set (reg:SI 3 r3 [227])
        (plus:SI (mult:SI (reg:SI 2 r2 [orig:223 vsd.exponent ] [223])
                (const_int 8388608 [0x800000]))
            (reg:SI 3 r3 [226]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:223 vsd.exponent ] [223])
        (nil)))

(jump_insn 465 293 466 31 (set (pc)
        (label_ref 442)) -1 (nil))
;; End of basic block 31 -> ( 36)
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  36 [100.0%] 

(barrier 466 465 540)

(note 540 466 541 32 ( m (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:154 m ] [154])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 541 540 542 32 ( exceptions (nil)) NOTE_INSN_VAR_LOCATION)

(note 542 541 302 32 ( tn (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:144 tn ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 13) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  13 [29.0%] 
(code_label 302 542 303 32 201 ("vsm_nan") [1 uses])

(note 303 302 304 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(note 304 303 305 32 NOTE_INSN_DELETED)

(note 305 304 306 32 NOTE_INSN_DELETED)

(note 306 305 310 32 NOTE_INSN_DELETED)

(insn:TI 310 306 307 32 arch/arm/vfp/vfpsingle.c:1135 (set (reg:SI 3 r3)
        (reg/v:SI 6 r6 [orig:155 fpscr ] [155])) 167 {*arm_movsi_insn} (nil))

(insn 307 310 543 32 arch/arm/vfp/vfpsingle.c:1135 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(note 543 307 308 32 ( tn (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 308 543 309 32 arch/arm/vfp/vfpsingle.c:1135 (set (reg:SI 1 r1)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 309 308 467 32 arch/arm/vfp/vfpsingle.c:1135 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(jump_insn 467 309 468 32 (set (pc)
        (label_ref 437)) -1 (nil))
;; End of basic block 32 -> ( 30)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  30 [100.0%] 

(barrier 468 467 544)

(note 544 468 545 33 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(note 545 544 546 33 ( exceptions (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 546 545 315 33 ( tn (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:144 tn ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 17 18) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 4 [r4]
;; live  kill	

;; Pred edge  17 [50.0%] 
;; Pred edge  18 [50.0%] 
(code_label 315 546 316 33 206 ("zero") [2 uses])

(note 316 315 317 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn:TI 317 316 547 33 arch/arm/vfp/vfpsingle.c:1139 (set (reg:SI 4 r4 [235])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(note 547 317 319 33 ( exceptions (nil)) NOTE_INSN_VAR_LOCATION)

(insn 319 547 321 33 arch/arm/vfp/vfpsingle.c:1139 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 vsd.exponent+0 S2 A64])
        (reg:HI 4 r4 [235])) 176 {*movhi_insn_arch4} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 321 319 469 33 arch/arm/vfp/vfpsingle.c:1140 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 vsd.significand+0 S4 A32])
        (reg:SI 4 r4 [235])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(jump_insn 469 321 470 33 arch/arm/vfp/vfpsingle.c:1141 (set (pc)
        (label_ref 287)) -1 (nil))
;; End of basic block 33 -> ( 31)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  31 [100.0%] 

(barrier 470 469 548)

(note 548 470 328 34 ( exceptions (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 15 16) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  15 [50.0%] 
;; Pred edge  16 [50.0%] 
(code_label 328 548 329 34 205 ("infinity") [2 uses])

(note 329 328 416 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn:TI 416 329 332 34 arch/arm/vfp/vfpsingle.c:1146 (set (reg:HI 3 r3)
        (const_int 255 [0xff])) 176 {*movhi_insn_arch4} (nil))

(insn 332 416 333 34 arch/arm/vfp/vfpsingle.c:1146 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 vsd.exponent+0 S2 A64])
        (reg:HI 3 r3)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 3 r3)
        (expr_list:REG_EQUAL (const_int 255 [0xff])
            (nil))))

(insn:TI 333 332 334 34 arch/arm/vfp/vfpsingle.c:1147 (set (reg:SI 3 r3 [239])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn 334 333 471 34 arch/arm/vfp/vfpsingle.c:1147 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 vsd.significand+0 S4 A32])
        (reg:SI 3 r3 [239])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [239])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(jump_insn 471 334 472 34 arch/arm/vfp/vfpsingle.c:1148 (set (pc)
        (label_ref 287)) -1 (nil))
;; End of basic block 34 -> ( 31)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  31 [100.0%] 

(barrier 472 471 549)

(note 549 472 337 35 ( exceptions (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 14) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip]
;; live  kill	

;; Pred edge  14 [29.0%] 
(code_label 337 549 338 35 202 "" [1 uses])

(note 338 337 341 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(note 341 338 348 35 NOTE_INSN_DELETED)

(note 348 341 349 35 NOTE_INSN_DELETED)

(note 349 348 339 35 NOTE_INSN_DELETED)

(insn:TI 339 349 351 35 arch/arm/vfp/vfpsingle.c:1151 (set (reg/f:SI 3 r3 [240])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 351 339 353 35 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 1 r1)
        (reg/v:SI 7 r7 [orig:152 sd ] [152])) 167 {*arm_movsi_insn} (nil))

(insn:TI 353 351 550 35 arch/arm/vfp/vfpsingle.c:1152 (set (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(note 550 353 343 35 ( exceptions (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:147 exceptions ] [147])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 343 550 340 35 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 12 ip [orig:244 vfp_single_default_qnan.sign ] [244])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 3 r3 [240])
                    (const_int 2 [0x2])) [0 vfp_single_default_qnan.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_EQUAL (zero_extend:SI (mem/s/j/c:HI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 2 [0x2]))) [0 vfp_single_default_qnan.sign+0 S2 A16]))
        (nil)))

(insn:TI 340 343 347 35 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 2 r2 [orig:241 vfp_single_default_qnan.exponent ] [241])
        (sign_extend:SI (mem/s/j/c:HI (reg/f:SI 3 r3 [240]) [0 vfp_single_default_qnan.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (expr_list:REG_EQUAL (sign_extend:SI (mem/s/j/c:HI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 vfp_single_default_qnan.exponent+0 S2 A32]))
        (nil)))

(insn:TI 347 340 551 35 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 0 r0 [orig:249 vfp_single_default_qnan.significand ] [249])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 3 r3 [240])
                (const_int 4 [0x4])) [0 vfp_single_default_qnan.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 3 r3 [240])
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 4 [0x4]))) [0 vfp_single_default_qnan.significand+0 S4 A32])
            (nil))))

(note 551 347 344 35 ( tn (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 344 551 345 35 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 3 r3 [245])
        (ashift:SI (reg:SI 12 ip [orig:244 vfp_single_default_qnan.sign ] [244])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 12 ip [orig:244 vfp_single_default_qnan.sign ] [244])
        (nil)))

(insn:TI 345 344 442 35 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 3 r3 [246])
        (plus:SI (mult:SI (reg:SI 2 r2 [orig:241 vfp_single_default_qnan.exponent ] [241])
                (const_int 8388608 [0x800000]))
            (reg:SI 3 r3 [245]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:241 vfp_single_default_qnan.exponent ] [241])
        (nil)))
;; End of basic block 35 -> ( 36)
;; lr  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  36 [100.0%]  (fallthru)

;; Start of basic block ( 35 31) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 0 [r0] 1 [r1] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  35 [100.0%]  (fallthru)
;; Pred edge  31 [100.0%] 
(code_label 442 345 440 36 217 "" [1 uses])

(note 440 442 350 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn:TI 350 440 352 36 arch/arm/vfp/vfpsingle.c:1151 (set (reg:SI 0 r0)
        (plus:SI (lshiftrt:SI (reg:SI 0 r0 [orig:249 vfp_single_default_qnan.significand ] [249])
                (const_int 7 [0x7]))
            (reg:SI 3 r3 [246]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 3 r3 [246])
        (nil)))

(call_insn:TI 352 350 552 36 arch/arm/vfp/vfpsingle.c:1151 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 36 -> ( 37)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  37 [100.0%]  (fallthru)

(note 552 352 354 37 ( __left (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:142 __left ] [142])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 36 28) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  36 [100.0%]  (fallthru)
;; Pred edge  28 [100.0%] 
(code_label 354 552 355 37 213 "" [1 uses])

(note 355 354 360 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn:TI 360 355 366 37 arch/arm/vfp/vfpsingle.c:1153 (set (reg/i:SI 0 r0)
        (reg/v:SI 4 r4 [orig:147 exceptions ] [147])) 167 {*arm_movsi_insn} (nil))

(insn 366 360 432 37 arch/arm/vfp/vfpsingle.c:1153 (use (reg/i:SI 0 r0)) -1 (nil))

(note 432 366 433 37 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 433 432 434 37 arch/arm/vfp/vfpsingle.c:1153 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 37 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 434 433 412)

(note 412 434 415 NOTE_INSN_DELETED)

(note 415 412 0 NOTE_INSN_DELETED)


;; Function vfp_single_add (vfp_single_add)[0:173]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: vsd+0
Reg 1: vsn+0
Reg 2: vsm+0
Reg 3: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg:SI 1 r1 [ vsn ])
  name: vsm
    offset 0
      (reg:SI 2 r2 [ vsm ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 24
Reg 0: vsd+0
Reg 1: vsn+0
Reg 2: vsm+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
      (reg:SI 1 r1 [ vsn ])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
      (reg:SI 2 r2 [ vsm ])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])


Basic block 3:
IN:
Stack adjustment: 24
Reg 0: vsd+0
Reg 1: vsn+0
Reg 2: vsm+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
      (reg:SI 1 r1 [ vsn ])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
      (reg:SI 2 r2 [ vsm ])

OUT:
Stack adjustment: 24
Reg 0: vsd+0
Reg 1: vsn+0
Reg 2: vsm+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
      (reg:SI 1 r1 [ vsn ])
  name: vsm
    offset 0
      (reg/f:SI 2 r2 [orig:151 vsm ] [151])
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])


Basic block 4:
IN:
Stack adjustment: 24
Reg 0: vsd+0
Reg 1: vsn+0
Reg 2: vsm+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
      (reg:SI 1 r1 [ vsn ])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
      (reg:SI 2 r2 [ vsm ])

OUT:
Stack adjustment: 24
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])


Basic block 5:
IN:
Stack adjustment: 24
Reg 0: vsd+0
Reg 1: vsn+0
Reg 2: vsm+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
      (reg:SI 1 r1 [ vsn ])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
      (reg/f:SI 2 r2 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])

OUT:
Stack adjustment: 24
Reg 0: vsd+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])


Basic block 6:
IN:
Stack adjustment: 24
Reg 0: vsd+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])

OUT:
Stack adjustment: 24
Reg 0: vsd+0
Reg 2: tn+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: tn
    offset 0
      (reg/v:SI 2 r2 [orig:139 tn ] [139])


Basic block 7:
IN:
Stack adjustment: 24
Reg 0: vsd+0
Reg 2: tn+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: tn
    offset 0
      (reg/v:SI 2 r2 [orig:139 tn ] [139])

OUT:
Stack adjustment: 24
Reg 0: vsd+0
Reg 2: tn+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: tn
    offset 0
      (reg/v:SI 2 r2 [orig:139 tn ] [139])


Basic block 8:
IN:
Stack adjustment: 24
Reg 0: vsd+0
Reg 2: tn+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: tn
    offset 0
      (reg/v:SI 2 r2 [orig:139 tn ] [139])

OUT:
Stack adjustment: 24
Reg 0: vsd+0
Reg 2: tn+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: tn
    offset 0
      (reg/v:SI 2 r2 [orig:139 tn ] [139])


Basic block 9:
IN:
Stack adjustment: 24
Reg 0: vsd+0
Reg 2: tn+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: tn
    offset 0
      (reg/v:SI 2 r2 [orig:139 tn ] [139])

OUT:
Stack adjustment: 24
Reg 0: vsd+0
Reg 2: tn+0
Reg 3: tm+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: tn
    offset 0
      (reg/v:SI 2 r2 [orig:139 tn ] [139])
  name: tm
    offset 0
      (reg/v:SI 3 r3 [orig:140 tm ] [140])
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])


Basic block 10:
IN:
Stack adjustment: 24
Reg 0: vsd+0
Reg 2: tn+0
Reg 3: tm+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: tn
    offset 0
      (reg/v:SI 2 r2 [orig:139 tn ] [139])
  name: tm
    offset 0
      (reg/v:SI 3 r3 [orig:140 tm ] [140])

OUT:
Stack adjustment: 24
Reg 0: vsd+0
Reg 2: tn+0
Reg 3: tm+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: tn
    offset 0
      (reg/v:SI 2 r2 [orig:139 tn ] [139])
  name: tm
    offset 0
      (reg/v:SI 3 r3 [orig:140 tm ] [140])
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])


Basic block 11:
IN:
Stack adjustment: 24
Reg 0: vsd+0
Reg 2: tn+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: tn
    offset 0
      (reg/v:SI 2 r2 [orig:139 tn ] [139])

OUT:
Stack adjustment: 24
Reg 0: vsd+0
Reg 2: tn+0
Reg 3: tm+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: tn
    offset 0
      (reg/v:SI 2 r2 [orig:139 tn ] [139])
  name: tm
    offset 0
      (reg/v:SI 3 r3 [orig:140 tm ] [140])


Basic block 12:
IN:
Stack adjustment: 24
Reg 0: vsd+0
Reg 2: tn+0
Reg 3: tm+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: tn
    offset 0
      (reg/v:SI 2 r2 [orig:139 tn ] [139])
  name: tm
    offset 0
      (reg/v:SI 3 r3 [orig:140 tm ] [140])

OUT:
Stack adjustment: 24
Reg 0: vsd+0
Reg 2: tn+0
Reg 3: tm+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: tn
    offset 0
      (reg/v:SI 2 r2 [orig:139 tn ] [139])
  name: tm
    offset 0
      (reg/v:SI 3 r3 [orig:140 tm ] [140])
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])


Basic block 13:
IN:
Stack adjustment: 24
Reg 0: vsd+0
Reg 2: tn+0
Reg 3: tm+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: tn
    offset 0
      (reg/v:SI 2 r2 [orig:139 tn ] [139])
  name: tm
    offset 0
      (reg/v:SI 3 r3 [orig:140 tm ] [140])
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])

OUT:
Stack adjustment: 24
Reg 0: vsd+0
Reg 3: tm+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: tm
    offset 0
      (reg/v:SI 3 r3 [orig:140 tm ] [140])
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])


Basic block 14:
IN:
Stack adjustment: 24
Reg 0: vsd+0
Reg 3: tm+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: tm
    offset 0
      (reg/v:SI 3 r3 [orig:140 tm ] [140])

OUT:
Stack adjustment: 24
Reg 0: vsd+0
Reg 3: exceptions+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 3 r3 [orig:138 exceptions ] [138])
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])


Basic block 15:
IN:
Stack adjustment: 24
Reg 0: vsd+0
Reg 3: exceptions+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 3 r3 [orig:138 exceptions ] [138])

OUT:
Stack adjustment: 24
Reg 0: vsd+0
Reg 3: exceptions+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 3 r3 [orig:138 exceptions ] [138])


Basic block 16:
IN:
Stack adjustment: 24
Reg 0: vsd+0
Reg 3: tm+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: tm
    offset 0
      (reg/v:SI 3 r3 [orig:140 tm ] [140])

OUT:
Stack adjustment: 24
Reg 0: vsd+0
Reg 3: tm+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: tm
    offset 0
      (reg/v:SI 3 r3 [orig:140 tm ] [140])


Basic block 17:
IN:
Stack adjustment: 24
Reg 0: vsd+0
Reg 3: tm+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: tm
    offset 0
      (reg/v:SI 3 r3 [orig:140 tm ] [140])

OUT:
Stack adjustment: 24
Reg 0: vsd+0
Reg 3: tm+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: tm
    offset 0
      (reg/v:SI 3 r3 [orig:140 tm ] [140])


Basic block 18:
IN:
Stack adjustment: 24
Reg 0: vsd+0
Reg 3: tm+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: tm
    offset 0
      (reg/v:SI 3 r3 [orig:140 tm ] [140])

OUT:
Stack adjustment: 24
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])


Basic block 19:
IN:
Stack adjustment: 24
Reg 0: vsd+0
Reg 3: exceptions+0 tm+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 3 r3 [orig:138 exceptions ] [138])
  name: tm
    offset 0
      (reg/v:SI 3 r3 [orig:140 tm ] [140])

OUT:
Stack adjustment: 24
Reg 0: vsd+0
Reg 3: exceptions+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 3 r3 [orig:138 exceptions ] [138])
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])


Basic block 20:
IN:
Stack adjustment: 24
Reg 0: vsd+0
Reg 3: exceptions+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 3 r3 [orig:138 exceptions ] [138])

OUT:
Stack adjustment: 24
Reg 3: exceptions+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 3 r3 [orig:138 exceptions ] [138])


Basic block 21:
IN:
Stack adjustment: 24
Reg 0: vsd+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
      (reg:SI 0 r0 [ vsd ])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])

OUT:
Stack adjustment: 24
Reg 3: m_sig+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: m_sig
    offset 0
      (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134])


Basic block 22:
IN:
Stack adjustment: 24
Reg 3: m_sig+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: m_sig
    offset 0
      (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134])

OUT:
Stack adjustment: 24
Reg 3: m_sig+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: m_sig
    offset 0
      (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134])


Basic block 23:
IN:
Stack adjustment: 24
Reg 3: m_sig+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: m_sig
    offset 0
      (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134])

OUT:
Stack adjustment: 24
Reg 3: m_sig+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: m_sig
    offset 0
      (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134])


Basic block 24:
IN:
Stack adjustment: 24
Reg 3: m_sig+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: m_sig
    offset 0
      (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134])

OUT:
Stack adjustment: 24
Reg 3: m_sig+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: m_sig
    offset 0
      (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134])


Basic block 25:
IN:
Stack adjustment: 24
Reg 3: m_sig+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: m_sig
    offset 0
      (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134])

OUT:
Stack adjustment: 24
Reg 2: m_sig+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: m_sig
    offset 0
      (reg/v:SI 2 r2 [orig:144 m_sig ] [144])


Basic block 26:
IN:
Stack adjustment: 24
Reg 2: m_sig+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: m_sig
    offset 0
      (reg/v:SI 2 r2 [orig:144 m_sig ] [144])

OUT:
Stack adjustment: 24
Reg 2: m_sig+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: m_sig
    offset 0
      (reg/v:SI 2 r2 [orig:144 m_sig ] [144])


Basic block 27:
IN:
Stack adjustment: 24
Reg 2: m_sig+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: m_sig
    offset 0
      (reg/v:SI 2 r2 [orig:144 m_sig ] [144])

OUT:
Stack adjustment: 24
Reg 2: m_sig+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: m_sig
    offset 0
      (reg/v:SI 2 r2 [orig:144 m_sig ] [144])


Basic block 28:
IN:
Stack adjustment: 24
Reg 2: m_sig+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: m_sig
    offset 0
      (reg/v:SI 2 r2 [orig:144 m_sig ] [144])

OUT:
Stack adjustment: 24
Reg 2: m_sig+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: m_sig
    offset 0
      (reg/v:SI 2 r2 [orig:144 m_sig ] [144])


Basic block 29:
IN:
Stack adjustment: 24
Reg 2: m_sig+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: m_sig
    offset 0
      (reg/v:SI 2 r2 [orig:144 m_sig ] [144])

OUT:
Stack adjustment: 24
Reg 2: m_sig+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: m_sig
    offset 0
      (reg/v:SI 2 r2 [orig:144 m_sig ] [144])


Basic block 30:
IN:
Stack adjustment: 24
Reg 2: m_sig+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: m_sig
    offset 0
      (reg/v:SI 2 r2 [orig:144 m_sig ] [144])

OUT:
Stack adjustment: 24
Reg 2: m_sig+0
Reg 3: exceptions+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 3 r3 [orig:138 exceptions ] [138])
  name: m_sig
    offset 0
      (reg/v:SI 2 r2 [orig:144 m_sig ] [144])
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])


Basic block 31:
IN:
Stack adjustment: 24
Reg 2: m_sig+0
Reg 3: exceptions+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 3 r3 [orig:138 exceptions ] [138])
  name: m_sig
    offset 0
      (reg/v:SI 2 r2 [orig:144 m_sig ] [144])
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])

OUT:
Stack adjustment: 24
Reg 2: m_sig+0
Reg 3: exceptions+0
Reg 4: vsn+0
Reg 5: vsd+0
Reg 6: vsm+0
Reg 7: fpscr+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
  name: exceptions
    offset 0
      (reg/v:SI 3 r3 [orig:138 exceptions ] [138])
  name: m_sig
    offset 0
      (reg/v:SI 2 r2 [orig:144 m_sig ] [144])
  name: vsd
    offset 0
      (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
  name: vsn
    offset 0
      (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
  name: vsm
    offset 0
      (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])


32 basic blocks, 47 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(8){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  def 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 24 [cc]
;; live  kill	

Successors:  4 [0.0%]  3 [100.0%]  (fallthru)
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 9996, maybe hot.
Predecessors:  2 [100.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  4 [0.0%]  (fallthru) 5 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 8.
Predecessors:  2 [0.0%]  3 [0.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

Successors:  5 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  3 [100.0%]  4 [100.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 24 [cc]
;; live  kill	

Successors:  6 [28.0%]  (fallthru) 21 [72.0%] 
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 784, maybe hot.
Predecessors:  5 [28.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

Successors:  7 [50.0%]  (fallthru) 8 [50.0%] 
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]

Invalid sum of incoming frequencies 2800, should be 784

Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 392, maybe hot.
Predecessors:  6 [50.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

Successors:  8 [100.0%]  (fallthru)
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 2800, maybe hot.
Predecessors:  7 [100.0%]  (fallthru) 6 [50.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  9 [28.0%]  (fallthru) 11 [72.0%] 
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]

Invalid sum of incoming frequencies 784, should be 2800

Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 784, maybe hot.
Predecessors:  8 [28.0%]  (fallthru)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  10 [50.0%]  (fallthru) 13 [50.0%] 
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 392, maybe hot.
Predecessors:  9 [50.0%]  (fallthru)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  13 [100.0%] 
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 2016, maybe hot.
Predecessors:  8 [72.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  13 [50.0%]  12 [50.0%]  (fallthru)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 1008, maybe hot.
Predecessors:  11 [50.0%]  (fallthru)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  13 [100.0%]  (fallthru)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 2800, maybe hot.
Predecessors:  12 [100.0%]  (fallthru) 11 [50.0%]  9 [50.0%]  10 [100.0%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

Successors:  14 [50.0%]  (fallthru) 16 [50.0%] 
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 1400, maybe hot.
Predecessors:  13 [50.0%]  (fallthru)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 24 [cc]
;; live  kill	

Successors:  20 [72.0%]  15 [28.0%]  (fallthru)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 392, maybe hot.
Predecessors:  14 [28.0%]  (fallthru)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}

Successors:  19 [100.0%] 


Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 1400, maybe hot.
Predecessors:  13 [50.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  17 [71.0%]  (fallthru) 18 [29.0%] 
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 994, maybe hot.
Predecessors:  16 [71.0%]  (fallthru)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  19 [50.0%]  18 [50.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 903, maybe hot.
Predecessors:  16 [29.0%]  17 [50.0%]  (fallthru)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

Successors:  EXIT [100.0%]  (ab,sibcall)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 19 , prev 18, next 20, loop_depth 0, count 0, freq 889, maybe hot.
Predecessors:  17 [50.0%]  15 [100.0%] 
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

Successors:  20 [100.0%]  (fallthru)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 20 , prev 19, next 21, loop_depth 0, count 0, freq 1897, maybe hot.
Predecessors:  19 [100.0%]  (fallthru) 14 [72.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	

Successors:  31 [100.0%] 
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 21 , prev 20, next 22, loop_depth 0, count 0, freq 7200, maybe hot.
Predecessors:  5 [72.0%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

Successors:  22 [50.0%]  (fallthru) 25 [50.0%] 
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 22 , prev 21, next 23, loop_depth 0, count 0, freq 3600, maybe hot.
Predecessors:  21 [50.0%]  (fallthru)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  23 [50.0%]  (fallthru) 24 [50.0%] 
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 23 , prev 22, next 24, loop_depth 0, count 0, freq 1800, maybe hot.
Predecessors:  22 [50.0%]  (fallthru)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 3 [r3] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 3 [r3] 24 [cc]
;; live  kill	 1 [r1]

Successors:  25 [100.0%] 
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 24 , prev 23, next 25, loop_depth 0, count 0, freq 1800, maybe hot.
Predecessors:  22 [50.0%] 
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

Successors:  25 [100.0%]  (fallthru)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 25 , prev 24, next 26, loop_depth 0, count 0, freq 7200, maybe hot.
Predecessors:  21 [50.0%]  24 [100.0%]  (fallthru) 23 [100.0%] 
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc]
;; live  kill	

Successors:  26 [72.0%]  (fallthru) 30 [28.0%] 
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 26 , prev 25, next 27, loop_depth 0, count 0, freq 5184, maybe hot.
Predecessors:  25 [72.0%]  (fallthru)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

Successors:  27 [27.0%]  (fallthru) 28 [73.0%] 
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr] 24 [cc]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr] 24 [cc]


Basic block 27 , prev 26, next 28, loop_depth 0, count 0, freq 1400, maybe hot.
Predecessors:  26 [27.0%]  (fallthru)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 5 [r5] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

Successors:  30 [100.0%] 
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 28 , prev 27, next 29, loop_depth 0, count 0, freq 3784, maybe hot.
Predecessors:  26 [73.0%] 
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr] 24 [cc]
;; lr  use 	 13 [sp] 24 [cc]
;; lr  def 	
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr] 24 [cc]
;; live  gen 	
;; live  kill	

Successors:  29 [50.0%]  (fallthru) 30 [50.0%] 
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 29 , prev 28, next 30, loop_depth 0, count 0, freq 1892, maybe hot.
Predecessors:  28 [50.0%]  (fallthru)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 7 [r7] 13 [sp]
;; lr  def 	 7 [r7] 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 7 [r7] 24 [cc]
;; live  kill	

Successors:  30 [100.0%]  (fallthru)
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 30 , prev 29, next 31, loop_depth 0, count 0, freq 7200, maybe hot.
Predecessors:  28 [50.0%]  25 [28.0%]  29 [100.0%]  (fallthru) 27 [100.0%] 
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 5 [r5] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

Successors:  31 [100.0%]  (fallthru)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 31 , prev 30, next 1, loop_depth 0, count 0, freq 9097, maybe hot.
Predecessors:  30 [100.0%]  (fallthru) 20 [100.0%] 
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


Basic block 1 , prev 31, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  18 [100.0%]  (ab,sibcall) 31 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(7){ }u-1(8){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_add

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 7[r7] 8[r8] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={9d,8u} r1={13d,12u,1d} r2={15d,20u} r3={27d,32u} r4={4d,17u,1d} r5={2d,11u} r6={3d,13u,2d} r7={5d,8u} r8={1d,2u} r12={2d} r13={2d,34u} r14={2d,3u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={24d,32u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} 
;;    total ref usage 525{329d,192u,4e} in 111{109 regular + 2 call} insns.
(note 1 0 322 NOTE_INSN_DELETED)

(note 322 1 323 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 323 322 324 2 ( vsd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ vsd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 324 323 325 2 ( vsn (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ vsn ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 325 324 7 2 ( vsm (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ vsm ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  def 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 325 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 292 2 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 292 6 293 2 arch/arm/vfp/vfpsingle.c:773 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 8 r8))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 7 r7)
        (expr_list:REG_DEAD (reg:SI 6 r6)
            (expr_list:REG_DEAD (reg:SI 5 r5)
                (expr_list:REG_DEAD (reg:SI 4 r4)
                    (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                (set/f (reg/f:SI 13 sp)
                                    (plus:SI (reg/f:SI 13 sp)
                                        (const_int -24 [0xffffffffffffffe8])))
                                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                    (reg:SI 4 r4))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 4 [0x4])) [0 S4 A32])
                                    (reg:SI 5 r5))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 8 [0x8])) [0 S4 A32])
                                    (reg:SI 6 r6))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 12 [0xc])) [0 S4 A32])
                                    (reg:SI 7 r7))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 16 [0x10])) [0 S4 A32])
                                    (reg:SI 8 r8))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 20 [0x14])) [0 S4 A32])
                                    (reg:SI 14 lr))
                            ])
                        (nil)))))))

(note 293 292 5 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 5 293 9 2 arch/arm/vfp/vfpsingle.c:773 (set (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(insn:TI 9 5 326 2 arch/arm/vfp/vfpsingle.c:776 (set (reg:SI 3 r3 [orig:153 <variable>.significand ] [153])
        (mem/s/j:SI (plus:SI (reg/f:SI 1 r1 [orig:150 vsn ] [150])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 1 r1 [orig:150 vsn ] [150])
        (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
                    (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
            (nil))))

(note 326 9 3 2 ( fpscr (expr_list:REG_DEP_TRUE (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 3 326 2 2 arch/arm/vfp/vfpsingle.c:773 (set (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
        (reg:SI 1 r1 [ vsn ])) 167 {*arm_movsi_insn} (nil))

(insn:TI 2 3 4 2 arch/arm/vfp/vfpsingle.c:773 (set (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
        (reg:SI 0 r0 [ vsd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ vsd ])
        (nil)))

(insn 4 2 10 2 arch/arm/vfp/vfpsingle.c:773 (set (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
        (reg:SI 2 r2 [ vsm ])) 167 {*arm_movsi_insn} (nil))

(insn:TI 10 4 11 2 arch/arm/vfp/vfpsingle.c:776 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:153 <variable>.significand ] [153])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:153 <variable>.significand ] [153])
        (nil)))

(jump_insn:TI 11 10 327 2 arch/arm/vfp/vfpsingle.c:776 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 16)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  4 [0.0%] 
;; Succ edge  3 [100.0%]  (fallthru)

(note 327 11 328 3 ( vsd (expr_list:REG_DEP_TRUE (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 328 327 329 3 ( vsn (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 329 328 12 3 ( vsm (expr_list:REG_DEP_TRUE (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  2 [100.0%]  (fallthru)
(note 12 329 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 13 12 14 3 arch/arm/vfp/vfpsingle.c:777 (set (reg:SI 3 r3 [orig:154 <variable>.significand ] [154])
        (mem/s/j:SI (plus:SI (reg/f:SI 2 r2 [orig:151 vsm ] [151])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 2 r2 [orig:151 vsm ] [151])
        (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
                    (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
            (nil))))

(insn:TI 14 13 15 3 arch/arm/vfp/vfpsingle.c:777 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:154 <variable>.significand ] [154])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:154 <variable>.significand ] [154])
        (nil)))

(jump_insn:TI 15 14 16 3 arch/arm/vfp/vfpsingle.c:777 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 23)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  4 [0.0%]  (fallthru)
;; Succ edge  5 [100.0%] 

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  2 [0.0%] 
;; Pred edge  3 [0.0%]  (fallthru)
(code_label 16 15 17 4 221 "" [1 uses])

(note 17 16 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:TI 20 17 21 4 arch/arm/vfp/vfpsingle.c:778 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10d38bc0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10d38bc0>)
        (nil)))

(insn:TI 21 20 22 4 arch/arm/vfp/vfpsingle.c:778 (set (reg:SI 1 r1)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(call_insn:TI 22 21 330 4 arch/arm/vfp/vfpsingle.c:778 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp]


;; Succ edge  5 [100.0%]  (fallthru)

(note 330 22 331 5 ( vsd (expr_list:REG_DEP_TRUE (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 331 330 332 5 ( vsn (expr_list:REG_DEP_TRUE (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 332 331 23 5 ( vsm (expr_list:REG_DEP_TRUE (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 6 [r6] 24 [cc]
;; live  kill	

;; Pred edge  3 [100.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 23 332 24 5 222 "" [1 uses])

(note 24 23 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 26 24 25 5 arch/arm/vfp/vfpsingle.c:788 (set (reg:SI 3 r3 [orig:158 <variable>.exponent ] [158])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151]) [0 <variable>.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (nil))

(insn:TI 25 26 27 5 arch/arm/vfp/vfpsingle.c:788 (set (reg:SI 2 r2 [orig:157 <variable>.exponent ] [157])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150]) [0 <variable>.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (nil))

(insn:TI 27 25 30 5 arch/arm/vfp/vfpsingle.c:788 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:157 <variable>.exponent ] [157])
            (reg:SI 3 r3 [orig:158 <variable>.exponent ] [158]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 30 27 31 5 arch/arm/vfp/vfpsingle.c:788 (cond_exec (lt (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v/f:SI 3 r3 [orig:133 vsn.817 ] [133])
            (reg/v/f:SI 4 r4 [orig:150 vsn ] [150]))) 2345 {neon_vornv2di+78} (nil))

(insn 31 30 32 5 arch/arm/vfp/vfpsingle.c:790 (cond_exec (lt (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
            (reg/v/f:SI 6 r6 [orig:151 vsm ] [151]))) 2345 {neon_vornv2di+78} (nil))

(insn:TI 32 31 35 5 arch/arm/vfp/vfpsingle.c:791 (cond_exec (lt (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
            (reg/v/f:SI 3 r3 [orig:133 vsn.817 ] [133]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg/v/f:SI 3 r3 [orig:133 vsn.817 ] [133])
            (nil))))

(insn:TI 35 32 36 5 arch/arm/vfp/vfpsingle.c:798 (set (reg:SI 3 r3 [orig:159 <variable>.exponent ] [159])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150]) [0 <variable>.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (nil))

(insn:TI 36 35 37 5 arch/arm/vfp/vfpsingle.c:798 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:159 <variable>.exponent ] [159])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:159 <variable>.exponent ] [159])
        (nil)))

(jump_insn:TI 37 36 38 5 arch/arm/vfp/vfpsingle.c:798 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 155)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 5 -> ( 6 21)
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  6 [28.0%]  (fallthru)
;; Succ edge  21 [72.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 4 [r4] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  5 [28.0%]  (fallthru)
(note 38 37 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 39 38 40 6 arch/arm/vfp/vfp.h:232 (set (reg:SI 3 r3 [orig:141 D.5899 ] [141])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 40 39 43 6 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:141 D.5899 ] [141])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 43 40 333 6 arch/arm/vfp/vfp.h:233 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 2 r2 [orig:139 tn ] [139])
            (const_int 8 [0x8]))) 2345 {neon_vornv2di+78} (nil))

(note 333 43 41 6 ( tn (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:139 tn ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 41 333 47 6 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 58)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 47 41 48 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 48 47 49 7 NOTE_INSN_DELETED)

(insn:TI 49 48 254 7 arch/arm/vfp/vfp.h:234 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:141 D.5899 ] [141])
                (const_int 1 [0x1])
                (const_int 29 [0x1d]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:141 D.5899 ] [141])
        (nil)))

(insn:TI 254 49 58 7 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 2 r2 [orig:139 tn ] [139])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))
;; End of basic block 7 -> ( 8)
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 7 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  6 [50.0%] 
(code_label 58 254 59 8 226 "" [1 uses])

(note 59 58 61 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 61 59 60 8 NOTE_INSN_DELETED)

(insn:TI 60 61 62 8 arch/arm/vfp/vfp.h:231 (set (reg:SI 3 r3 [orig:143 D.5895 ] [143])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151]) [0 <variable>.exponent+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn:TI 62 60 63 8 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:143 D.5895 ] [143])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 63 62 64 8 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 8 -> ( 9 11)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  9 [28.0%]  (fallthru)
;; Succ edge  11 [72.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  8 [28.0%]  (fallthru)
(note 64 63 65 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 65 64 66 9 arch/arm/vfp/vfp.h:232 (set (reg:SI 3 r3 [orig:142 D.5896 ] [142])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 66 65 69 9 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:142 D.5896 ] [142])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 69 66 334 9 arch/arm/vfp/vfp.h:233 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 3 r3 [orig:140 tm ] [140])
            (plus:SI (reg/v:SI 3 r3 [orig:140 tm ] [140])
                (const_int 8 [0x8])))) 2268 {neon_vornv2di+1} (nil))

(note 334 69 67 9 ( tm (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:140 tm ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 67 334 73 9 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 106)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9 -> ( 10 13)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  10 [50.0%]  (fallthru)
;; Succ edge  13 [50.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  9 [50.0%]  (fallthru)
(note 73 67 74 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note 74 73 75 10 NOTE_INSN_DELETED)

(insn:TI 75 74 335 10 arch/arm/vfp/vfp.h:234 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 3 r3 [orig:142 D.5896 ] [142])
                (const_int 1 [0x1])
                (const_int 29 [0x1d]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:142 D.5896 ] [142])
        (nil)))

(note 335 75 256 10 ( tm (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 256 335 336 10 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 3 r3 [orig:140 tm ] [140])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(note 336 256 311 10 ( tm (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:140 tm ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 311 336 312 10 (set (pc)
        (label_ref 106)) -1 (nil))
;; End of basic block 10 -> ( 13)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  13 [100.0%] 

(barrier 312 311 337)

(note 337 312 86 11 ( tm (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 8) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  8 [72.0%] 
(code_label 86 337 87 11 228 "" [1 uses])

(note 87 86 88 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 88 87 91 11 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:143 D.5895 ] [143])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 91 88 338 11 arch/arm/vfp/vfp.h:230 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 3 r3 [orig:140 tm ] [140])
            (const_int 1 [0x1]))) 2345 {neon_vornv2di+78} (nil))

(note 338 91 89 11 ( tm (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:140 tm ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 89 338 95 11 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 106)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11 -> ( 13 12)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  13 [50.0%] 
;; Succ edge  12 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  11 [50.0%]  (fallthru)
(note 95 89 97 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 97 95 96 12 NOTE_INSN_DELETED)

(insn:TI 96 97 339 12 arch/arm/vfp/vfp.h:239 (set (reg:SI 3 r3 [orig:163 <variable>.significand ] [163])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (nil)))

(note 339 96 289 12 ( tm (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 289 339 290 12 arch/arm/vfp/vfp.h:242 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:163 <variable>.significand ] [163])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 290 289 340 12 arch/arm/vfp/vfp.h:242 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 3 r3 [orig:140 tm ] [140])
            (const_int 3 [0x3]))) 2345 {neon_vornv2di+78} (nil))

(note 340 290 291 12 ( tm (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:140 tm ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 291 340 106 12 arch/arm/vfp/vfp.h:242 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 3 r3 [orig:140 tm ] [140])
            (const_int 5 [0x5]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 12 -> ( 13)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 12 11 9 10) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  11 [50.0%] 
;; Pred edge  9 [50.0%] 
;; Pred edge  10 [100.0%] 
(code_label 106 291 107 13 230 "" [3 uses])

(note 107 106 109 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note 109 107 108 13 NOTE_INSN_DELETED)

(insn:TI 108 109 341 13 arch/arm/vfp/vfpsingle.c:739 (set (reg:SI 2 r2 [orig:137 D.5906 ] [137])
        (and:SI (reg/v:SI 2 r2 [orig:139 tn ] [139])
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (nil))

(note 341 108 110 13 ( tn (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 110 341 111 13 arch/arm/vfp/vfpsingle.c:739 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 3 r3 [orig:140 tm ] [140])
                        (reg:SI 2 r2 [orig:137 D.5906 ] [137]))
                    (const_int 0 [0x0])))
            (clobber (scratch:SI))
        ]) 70 {*andsi3_compare0_scratch} (nil))

(jump_insn:TI 111 110 112 13 arch/arm/vfp/vfpsingle.c:739 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 13 -> ( 14 16)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  14 [50.0%]  (fallthru)
;; Succ edge  16 [50.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  13 [50.0%]  (fallthru)
(note 112 111 114 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 114 112 342 14 arch/arm/vfp/vfpsingle.c:743 (set (reg:SI 3 r3 [orig:166 <variable>.sign ] [166])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(note 342 114 113 14 ( tm (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 113 342 115 14 arch/arm/vfp/vfpsingle.c:743 (set (reg:SI 2 r2 [orig:165 <variable>.sign ] [165])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn:TI 115 113 139 14 arch/arm/vfp/vfpsingle.c:743 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:165 <variable>.sign ] [165])
            (reg:SI 3 r3 [orig:166 <variable>.sign ] [166]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:165 <variable>.sign ] [165])
        (nil)))

(insn:TI 139 115 343 14 arch/arm/vfp/vfpsingle.c:747 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 3 r3 [orig:138 exceptions ] [138])
            (const_int 1 [0x1]))) 2345 {neon_vornv2di+78} (nil))

(note 343 139 140 14 ( exceptions (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:138 exceptions ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 140 343 116 14 arch/arm/vfp/vfpsingle.c:748 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))) 2345 {neon_vornv2di+78} (nil))

(jump_insn 116 140 313 14 arch/arm/vfp/vfpsingle.c:743 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 147)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 14 -> ( 20 15)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  20 [72.0%] 
;; Succ edge  15 [28.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}

;; Pred edge  14 [28.0%]  (fallthru)
(note 313 116 314 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(jump_insn 314 313 315 15 (set (pc)
        (label_ref 144)) -1 (nil))
;; End of basic block 15 -> ( 19)


;; Succ edge  19 [100.0%] 

(barrier 315 314 344)

(note 344 315 345 16 ( exceptions (nil)) NOTE_INSN_VAR_LOCATION)

(note 345 344 120 16 ( tm (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:140 tm ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 13) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  13 [50.0%] 
(code_label 120 345 121 16 234 "" [1 uses])

(note 121 120 122 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 122 121 123 16 arch/arm/vfp/vfpsingle.c:755 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:137 D.5906 ] [137])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:137 D.5906 ] [137])
        (nil)))

(jump_insn:TI 123 122 124 16 arch/arm/vfp/vfpsingle.c:755 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 128)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  17 [71.0%]  (fallthru)
;; Succ edge  18 [29.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  16 [71.0%]  (fallthru)
(note 124 123 125 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note 125 124 126 17 NOTE_INSN_DELETED)

(insn:TI 126 125 127 17 arch/arm/vfp/vfpsingle.c:755 discrim 1 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 3 r3 [orig:140 tm ] [140])
                (const_int 1 [0x1])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:140 tm ] [140])
        (nil)))

(jump_insn:TI 127 126 128 17 arch/arm/vfp/vfpsingle.c:755 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 144)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 17 -> ( 19 18)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  19 [50.0%] 
;; Succ edge  18 [50.0%]  (fallthru)

;; Start of basic block ( 16 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  16 [29.0%] 
;; Pred edge  17 [50.0%]  (fallthru)
(code_label 128 127 129 18 237 "" [1 uses])

(note 129 128 130 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:TI 130 129 131 18 arch/arm/vfp/vfpsingle.c:764 (set (reg:SI 0 r0)
        (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])) 167 {*arm_movsi_insn} (nil))

(insn 131 130 132 18 arch/arm/vfp/vfpsingle.c:764 (set (reg:SI 1 r1)
        (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])) 167 {*arm_movsi_insn} (nil))

(insn:TI 132 131 133 18 arch/arm/vfp/vfpsingle.c:764 (set (reg:SI 2 r2)
        (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])) 167 {*arm_movsi_insn} (nil))

(insn 133 132 346 18 arch/arm/vfp/vfpsingle.c:764 (set (reg:SI 3 r3)
        (reg/v:SI 7 r7 [orig:152 fpscr ] [152])) 167 {*arm_movsi_insn} (nil))

(note 346 133 297 18 ( tm (nil)) NOTE_INSN_VAR_LOCATION)

(note 297 346 298 18 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 298 297 134 18 arch/arm/vfp/vfpsingle.c:832 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) 322 {sibcall_epilogue} (nil))

(call_insn/j:TI 134 298 135 18 arch/arm/vfp/vfpsingle.c:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 18 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 135 134 347)

(note 347 135 348 19 ( exceptions (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:138 exceptions ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 348 347 349 19 ( tm (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:140 tm ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 349 348 144 19 ( vsd (expr_list:REG_DEP_TRUE (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 17 15) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  17 [50.0%] 
;; Pred edge  15 [100.0%] 
(code_label 144 349 145 19 236 "" [2 uses])

(note 145 144 146 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 146 145 350 19 arch/arm/vfp/vfpsingle.c:733 (set (reg/v:SI 3 r3 [orig:138 exceptions ] [138])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 19 -> ( 20)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  20 [100.0%]  (fallthru)

(note 350 146 147 20 ( tm (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 19 14) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	

;; Pred edge  19 [100.0%]  (fallthru)
;; Pred edge  14 [72.0%] 
(code_label 147 350 148 20 238 "" [1 uses])

(note 148 147 151 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn:TI 151 148 152 20 arch/arm/vfp/vfpsingle.c:766 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) 190 {*ldmsi2} (nil))

(insn:TI 152 151 316 20 arch/arm/vfp/vfpsingle.c:766 (parallel [
            (set (mem/s:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149]) [0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil))))

(jump_insn 316 152 317 20 (set (pc)
        (label_ref 234)) -1 (nil))
;; End of basic block 20 -> ( 31)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  31 [100.0%] 

(barrier 317 316 351)

(note 351 317 352 21 ( exceptions (nil)) NOTE_INSN_VAR_LOCATION)

(note 352 351 155 21 ( vsd (expr_list:REG_DEP_TRUE (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 5) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  5 [72.0%] 
(code_label 155 352 156 21 224 "" [1 uses])

(note 156 155 163 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(note 163 156 159 21 NOTE_INSN_DELETED)

(insn:TI 159 163 160 21 arch/arm/vfp/vfpsingle.c:806 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) 190 {*ldmsi2} (nil))

(insn:TI 160 159 161 21 arch/arm/vfp/vfpsingle.c:806 (parallel [
            (set (mem/s:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149]) [0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil))))

(insn:TI 161 160 162 21 arch/arm/vfp/vfpsingle.c:811 (set (reg:SI 1 r1 [orig:173 <variable>.exponent ] [173])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150]) [0 <variable>.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (nil))

(insn:TI 162 161 165 21 arch/arm/vfp/vfpsingle.c:811 (set (reg:SI 2 r2 [orig:174 <variable>.exponent ] [174])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151]) [0 <variable>.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (nil))

(insn:TI 165 162 353 21 arch/arm/vfp/vfpsingle.c:812 (set (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 353 165 166 21 ( m_sig (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 166 353 167 21 arch/arm/vfp/vfp.h:14 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (minus:SI (reg:SI 1 r1 [orig:173 <variable>.exponent ] [173])
                        (reg:SI 2 r2 [orig:174 <variable>.exponent ] [174]))
                    (const_int 0 [0x0])))
            (set (reg:SI 2 r2 [orig:147 D.4899 ] [147])
                (minus:SI (reg:SI 1 r1 [orig:173 <variable>.exponent ] [173])
                    (reg:SI 2 r2 [orig:174 <variable>.exponent ] [174])))
        ]) 29 {*subsi3_compare0} (expr_list:REG_DEAD (reg:SI 1 r1 [orig:173 <variable>.exponent ] [173])
        (nil)))

(jump_insn:TI 167 166 168 21 arch/arm/vfp/vfp.h:14 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 186)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 21 -> ( 22 25)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  22 [50.0%]  (fallthru)
;; Succ edge  25 [50.0%] 

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  21 [50.0%]  (fallthru)
(note 168 167 169 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn:TI 169 168 170 22 arch/arm/vfp/vfp.h:15 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:147 D.4899 ] [147])
            (const_int 31 [0x1f]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 170 169 171 22 arch/arm/vfp/vfp.h:15 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 181)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 22 -> ( 23 24)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  23 [50.0%]  (fallthru)
;; Succ edge  24 [50.0%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 1 [r1] 3 [r3] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 3 [r3] 24 [cc]
;; live  kill	 1 [r1]

;; Pred edge  22 [50.0%]  (fallthru)
(note 171 170 172 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(note 172 171 174 23 NOTE_INSN_DELETED)

(note 174 172 173 23 NOTE_INSN_DELETED)

(insn:TI 173 174 175 23 arch/arm/vfp/vfp.h:16 (set (reg:SI 1 r1 [175])
        (minus:SI (const_int 32 [0x20])
            (reg:SI 2 r2 [orig:147 D.4899 ] [147]))) 28 {*arm_subsi3_insn} (nil))

(insn:TI 175 173 176 23 arch/arm/vfp/vfp.h:16 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (ashift:SI (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134])
                        (reg:SI 1 r1 [175]))
                    (const_int 0 [0x0])))
            (clobber (reg:SI 1 r1))
        ]) 119 {*shiftsi3_compare0_scratch} (expr_list:REG_DEAD (reg:SI 1 r1 [175])
        (expr_list:REG_UNUSED (reg:SI 1 r1)
            (nil))))

(insn:TI 176 175 178 23 arch/arm/vfp/vfp.h:16 (set (reg:SI 1 r1 [177])
        (ne:SI (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(insn:TI 178 176 318 23 arch/arm/vfp/vfp.h:16 (set (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134])
        (ior:SI (lshiftrt:SI (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134])
                (reg:SI 2 r2 [orig:147 D.4899 ] [147]))
            (reg:SI 1 r1 [177]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:147 D.4899 ] [147])
        (expr_list:REG_DEAD (reg:SI 1 r1 [177])
            (nil))))

(jump_insn 318 178 319 23 (set (pc)
        (label_ref 186)) -1 (nil))
;; End of basic block 23 -> ( 25)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  25 [100.0%] 

(barrier 319 318 181)

;; Start of basic block ( 22) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	 24 [cc]

;; Pred edge  22 [50.0%] 
(code_label 181 319 182 24 241 "" [1 uses])

(note 182 181 183 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(note 183 182 184 24 NOTE_INSN_DELETED)

(insn:TI 184 183 186 24 arch/arm/vfp/vfp.h:18 (parallel [
            (set (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134])
                (ne:SI (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134])
                    (const_int 0 [0x0])))
            (clobber (reg:CC 24 cc))
        ]) 278 {*compare_scc} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))
;; End of basic block 24 -> ( 25)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 21 24 23) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  21 [50.0%] 
;; Pred edge  24 [100.0%]  (fallthru)
;; Pred edge  23 [100.0%] 
(code_label 186 184 187 25 240 "" [2 uses])

(note 187 186 189 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn:TI 189 187 188 25 arch/arm/vfp/vfpsingle.c:817 (set (reg:SI 1 r1 [orig:180 <variable>.sign ] [180])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 6 r6 [orig:151 vsm ] [151])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn:TI 188 189 251 25 arch/arm/vfp/vfpsingle.c:817 (set (reg:SI 0 r0 [orig:179 <variable>.sign ] [179])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn:TI 251 188 190 25 (set (reg:SI 2 r2 [orig:189 <variable>.significand ] [189])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 4 r4 [orig:150 vsn ] [150])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 190 251 229 25 arch/arm/vfp/vfpsingle.c:817 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:179 <variable>.sign ] [179])
            (reg:SI 1 r1 [orig:180 <variable>.sign ] [180]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [orig:180 <variable>.sign ] [180])
        (expr_list:REG_DEAD (reg:SI 0 r0 [orig:179 <variable>.sign ] [179])
            (nil))))

(insn:TI 229 190 354 25 arch/arm/vfp/vfpsingle.c:827 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 2 r2 [orig:144 m_sig ] [144])
            (plus:SI (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134])
                (reg:SI 2 r2 [orig:189 <variable>.significand ] [189])))) 2268 {neon_vornv2di+1} (nil))

(note 354 229 191 25 ( m_sig (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:144 m_sig ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 191 354 192 25 arch/arm/vfp/vfpsingle.c:817 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 230)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 25 -> ( 26 30)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  26 [72.0%]  (fallthru)
;; Succ edge  30 [28.0%] 

;; Start of basic block ( 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  25 [72.0%]  (fallthru)
(note 192 191 194 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn:TI 194 192 356 26 arch/arm/vfp/vfpsingle.c:818 (set (reg/v:SI 2 r2 [orig:144 m_sig ] [144])
        (minus:SI (reg:SI 2 r2 [orig:189 <variable>.significand ] [189])
            (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134])
        (nil)))

(note 356 194 355 26 ( m_sig (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:144 m_sig ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 355 356 195 26 ( m_sig (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:134 m_sig.813 ] [134])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 195 355 196 26 arch/arm/vfp/vfpsingle.c:819 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:144 m_sig ] [144])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 196 195 197 26 arch/arm/vfp/vfpsingle.c:819 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 206)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
        (nil)))
;; End of basic block 26 -> ( 27 28)
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr] 24 [cc]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr] 24 [cc]


;; Succ edge  27 [27.0%]  (fallthru)
;; Succ edge  28 [73.0%] 

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 5 [r5] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3]
;; live  kill	

;; Pred edge  26 [27.0%]  (fallthru)
(note 197 196 198 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn:TI 198 197 203 27 arch/arm/vfp/vfpsingle.c:820 (set (reg:SI 1 r1 [orig:183 <variable>.sign ] [183])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 203 198 200 27 arch/arm/vfp/vfpsingle.c:821 (set (reg/v:SI 2 r2 [orig:144 m_sig ] [144])
        (neg:SI (reg/v:SI 2 r2 [orig:144 m_sig ] [144]))) 127 {*arm_negsi2} (nil))

(insn:TI 200 203 201 27 arch/arm/vfp/vfpsingle.c:820 (set (reg:SI 3 r3 [185])
        (const_int -32768 [0xffffffffffff8000])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int -32768 [0xffffffffffff8000])
        (nil)))

(insn:TI 201 200 202 27 arch/arm/vfp/vfpsingle.c:820 (set (reg:SI 3 r3 [184])
        (xor:SI (reg:SI 1 r1 [orig:183 <variable>.sign ] [183])
            (reg:SI 3 r3 [185]))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 1 r1 [orig:183 <variable>.sign ] [183])
        (expr_list:REG_EQUAL (xor:SI (reg:SI 1 r1 [orig:183 <variable>.sign ] [183])
                (const_int -32768 [0xffffffffffff8000]))
            (nil))))

(insn 202 201 320 27 arch/arm/vfp/vfpsingle.c:820 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
                (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
        (reg:HI 3 r3 [184])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 3 r3 [184])
        (nil)))

(jump_insn 320 202 321 27 (set (pc)
        (label_ref 230)) -1 (nil))
;; End of basic block 27 -> ( 30)
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  30 [100.0%] 

(barrier 321 320 206)

;; Start of basic block ( 26) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr] 24 [cc]
;; lr  use 	 13 [sp] 24 [cc]
;; lr  def 	
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr] 24 [cc]
;; live  gen 	
;; live  kill	

;; Pred edge  26 [73.0%] 
(code_label 206 321 207 28 243 "" [1 uses])

(note 207 206 209 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 209 207 210 28 arch/arm/vfp/vfpsingle.c:822 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 230)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 28 -> ( 29 30)
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  29 [50.0%]  (fallthru)
;; Succ edge  30 [50.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 5 [r5] 7 [r7] 13 [sp]
;; lr  def 	 7 [r7] 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 7 [r7] 24 [cc]
;; live  kill	

;; Pred edge  28 [50.0%]  (fallthru)
(note 210 209 212 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(note 212 210 211 29 NOTE_INSN_DELETED)

(insn:TI 211 212 357 29 arch/arm/vfp/vfpsingle.c:823 (set (reg:SI 7 r7 [186])
        (and:SI (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
            (const_int 12582912 [0xc00000]))) 67 {*arm_andsi3_insn} (nil))

(note 357 211 285 29 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 285 357 286 29 arch/arm/vfp/vfpsingle.c:823 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 7 r7 [186])
            (const_int 8388608 [0x800000]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 286 285 287 29 arch/arm/vfp/vfpsingle.c:823 discrim 2 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 7 r7 [orig:146 iftmp.142 ] [146])
            (const_int 32768 [0x8000]))) 2345 {neon_vornv2di+78} (nil))

(insn 287 286 223 29 arch/arm/vfp/vfpsingle.c:823 discrim 2 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 7 r7 [orig:146 iftmp.142 ] [146])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn:TI 223 287 358 29 arch/arm/vfp/vfpsingle.c:823 discrim 3 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
                (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
        (reg:HI 7 r7 [orig:146 iftmp.142 ] [146])) 176 {*movhi_insn_arch4} (nil))
;; End of basic block 29 -> ( 30)
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  30 [100.0%]  (fallthru)

(note 358 223 230 30 ( fpscr (expr_list:REG_DEP_TRUE (reg/v:SI 7 r7 [orig:152 fpscr ] [152])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 28 25 29 27) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 5 [r5] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  28 [50.0%] 
;; Pred edge  25 [28.0%] 
;; Pred edge  29 [100.0%]  (fallthru)
;; Pred edge  27 [100.0%] 
(code_label 230 358 231 30 244 "" [3 uses])

(note 231 230 233 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn:TI 233 231 359 30 arch/arm/vfp/vfpsingle.c:831 (set (reg/v:SI 3 r3 [orig:138 exceptions ] [138])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 359 233 232 30 ( exceptions (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:138 exceptions ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 232 359 234 30 arch/arm/vfp/vfpsingle.c:829 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:149 vsd ] [149])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])
        (reg/v:SI 2 r2 [orig:144 m_sig ] [144])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:144 m_sig ] [144])
        (nil)))
;; End of basic block 30 -> ( 31)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 30 20) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  30 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%] 
(code_label 234 232 235 31 239 "" [1 uses])

(note 235 234 240 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn:TI 240 235 246 31 arch/arm/vfp/vfpsingle.c:832 (set (reg/i:SI 0 r0)
        (reg/v:SI 3 r3 [orig:138 exceptions ] [138])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:138 exceptions ] [138])
        (nil)))

(insn 246 240 294 31 arch/arm/vfp/vfpsingle.c:832 (use (reg/i:SI 0 r0)) -1 (nil))

(note 294 246 295 31 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 295 294 296 31 arch/arm/vfp/vfpsingle.c:832 (return) 260 {return} (nil))
;; End of basic block 31 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 296 295 283)

(note 283 296 284 NOTE_INSN_DELETED)

(note 284 283 0 NOTE_INSN_DELETED)


;; Function vfp_single_multiply_accumulate (vfp_single_multiply_accumulate)[0:175]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sd+0
Reg 1: sn+0
Reg 2: m+0
Reg 3: fpscr+0
Variables:
  name: func
    offset 0
      (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 8 [0x8])) [0 func+0 S4 A32])
  name: sd
    offset 0
      (reg:SI 0 r0 [ sd ])
  name: sn
    offset 0
      (reg:SI 1 r1 [ sn ])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: negate
    offset 0
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 negate+0 S4 A32])

OUT:
Stack adjustment: 56
Reg 0: significand+0
Reg 4: fpscr+0
Reg 5: sd+0
Reg 6: negate+0
Reg 7: m+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 5 r5 [orig:149 sd ] [149])
  name: m
    offset 0
      (reg/v:SI 7 r7 [orig:151 m ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:152 fpscr ] [152])
  name: negate
    offset 0
      (reg/v:SI 6 r6 [orig:153 negate ] [153])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int -4 [0xfffffffffffffffc])) [0 negate+0 S4 A32])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 negate+0 S4 A32])
  name: func
    offset 0
      (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 8 [0x8])) [0 func+0 S4 A32])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:143 significand ] [143])


Basic block 3:
IN:
Stack adjustment: 56
Reg 0: significand+0
Reg 4: fpscr+0
Reg 5: sd+0
Reg 6: negate+0
Reg 7: m+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 5 r5 [orig:149 sd ] [149])
  name: m
    offset 0
      (reg/v:SI 7 r7 [orig:151 m ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:152 fpscr ] [152])
  name: negate
    offset 0
      (reg/v:SI 6 r6 [orig:153 negate ] [153])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int -4 [0xfffffffffffffffc])) [0 negate+0 S4 A32])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 negate+0 S4 A32])
  name: func
    offset 0
      (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 8 [0x8])) [0 func+0 S4 A32])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:143 significand ] [143])

OUT:
Stack adjustment: 56
Reg 0: significand+0
Reg 4: fpscr+0
Reg 5: sd+0
Reg 6: negate+0
Reg 7: m+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 5 r5 [orig:149 sd ] [149])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:143 significand ] [143])
  name: m
    offset 0
      (reg/v:SI 7 r7 [orig:151 m ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:152 fpscr ] [152])
  name: negate
    offset 0
      (reg/v:SI 6 r6 [orig:153 negate ] [153])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int -4 [0xfffffffffffffffc])) [0 negate+0 S4 A32])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 negate+0 S4 A32])
  name: func
    offset 0
      (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 8 [0x8])) [0 func+0 S4 A32])


Basic block 4:
IN:
Stack adjustment: 56
Reg 0: significand+0
Reg 4: fpscr+0
Reg 5: sd+0
Reg 6: negate+0
Reg 7: m+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:152 fpscr ] [152])
  name: func
    offset 0
      (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 8 [0x8])) [0 func+0 S4 A32])
  name: sd
    offset 0
      (reg/v:SI 5 r5 [orig:149 sd ] [149])
  name: m
    offset 0
      (reg/v:SI 7 r7 [orig:151 m ] [151])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:143 significand ] [143])
  name: negate
    offset 0
      (reg/v:SI 6 r6 [orig:153 negate ] [153])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int -4 [0xfffffffffffffffc])) [0 negate+0 S4 A32])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 negate+0 S4 A32])

OUT:
Stack adjustment: 56
Reg 4: fpscr+0
Reg 5: sd+0
Reg 6: negate+0
Reg 7: m+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 5 r5 [orig:149 sd ] [149])
  name: m
    offset 0
      (reg/v:SI 7 r7 [orig:151 m ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:152 fpscr ] [152])
  name: negate
    offset 0
      (reg/v:SI 6 r6 [orig:153 negate ] [153])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int -4 [0xfffffffffffffffc])) [0 negate+0 S4 A32])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 negate+0 S4 A32])
  name: func
    offset 0
      (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 8 [0x8])) [0 func+0 S4 A32])


Basic block 5:
IN:
Stack adjustment: 56
Reg 0: significand+0
Reg 4: fpscr+0
Reg 5: sd+0
Reg 6: negate+0
Reg 7: m+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 5 r5 [orig:149 sd ] [149])
  name: m
    offset 0
      (reg/v:SI 7 r7 [orig:151 m ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:152 fpscr ] [152])
  name: negate
    offset 0
      (reg/v:SI 6 r6 [orig:153 negate ] [153])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int -4 [0xfffffffffffffffc])) [0 negate+0 S4 A32])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 negate+0 S4 A32])
  name: func
    offset 0
      (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 8 [0x8])) [0 func+0 S4 A32])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:143 significand ] [143])

OUT:
Stack adjustment: 56
Reg 0: significand+0
Reg 3: significand+0
Reg 4: fpscr+0
Reg 5: sd+0
Reg 6: negate+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 5 r5 [orig:149 sd ] [149])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:143 significand ] [143])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:140 significand ] [140])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:152 fpscr ] [152])
  name: negate
    offset 0
      (reg/v:SI 6 r6 [orig:153 negate ] [153])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int -4 [0xfffffffffffffffc])) [0 negate+0 S4 A32])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 negate+0 S4 A32])
  name: func
    offset 0
      (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 8 [0x8])) [0 func+0 S4 A32])


Basic block 6:
IN:
Stack adjustment: 56
Reg 0: significand+0
Reg 3: significand+0
Reg 4: fpscr+0
Reg 5: sd+0
Reg 6: negate+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:152 fpscr ] [152])
  name: negate
    offset 0
      (reg/v:SI 6 r6 [orig:153 negate ] [153])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int -4 [0xfffffffffffffffc])) [0 negate+0 S4 A32])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 negate+0 S4 A32])
  name: sd
    offset 0
      (reg/v:SI 5 r5 [orig:149 sd ] [149])
  name: func
    offset 0
      (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 8 [0x8])) [0 func+0 S4 A32])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:143 significand ] [143])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:140 significand ] [140])

OUT:
Stack adjustment: 56
Reg 0: significand+0
Reg 3: significand+0
Reg 4: fpscr+0
Reg 5: sd+0
Reg 6: negate+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 5 r5 [orig:149 sd ] [149])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:143 significand ] [143])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:140 significand ] [140])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:152 fpscr ] [152])
  name: negate
    offset 0
      (reg/v:SI 6 r6 [orig:153 negate ] [153])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int -4 [0xfffffffffffffffc])) [0 negate+0 S4 A32])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 negate+0 S4 A32])
  name: func
    offset 0
      (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 8 [0x8])) [0 func+0 S4 A32])


Basic block 7:
IN:
Stack adjustment: 56
Reg 0: significand+0
Reg 3: significand+0
Reg 4: fpscr+0
Reg 5: sd+0
Reg 6: negate+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:152 fpscr ] [152])
  name: negate
    offset 0
      (reg/v:SI 6 r6 [orig:153 negate ] [153])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int -4 [0xfffffffffffffffc])) [0 negate+0 S4 A32])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 negate+0 S4 A32])
  name: sd
    offset 0
      (reg/v:SI 5 r5 [orig:149 sd ] [149])
  name: func
    offset 0
      (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 8 [0x8])) [0 func+0 S4 A32])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:143 significand ] [143])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:140 significand ] [140])

OUT:
Stack adjustment: 56
Reg 4: fpscr+0
Reg 5: sd+0
Reg 6: negate+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 5 r5 [orig:149 sd ] [149])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:152 fpscr ] [152])
  name: negate
    offset 0
      (reg/v:SI 6 r6 [orig:153 negate ] [153])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int -4 [0xfffffffffffffffc])) [0 negate+0 S4 A32])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 negate+0 S4 A32])
  name: func
    offset 0
      (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 8 [0x8])) [0 func+0 S4 A32])


Basic block 8:
IN:
Stack adjustment: 56
Reg 0: significand+0
Reg 3: significand+0
Reg 4: fpscr+0
Reg 5: sd+0
Reg 6: negate+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 5 r5 [orig:149 sd ] [149])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:140 significand ] [140])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:152 fpscr ] [152])
  name: negate
    offset 0
      (reg/v:SI 6 r6 [orig:153 negate ] [153])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int -4 [0xfffffffffffffffc])) [0 negate+0 S4 A32])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 negate+0 S4 A32])
  name: func
    offset 0
      (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 8 [0x8])) [0 func+0 S4 A32])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:143 significand ] [143])

OUT:
Stack adjustment: 56
Reg 4: fpscr+0
Reg 5: sd+0
Reg 7: exceptions+0
Variables:
  name: exceptions
    offset 0
      (reg/v:SI 7 r7 [orig:145 exceptions ] [145])
  name: sd
    offset 0
      (reg/v:SI 5 r5 [orig:149 sd ] [149])
  name: negate
    offset 0
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int -4 [0xfffffffffffffffc])) [0 negate+0 S4 A32])
      (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 4 [0x4])) [0 negate+0 S4 A32])
  name: func
    offset 0
      (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
        (const_int 8 [0x8])) [0 func+0 S4 A32])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:152 fpscr ] [152])


9 basic blocks, 12 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

Successors:  3 [50.0%]  (fallthru) 5 [50.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  2 [50.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  4 [29.0%]  (fallthru) 5 [71.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 1450, maybe hot.
Predecessors:  3 [29.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

Successors:  5 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  3 [71.0%]  2 [50.0%]  4 [100.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 7 [r7] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 7 [r7] 24 [cc]
;; live  kill	

Successors:  6 [50.0%]  (fallthru) 8 [50.0%] 
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  5 [50.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  7 [29.0%]  (fallthru) 8 [71.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 1450, maybe hot.
Predecessors:  6 [29.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

Successors:  8 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 8 , prev 7, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  5 [50.0%]  6 [71.0%]  7 [100.0%]  (fallthru)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 7 [r7] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 7 [r7] 24 [cc]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


Basic block 1 , prev 8, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  8 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(7){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_multiply_accumulate

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 7[r7] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={21d,27u} r1={11d,4u} r2={18d,18u,2d} r3={19d,22u} r4={2d,5u} r5={2d,4u} r6={3d,6u} r7={5d,8u} r12={7d} r13={3d,39u,2d} r14={8d,2u} r15={7d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={17d,16u} r25={2d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r36={7d} r37={7d} r38={7d} r39={7d} r40={7d} r41={7d} r42={7d} r43={7d} r44={7d} r45={7d} r46={7d} r47={7d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={7d} r101={7d} r102={7d} r103={7d} r104={7d} r105={7d} r106={7d} r107={7d} r108={7d} r109={7d} r110={7d} r111={7d} r112={7d} r113={7d} r114={7d} r115={7d} r116={7d} r117={7d} r118={7d} r119={7d} r120={7d} r121={7d} r122={7d} r123={7d} r124={7d} r125={7d} r126={7d} r127={7d} 
;;    total ref usage 1043{886d,151u,6e} in 81{74 regular + 7 call} insns.
(note 1 0 199 NOTE_INSN_DELETED)

(note 199 1 200 2 ( sd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 200 199 201 2 ( sn (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ sn ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 201 200 202 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 202 201 203 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 203 202 204 2 ( negate (expr_list:REG_DEP_TRUE (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
            (const_int 4 [0x4])) [0 negate+0 S4 A32])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 204 203 9 2 ( func (expr_list:REG_DEP_TRUE (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
            (const_int 8 [0x8])) [0 func+0 S4 A32])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 9 204 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 9 8 2 NOTE_INSN_DELETED)

(note 8 3 18 2 NOTE_INSN_FUNCTION_BEG)

(note 18 8 19 2 NOTE_INSN_DELETED)

(note 19 18 24 2 NOTE_INSN_DELETED)

(note 24 19 25 2 NOTE_INSN_DELETED)

(note 25 24 26 2 NOTE_INSN_DELETED)

(note 26 25 29 2 NOTE_INSN_DELETED)

(note 29 26 30 2 NOTE_INSN_DELETED)

(note 30 29 32 2 NOTE_INSN_DELETED)

(note 32 30 33 2 NOTE_INSN_DELETED)

(note 33 32 34 2 NOTE_INSN_DELETED)

(note 34 33 193 2 NOTE_INSN_DELETED)

(insn/f:TI 193 34 194 2 arch/arm/vfp/vfpsingle.c:896 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 7 r7)
            (expr_list:REG_DEAD (reg:SI 6 r6)
                (expr_list:REG_DEAD (reg:SI 5 r5)
                    (expr_list:REG_DEAD (reg:SI 4 r4)
                        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                    (set/f (reg/f:SI 13 sp)
                                        (plus:SI (reg/f:SI 13 sp)
                                            (const_int -20 [0xffffffffffffffec])))
                                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                        (reg:SI 4 r4))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 4 [0x4])) [0 S4 A32])
                                        (reg:SI 5 r5))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 8 [0x8])) [0 S4 A32])
                                        (reg:SI 6 r6))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 12 [0xc])) [0 S4 A32])
                                        (reg:SI 7 r7))
                                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                                (const_int 16 [0x10])) [0 S4 A32])
                                        (reg:SI 14 lr))
                                ])
                            (nil))))))))

(insn/f:TI 194 193 195 2 arch/arm/vfp/vfpsingle.c:896 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -36 [0xffffffffffffffdc]))) 4 {*arm_addsi3} (nil))

(note 195 194 2 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 2 195 11 2 arch/arm/vfp/vfpsingle.c:896 (set (reg/v:SI 5 r5 [orig:149 sd ] [149])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn 11 2 205 2 arch/arm/vfp/vfpsingle.c:901 (set (reg:SI 0 r0)
        (reg:SI 1 r1 [ sn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ sn ])
        (nil)))

(note 205 11 4 2 ( sd (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:149 sd ] [149])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 4 205 5 2 arch/arm/vfp/vfpsingle.c:896 (set (reg/v:SI 7 r7 [orig:151 m ] [151])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(insn 5 4 6 2 arch/arm/vfp/vfpsingle.c:896 (set (reg/v:SI 4 r4 [orig:152 fpscr ] [152])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(insn:TI 6 5 12 2 arch/arm/vfp/vfpsingle.c:896 (set (reg/v:SI 6 r6 [orig:153 negate ] [153])
        (mem/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 56 [0x38])) [0 negate+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 56 [0x38])) [0 negate+0 S4 A32])
        (nil)))

(call_insn 12 6 208 2 arch/arm/vfp/vfpsingle.c:901 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 208 12 207 2 ( fpscr (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:152 fpscr ] [152])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 207 208 206 2 ( m (expr_list:REG_DEP_TRUE (reg/v:SI 7 r7 [orig:151 m ] [151])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 206 207 20 2 ( sn (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 20 206 209 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 3 r3 [orig:142 D.5926 ] [142])
        (zero_extract:SI (reg/v:SI 0 r0 [orig:144 v ] [144])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(note 209 20 15 2 ( v (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:144 v ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 15 209 22 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 2 r2 [155])
        (and:SI (reg/v:SI 0 r0 [orig:144 v ] [144])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 22 15 210 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 0 r0 [159])
        (ashift:SI (reg/v:SI 0 r0 [orig:144 v ] [144])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(note 210 22 35 2 ( v (nil)) NOTE_INSN_VAR_LOCATION)

(insn 35 210 16 2 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 3 r3 [orig:142 D.5926 ] [142])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 3 r3 [orig:142 D.5926 ] [142])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn:TI 16 35 21 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 2 r2 [156])
        (lshiftrt:SI (reg:SI 2 r2 [155])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 21 16 23 2 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 vsn.exponent+0 S2 A64])
        (reg:HI 3 r3 [orig:142 D.5926 ] [142])) 176 {*movhi_insn_arch4} (nil))

(insn:TI 23 21 211 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 0 r0 [orig:143 significand ] [143])
        (lshiftrt:SI (reg:SI 0 r0 [159])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(note 211 23 17 2 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:143 significand ] [143])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 17 211 38 2 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 10 [0xa])) [0 vsn.sign+0 S2 A16])
        (reg:HI 2 r2 [156])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 2 r2 [156])
        (nil)))

(insn:TI 38 17 42 2 arch/arm/vfp/vfp.h:201 (cond_exec (ne (reg:CC_DNE 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 0 r0 [orig:143 significand ] [143])
            (ior:SI (reg/v:SI 0 r0 [orig:143 significand ] [143])
                (const_int 1073741824 [0x40000000])))) 2310 {neon_vornv2di+43} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (nil)))

(insn 42 38 41 2 arch/arm/vfp/vfpsingle.c:904 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:142 D.5926 ] [142])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:142 D.5926 ] [142])
        (nil)))

(insn:TI 41 42 43 2 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 0 r0 [orig:143 significand ] [143])) 167 {*arm_movsi_insn} (nil))

(jump_insn:TI 43 41 212 2 arch/arm/vfp/vfpsingle.c:904 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

(note 212 43 44 3 ( negate (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:153 negate ] [153])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 44 212 45 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 45 44 46 3 arch/arm/vfp/vfpsingle.c:904 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:143 significand ] [143])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:143 significand ] [143])
        (nil)))

(jump_insn:TI 46 45 47 3 arch/arm/vfp/vfpsingle.c:904 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  4 [29.0%]  (fallthru)
;; Succ edge  5 [71.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  3 [29.0%]  (fallthru)
(note 47 46 48 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 48 47 49 4 NOTE_INSN_DELETED)

(insn:TI 49 48 213 4 arch/arm/vfp/vfpsingle.c:905 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(note 213 49 50 4 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 50 213 214 4 arch/arm/vfp/vfpsingle.c:905 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 4 -> ( 5)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  5 [100.0%]  (fallthru)

(note 214 50 51 5 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:143 significand ] [143])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 3 2 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  use 	 7 [r7] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 7 [r7] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 7 [r7] 24 [cc]
;; live  kill	

;; Pred edge  3 [71.0%] 
;; Pred edge  2 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 51 214 52 5 252 "" [2 uses])

(note 52 51 57 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 57 52 58 5 NOTE_INSN_DELETED)

(note 58 57 63 5 NOTE_INSN_DELETED)

(note 63 58 64 5 NOTE_INSN_DELETED)

(note 64 63 65 5 NOTE_INSN_DELETED)

(note 65 64 68 5 NOTE_INSN_DELETED)

(note 68 65 69 5 NOTE_INSN_DELETED)

(note 69 68 71 5 NOTE_INSN_DELETED)

(note 71 69 72 5 NOTE_INSN_DELETED)

(note 72 71 73 5 NOTE_INSN_DELETED)

(note 73 72 61 5 NOTE_INSN_DELETED)

(insn:TI 61 73 59 5 arch/arm/vfp/vfp.h:199 (set (reg:SI 3 r3 [174])
        (ashift:SI (reg/v:SI 7 r7 [orig:151 m ] [151])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(insn 59 61 74 5 arch/arm/vfp/vfp.h:196 (set (reg:SI 2 r2 [orig:139 D.5941 ] [139])
        (zero_extract:SI (reg/v:SI 7 r7 [orig:151 m ] [151])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(insn:TI 74 59 54 5 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 2 r2 [orig:139 D.5941 ] [139])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 2 r2 [orig:139 D.5941 ] [139])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn 54 74 215 5 arch/arm/vfp/vfp.h:195 (set (reg:SI 7 r7 [170])
        (and:SI (reg/v:SI 7 r7 [orig:151 m ] [151])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(note 215 54 62 5 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 62 215 216 5 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 3 r3 [orig:140 significand ] [140])
        (lshiftrt:SI (reg:SI 3 r3 [174])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(note 216 62 60 5 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:140 significand ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 60 216 77 5 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (reg/f:SI 13 sp) [0 vsm.exponent+0 S2 A64])
        (reg:HI 2 r2 [orig:139 D.5941 ] [139])) 176 {*movhi_insn_arch4} (nil))

(insn:TI 77 60 81 5 arch/arm/vfp/vfp.h:201 (cond_exec (ne (reg:CC_DNE 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 3 r3 [orig:140 significand ] [140])
            (ior:SI (reg/v:SI 3 r3 [orig:140 significand ] [140])
                (const_int 1073741824 [0x40000000])))) 2310 {neon_vornv2di+43} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (nil)))

(insn 81 77 55 5 arch/arm/vfp/vfpsingle.c:908 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:139 D.5941 ] [139])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:139 D.5941 ] [139])
        (nil)))

(insn:TI 55 81 80 5 arch/arm/vfp/vfp.h:195 (set (reg:SI 7 r7 [171])
        (lshiftrt:SI (reg:SI 7 r7 [170])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 80 55 56 5 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 3 r3 [orig:140 significand ] [140])) 167 {*arm_movsi_insn} (nil))

(insn:TI 56 80 82 5 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 2 [0x2])) [0 vsm.sign+0 S2 A16])
        (reg:HI 7 r7 [171])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 7 r7 [171])
        (nil)))

(jump_insn 82 56 83 5 arch/arm/vfp/vfpsingle.c:908 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 90)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 83 82 84 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 84 83 85 6 arch/arm/vfp/vfpsingle.c:908 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:140 significand ] [140])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:140 significand ] [140])
        (nil)))

(jump_insn:TI 85 84 86 6 arch/arm/vfp/vfpsingle.c:908 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 90)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  7 [29.0%]  (fallthru)
;; Succ edge  8 [71.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  6 [29.0%]  (fallthru)
(note 86 85 87 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 87 86 88 7 NOTE_INSN_DELETED)

(insn:TI 88 87 217 7 arch/arm/vfp/vfpsingle.c:909 (set (reg:SI 0 r0)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(note 217 88 89 7 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 89 217 218 7 arch/arm/vfp/vfpsingle.c:909 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 218 89 219 7 ( significand (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 7 -> ( 8)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  8 [100.0%]  (fallthru)

(note 219 218 220 8 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:143 significand ] [143])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 220 219 90 8 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:140 significand ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 5 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 7 [r7] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 7 [r7] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  5 [50.0%] 
;; Pred edge  6 [71.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 90 220 91 8 254 "" [2 uses])

(note 91 90 92 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 92 91 93 8 NOTE_INSN_DELETED)

(note 93 92 94 8 NOTE_INSN_DELETED)

(note 94 93 101 8 NOTE_INSN_DELETED)

(note 101 94 116 8 NOTE_INSN_DELETED)

(note 116 101 117 8 NOTE_INSN_DELETED)

(note 117 116 120 8 NOTE_INSN_DELETED)

(note 120 117 121 8 NOTE_INSN_DELETED)

(note 121 120 126 8 NOTE_INSN_DELETED)

(note 126 121 127 8 NOTE_INSN_DELETED)

(note 127 126 128 8 NOTE_INSN_DELETED)

(note 128 127 131 8 NOTE_INSN_DELETED)

(note 131 128 132 8 NOTE_INSN_DELETED)

(note 132 131 134 8 NOTE_INSN_DELETED)

(note 134 132 135 8 NOTE_INSN_DELETED)

(note 135 134 136 8 NOTE_INSN_DELETED)

(note 136 135 144 8 NOTE_INSN_DELETED)

(note 144 136 154 8 NOTE_INSN_DELETED)

(note 154 144 155 8 NOTE_INSN_DELETED)

(note 155 154 161 8 NOTE_INSN_DELETED)

(note 161 155 97 8 NOTE_INSN_DELETED)

(insn:TI 97 161 98 8 arch/arm/vfp/vfpsingle.c:911 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 98 97 221 8 arch/arm/vfp/vfpsingle.c:911 (set (reg:SI 3 r3)
        (reg/v:SI 4 r4 [orig:152 fpscr ] [152])) 167 {*arm_movsi_insn} (nil))

(note 221 98 96 8 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 96 221 95 8 arch/arm/vfp/vfpsingle.c:911 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 95 96 222 8 arch/arm/vfp/vfpsingle.c:911 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(note 222 95 99 8 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 99 222 102 8 arch/arm/vfp/vfpsingle.c:911 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply") [flags 0x3] <function_decl 0x10b12380 vfp_single_multiply>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 102 99 107 8 arch/arm/vfp/vfpsingle.c:912 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 6 r6 [orig:153 negate ] [153])
                (const_int 1 [0x1])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn:TI 107 102 105 8 arch/arm/vfp/vfpsingle.c:913 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 3 r3 [192])
            (const_int -32768 [0xffffffffffff8000]))) 2345 {neon_vornv2di+78} (expr_list:REG_EQUIV (const_int -32768 [0xffffffffffff8000])
        (nil)))

(insn:TI 105 107 100 8 arch/arm/vfp/vfpsingle.c:913 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 2 r2 [orig:190 vsp.sign ] [190])
            (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                        (const_int 18 [0x12])) [0 vsp.sign+0 S2 A16])))) 2332 {neon_vornv2di+65} (nil))

(insn:TI 100 105 223 8 arch/arm/vfp/vfpsingle.c:911 (set (reg/v:SI 7 r7 [orig:145 exceptions ] [145])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(note 223 100 112 8 ( exceptions (expr_list:REG_DEP_TRUE (reg/v:SI 7 r7 [orig:145 exceptions ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 112 223 108 8 arch/arm/vfp/vfpsingle.c:915 (set (reg:SI 0 r0)
        (reg/v:SI 5 r5 [orig:149 sd ] [149])) 167 {*arm_movsi_insn} (nil))

(insn:TI 108 112 109 8 arch/arm/vfp/vfpsingle.c:913 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 3 r3 [191])
            (xor:SI (reg:SI 2 r2 [orig:190 vsp.sign ] [190])
                (reg:SI 3 r3 [192])))) 2315 {neon_vornv2di+48} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:190 vsp.sign ] [190])
        (expr_list:REG_EQUAL (xor:SI (reg:SI 2 r2 [orig:190 vsp.sign ] [190])
                (const_int -32768 [0xffffffffffff8000]))
            (nil))))

(insn 109 108 113 8 arch/arm/vfp/vfpsingle.c:913 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                    (const_int 18 [0x12])) [0 vsp.sign+0 S2 A16])
            (reg:HI 3 r3 [191]))) 2348 {neon_vornv2di+81} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_DEAD (reg:HI 3 r3 [191])
            (nil))))

(call_insn:TI 113 109 157 8 arch/arm/vfp/vfpsingle.c:915 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 157 113 122 8 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn:TI 122 157 224 8 arch/arm/vfp/vfp.h:196 (set (reg:SI 3 r3 [orig:136 D.5958 ] [136])
        (zero_extract:SI (reg/v:SI 0 r0 [orig:133 v.840 ] [133])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(note 224 122 189 8 ( v (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:133 v.840 ] [133])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 189 224 124 8 arch/arm/vfp/vfp.h:195 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:133 v.840 ] [133])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 124 189 225 8 arch/arm/vfp/vfp.h:199 (set (reg:SI 0 r0 [197])
        (ashift:SI (reg/v:SI 0 r0 [orig:133 v.840 ] [133])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(note 225 124 190 8 ( v (nil)) NOTE_INSN_VAR_LOCATION)

(insn 190 225 191 8 arch/arm/vfp/vfp.h:195 (cond_exec (lt:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 2 r2 [orig:135 D.5961 ] [135])
            (const_int 32768 [0x8000]))) 2345 {neon_vornv2di+78} (nil))

(insn:TI 191 190 137 8 arch/arm/vfp/vfp.h:195 (cond_exec (ge (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 2 r2 [orig:135 D.5961 ] [135])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 137 191 125 8 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 3 r3 [orig:136 D.5958 ] [136])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 3 r3 [orig:136 D.5958 ] [136])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn:TI 125 137 226 8 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 0 r0 [orig:137 significand ] [137])
        (lshiftrt:SI (reg:SI 0 r0 [197])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(note 226 125 123 8 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:137 significand ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 123 226 140 8 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 vsn.exponent+0 S2 A64])
        (reg:HI 3 r3 [orig:136 D.5958 ] [136])) 176 {*movhi_insn_arch4} (nil))

(insn:TI 140 123 145 8 arch/arm/vfp/vfp.h:201 (cond_exec (ne (reg:CC_DNE 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 0 r0 [orig:137 significand ] [137])
            (ior:SI (reg/v:SI 0 r0 [orig:137 significand ] [137])
                (const_int 1073741824 [0x40000000])))) 2310 {neon_vornv2di+43} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (nil)))

(insn 145 140 153 8 arch/arm/vfp/vfpsingle.c:918 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 6 r6 [orig:153 negate ] [153])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 6 r6 [orig:153 negate ] [153])
        (nil)))

(insn:TI 153 145 227 8 arch/arm/vfp/vfpsingle.c:921 (set (reg/f:SI 6 r6 [210])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 24 [0x18]))) 4 {*arm_addsi3} (expr_list:REG_EQUIV (plus:SI (reg/f:SI 13 sp)
            (const_int 24 [0x18]))
        (nil)))

(note 227 153 119 8 ( negate (expr_list:REG_DEP_TRUE (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
            (const_int -4 [0xfffffffffffffffc])) [0 negate+0 S4 A32])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 119 227 148 8 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 10 [0xa])) [0 vsn.sign+0 S2 A16])
        (reg:HI 2 r2 [orig:135 D.5961 ] [135])) 176 {*movhi_insn_arch4} (nil))

(insn:TI 148 119 143 8 arch/arm/vfp/vfpsingle.c:919 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 3 r3 [209])
            (const_int -32768 [0xffffffffffff8000]))) 2345 {neon_vornv2di+78} (expr_list:REG_EQUIV (const_int -32768 [0xffffffffffff8000])
        (nil)))

(insn:TI 143 148 156 8 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 0 r0 [orig:137 significand ] [137])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:137 significand ] [137])
        (nil)))

(insn 156 143 228 8 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 0 r0)
        (reg/f:SI 6 r6 [210])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))

(note 228 156 149 8 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 149 228 159 8 arch/arm/vfp/vfpsingle.c:919 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 2 r2 [208])
            (xor:SI (reg:SI 2 r2 [orig:135 D.5961 ] [135])
                (reg:SI 3 r3 [209])))) 2315 {neon_vornv2di+48} (expr_list:REG_DEAD (reg:SI 3 r3 [209])
        (expr_list:REG_EQUAL (xor:SI (reg:SI 2 r2 [orig:135 D.5961 ] [135])
                (const_int -32768 [0xffffffffffff8000]))
            (nil))))

(insn 159 149 150 8 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 3 r3)
        (reg/v:SI 4 r4 [orig:152 fpscr ] [152])) 167 {*arm_movsi_insn} (nil))

(insn:TI 150 159 158 8 arch/arm/vfp/vfpsingle.c:919 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                    (const_int 10 [0xa])) [0 vsn.sign+0 S2 A16])
            (reg:HI 2 r2 [208]))) 2348 {neon_vornv2di+81} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_DEAD (reg:HI 2 r2 [208])
            (nil))))

(insn 158 150 160 8 arch/arm/vfp/vfpsingle.c:921 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(call_insn:TI 160 158 165 8 arch/arm/vfp/vfpsingle.c:921 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_add") [flags 0x3] <function_decl 0x10b12280 vfp_single_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 165 160 166 8 arch/arm/vfp/vfpsingle.c:923 (set (reg:SI 1 r1)
        (reg/f:SI 6 r6 [210])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))

(insn:TI 166 165 163 8 arch/arm/vfp/vfpsingle.c:923 (set (reg:SI 2 r2)
        (reg/v:SI 4 r4 [orig:152 fpscr ] [152])) 167 {*arm_movsi_insn} (nil))

(insn:TI 163 166 164 8 arch/arm/vfp/vfpsingle.c:923 (set (reg:SI 3 r3 [214])
        (ior:SI (reg:SI 0 r0)
            (reg/v:SI 7 r7 [orig:145 exceptions ] [145]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 164 163 168 8 arch/arm/vfp/vfpsingle.c:923 (set (reg:SI 0 r0)
        (reg/v:SI 5 r5 [orig:149 sd ] [149])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 168 164 180 8 arch/arm/vfp/vfpsingle.c:923 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 180 168 196 8 arch/arm/vfp/vfpsingle.c:924 (use (reg/i:SI 0 r0)) -1 (nil))

(note 196 180 197 8 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 197 196 198 8 arch/arm/vfp/vfpsingle.c:924 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 8 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 198 197 186)

(note 186 198 187 NOTE_INSN_DELETED)

(note 187 186 0 NOTE_INSN_DELETED)


;; Function vfp_single_fnmsc (vfp_single_fnmsc)[0:179]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sd+0
Reg 1: sn+0
Reg 2: m+0
Reg 3: fpscr+0
Variables:
  name: sd
    offset 0
      (reg:SI 0 r0 [ sd ])
  name: sn
    offset 0
      (reg:SI 1 r1 [ sn ])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 16


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 12 [ip] 13 [sp]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_fnmsc

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 12[ip] 13[sp] 14[lr]
;;  ref usage 	r0={2d,4u} r1={2d,2u} r2={2d,2u} r3={2d,1u} r12={3d,2u} r13={2d,6u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 145{126d,19u,0e} in 8{7 regular + 1 call} insns.
(note 1 0 41 NOTE_INSN_DELETED)

(note 41 1 42 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 42 41 43 2 ( sd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 43 42 44 2 ( sn (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ sn ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 44 43 7 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 12 [ip] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 44 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 36 2 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 36 6 47 2 arch/arm/vfp/vfpsingle.c:958 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 0 r0)
                    ] 2))
            (use (reg:SI 1 r1))
            (use (reg:SI 2 r2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 0 r0))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 1 r1))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 8 [0x8])) [0 S4 A32])
                        (reg:SI 2 r2))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 12 [0xc])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 47 36 46 2 ( sd (nil)) NOTE_INSN_VAR_LOCATION)

(note 46 47 45 2 ( sn (nil)) NOTE_INSN_VAR_LOCATION)

(note 45 46 37 2 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(note 37 45 9 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 9 37 10 2 arch/arm/vfp/vfpsingle.c:959 (set (reg:SI 12 ip [139])
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))

(insn:TI 10 9 34 2 arch/arm/vfp/vfpsingle.c:959 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip [139])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [139])
        (expr_list:REG_EQUAL (const_int 3 [0x3])
            (nil))))

(insn:TI 34 10 12 2 arch/arm/vfp/vfpsingle.c:959 (set (reg/f:SI 12 ip [140])
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10d847e0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10d847e0>)
        (nil)))

(insn:TI 12 34 17 2 arch/arm/vfp/vfpsingle.c:959 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 12 ip [140])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 12 ip [140])
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10d847e0>)
            (nil))))

(call_insn 17 12 48 2 arch/arm/vfp/vfpsingle.c:959 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 48 17 29 2 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(insn 29 48 38 2 arch/arm/vfp/vfpsingle.c:960 (use (reg/i:SI 0 r0)) -1 (nil))

(note 38 29 39 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 39 38 40 2 arch/arm/vfp/vfpsingle.c:960 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 40 39 33)

(note 33 40 35 NOTE_INSN_DELETED)

(note 35 33 0 NOTE_INSN_DELETED)


;; Function vfp_single_fnmac (vfp_single_fnmac)[0:177]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sd+0
Reg 1: sn+0
Reg 2: m+0
Reg 3: fpscr+0
Variables:
  name: sd
    offset 0
      (reg:SI 0 r0 [ sd ])
  name: sn
    offset 0
      (reg:SI 1 r1 [ sn ])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 16


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 12 [ip] 13 [sp]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_fnmac

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 12[ip] 13[sp] 14[lr]
;;  ref usage 	r0={2d,4u} r1={2d,2u} r2={2d,2u} r3={2d,1u} r12={3d,2u} r13={2d,6u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 145{126d,19u,0e} in 8{7 regular + 1 call} insns.
(note 1 0 41 NOTE_INSN_DELETED)

(note 41 1 42 2 ( sd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 42 41 43 2 ( sn (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ sn ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 43 42 44 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 44 43 7 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 12 [ip] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 44 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 36 2 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 36 6 47 2 arch/arm/vfp/vfpsingle.c:942 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 0 r0)
                    ] 2))
            (use (reg:SI 1 r1))
            (use (reg:SI 2 r2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 0 r0))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 1 r1))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 8 [0x8])) [0 S4 A32])
                        (reg:SI 2 r2))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 12 [0xc])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 47 36 46 2 ( sd (nil)) NOTE_INSN_VAR_LOCATION)

(note 46 47 45 2 ( sn (nil)) NOTE_INSN_VAR_LOCATION)

(note 45 46 37 2 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(note 37 45 9 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 9 37 10 2 arch/arm/vfp/vfpsingle.c:943 (set (reg:SI 12 ip [139])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))

(insn:TI 10 9 34 2 arch/arm/vfp/vfpsingle.c:943 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip [139])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [139])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))

(insn:TI 34 10 12 2 arch/arm/vfp/vfpsingle.c:943 (set (reg/f:SI 12 ip [140])
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x10d89740>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x10d89740>)
        (nil)))

(insn:TI 12 34 17 2 arch/arm/vfp/vfpsingle.c:943 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 12 ip [140])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 12 ip [140])
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x10d89740>)
            (nil))))

(call_insn 17 12 48 2 arch/arm/vfp/vfpsingle.c:943 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 48 17 29 2 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(insn 29 48 38 2 arch/arm/vfp/vfpsingle.c:944 (use (reg/i:SI 0 r0)) -1 (nil))

(note 38 29 39 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 39 38 40 2 arch/arm/vfp/vfpsingle.c:944 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 40 39 33)

(note 33 40 35 NOTE_INSN_DELETED)

(note 35 33 0 NOTE_INSN_DELETED)


;; Function vfp_single_fmsc (vfp_single_fmsc)[0:178]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sd+0
Reg 1: sn+0
Reg 2: m+0
Reg 3: fpscr+0
Variables:
  name: sd
    offset 0
      (reg:SI 0 r0 [ sd ])
  name: sn
    offset 0
      (reg:SI 1 r1 [ sn ])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 16


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 12 [ip] 13 [sp]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_fmsc

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 12[ip] 13[sp] 14[lr]
;;  ref usage 	r0={2d,4u} r1={2d,2u} r2={2d,2u} r3={2d,1u} r12={3d,2u} r13={2d,6u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 145{126d,19u,0e} in 8{7 regular + 1 call} insns.
(note 1 0 41 NOTE_INSN_DELETED)

(note 41 1 42 2 ( sd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 42 41 43 2 ( sn (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ sn ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 43 42 44 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 44 43 7 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 12 [ip] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 44 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 36 2 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 36 6 47 2 arch/arm/vfp/vfpsingle.c:950 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 0 r0)
                    ] 2))
            (use (reg:SI 1 r1))
            (use (reg:SI 2 r2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 0 r0))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 1 r1))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 8 [0x8])) [0 S4 A32])
                        (reg:SI 2 r2))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 12 [0xc])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 47 36 46 2 ( sd (nil)) NOTE_INSN_VAR_LOCATION)

(note 46 47 45 2 ( sn (nil)) NOTE_INSN_VAR_LOCATION)

(note 45 46 37 2 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(note 37 45 9 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 9 37 10 2 arch/arm/vfp/vfpsingle.c:951 (set (reg:SI 12 ip [139])
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))

(insn:TI 10 9 34 2 arch/arm/vfp/vfpsingle.c:951 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip [139])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [139])
        (expr_list:REG_EQUAL (const_int 2 [0x2])
            (nil))))

(insn:TI 34 10 12 2 arch/arm/vfp/vfpsingle.c:951 (set (reg/f:SI 12 ip [140])
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10d896c0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10d896c0>)
        (nil)))

(insn:TI 12 34 17 2 arch/arm/vfp/vfpsingle.c:951 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 12 ip [140])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 12 ip [140])
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10d896c0>)
            (nil))))

(call_insn 17 12 48 2 arch/arm/vfp/vfpsingle.c:951 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 48 17 29 2 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(insn 29 48 38 2 arch/arm/vfp/vfpsingle.c:952 (use (reg/i:SI 0 r0)) -1 (nil))

(note 38 29 39 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 39 38 40 2 arch/arm/vfp/vfpsingle.c:952 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 40 39 33)

(note 33 40 35 NOTE_INSN_DELETED)

(note 35 33 0 NOTE_INSN_DELETED)


;; Function vfp_single_fmac (vfp_single_fmac)[0:176]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sd+0
Reg 1: sn+0
Reg 2: m+0
Reg 3: fpscr+0
Variables:
  name: sn
    offset 0
      (reg:SI 1 r1 [ sn ])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: sd
    offset 0
      (reg:SI 0 r0 [ sd ])

OUT:
Stack adjustment: 16


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 12 [ip] 13 [sp]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_fmac

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 12[ip] 13[sp] 14[lr]
;;  ref usage 	r0={2d,4u} r1={2d,2u} r2={2d,2u} r3={2d,1u} r12={3d,2u} r13={2d,6u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 145{126d,19u,0e} in 8{7 regular + 1 call} insns.
(note 1 0 41 NOTE_INSN_DELETED)

(note 41 1 42 2 ( sn (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ sn ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 42 41 43 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 43 42 44 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 44 43 7 2 ( sd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 12 [ip] 13 [sp]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 44 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 36 2 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 36 6 47 2 arch/arm/vfp/vfpsingle.c:934 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 0 r0)
                    ] 2))
            (use (reg:SI 1 r1))
            (use (reg:SI 2 r2))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                    (set/f (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0])))
                    (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                        (reg:SI 0 r0))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 4 [0x4])) [0 S4 A32])
                        (reg:SI 1 r1))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 8 [0x8])) [0 S4 A32])
                        (reg:SI 2 r2))
                    (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                (const_int 12 [0xc])) [0 S4 A32])
                        (reg:SI 14 lr))
                ])
            (nil))))

(note 47 36 46 2 ( sd (nil)) NOTE_INSN_VAR_LOCATION)

(note 46 47 45 2 ( sn (nil)) NOTE_INSN_VAR_LOCATION)

(note 45 46 37 2 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(note 37 45 9 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 9 37 10 2 arch/arm/vfp/vfpsingle.c:935 (set (reg:SI 12 ip [139])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn:TI 10 9 34 2 arch/arm/vfp/vfpsingle.c:935 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 12 ip [139])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [139])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn:TI 34 10 12 2 arch/arm/vfp/vfpsingle.c:935 (set (reg/f:SI 12 ip [140])
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10d906e0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10d906e0>)
        (nil)))

(insn:TI 12 34 17 2 arch/arm/vfp/vfpsingle.c:935 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 12 ip [140])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 12 ip [140])
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10d906e0>)
            (nil))))

(call_insn 17 12 48 2 arch/arm/vfp/vfpsingle.c:935 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_multiply_accumulate") [flags 0x3] <function_decl 0x10b12480 vfp_single_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 48 17 29 2 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(insn 29 48 38 2 arch/arm/vfp/vfpsingle.c:936 (use (reg/i:SI 0 r0)) -1 (nil))

(note 38 29 39 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 39 38 40 2 arch/arm/vfp/vfpsingle.c:936 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 40 39 33)

(note 33 40 35 NOTE_INSN_DELETED)

(note 35 33 0 NOTE_INSN_DELETED)


;; Function vfp_single_fadd (vfp_single_fadd)[0:182]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sd+0
Reg 1: sn+0
Reg 2: m+0
Reg 3: fpscr+0
Variables:
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: sd
    offset 0
      (reg:SI 0 r0 [ sd ])
  name: sn
    offset 0
      (reg:SI 1 r1 [ sn ])

OUT:
Stack adjustment: 40
Reg 0: significand+0
Reg 4: fpscr+0
Reg 5: m+0
Reg 6: sd+0
Variables:
  name: m
    offset 0
      (reg/v:SI 5 r5 [orig:145 m ] [145])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])


Basic block 3:
IN:
Stack adjustment: 40
Reg 0: significand+0
Reg 4: fpscr+0
Reg 5: m+0
Reg 6: sd+0
Variables:
  name: m
    offset 0
      (reg/v:SI 5 r5 [orig:145 m ] [145])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])

OUT:
Stack adjustment: 40
Reg 0: significand+0
Reg 4: fpscr+0
Reg 5: m+0
Reg 6: sd+0
Variables:
  name: m
    offset 0
      (reg/v:SI 5 r5 [orig:145 m ] [145])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])


Basic block 4:
IN:
Stack adjustment: 40
Reg 0: significand+0
Reg 4: fpscr+0
Reg 5: m+0
Reg 6: sd+0
Variables:
  name: m
    offset 0
      (reg/v:SI 5 r5 [orig:145 m ] [145])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])

OUT:
Stack adjustment: 40
Reg 4: fpscr+0
Reg 5: m+0
Reg 6: sd+0
Variables:
  name: m
    offset 0
      (reg/v:SI 5 r5 [orig:145 m ] [145])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])


Basic block 5:
IN:
Stack adjustment: 40
Reg 0: significand+0
Reg 4: fpscr+0
Reg 5: m+0
Reg 6: sd+0
Variables:
  name: m
    offset 0
      (reg/v:SI 5 r5 [orig:145 m ] [145])
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])

OUT:
Stack adjustment: 40
Reg 0: significand+0
Reg 3: significand+0
Reg 4: fpscr+0
Reg 6: sd+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:135 significand ] [135])


Basic block 6:
IN:
Stack adjustment: 40
Reg 0: significand+0
Reg 3: significand+0
Reg 4: fpscr+0
Reg 6: sd+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:135 significand ] [135])

OUT:
Stack adjustment: 40
Reg 0: significand+0
Reg 3: significand+0
Reg 4: fpscr+0
Reg 6: sd+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:135 significand ] [135])


Basic block 7:
IN:
Stack adjustment: 40
Reg 0: significand+0
Reg 3: significand+0
Reg 4: fpscr+0
Reg 6: sd+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:135 significand ] [135])

OUT:
Stack adjustment: 40
Reg 4: fpscr+0
Reg 6: sd+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])


Basic block 8:
IN:
Stack adjustment: 40
Reg 0: significand+0
Reg 3: significand+0
Reg 4: fpscr+0
Reg 6: sd+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])
  name: significand
    offset 0
      (reg/v:SI 0 r0 [orig:138 significand ] [138])
  name: significand
    offset 0
      (reg/v:SI 3 r3 [orig:135 significand ] [135])

OUT:
Stack adjustment: 40
Reg 4: fpscr+0
Reg 6: sd+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 4 r4 [orig:146 fpscr ] [146])
  name: sd
    offset 0
      (reg/v:SI 6 r6 [orig:143 sd ] [143])


9 basic blocks, 12 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

Successors:  3 [50.0%]  (fallthru) 5 [50.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  2 [50.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  4 [29.0%]  (fallthru) 5 [71.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 1450, maybe hot.
Predecessors:  3 [29.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

Successors:  5 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  3 [71.0%]  2 [50.0%]  4 [100.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 5 [r5] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 5 [r5] 24 [cc]
;; live  kill	

Successors:  6 [61.0%]  (fallthru) 8 [39.0%] 
;; lr  out 	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 6 [r6] 13 [sp]


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 6100, maybe hot.
Predecessors:  5 [61.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  7 [39.0%]  (fallthru) 8 [61.0%] 
;; lr  out 	 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 13 [sp]


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 2378, maybe hot.
Predecessors:  6 [39.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

Successors:  8 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 13 [sp]


Basic block 8 , prev 7, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  5 [39.0%]  6 [61.0%]  7 [100.0%]  (fallthru)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5]
;; live  kill	 14 [lr]

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 1 , prev 8, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  8 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_fadd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={14d,17u} r1={8d,3u} r2={11d,9u} r3={12d,12u} r4={2d,4u} r5={5d,9u} r6={2d,3u} r12={5d} r13={3d,27u,1d} r14={6d,2u} r15={5d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={11d,6u} r25={2d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={5d} r101={5d} r102={5d} r103={5d} r104={5d} r105={5d} r106={5d} r107={5d} r108={5d} r109={5d} r110={5d} r111={5d} r112={5d} r113={5d} r114={5d} r115={5d} r116={5d} r117={5d} r118={5d} r119={5d} r120={5d} r121={5d} r122={5d} r123={5d} r124={5d} r125={5d} r126={5d} r127={5d} 
;;    total ref usage 724{629d,92u,3e} in 52{47 regular + 5 call} insns.
(note 1 0 128 NOTE_INSN_DELETED)

(note 128 1 129 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 129 128 130 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 130 129 131 2 ( sd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 131 130 7 2 ( sn (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ sn ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 131 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 7 6 2 NOTE_INSN_DELETED)

(note 6 3 16 2 NOTE_INSN_FUNCTION_BEG)

(note 16 6 17 2 NOTE_INSN_DELETED)

(note 17 16 22 2 NOTE_INSN_DELETED)

(note 22 17 23 2 NOTE_INSN_DELETED)

(note 23 22 24 2 NOTE_INSN_DELETED)

(note 24 23 27 2 NOTE_INSN_DELETED)

(note 27 24 28 2 NOTE_INSN_DELETED)

(note 28 27 30 2 NOTE_INSN_DELETED)

(note 30 28 31 2 NOTE_INSN_DELETED)

(note 31 30 32 2 NOTE_INSN_DELETED)

(note 32 31 122 2 NOTE_INSN_DELETED)

(insn/f:TI 122 32 2 2 arch/arm/vfp/vfpsingle.c:1013 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 6 r6)
            (expr_list:REG_DEAD (reg:SI 5 r5)
                (expr_list:REG_DEAD (reg:SI 4 r4)
                    (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                (set/f (reg/f:SI 13 sp)
                                    (plus:SI (reg/f:SI 13 sp)
                                        (const_int -16 [0xfffffffffffffff0])))
                                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                    (reg:SI 4 r4))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 4 [0x4])) [0 S4 A32])
                                    (reg:SI 5 r5))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 8 [0x8])) [0 S4 A32])
                                    (reg:SI 6 r6))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 12 [0xc])) [0 S4 A32])
                                    (reg:SI 14 lr))
                            ])
                        (nil)))))))

(insn:TI 2 122 123 2 arch/arm/vfp/vfpsingle.c:1013 (set (reg/v:SI 6 r6 [orig:143 sd ] [143])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ sd ])
        (nil)))

(insn/f:TI 123 2 124 2 arch/arm/vfp/vfpsingle.c:1013 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -24 [0xffffffffffffffe8]))) 4 {*arm_addsi3} (nil))

(note 124 123 9 2 NOTE_INSN_PROLOGUE_END)

(insn 9 124 132 2 arch/arm/vfp/vfpsingle.c:1016 (set (reg:SI 0 r0)
        (reg:SI 1 r1 [ sn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ sn ])
        (nil)))

(note 132 9 4 2 ( sd (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:143 sd ] [143])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 4 132 5 2 arch/arm/vfp/vfpsingle.c:1013 (set (reg/v:SI 5 r5 [orig:145 m ] [145])
        (reg:SI 2 r2 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ m ])
        (nil)))

(insn 5 4 10 2 arch/arm/vfp/vfpsingle.c:1013 (set (reg/v:SI 4 r4 [orig:146 fpscr ] [146])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(call_insn:TI 10 5 135 2 arch/arm/vfp/vfpsingle.c:1016 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 135 10 134 2 ( sn (nil)) NOTE_INSN_VAR_LOCATION)

(note 134 135 133 2 ( fpscr (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:146 fpscr ] [146])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 133 134 18 2 ( m (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:145 m ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 18 133 136 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 3 r3 [orig:137 D.5975 ] [137])
        (zero_extract:SI (reg/v:SI 0 r0 [orig:139 n ] [139])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(note 136 18 13 2 ( n (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:139 n ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 13 136 20 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 2 r2 [147])
        (and:SI (reg/v:SI 0 r0 [orig:139 n ] [139])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 20 13 137 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 0 r0 [151])
        (ashift:SI (reg/v:SI 0 r0 [orig:139 n ] [139])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(note 137 20 33 2 ( n (nil)) NOTE_INSN_VAR_LOCATION)

(insn 33 137 14 2 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 3 r3 [orig:137 D.5975 ] [137])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 3 r3 [orig:137 D.5975 ] [137])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn:TI 14 33 19 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 2 r2 [148])
        (lshiftrt:SI (reg:SI 2 r2 [147])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 19 14 21 2 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 vsn.exponent+0 S2 A64])
        (reg:HI 3 r3 [orig:137 D.5975 ] [137])) 176 {*movhi_insn_arch4} (nil))

(insn:TI 21 19 138 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 0 r0 [orig:138 significand ] [138])
        (lshiftrt:SI (reg:SI 0 r0 [151])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(note 138 21 15 2 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:138 significand ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 15 138 36 2 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 10 [0xa])) [0 vsn.sign+0 S2 A16])
        (reg:HI 2 r2 [148])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 2 r2 [148])
        (nil)))

(insn:TI 36 15 40 2 arch/arm/vfp/vfp.h:201 (cond_exec (ne (reg:CC_DNE 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 0 r0 [orig:138 significand ] [138])
            (ior:SI (reg/v:SI 0 r0 [orig:138 significand ] [138])
                (const_int 1073741824 [0x40000000])))) 2310 {neon_vornv2di+43} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (nil)))

(insn 40 36 39 2 arch/arm/vfp/vfpsingle.c:1024 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:137 D.5975 ] [137])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:137 D.5975 ] [137])
        (nil)))

(insn:TI 39 40 41 2 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [0 vsn.significand+0 S4 A32])
        (reg/v:SI 0 r0 [orig:138 significand ] [138])) 167 {*arm_movsi_insn} (nil))

(jump_insn:TI 41 39 42 2 arch/arm/vfp/vfpsingle.c:1024 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 42 41 43 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 43 42 44 3 arch/arm/vfp/vfpsingle.c:1024 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 0 r0 [orig:138 significand ] [138])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 0 r0 [orig:138 significand ] [138])
        (nil)))

(jump_insn:TI 44 43 45 3 arch/arm/vfp/vfpsingle.c:1024 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  4 [29.0%]  (fallthru)
;; Succ edge  5 [71.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  3 [29.0%]  (fallthru)
(note 45 44 46 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 46 45 47 4 NOTE_INSN_DELETED)

(insn:TI 47 46 139 4 arch/arm/vfp/vfpsingle.c:1025 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(note 139 47 48 4 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 48 139 140 4 arch/arm/vfp/vfpsingle.c:1025 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 4 -> ( 5)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  5 [100.0%]  (fallthru)

(note 140 48 49 5 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:138 significand ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 3 2 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 5 [r5] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  3 [71.0%] 
;; Pred edge  2 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 49 140 50 5 279 "" [2 uses])

(note 50 49 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 55 50 56 5 NOTE_INSN_DELETED)

(note 56 55 61 5 NOTE_INSN_DELETED)

(note 61 56 62 5 NOTE_INSN_DELETED)

(note 62 61 63 5 NOTE_INSN_DELETED)

(note 63 62 66 5 NOTE_INSN_DELETED)

(note 66 63 67 5 NOTE_INSN_DELETED)

(note 67 66 69 5 NOTE_INSN_DELETED)

(note 69 67 70 5 NOTE_INSN_DELETED)

(note 70 69 71 5 NOTE_INSN_DELETED)

(note 71 70 59 5 NOTE_INSN_DELETED)

(insn:TI 59 71 57 5 arch/arm/vfp/vfp.h:199 (set (reg:SI 3 r3 [166])
        (ashift:SI (reg/v:SI 5 r5 [orig:145 m ] [145])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(insn 57 59 72 5 arch/arm/vfp/vfp.h:196 (set (reg:SI 2 r2 [orig:134 D.5990 ] [134])
        (zero_extract:SI (reg/v:SI 5 r5 [orig:145 m ] [145])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(insn:TI 72 57 52 5 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 2 r2 [orig:134 D.5990 ] [134])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 2 r2 [orig:134 D.5990 ] [134])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn 52 72 141 5 arch/arm/vfp/vfp.h:195 (set (reg:SI 5 r5 [162])
        (and:SI (reg/v:SI 5 r5 [orig:145 m ] [145])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(note 141 52 60 5 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 60 141 142 5 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 3 r3 [orig:135 significand ] [135])
        (lshiftrt:SI (reg:SI 3 r3 [166])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(note 142 60 58 5 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:135 significand ] [135])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 58 142 75 5 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (reg/f:SI 13 sp) [0 vsm.exponent+0 S2 A64])
        (reg:HI 2 r2 [orig:134 D.5990 ] [134])) 176 {*movhi_insn_arch4} (nil))

(insn:TI 75 58 79 5 arch/arm/vfp/vfp.h:201 (cond_exec (ne (reg:CC_DNE 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 3 r3 [orig:135 significand ] [135])
            (ior:SI (reg/v:SI 3 r3 [orig:135 significand ] [135])
                (const_int 1073741824 [0x40000000])))) 2310 {neon_vornv2di+43} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (nil)))

(insn 79 75 53 5 arch/arm/vfp/vfpsingle.c:1028 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:134 D.5990 ] [134])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:134 D.5990 ] [134])
        (nil)))

(insn:TI 53 79 78 5 arch/arm/vfp/vfp.h:195 (set (reg:SI 5 r5 [163])
        (lshiftrt:SI (reg:SI 5 r5 [162])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 78 53 54 5 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 3 r3 [orig:135 significand ] [135])) 167 {*arm_movsi_insn} (nil))

(insn:TI 54 78 80 5 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 2 [0x2])) [0 vsm.sign+0 S2 A16])
        (reg:HI 5 r5 [163])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 5 r5 [163])
        (nil)))

(jump_insn 80 54 81 5 arch/arm/vfp/vfpsingle.c:1028 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 3 [r3] 4 [r4] 6 [r6] 13 [sp]


;; Succ edge  6 [61.0%]  (fallthru)
;; Succ edge  8 [39.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 3 [r3] 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  5 [61.0%]  (fallthru)
(note 81 80 82 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 82 81 83 6 arch/arm/vfp/vfpsingle.c:1028 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 3 r3 [orig:135 significand ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 3 r3 [orig:135 significand ] [135])
        (nil)))

(jump_insn:TI 83 82 84 6 arch/arm/vfp/vfpsingle.c:1028 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 13 [sp]


;; Succ edge  7 [39.0%]  (fallthru)
;; Succ edge  8 [61.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  6 [39.0%]  (fallthru)
(note 84 83 85 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 85 84 86 7 NOTE_INSN_DELETED)

(insn:TI 86 85 143 7 arch/arm/vfp/vfpsingle.c:1029 (set (reg:SI 0 r0)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(note 143 86 87 7 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 87 143 144 7 arch/arm/vfp/vfpsingle.c:1029 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 144 87 145 7 ( significand (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 7 -> ( 8)
;; lr  out 	 4 [r4] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 13 [sp]


;; Succ edge  8 [100.0%]  (fallthru)

(note 145 144 146 8 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 0 r0 [orig:138 significand ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 146 145 88 8 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:135 significand ] [135])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 5 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5]
;; live  kill	 14 [lr]

;; Pred edge  5 [39.0%] 
;; Pred edge  6 [61.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 88 146 89 8 281 "" [2 uses])

(note 89 88 91 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 91 89 92 8 NOTE_INSN_DELETED)

(note 92 91 90 8 NOTE_INSN_DELETED)

(insn:TI 90 92 94 8 arch/arm/vfp/vfpsingle.c:1031 (set (reg/f:SI 5 r5 [177])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUIV (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))
        (nil)))

(insn 94 90 95 8 arch/arm/vfp/vfpsingle.c:1031 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn:TI 95 94 96 8 arch/arm/vfp/vfpsingle.c:1031 (set (reg:SI 2 r2)
        (reg/f:SI 13 sp)) 167 {*arm_movsi_insn} (nil))

(insn 96 95 147 8 arch/arm/vfp/vfpsingle.c:1031 (set (reg:SI 3 r3)
        (reg/v:SI 4 r4 [orig:146 fpscr ] [146])) 167 {*arm_movsi_insn} (nil))

(note 147 96 93 8 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 93 147 148 8 arch/arm/vfp/vfpsingle.c:1031 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [177])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))

(note 148 93 97 8 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 97 148 101 8 arch/arm/vfp/vfpsingle.c:1031 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_add") [flags 0x3] <function_decl 0x10b12280 vfp_single_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 101 97 102 8 arch/arm/vfp/vfpsingle.c:1033 (set (reg:SI 1 r1)
        (reg/f:SI 5 r5 [177])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))
        (nil)))

(insn:TI 102 101 98 8 arch/arm/vfp/vfpsingle.c:1033 (set (reg:SI 2 r2)
        (reg/v:SI 4 r4 [orig:146 fpscr ] [146])) 167 {*arm_movsi_insn} (nil))

(insn:TI 98 102 149 8 arch/arm/vfp/vfpsingle.c:1031 (set (reg/v:SI 3 r3 [orig:140 exceptions ] [140])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(note 149 98 100 8 ( exceptions (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:140 exceptions ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 100 149 104 8 arch/arm/vfp/vfpsingle.c:1033 (set (reg:SI 0 r0)
        (reg/v:SI 6 r6 [orig:143 sd ] [143])) 167 {*arm_movsi_insn} (nil))

(call_insn:TI 104 100 150 8 arch/arm/vfp/vfpsingle.c:1033 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 150 104 116 8 ( exceptions (nil)) NOTE_INSN_VAR_LOCATION)

(insn 116 150 125 8 arch/arm/vfp/vfpsingle.c:1034 (use (reg/i:SI 0 r0)) -1 (nil))

(note 125 116 126 8 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 126 125 127 8 arch/arm/vfp/vfpsingle.c:1034 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 8 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 127 126 120)

(note 120 127 121 NOTE_INSN_DELETED)

(note 121 120 0 NOTE_INSN_DELETED)


;; Function vfp_single_fsub (vfp_single_fsub)[0:183]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sd+0
Reg 1: sn+0
Reg 2: m+0
Reg 3: fpscr+0
Variables:
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: sd
    offset 0
      (reg:SI 0 r0 [ sd ])
  name: sn
    offset 0
      (reg:SI 1 r1 [ sn ])

OUT:
Stack adjustment: 0


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2]
;; live  kill	

Successors:  EXIT [100.0%]  (ab,sibcall)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  (ab,sibcall)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_fsub

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={2d,2u} r1={2d,1u} r2={3d,2u} r3={2d,1u} r12={1d} r13={1d,3u} r14={1d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 134{123d,11u,0e} in 3{2 regular + 1 call} insns.
(note 1 0 32 NOTE_INSN_DELETED)

(note 32 1 33 2 ( sd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 33 32 34 2 ( sn (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ sn ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 34 33 35 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 35 34 7 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 2 [r2]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 35 29 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 29 7 4 2 NOTE_INSN_PROLOGUE_END)

(note 4 29 6 2 NOTE_INSN_DELETED)

(note 6 4 9 2 NOTE_INSN_FUNCTION_BEG)

(note 9 6 12 2 NOTE_INSN_DELETED)

(insn:TI 12 9 36 2 arch/arm/vfp/vfpsingle.c:1044 (set (reg:SI 2 r2)
        (plus:SI (reg:SI 2 r2 [ m ])
            (const_int -2147483648 [0xffffffff80000000]))) 4 {*arm_addsi3} (nil))

(note 36 12 30 2 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(note 30 36 31 2 NOTE_INSN_EPILOGUE_BEG)

(insn 31 30 14 2 arch/arm/vfp/vfpsingle.c:1045 (parallel [
            (unspec:SI [
                    (reg:SI 14 lr)
                ] 6)
            (unspec_volatile [
                    (return)
                ] 1)
        ]) 322 {sibcall_epilogue} (nil))

(call_insn/j:TI 14 31 39 2 arch/arm/vfp/vfpsingle.c:1044 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_single_fadd") [flags 0x3] <function_decl 0x10b12b80 vfp_single_fadd>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 39 14 38 2 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(note 38 39 37 2 ( sn (nil)) NOTE_INSN_VAR_LOCATION)

(note 37 38 15 2 ( sd (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 15 37 28)

(note 28 15 0 NOTE_INSN_DELETED)


;; Function vfp_estimate_sqrt_significand (vfp_estimate_sqrt_significand)[0:158]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: exponent+0
Reg 1: significand+0
Variables:
  name: exponent
    offset 0
      (reg:SI 0 r0 [ exponent ])
  name: significand
    offset 0
      (reg:SI 1 r1 [ significand ])

OUT:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: significand+0
Reg 4: exponent+0
Reg 5: significand+0
Variables:
  name: exponent
    offset 0
      (reg/v:SI 4 r4 [orig:145 exponent ] [145])
      (reg:SI 0 r0 [ exponent ])
  name: significand
    offset 0
      (reg/v:SI 5 r5 [orig:146 significand ] [146])
      (reg:SI 1 r1 [ significand ])


Basic block 3:
IN:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: significand+0
Reg 4: exponent+0
Reg 5: significand+0
Variables:
  name: exponent
    offset 0
      (reg/v:SI 4 r4 [orig:145 exponent ] [145])
      (reg:SI 0 r0 [ exponent ])
  name: significand
    offset 0
      (reg/v:SI 5 r5 [orig:146 significand ] [146])
      (reg:SI 1 r1 [ significand ])

OUT:
Stack adjustment: 16
Reg 4: exponent+0
Reg 5: significand+0
Variables:
  name: exponent
    offset 0
      (reg/v:SI 4 r4 [orig:145 exponent ] [145])
  name: significand
    offset 0
      (reg/v:SI 5 r5 [orig:146 significand ] [146])


Basic block 4:
IN:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: significand+0
Reg 4: exponent+0
Reg 5: significand+0
Variables:
  name: exponent
    offset 0
      (reg/v:SI 4 r4 [orig:145 exponent ] [145])
      (reg:SI 0 r0 [ exponent ])
  name: significand
    offset 0
      (reg/v:SI 5 r5 [orig:146 significand ] [146])
      (reg:SI 1 r1 [ significand ])

OUT:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: significand+0
Reg 5: a+0
Variables:
  name: a
    offset 0
      (reg/v:SI 5 r5 [orig:138 a ] [138])
  name: exponent
    offset 0
      (reg:SI 0 r0 [ exponent ])
  name: significand
    offset 0
      (reg:SI 1 r1 [ significand ])


Basic block 5:
IN:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: significand+0
Reg 5: a+0
Variables:
  name: a
    offset 0
      (reg/v:SI 5 r5 [orig:138 a ] [138])
  name: exponent
    offset 0
      (reg:SI 0 r0 [ exponent ])
  name: significand
    offset 0
      (reg:SI 1 r1 [ significand ])

OUT:
Stack adjustment: 16
Reg 4: z+0
Reg 5: a+0
Variables:
  name: z
    offset 0
      (reg/v:SI 4 r4 [orig:139 z ] [139])
  name: a
    offset 0
      (reg/v:SI 5 r5 [orig:138 a ] [138])


Basic block 6:
IN:
Stack adjustment: 16
Reg 0: exponent+0
Reg 1: significand+0
Reg 5: a+0
Variables:
  name: a
    offset 0
      (reg/v:SI 5 r5 [orig:138 a ] [138])
  name: exponent
    offset 0
      (reg:SI 0 r0 [ exponent ])
  name: significand
    offset 0
      (reg:SI 1 r1 [ significand ])

OUT:
Stack adjustment: 16
Reg 4: z+0
Reg 5: a+0
Variables:
  name: z
    offset 0
      (reg/v:SI 4 r4 [orig:139 z ] [139])
  name: a
    offset 0
      (reg/v:SI 5 r5 [orig:138 a ] [138])


Basic block 7:
IN:
Stack adjustment: 16
Reg 4: z+0
Reg 5: a+0
Variables:
  name: z
    offset 0
      (reg/v:SI 4 r4 [orig:139 z ] [139])
  name: a
    offset 0
      (reg/v:SI 5 r5 [orig:138 a ] [138])

OUT:
Stack adjustment: 16
Reg 1: __rem+0
Reg 2: __res+0
Reg 4: __base+0 z+0
Reg 5: a+0
Variables:
  name: __base
    offset 0
      (reg/v:SI 4 r4 [ __base ])
  name: __res
    offset 0
      (reg/v:DI 2 r2 [ __res ])
  name: __rem
    offset 0
      (reg/v:SI 1 r1 [ __rem ])
  name: z
    offset 0
      (reg/v:SI 4 r4 [orig:139 z ] [139])
  name: a
    offset 0
      (reg/v:SI 5 r5 [orig:138 a ] [138])


8 basic blocks, 10 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 24 [cc]
;; live  kill	

Successors:  3 [0.0%]  (fallthru) 4 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 4.
Predecessors:  2 [0.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

Successors:  4 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  3 [100.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 24 [cc]
;; live  kill	

Successors:  5 [50.0%]  (fallthru) 6 [50.0%] 
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  4 [50.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5]
;; live  kill	 14 [lr]

Successors:  7 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  4 [50.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 24 [cc]
;; live  kill	 14 [lr]

Successors:  7 [61.0%]  (fallthru) EXIT [39.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 7 , prev 6, next 1, loop_depth 0, count 0, freq 8050, maybe hot.
Predecessors:  6 [61.0%]  (fallthru) 5 [100.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 12 [ip] 14 [lr] 24 [cc]

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


Basic block 1 , prev 7, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  7 [100.0%]  6 [39.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_estimate_sqrt_significand

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={10d,10u} r1={8d,5u} r2={6d,3u} r3={12d,8u,2d} r4={12d,19u} r5={4d,12u} r6={1d,2u} r12={4d} r13={2d,11u} r14={5d,2u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={8d,6u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} 
;;    total ref usage 482{402d,78u,2e} in 46{43 regular + 3 call} insns.
(note 1 0 137 NOTE_INSN_DELETED)

(note 137 1 138 2 ( exponent (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ exponent ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 138 137 5 2 ( significand (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ significand ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; lr  def 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 4 [r4] 5 [r5] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 138 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 7 2 NOTE_INSN_FUNCTION_BEG)

(insn:TI 7 4 8 2 arch/arm/vfp/vfpsingle.c:292 (set (reg:SI 3 r3 [147])
        (and:SI (reg:SI 1 r1 [orig:146 significand ] [146])
            (const_int -1073741824 [0xffffffffc0000000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [orig:146 significand ] [146])
        (nil)))

(insn:TI 8 7 128 2 arch/arm/vfp/vfpsingle.c:292 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [147])
            (const_int 1073741824 [0x40000000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [147])
        (nil)))

(insn/f:TI 128 8 129 2 arch/arm/vfp/vfpsingle.c:288 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 5 r5)
            (expr_list:REG_DEAD (reg:SI 4 r4)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -16 [0xfffffffffffffff0])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [0 S4 A32])
                                (reg:SI 5 r5))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [0 S4 A32])
                                (reg:SI 6 r6))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 12 [0xc])) [0 S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))

(note 129 128 3 2 NOTE_INSN_PROLOGUE_END)

(insn:TI 3 129 2 2 arch/arm/vfp/vfpsingle.c:288 (set (reg/v:SI 5 r5 [orig:146 significand ] [146])
        (reg:SI 1 r1 [ significand ])) 167 {*arm_movsi_insn} (nil))

(insn:TI 2 3 9 2 arch/arm/vfp/vfpsingle.c:288 (set (reg/v:SI 4 r4 [orig:145 exponent ] [145])
        (reg:SI 0 r0 [ exponent ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ exponent ])
        (nil)))

(jump_insn 9 2 139 2 arch/arm/vfp/vfpsingle.c:292 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 14)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  4 [100.0%] 

(note 139 9 140 3 ( exponent (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:145 exponent ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 140 139 10 3 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:146 significand ] [146])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  2 [0.0%]  (fallthru)
(note 10 140 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 12 10 13 3 arch/arm/vfp/vfpsingle.c:293 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x10b83aa0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x10b83aa0>)
        (nil)))

(call_insn:TI 13 12 141 3 arch/arm/vfp/vfpsingle.c:293 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  4 [100.0%]  (fallthru)

(note 141 13 142 4 ( exponent (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:145 exponent ] [145])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 142 141 14 4 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:146 significand ] [146])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  2 [100.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 14 142 15 4 286 "" [1 uses])

(note 15 14 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 17 15 19 4 NOTE_INSN_DELETED)

(note 19 17 16 4 NOTE_INSN_DELETED)

(insn:TI 16 19 143 4 arch/arm/vfp/vfpsingle.c:296 (set (reg/v:SI 5 r5 [orig:138 a ] [138])
        (ashift:SI (reg/v:SI 5 r5 [orig:146 significand ] [146])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(note 143 16 144 4 ( significand (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ significand ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 144 143 20 4 ( a (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:138 a ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 20 144 18 4 arch/arm/vfp/vfpsingle.c:298 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 4 r4 [orig:145 exponent ] [145])
                (const_int 1 [0x1])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:145 exponent ] [145])
        (nil)))

(insn:TI 18 20 145 4 arch/arm/vfp/vfpsingle.c:297 (set (reg/v:SI 3 r3 [orig:140 index ] [140])
        (zero_extract:SI (reg/v:SI 5 r5 [orig:138 a ] [138])
            (const_int 4 [0x4])
            (const_int 27 [0x1b]))) 124 {extzv_t2} (nil))

(note 145 18 113 4 ( index (expr_list:REG_DEP_TRUE (reg/v:SI 3 r3 [orig:140 index ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 113 145 110 4 (set (reg/f:SI 2 r2 [184])
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(insn:TI 110 113 146 4 (set (reg:SI 4 r4 [183])
        (lshiftrt:SI (reg/v:SI 5 r5 [orig:138 a ] [138])
            (const_int 17 [0x11]))) 117 {*arm_shiftsi3} (nil))

(note 146 110 116 4 ( exponent (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ exponent ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 116 146 147 4 (set (reg:SI 3 r3 [185])
        (ashift:SI (reg/v:SI 3 r3 [orig:140 index ] [140])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(note 147 116 21 4 ( index (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn 21 147 22 4 arch/arm/vfp/vfpsingle.c:298 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 42)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  6 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 5 [r5]
;; live  kill	 14 [lr]

;; Pred edge  4 [50.0%]  (fallthru)
(note 22 21 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 35 22 36 5 NOTE_INSN_DELETED)

(note 36 35 28 5 NOTE_INSN_DELETED)

(insn:TI 28 36 24 5 arch/arm/vfp/vfpsingle.c:299 (set (reg:SI 3 r3 [156])
        (plus:SI (reg/f:SI 2 r2 [184])
            (reg:SI 3 r3 [185]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 2 r2 [184])
        (expr_list:REG_EQUAL (plus:SI (reg:SI 3 r3 [185])
                (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]))
            (nil))))

(insn 24 28 32 5 arch/arm/vfp/vfpsingle.c:299 (set (reg:SI 4 r4 [152])
        (plus:SI (reg:SI 4 r4 [183])
            (const_int 16384 [0x4000]))) 4 {*arm_addsi3} (nil))

(insn:TI 32 24 148 5 arch/arm/vfp/vfpsingle.c:300 (set (reg:SI 0 r0)
        (reg/v:SI 5 r5 [orig:138 a ] [138])) 167 {*arm_movsi_insn} (nil))

(note 148 32 39 5 ( exponent (nil)) NOTE_INSN_VAR_LOCATION)

(insn 39 148 30 5 arch/arm/vfp/vfpsingle.c:301 (set (reg/v:SI 5 r5 [orig:138 a ] [138])
        (lshiftrt:SI (reg/v:SI 5 r5 [orig:138 a ] [138])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn:TI 30 39 31 5 arch/arm/vfp/vfpsingle.c:299 (set (reg:SI 3 r3 [158])
        (zero_extend:SI (mem/s/u/j:HI (plus:SI (reg:SI 3 r3 [156])
                    (const_int 16 [0x10])) [0 sqrt_oddadjust S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn:TI 31 30 149 5 arch/arm/vfp/vfpsingle.c:299 (set (reg/v:SI 4 r4 [orig:137 z.1019 ] [137])
        (minus:SI (reg:SI 4 r4 [152])
            (reg:SI 3 r3 [158]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [158])
        (nil)))

(note 149 31 33 5 ( z (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:137 z.1019 ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 33 149 150 5 arch/arm/vfp/vfpsingle.c:300 (set (reg:SI 1 r1)
        (reg/v:SI 4 r4 [orig:137 z.1019 ] [137])) 167 {*arm_movsi_insn} (nil))

(note 150 33 34 5 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn/u:TI 34 150 37 5 arch/arm/vfp/vfpsingle.c:300 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 37 34 151 5 arch/arm/vfp/vfpsingle.c:300 (set (reg:SI 4 r4 [orig:142 D.4283 ] [142])
        (ashift:SI (reg/v:SI 4 r4 [orig:137 z.1019 ] [137])
            (const_int 15 [0xf]))) 117 {*arm_shiftsi3} (nil))

(note 151 37 38 5 ( z (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 38 151 152 5 arch/arm/vfp/vfpsingle.c:300 (set (reg/v:SI 4 r4 [orig:139 z ] [139])
        (plus:SI (mult:SI (reg:SI 0 r0)
                (const_int 16384 [0x4000]))
            (reg:SI 4 r4 [orig:142 D.4283 ] [142]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(note 152 38 135 5 ( z (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:139 z ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 135 152 136 5 (set (pc)
        (label_ref 77)) -1 (nil))
;; End of basic block 5 -> ( 7)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  7 [100.0%] 

(barrier 136 135 153)

(note 153 136 154 6 ( exponent (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ exponent ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 154 153 155 6 ( significand (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ significand ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 155 154 42 6 ( z (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3] 4 [r4] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  4 [50.0%] 
(code_label 42 155 43 6 287 "" [1 uses])

(note 43 42 56 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 56 43 59 6 NOTE_INSN_DELETED)

(note 59 56 49 6 NOTE_INSN_DELETED)

(insn:TI 49 59 45 6 arch/arm/vfp/vfpsingle.c:303 (set (reg:SI 3 r3 [168])
        (plus:SI (reg/f:SI 2 r2 [184])
            (reg:SI 3 r3 [185]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 2 r2 [184])
        (expr_list:REG_EQUAL (plus:SI (reg:SI 3 r3 [185])
                (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]))
            (nil))))

(insn 45 49 53 6 arch/arm/vfp/vfpsingle.c:303 (set (reg:SI 4 r4 [164])
        (plus:SI (reg:SI 4 r4 [183])
            (const_int 32768 [0x8000]))) 4 {*arm_addsi3} (nil))

(insn:TI 53 45 156 6 arch/arm/vfp/vfpsingle.c:304 (set (reg:SI 0 r0)
        (reg/v:SI 5 r5 [orig:138 a ] [138])) 167 {*arm_movsi_insn} (nil))

(note 156 53 51 6 ( exponent (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 51 156 52 6 arch/arm/vfp/vfpsingle.c:303 (set (reg:SI 3 r3 [170])
        (zero_extend:SI (mem/s/u/j:HI (plus:SI (reg:SI 3 r3 [168])
                    (const_int 48 [0x30])) [0 sqrt_evenadjust S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn:TI 52 51 157 6 arch/arm/vfp/vfpsingle.c:303 (set (reg/v:SI 4 r4 [orig:136 z.1021 ] [136])
        (minus:SI (reg:SI 4 r4 [164])
            (reg:SI 3 r3 [170]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [170])
        (nil)))

(note 157 52 54 6 ( z (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:136 z.1021 ] [136])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 54 157 158 6 arch/arm/vfp/vfpsingle.c:304 (set (reg:SI 1 r1)
        (reg/v:SI 4 r4 [orig:136 z.1021 ] [136])) 167 {*arm_movsi_insn} (nil))

(note 158 54 55 6 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn/u:TI 55 158 58 6 arch/arm/vfp/vfpsingle.c:304 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn:TI 58 55 159 6 arch/arm/vfp/vfpsingle.c:304 (set (reg/v:SI 4 r4 [orig:134 z.1023 ] [134])
        (plus:SI (reg:SI 0 r0)
            (reg/v:SI 4 r4 [orig:136 z.1021 ] [136]))) 4 {*arm_addsi3} (nil))

(note 159 58 60 6 ( z (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:134 z.1023 ] [134])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 60 159 68 6 arch/arm/vfp/vfpsingle.c:305 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:134 z.1023 ] [134])
            (const_int 131072 [0x20000]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 68 60 160 6 arch/arm/vfp/vfpsingle.c:305 discrim 1 (cond_exec (ltu (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 4 r4 [orig:139 z ] [139])
            (ashift:SI (reg/v:SI 4 r4 [orig:134 z.1023 ] [134])
                (const_int 15 [0xf])))) 2320 {neon_vornv2di+53} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(note 160 68 63 6 ( z (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:139 z ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 63 160 71 6 arch/arm/vfp/vfpsingle.c:305 discrim 2 (cond_exec (geu (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 4 r4 [orig:139 z ] [139])
            (const_int -32768 [0xffffffffffff8000]))) 2345 {neon_vornv2di+78} (nil))

(insn:TI 71 63 74 6 arch/arm/vfp/vfpsingle.c:306 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:139 z ] [139])
            (reg/v:SI 5 r5 [orig:138 a ] [138]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 74 71 72 6 arch/arm/vfp/vfpsingle.c:307 (cond_exec (leu (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 0 r0 [orig:141 D.4294 ] [141])
            (ashiftrt:SI (reg/v:SI 5 r5 [orig:138 a ] [138])
                (const_int 1 [0x1])))) 2320 {neon_vornv2di+53} (nil))

(jump_insn:TI 72 74 77 6 arch/arm/vfp/vfpsingle.c:306 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (return)
            (pc))) 261 {*cond_return} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 6 -> ( 7 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  7 [61.0%]  (fallthru)
;; Succ edge  EXIT [39.0%] 

;; Start of basic block ( 6 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 12 [ip] 14 [lr] 24 [cc]

;; Pred edge  6 [61.0%]  (fallthru)
;; Pred edge  5 [100.0%] 
(code_label 77 72 78 7 288 "" [1 uses])

(note 78 77 81 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 81 78 107 7 NOTE_INSN_DELETED)

(note 107 81 87 7 NOTE_INSN_DELETED)

(note 87 107 84 7 NOTE_INSN_DELETED)

(insn:TI 84 87 161 7 arch/arm/vfp/vfpsingle.c:311 discrim 1 (set (reg:SI 0 r0 [ __n ])
        (ashift:SI (reg/v:SI 5 r5 [orig:138 a ] [138])
            (const_int 31 [0x1f]))) 117 {*arm_shiftsi3} (nil))

(note 161 84 83 7 ( __n (nil)) NOTE_INSN_VAR_LOCATION)

(insn 83 161 162 7 arch/arm/vfp/vfpsingle.c:311 discrim 1 (set (reg:SI 1 r1 [ __n+4 ])
        (lshiftrt:SI (reg/v:SI 5 r5 [orig:138 a ] [138])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(note 162 83 85 7 ( __n (expr_list:REG_DEP_TRUE (reg:DI 0 r0 [ __n ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 85 162 165 7 arch/arm/vfp/vfpsingle.c:311 discrim 1 (parallel [
            (set (reg/v:SI 1 r1 [ __rem ])
                (asm_operands:SI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 0 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1784626))
            (set (reg/v:DI 2 r2 [ __res ])
                (asm_operands:DI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 1 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1784626))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 12 ip))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (expr_list:REG_UNUSED (reg:QI 14 lr)
            (expr_list:REG_UNUSED (reg:QI 12 ip)
                (expr_list:REG_UNUSED (reg/v:SI 1 r1 [ __rem ])
                    (expr_list:REG_UNUSED (reg:SI 3 r3)
                        (nil)))))))

(note 165 85 166 7 ( __n (nil)) NOTE_INSN_VAR_LOCATION)

(note 166 165 164 7 ( __rem (expr_list:REG_DEP_TRUE (reg/v:SI 1 r1 [ __rem ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 164 166 163 7 ( __res (expr_list:REG_DEP_TRUE (reg/v:DI 2 r2 [ __res ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 163 164 88 7 ( __base (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [ __base ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 88 163 167 7 arch/arm/vfp/vfpsingle.c:312 (set (reg:SI 0 r0 [orig:141 D.4294 ] [141])
        (plus:SI (lshiftrt:SI (reg/v:SI 4 r4 [ __base ])
                (const_int 1 [0x1]))
            (reg:SI 2 r2 [ __res ]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 2 r2 [ __res ])
        (nil)))

(note 167 88 101 7 ( __n (nil)) NOTE_INSN_VAR_LOCATION)

(insn 101 167 132 7 arch/arm/vfp/vfpsingle.c:314 (use (reg/i:SI 0 r0)) -1 (nil))

(jump_insn 132 101 131 7 arch/arm/vfp/vfpsingle.c:314 (return) 260 {return} (nil))
;; End of basic block 7 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 131 132 125)

(note 125 131 126 NOTE_INSN_DELETED)

(note 126 125 0 NOTE_INSN_DELETED)


;; Function vfp_single_fsqrt (vfp_single_fsqrt)[0:159]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: sd+0
Reg 1: unused+0
Reg 2: m+0
Reg 3: fpscr+0
Variables:
  name: sd
    offset 0
      (reg:SI 0 r0 [ sd ])
  name: unused
    offset 0
      (reg:SI 1 r1 [ unused ])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 64
Reg 2: significand+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 2 r2 [orig:137 significand ] [137])
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
      (reg:SI 3 r3 [ fpscr ])


Basic block 3:
IN:
Stack adjustment: 64
Reg 2: significand+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 2 r2 [orig:137 significand ] [137])
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 64
Reg 2: tm+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: tm
    offset 0
      (reg/v:SI 2 r2 [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
      (reg:SI 3 r3 [ fpscr ])


Basic block 4:
IN:
Stack adjustment: 64
Reg 2: tm+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: tm
    offset 0
      (reg/v:SI 2 r2 [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 64
Reg 2: tm+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: tm
    offset 0
      (reg/v:SI 2 r2 [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
      (reg:SI 3 r3 [ fpscr ])


Basic block 5:
IN:
Stack adjustment: 64
Reg 2: significand+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 2 r2 [orig:137 significand ] [137])
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 64
Reg 2: tm+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: tm
    offset 0
      (reg/v:SI 2 r2 [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
      (reg:SI 3 r3 [ fpscr ])


Basic block 6:
IN:
Stack adjustment: 64
Reg 2: tm+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: tm
    offset 0
      (reg/v:SI 2 r2 [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 64
Reg 2: tm+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: tm
    offset 0
      (reg/v:SI 2 r2 [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
      (reg:SI 3 r3 [ fpscr ])


Basic block 7:
IN:
Stack adjustment: 64
Reg 2: tm+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: tm
    offset 0
      (reg/v:SI 2 r2 [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 64
Reg 2: tm+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: tm
    offset 0
      (reg/v:SI 2 r2 [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
      (reg:SI 3 r3 [ fpscr ])


Basic block 8:
IN:
Stack adjustment: 64
Reg 2: tm+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: tm
    offset 0
      (reg/v:SI 2 r2 [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 64
Reg 2: tm+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: tm
    offset 0
      (reg/v:SI 2 r2 [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
      (reg:SI 3 r3 [ fpscr ])


Basic block 9:
IN:
Stack adjustment: 64
Reg 2: tm+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: tm
    offset 0
      (reg/v:SI 2 r2 [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 64
Reg 4: sd+0
Reg 6: ret+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: ret
    offset 0
      (reg/v:SI 6 r6 [orig:141 ret ] [141])


Basic block 10:
IN:
Stack adjustment: 64
Reg 2: tm+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: tm
    offset 0
      (reg/v:SI 2 r2 [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 64
Reg 2: tm+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: tm
    offset 0
      (reg/v:SI 2 r2 [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
      (reg:SI 3 r3 [ fpscr ])


Basic block 11:
IN:
Stack adjustment: 64
Reg 2: tm+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: tm
    offset 0
      (reg/v:SI 2 r2 [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 64
Reg 2: tm+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 5: vsp+0
Reg 6: ret+0
Variables:
  name: vsp
    offset 0
      (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: ret
    offset 0
      (reg/v:SI 6 r6 [orig:141 ret ] [141])
  name: tm
    offset 0
      (reg/v:SI 2 r2 [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])


Basic block 12:
IN:
Stack adjustment: 64
Reg 2: tm+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: tm
    offset 0
      (reg/v:SI 2 r2 [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 64
Reg 2: tm+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 5: vsp+0
Reg 6: ret+0
Variables:
  name: vsp
    offset 0
      (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: ret
    offset 0
      (reg/v:SI 6 r6 [orig:141 ret ] [141])
  name: tm
    offset 0
      (reg/v:SI 2 r2 [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])


Basic block 13:
IN:
Stack adjustment: 64
Reg 2: tm+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 5: vsp+0
Reg 6: ret+0
Variables:
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: ret
    offset 0
      (reg/v:SI 6 r6 [orig:141 ret ] [141])
  name: tm
    offset 0
      (reg/v:SI 2 r2 [orig:140 tm ] [140])
  name: vsp
    offset 0
      (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])

OUT:
Stack adjustment: 64
Reg 4: sd+0
Reg 5: vsp+0
Reg 6: ret+0
Variables:
  name: vsp
    offset 0
      (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: ret
    offset 0
      (reg/v:SI 6 r6 [orig:141 ret ] [141])


Basic block 14:
IN:
Stack adjustment: 64
Reg 2: tm+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: tm
    offset 0
      (reg/v:SI 2 r2 [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 64
Reg 2: tm+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: tm
    offset 0
      (reg/v:SI 2 r2 [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
      (reg:SI 3 r3 [ fpscr ])


Basic block 15:
IN:
Stack adjustment: 64
Reg 2: tm+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: tm
    offset 0
      (reg/v:SI 2 r2 [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 64
Reg 2: tm+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: tm
    offset 0
      (reg/v:SI 2 r2 [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
      (reg:SI 3 r3 [ fpscr ])


Basic block 16:
IN:
Stack adjustment: 64
Reg 2: tm+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: tm
    offset 0
      (reg/v:SI 2 r2 [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 64
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])


Basic block 17:
IN:
Stack adjustment: 64
Reg 2: tm+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: tm
    offset 0
      (reg/v:SI 2 r2 [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 64
Reg 2: tm+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: tm
    offset 0
      (reg/v:SI 2 r2 [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
      (reg:SI 3 r3 [ fpscr ])


Basic block 18:
IN:
Stack adjustment: 64
Reg 2: tm+0
Reg 3: fpscr+0
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: tm
    offset 0
      (reg/v:SI 2 r2 [orig:140 tm ] [140])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 64
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])


Basic block 19:
IN:
Stack adjustment: 64
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])

OUT:
Stack adjustment: 64
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])


Basic block 20:
IN:
Stack adjustment: 64
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])

OUT:
Stack adjustment: 64
Reg 2: rem+0
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: rem
    offset 0
      (reg/v:DI 2 r2 [orig:138 rem ] [138])
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])


Basic block 21:
IN:
Stack adjustment: 64
Reg 2: rem+0
Reg 3: rem+4
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: rem
    offset 0
      (reg/v:DI 2 r2 [orig:138 rem ] [138])
    offset 4
      (reg:SI 3 r3 [ rem+4 ])
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])

OUT:
Stack adjustment: 64
Reg 2: rem+0
Reg 3: rem+4
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: rem
    offset 0
      (reg:SI 2 r2 [orig:138 rem ] [138])
    offset 4
      (reg:SI 3 r3 [ rem+4 ])
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])


Basic block 22:
IN:
Stack adjustment: 64
Reg 2: rem+0
Reg 3: rem+4
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: rem
    offset 0
      (reg:SI 2 r2 [orig:138 rem ] [138])
    offset 4
      (reg:SI 3 r3 [ rem+4 ])
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])

OUT:
Stack adjustment: 64
Reg 2: rem+0
Reg 3: rem+4
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: rem
    offset 0
      (reg:SI 2 r2 [orig:138 rem ] [138])
    offset 4
      (reg:SI 3 r3 [ rem+4 ])
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])


Basic block 23:
IN:
Stack adjustment: 64
Reg 2: rem+0
Reg 3: rem+4
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: rem
    offset 0
      (reg/v:DI 2 r2 [orig:138 rem ] [138])
    offset 4
      (reg:SI 3 r3 [ rem+4 ])
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])

OUT:
Stack adjustment: 64
Reg 2: rem+0
Reg 3: rem+4
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: rem
    offset 0
      (reg/v:DI 2 r2 [orig:138 rem ] [138])
    offset 4
      (reg:SI 3 r3 [ rem+4 ])
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])


Basic block 24:
IN:
Stack adjustment: 64
Reg 2: rem+0
Reg 3: rem+4
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: rem
    offset 0
      (reg/v:DI 2 r2 [orig:138 rem ] [138])
    offset 4
      (reg:SI 3 r3 [ rem+4 ])
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])

OUT:
Stack adjustment: 64
Reg 4: sd+0
Reg 6: fpscr+0
Variables:
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])


Basic block 25:
IN:
Stack adjustment: 64
Reg 4: sd+0
Reg 5: vsp+0
Reg 6: ret+0 fpscr+0
Variables:
  name: vsp
    offset 0
      (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: ret
    offset 0
      (reg/v:SI 6 r6 [orig:141 ret ] [141])
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])

OUT:
Stack adjustment: 64
Reg 4: sd+0
Reg 5: vsp+0
Reg 6: fpscr+0 ret+0
Variables:
  name: fpscr
    offset 0
      (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
  name: sd
    offset 0
      (reg/v:SI 4 r4 [orig:151 sd ] [151])
  name: ret
    offset 0
      (reg/v:SI 6 r6 [orig:141 ret ] [141])
  name: vsp
    offset 0
      (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])


26 basic blocks, 37 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(8){ }d-1(9){ }d-1(10){ }d-1(11){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  def 	 1 [r1] 2 [r2] 4 [r4] 6 [r6] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 13 [sp] 24 [cc]
;; live  kill	

Successors:  3 [28.0%]  (fallthru) 5 [72.0%] 
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 2800, maybe hot.
Predecessors:  2 [28.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

Successors:  4 [50.0%]  (fallthru) 7 [50.0%] 
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 1400, maybe hot.
Predecessors:  3 [50.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

Successors:  7 [100.0%] 
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 7200, maybe hot.
Predecessors:  2 [72.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 1 [r1] 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

Successors:  7 [50.0%]  6 [50.0%]  (fallthru)
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 3600, maybe hot.
Predecessors:  5 [50.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

Successors:  7 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  6 [100.0%]  (fallthru) 5 [50.0%]  3 [50.0%]  4 [100.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  8 [50.0%]  (fallthru) 14 [50.0%] 
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  7 [50.0%]  (fallthru)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  9 [29.0%]  (fallthru) 10 [71.0%] 
;; lr  out 	 0 [r0] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 1450, maybe hot.
Predecessors:  8 [29.0%]  (fallthru)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6]
;; live  kill	 14 [lr]

Successors:  13 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 3550, maybe hot.
Predecessors:  8 [71.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  11 [39.0%]  (fallthru) 12 [61.0%] 
;; lr  out 	 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 3333, maybe hot.
Predecessors:  10 [39.0%]  (fallthru) 14 [39.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 5 [r5] 6 [r6]
;; live  in  	 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 5 [r5] 6 [r6]
;; live  kill	

Successors:  13 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 4332, maybe hot.
Predecessors:  17 [71.0%]  10 [61.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 5 [r5] 6 [r6]
;; live  in  	 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 5 [r5] 6 [r6]
;; live  kill	

Successors:  13 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 9115, maybe hot.
Predecessors:  12 [100.0%]  (fallthru) 9 [100.0%]  11 [100.0%] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]

Successors:  25 [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  7 [50.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  11 [39.0%]  15 [61.0%]  (fallthru)
;; lr  out 	 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 3050, maybe hot.
Predecessors:  14 [61.0%]  (fallthru)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  16 [29.0%]  (fallthru) 17 [71.0%] 
;; lr  out 	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 884, maybe hot.
Predecessors:  15 [29.0%]  (fallthru)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

Successors:  17 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 3050, maybe hot.
Predecessors:  15 [71.0%]  16 [100.0%]  (fallthru)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 5 [r5] 24 [cc]
;; live  in  	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	

Successors:  12 [71.0%]  18 [29.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 884, maybe hot.
Predecessors:  17 [29.0%]  (fallthru)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3] 24 [cc]
;; live  kill	 14 [lr]

Successors:  19 [50.0%]  (fallthru) 24 [50.0%] 
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 19 , prev 18, next 20, loop_depth 0, count 0, freq 442, maybe hot.
Predecessors:  18 [50.0%]  (fallthru)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

Successors:  20 [73.0%]  (fallthru) 24 [27.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


Basic block 20 , prev 19, next 21, loop_depth 0, count 0, freq 323, maybe hot.
Predecessors:  19 [73.0%]  (fallthru)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 8 [r8] 9 [r9] 10 [sl] 11 [fp]
;; live  kill	 24 [cc]

Successors:  22 [100.0%] 
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]


Basic block 21 , prev 20, next 22, loop_depth 1, count 0, freq 3264, maybe hot.
Predecessors:  22 [21.0%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 24 [cc]
;; live  kill	

Successors:  22 [100.0%]  (fallthru,dfs_back)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]

Invalid sum of incoming frequencies 753, should be 3264

Basic block 22 , prev 21, next 23, loop_depth 1, count 0, freq 3587, maybe hot.
Predecessors:  21 [100.0%]  (fallthru,dfs_back) 20 [100.0%] 
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

Successors:  21 [21.0%]  23 [79.0%]  (fallthru,loop_exit)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]


Basic block 23 , prev 22, next 24, loop_depth 0, count 0, freq 2834, maybe hot.
Predecessors:  22 [79.0%]  (fallthru,loop_exit)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 11 [fp] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 11 [fp]

Successors:  24 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]


Basic block 24 , prev 23, next 25, loop_depth 0, count 0, freq 884, maybe hot.
Predecessors:  18 [50.0%]  23 [100.0%]  (fallthru) 19 [27.0%] 
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr]
;; live  kill	 14 [lr]

Successors:  25 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]

Invalid sum of incoming frequencies 3395, should be 884

Basic block 25 , prev 24, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  24 [100.0%]  (fallthru) 13 [100.0%] 
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


Basic block 1 , prev 25, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  25 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(8){ }u-1(9){ }u-1(10){ }u-1(11){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_fsqrt

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 8[r8] 9[r9] 10[sl] 11[fp] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={19d,26u} r1={11d,9u} r2={21d,28u} r3={22d,21u} r4={2d,4u} r5={5d,10u} r6={5d,5u} r8={5d,11u} r9={5d,7u} r10={3d,4u} r11={4d,4u} r12={7d,3u} r13={3d,55u,4d} r14={7d,3u} r15={5d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={25d,25u} r25={4d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={5d} r101={5d} r102={5d} r103={5d} r104={5d} r105={5d} r106={5d} r107={5d} r108={5d} r109={5d} r110={5d} r111={5d} r112={5d} r113={5d} r114={5d} r115={5d} r116={5d} r117={5d} r118={5d} r119={5d} r120={5d} r121={5d} r122={5d} r123={5d} r124={5d} r125={5d} r126={5d} r127={5d} 
;;    total ref usage 917{694d,215u,8e} in 124{119 regular + 5 call} insns.
(note 1 0 356 NOTE_INSN_DELETED)

(note 356 1 357 2 ( sd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ sd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 357 356 358 2 ( unused (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ unused ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 358 357 359 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 359 358 7 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  def 	 1 [r1] 2 [r2] 4 [r4] 6 [r6] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 359 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 10 2 NOTE_INSN_FUNCTION_BEG)

(note 10 6 11 2 NOTE_INSN_DELETED)

(note 11 10 14 2 NOTE_INSN_DELETED)

(note 14 11 15 2 NOTE_INSN_DELETED)

(note 15 14 20 2 NOTE_INSN_DELETED)

(note 20 15 21 2 NOTE_INSN_DELETED)

(note 21 20 22 2 NOTE_INSN_DELETED)

(note 22 21 25 2 NOTE_INSN_DELETED)

(note 25 22 26 2 NOTE_INSN_DELETED)

(note 26 25 28 2 NOTE_INSN_DELETED)

(note 28 26 29 2 NOTE_INSN_DELETED)

(note 29 28 30 2 NOTE_INSN_DELETED)

(note 30 29 38 2 NOTE_INSN_DELETED)

(note 38 30 16 2 NOTE_INSN_DELETED)

(insn:TI 16 38 360 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 1 r1 [orig:136 D.6005 ] [136])
        (zero_extract:SI (reg/v:SI 2 r2 [orig:153 m ] [153])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(note 360 16 327 2 ( unused (nil)) NOTE_INSN_VAR_LOCATION)

(insn 327 360 18 2 arch/arm/vfp/vfp.h:195 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:153 m ] [153])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 18 327 361 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 2 r2 [159])
        (ashift:SI (reg/v:SI 2 r2 [orig:153 m ] [153])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(note 361 18 330 2 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(insn/f:TI 330 361 19 2 arch/arm/vfp/vfpsingle.c:317 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 8 r8))
            (use (reg:SI 9 r9))
            (use (reg:SI 10 sl))
            (use (reg:SI 11 fp))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 6 r6)
            (expr_list:REG_DEAD (reg:SI 5 r5)
                (expr_list:REG_DEAD (reg:SI 4 r4)
                    (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                                (set/f (reg/f:SI 13 sp)
                                    (plus:SI (reg/f:SI 13 sp)
                                        (const_int -32 [0xffffffffffffffe0])))
                                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                    (reg:SI 4 r4))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 4 [0x4])) [0 S4 A32])
                                    (reg:SI 5 r5))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 8 [0x8])) [0 S4 A32])
                                    (reg:SI 6 r6))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 12 [0xc])) [0 S4 A32])
                                    (reg:SI 8 r8))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 16 [0x10])) [0 S4 A32])
                                    (reg:SI 9 r9))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 20 [0x14])) [0 S4 A32])
                                    (reg:SI 10 sl))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 24 [0x18])) [0 S4 A32])
                                    (reg:SI 11 fp))
                                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                            (const_int 28 [0x1c])) [0 S4 A32])
                                    (reg:SI 14 lr))
                            ])
                        (nil)))))))

(insn:TI 19 330 362 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 2 r2 [orig:137 significand ] [137])
        (lshiftrt:SI (reg:SI 2 r2 [159])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(note 362 19 2 2 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:137 significand ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 2 362 328 2 arch/arm/vfp/vfpsingle.c:317 (set (reg/v:SI 4 r4 [orig:151 sd ] [151])
        (reg:SI 0 r0 [ sd ])) 167 {*arm_movsi_insn} (nil))

(insn 328 2 363 2 arch/arm/vfp/vfp.h:195 (cond_exec (lt:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 0 r0 [orig:135 D.6008 ] [135])
            (const_int 32768 [0x8000]))) 2345 {neon_vornv2di+78} (nil))

(note 363 328 329 2 ( sd (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:151 sd ] [151])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 329 363 31 2 arch/arm/vfp/vfp.h:195 (cond_exec (ge (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 0 r0 [orig:135 D.6008 ] [135])
            (const_int 0 [0x0]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 31 329 331 2 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 1 r1 [orig:136 D.6005 ] [136])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 1 r1 [orig:136 D.6005 ] [136])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn/f:TI 331 31 332 2 arch/arm/vfp/vfpsingle.c:317 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -32 [0xffffffffffffffe0]))) 4 {*arm_addsi3} (nil))

(note 332 331 34 2 NOTE_INSN_PROLOGUE_END)

(insn 34 332 39 2 arch/arm/vfp/vfp.h:201 (cond_exec (ne (reg:CC_DNE 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 2 r2 [orig:137 significand ] [137])
            (ior:SI (reg/v:SI 2 r2 [orig:137 significand ] [137])
                (const_int 1073741824 [0x40000000])))) 2310 {neon_vornv2di+43} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (nil)))

(insn:TI 39 34 5 2 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [orig:136 D.6005 ] [136])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(insn 5 39 13 2 arch/arm/vfp/vfpsingle.c:317 (set (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(insn:TI 13 5 17 2 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 26 [0x1a])) [0 vsm.sign+0 S2 A16])
        (reg:HI 0 r0 [orig:135 D.6008 ] [135])) 176 {*movhi_insn_arch4} (nil))

(insn:TI 17 13 37 2 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [0 vsm.exponent+0 S2 A64])
        (reg:HI 1 r1 [orig:136 D.6005 ] [136])) 176 {*movhi_insn_arch4} (nil))

(insn:TI 37 17 40 2 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 2 r2 [orig:137 significand ] [137])) 167 {*arm_movsi_insn} (nil))

(jump_insn 40 37 364 2 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 62)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  5 [72.0%] 

(note 364 40 41 3 ( fpscr (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  2 [28.0%]  (fallthru)
(note 41 364 42 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 42 41 45 3 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:137 significand ] [137])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 45 42 366 3 arch/arm/vfp/vfp.h:233 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 2 r2 [orig:140 tm ] [140])
            (plus:SI (reg/v:SI 2 r2 [orig:140 tm ] [140])
                (const_int 8 [0x8])))) 2268 {neon_vornv2di+1} (nil))

(note 366 45 365 3 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(note 365 366 43 3 ( tm (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:140 tm ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 43 365 49 3 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 4 7)
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 2 [r2] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  3 [50.0%]  (fallthru)
(note 49 43 50 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 50 49 277 4 NOTE_INSN_DELETED)

(insn:TI 277 50 367 4 arch/arm/vfp/vfp.h:237 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 2 r2 [orig:137 significand ] [137])
                (const_int 1 [0x1])
                (const_int 29 [0x1d]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:137 significand ] [137])
        (nil)))

(note 367 277 278 4 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:137 significand ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 278 367 368 4 arch/arm/vfp/vfp.h:237 (set (reg/v:SI 2 r2 [orig:140 tm ] [140])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 16 [0x10])
            (const_int 48 [0x30]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (nil)))

(note 368 278 346 4 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(jump_insn 346 368 347 4 (set (pc)
        (label_ref 81)) -1 (nil))
;; End of basic block 4 -> ( 7)
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  7 [100.0%] 

(barrier 347 346 369)

(note 369 347 370 5 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:137 significand ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 370 369 62 5 ( tm (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 1 [r1] 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  2 [72.0%] 
(code_label 62 370 63 5 297 "" [1 uses])

(note 63 62 64 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 64 63 67 5 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [orig:136 D.6005 ] [136])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [orig:136 D.6005 ] [136])
        (nil)))

(insn:TI 67 64 371 5 arch/arm/vfp/vfp.h:230 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 2 r2 [orig:140 tm ] [140])
            (const_int 1 [0x1]))) 2345 {neon_vornv2di+78} (nil))

(note 371 67 372 5 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(note 372 371 65 5 ( tm (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:140 tm ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 65 372 71 5 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 7 6)
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  7 [50.0%] 
;; Succ edge  6 [50.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 2 [r2] 24 [cc]
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 71 65 279 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 279 71 324 6 NOTE_INSN_DELETED)

(insn:TI 324 279 373 6 arch/arm/vfp/vfp.h:242 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:137 significand ] [137])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(note 373 324 325 6 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:137 significand ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 325 373 374 6 arch/arm/vfp/vfp.h:242 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 2 r2 [orig:140 tm ] [140])
            (const_int 3 [0x3]))) 2345 {neon_vornv2di+78} (nil))

(note 374 325 326 6 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(insn 326 374 81 6 arch/arm/vfp/vfp.h:242 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 2 r2 [orig:140 tm ] [140])
            (const_int 5 [0x5]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 6 5 3 4) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  5 [50.0%] 
;; Pred edge  3 [50.0%] 
;; Pred edge  4 [100.0%] 
(code_label 81 326 82 7 299 "" [3 uses])

(note 82 81 83 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 83 82 84 7 NOTE_INSN_DELETED)

(insn:TI 84 83 85 7 arch/arm/vfp/vfpsingle.c:323 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 2 r2 [orig:140 tm ] [140])
                        (const_int 24 [0x18]))
                    (const_int 0 [0x0])))
            (clobber (scratch:SI))
        ]) 70 {*andsi3_compare0_scratch} (nil))

(jump_insn:TI 85 84 86 7 arch/arm/vfp/vfpsingle.c:323 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 133)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 14)
;; lr  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  14 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 86 85 87 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 87 86 88 8 NOTE_INSN_DELETED)

(insn:TI 88 87 89 8 arch/arm/vfp/vfpsingle.c:326 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 2 r2 [orig:140 tm ] [140])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:140 tm ] [140])
        (nil)))

(jump_insn:TI 89 88 90 8 arch/arm/vfp/vfpsingle.c:326 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 103)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 0 [r0] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  9 [29.0%]  (fallthru)
;; Succ edge  10 [71.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 5 [r5] 6 [r6]
;; live  kill	 14 [lr]

;; Pred edge  8 [29.0%]  (fallthru)
(note 90 89 92 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 92 90 91 9 NOTE_INSN_DELETED)

(insn:TI 91 92 96 9 arch/arm/vfp/vfpsingle.c:327 (set (reg/f:SI 5 r5 [173])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUIV (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))
        (nil)))

(insn 96 91 93 9 arch/arm/vfp/vfpsingle.c:327 (set (reg:SI 3 r3)
        (reg/v:SI 6 r6 [orig:154 fpscr ] [154])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
        (nil)))

(insn:TI 93 96 94 9 arch/arm/vfp/vfpsingle.c:327 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [173])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))
        (nil)))

(insn 94 93 95 9 arch/arm/vfp/vfpsingle.c:327 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 24 [0x18]))) 4 {*arm_addsi3} (nil))

(insn:TI 95 94 375 9 arch/arm/vfp/vfpsingle.c:327 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(note 375 95 97 9 ( tm (nil)) NOTE_INSN_VAR_LOCATION)

(call_insn:TI 97 375 98 9 arch/arm/vfp/vfpsingle.c:327 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn:TI 98 97 376 9 arch/arm/vfp/vfpsingle.c:327 (set (reg/v:SI 6 r6 [orig:141 ret ] [141])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(note 376 98 377 9 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(note 377 376 348 9 ( ret (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:141 ret ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 348 377 349 9 (set (pc)
        (label_ref 117)) -1 (nil))
;; End of basic block 9 -> ( 13)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  13 [100.0%] 

(barrier 349 348 378)

(note 378 349 379 10 ( fpscr (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 379 378 380 10 ( ret (nil)) NOTE_INSN_VAR_LOCATION)

(note 380 379 103 10 ( tm (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:140 tm ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  8 [71.0%] 
(code_label 103 380 104 10 304 "" [1 uses])

(note 104 103 105 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 105 104 106 10 arch/arm/vfp/vfpsingle.c:328 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:135 D.6008 ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [orig:135 D.6008 ] [135])
        (nil)))

(jump_insn:TI 106 105 135 10 arch/arm/vfp/vfpsingle.c:328 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 112)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  11 [39.0%]  (fallthru)
;; Succ edge  12 [61.0%] 

;; Start of basic block ( 10 14) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 5 [r5] 6 [r6]
;; live  in  	 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 5 [r5] 6 [r6]
;; live  kill	

;; Pred edge  10 [39.0%]  (fallthru)
;; Pred edge  14 [39.0%] 
(code_label 135 106 107 11 308 "" [1 uses])

(note 107 135 108 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 108 107 381 11 arch/arm/vfp/vfpsingle.c:330 (set (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 24 [0x18]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 13 sp)
            (const_int 24 [0x18]))
        (nil)))

(note 381 108 109 11 ( vsp (expr_list:REG_DEP_TRUE (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 109 381 382 11 arch/arm/vfp/vfpsingle.c:331 (set (reg/v:SI 6 r6 [orig:141 ret ] [141])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(note 382 109 383 11 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 383 382 350 11 ( ret (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:141 ret ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 350 383 351 11 (set (pc)
        (label_ref 117)) -1 (nil))
;; End of basic block 11 -> ( 13)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  13 [100.0%] 

(barrier 351 350 384)

(note 384 351 385 12 ( fpscr (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 385 384 386 12 ( ret (nil)) NOTE_INSN_VAR_LOCATION)

(note 386 385 112 12 ( vsp (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 17 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 5 [r5] 6 [r6]
;; live  in  	 4 [r4] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 5 [r5] 6 [r6]
;; live  kill	

;; Pred edge  17 [71.0%] 
;; Pred edge  10 [61.0%] 
(code_label 112 386 113 12 306 "" [2 uses])

(note 113 112 114 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 114 113 387 12 arch/arm/vfp/vfpsingle.c:334 (set (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(note 387 114 116 12 ( vsp (expr_list:REG_DEP_TRUE (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 116 387 388 12 arch/arm/vfp/vfpsingle.c:335 (set (reg/v:SI 6 r6 [orig:141 ret ] [141])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 12 -> ( 13)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  13 [100.0%]  (fallthru)

(note 388 116 389 13 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 389 388 117 13 ( ret (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:141 ret ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 12 9 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]

;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%] 
;; Pred edge  11 [100.0%] 
(code_label 117 389 118 13 305 "" [2 uses])

(note 118 117 120 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note 120 118 125 13 NOTE_INSN_DELETED)

(note 125 120 126 13 NOTE_INSN_DELETED)

(note 126 125 121 13 NOTE_INSN_DELETED)

(insn:TI 121 126 390 13 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 3 r3 [orig:178 <variable>.sign ] [178])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(note 390 121 128 13 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(insn 128 390 119 13 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 1 r1)
        (reg/v:SI 4 r4 [orig:151 sd ] [151])) 167 {*arm_movsi_insn} (nil))

(insn:TI 119 128 391 13 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 2 r2 [orig:176 <variable>.exponent ] [176])
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 5 r5 [orig:139 vsp ] [139]) [0 <variable>.exponent+0 S2 A32]))) 155 {*arm_extendhisi2_v6} (nil))

(note 391 119 124 13 ( tm (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 124 391 122 13 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 0 r0 [orig:182 <variable>.significand ] [182])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])
                (const_int 4 [0x4])) [0 <variable>.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 122 124 123 13 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 3 r3 [179])
        (ashift:SI (reg:SI 3 r3 [orig:178 <variable>.sign ] [178])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn:TI 123 122 127 13 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 3 r3 [180])
        (plus:SI (mult:SI (reg:SI 2 r2 [orig:176 <variable>.exponent ] [176])
                (const_int 8388608 [0x800000]))
            (reg:SI 3 r3 [179]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:176 <variable>.exponent ] [176])
        (nil)))

(insn:TI 127 123 129 13 arch/arm/vfp/vfpsingle.c:337 (set (reg:SI 0 r0)
        (plus:SI (lshiftrt:SI (reg:SI 0 r0 [orig:182 <variable>.significand ] [182])
                (const_int 7 [0x7]))
            (reg:SI 3 r3 [180]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 3 r3 [180])
        (nil)))

(call_insn:TI 129 127 130 13 arch/arm/vfp/vfpsingle.c:337 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 130 129 352 13 arch/arm/vfp/vfpsingle.c:338 (set (reg:SI 0 r0 [orig:148 D.4453 ] [148])
        (reg/v:SI 6 r6 [orig:141 ret ] [141])) 167 {*arm_movsi_insn} (nil))

(jump_insn 352 130 353 13 arch/arm/vfp/vfpsingle.c:338 (set (pc)
        (label_ref 250)) -1 (nil))
;; End of basic block 13 -> ( 25)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  25 [100.0%] 

(barrier 353 352 392)

(note 392 353 393 14 ( fpscr (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 393 392 394 14 ( ret (nil)) NOTE_INSN_VAR_LOCATION)

(note 394 393 395 14 ( tm (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:140 tm ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 395 394 133 14 ( vsp (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 7) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  7 [50.0%] 
(code_label 133 395 134 14 303 "" [1 uses])

(note 134 133 136 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(note 136 134 137 14 NOTE_INSN_DELETED)

(insn:TI 137 136 138 14 arch/arm/vfp/vfpsingle.c:344 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 2 r2 [orig:140 tm ] [140])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn:TI 138 137 139 14 arch/arm/vfp/vfpsingle.c:344 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 135)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 14 -> ( 11 15)
;; lr  out 	 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  11 [39.0%] 
;; Succ edge  15 [61.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  14 [61.0%]  (fallthru)
(note 139 138 140 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(note 140 139 141 15 NOTE_INSN_DELETED)

(insn:TI 141 140 142 15 arch/arm/vfp/vfpsingle.c:350 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 2 r2 [orig:140 tm ] [140])
                (const_int 1 [0x1])
                (const_int 2 [0x2]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:140 tm ] [140])
        (nil)))

(jump_insn:TI 142 141 143 15 arch/arm/vfp/vfpsingle.c:350 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 147)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 15 -> ( 16 17)
;; lr  out 	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  16 [29.0%]  (fallthru)
;; Succ edge  17 [71.0%] 

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  15 [29.0%]  (fallthru)
(note 143 142 144 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(note 144 143 145 16 NOTE_INSN_DELETED)

(insn:TI 145 144 146 16 arch/arm/vfp/vfpsingle.c:351 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 24 [0x18]))) 4 {*arm_addsi3} (nil))

(call_insn:TI 146 145 396 16 arch/arm/vfp/vfpsingle.c:351 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 396 146 397 16 ( tm (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 16 -> ( 17)
;; lr  out 	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  17 [100.0%]  (fallthru)

(note 397 396 398 17 ( fpscr (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:154 fpscr ] [154])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 398 397 147 17 ( tm (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:140 tm ] [140])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 15 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 5 [r5] 24 [cc]
;; live  in  	 4 [r4] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 5 [r5] 24 [cc]
;; live  kill	

;; Pred edge  15 [71.0%] 
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 147 398 148 17 309 "" [1 uses])

(note 148 147 149 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:TI 149 148 150 17 arch/arm/vfp/vfpsingle.c:356 (set (reg:SI 5 r5 [orig:187 vsm.sign ] [187])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                    (const_int 26 [0x1a])) [0 vsm.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn:TI 150 149 151 17 arch/arm/vfp/vfpsingle.c:356 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 5 r5 [orig:187 vsm.sign ] [187])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 151 150 152 17 arch/arm/vfp/vfpsingle.c:356 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 112)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 17 -> ( 12 18)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  12 [71.0%] 
;; Succ edge  18 [29.0%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 5 [r5] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 3 [r3] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  17 [29.0%]  (fallthru)
(note 152 151 156 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(note 156 152 167 18 NOTE_INSN_DELETED)

(note 167 156 157 18 NOTE_INSN_DELETED)

(insn:TI 157 167 165 18 arch/arm/vfp/vfpsingle.c:365 (set (reg:SI 0 r0 [orig:190 D.4460 ] [190])
        (sign_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                    (const_int 24 [0x18])) [0 vsm.exponent+0 S2 A64]))) 155 {*arm_extendhisi2_v6} (nil))

(insn:TI 165 157 158 18 arch/arm/vfp/vfpsingle.c:366 (set (reg:SI 1 r1)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [0 vsm.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn:TI 158 165 155 18 arch/arm/vfp/vfpsingle.c:365 (set (reg:SI 3 r3 [191])
        (plus:SI (reg:SI 0 r0 [orig:190 D.4460 ] [190])
            (const_int -127 [0xffffffffffffff81]))) 4 {*arm_addsi3} (nil))

(insn 155 158 159 18 arch/arm/vfp/vfpsingle.c:364 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 18 [0x12])) [0 vsd.sign+0 S2 A16])
        (reg:HI 5 r5 [orig:187 vsm.sign ] [187])) 176 {*movhi_insn_arch4} (nil))

(insn:TI 159 155 161 18 arch/arm/vfp/vfpsingle.c:365 (set (reg:SI 3 r3 [192])
        (ashiftrt:SI (reg:SI 3 r3 [191])
            (const_int 1 [0x1]))) 117 {*arm_shiftsi3} (nil))

(insn:TI 161 159 162 18 arch/arm/vfp/vfpsingle.c:365 (set (reg:SI 3 r3 [194])
        (plus:SI (reg:SI 3 r3 [192])
            (const_int 127 [0x7f]))) 4 {*arm_addsi3} (nil))

(insn 162 161 166 18 arch/arm/vfp/vfpsingle.c:365 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 vsd.exponent+0 S2 A64])
        (reg:HI 3 r3 [194])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 3 r3 [194])
        (nil)))

(call_insn:TI 166 162 399 18 arch/arm/vfp/vfpsingle.c:366 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_estimate_sqrt_significand") [flags 0x3] <function_decl 0x10a9da80 vfp_estimate_sqrt_significand>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 399 166 168 18 ( tm (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 168 399 169 18 arch/arm/vfp/vfpsingle.c:366 (set (reg:SI 0 r0 [orig:133 ivtmp.1072 ] [133])
        (plus:SI (reg:SI 0 r0)
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (nil))

(insn 169 168 170 18 arch/arm/vfp/vfpsingle.c:366 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 vsd.significand+0 S4 A32])
        (reg:SI 0 r0 [orig:133 ivtmp.1072 ] [133])) 167 {*arm_movsi_insn} (nil))

(insn:TI 170 169 171 18 arch/arm/vfp/vfpsingle.c:373 (set (reg:SI 3 r3 [196])
        (and:SI (reg:SI 0 r0 [orig:133 ivtmp.1072 ] [133])
            (const_int 127 [0x7f]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 171 170 172 18 arch/arm/vfp/vfpsingle.c:373 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [196])
            (const_int 5 [0x5]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn:TI 172 171 173 18 arch/arm/vfp/vfpsingle.c:373 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 234)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 18 -> ( 19 24)
;; lr  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  19 [50.0%]  (fallthru)
;; Succ edge  24 [50.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  18 [50.0%]  (fallthru)
(note 173 172 174 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 174 173 177 19 arch/arm/vfp/vfpsingle.c:374 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0 [orig:133 ivtmp.1072 ] [133])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 177 174 178 19 arch/arm/vfp/vfpsingle.c:375 (cond_exec (leu (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 3 r3 [197])
            (const_int -1 [0xffffffffffffffff]))) 2345 {neon_vornv2di+78} (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))

(insn 178 177 175 19 arch/arm/vfp/vfpsingle.c:375 (cond_exec (leu (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                    (const_int 20 [0x14])) [0 vsd.significand+0 S4 A32])
            (reg:SI 3 r3 [197]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:SI 3 r3 [197])
        (nil)))

(jump_insn:TI 175 178 182 19 arch/arm/vfp/vfpsingle.c:374 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 234)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2700 [0xa8c])
            (nil))))
;; End of basic block 19 -> ( 20 24)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]


;; Succ edge  20 [73.0%]  (fallthru)
;; Succ edge  24 [27.0%] 

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 24 [cc]
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 8 [r8] 9 [r9] 10 [sl] 11 [fp]
;; live  kill	 24 [cc]

;; Pred edge  19 [73.0%]  (fallthru)
(note 182 175 206 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(note 206 182 183 20 NOTE_INSN_DELETED)

(insn:TI 183 206 192 20 arch/arm/vfp/vfpsingle.c:379 (set (reg:SI 3 r3 [orig:198 vsm.exponent ] [198])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                    (const_int 24 [0x18])) [0 vsm.exponent+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 192 183 302 20 arch/arm/vfp/vfpsingle.c:381 (set (reg:SI 8 r8 [orig:204 D.4482 ] [204])
        (reg:SI 5 r5 [orig:187 vsm.sign ] [187])) 167 {*arm_movsi_insn} (nil))

(insn:TI 302 192 196 20 arch/arm/vfp/vfpsingle.c:379 (set (reg:SI 2 r2 [orig:201 vsm.significand ] [201])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [0 vsm.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [0 vsm.significand+0 S4 A32])
        (nil)))

(insn:TI 196 302 184 20 arch/arm/vfp/vfpsingle.c:381 (set (reg:DI 10 sl [207])
        (mult:DI (zero_extend:DI (reg:SI 0 r0 [orig:133 ivtmp.1072 ] [133]))
            (zero_extend:DI (reg:SI 0 r0 [orig:133 ivtmp.1072 ] [133])))) 51 {*umulsidi3_v6} (nil))

(insn:TI 184 196 185 20 arch/arm/vfp/vfpsingle.c:379 (set (reg:SI 3 r3 [199])
        (and:SI (reg:SI 3 r3 [orig:198 vsm.exponent ] [198])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn:TI 185 184 187 20 arch/arm/vfp/vfpsingle.c:379 (set (reg:SI 3 r3 [200])
        (xor:SI (reg:SI 3 r3 [199])
            (const_int 1 [0x1]))) 96 {*arm_xorsi3} (nil))

(insn:TI 187 185 322 20 arch/arm/vfp/vfpsingle.c:379 (set (reg:SI 3 r3 [orig:144 D.4482 ] [144])
        (ashift:SI (reg:SI 2 r2 [orig:201 vsm.significand ] [201])
            (reg:SI 3 r3 [200]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:201 vsm.significand ] [201])
        (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -4 [0xfffffffffffffffc])) [0 vsm.significand+0 S4 A32])
            (nil))))

(insn 322 187 400 20 arch/arm/vfp/vfpsingle.c:381 (set (reg:SI 2 r2 [orig:138 rem ] [138])
        (reg:SI 5 r5 [orig:204 D.4482 ] [204])) 167 {*arm_movsi_insn} (nil))

(note 400 322 191 20 ( rem (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 191 400 188 20 arch/arm/vfp/vfpsingle.c:381 (set (reg:SI 9 r9 [ D.4482+4 ])
        (reg:SI 3 r3 [orig:144 D.4482 ] [144])) 167 {*arm_movsi_insn} (nil))

(insn 188 191 200 20 arch/arm/vfp/vfpsingle.c:379 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [0 vsm.significand+0 S4 A32])
        (reg:SI 3 r3 [orig:144 D.4482 ] [144])) 167 {*arm_movsi_insn} (nil))

(insn:TI 200 188 401 20 arch/arm/vfp/vfpsingle.c:381 (parallel [
            (set (reg/v:DI 2 r2 [orig:138 rem ] [138])
                (minus:DI (reg/v:DI 2 r2 [orig:138 rem ] [138])
                    (reg:DI 10 sl [207])))
            (clobber (reg:CC 24 cc))
        ]) 20 {*arm_subdi3} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(note 401 200 354 20 ( rem (expr_list:REG_DEP_TRUE (reg/v:DI 2 r2 [orig:138 rem ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn 354 401 355 20 (set (pc)
        (label_ref 210)) -1 (nil))
;; End of basic block 20 -> ( 22)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]


;; Succ edge  22 [100.0%] 

(barrier 355 354 402)

(note 402 355 213 21 ( rem (expr_list:REG_DEP_TRUE (reg/v:DI 2 r2 [orig:138 rem ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 22) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 13 [sp]
;; live  gen 	 2 [r2] 3 [r3] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 24 [cc]
;; live  kill	

;; Pred edge  22 [21.0%] 
(code_label 213 402 203 21 313 "" [1 uses])

(note 203 213 208 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(note 208 203 204 21 NOTE_INSN_DELETED)

(insn:TI 204 208 314 21 arch/arm/vfp/vfpsingle.c:387 (set (reg:DI 8 r8)
        (zero_extend:DI (reg:SI 0 r0 [orig:133 ivtmp.1072 ] [133]))) 138 {*arm_zero_extendsidi2} (nil))

(insn 314 204 312 21 arch/arm/vfp/vfpsingle.c:387 (set (reg:SI 10 sl)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn:TI 312 314 315 21 arch/arm/vfp/vfpsingle.c:387 (parallel [
            (set (reg:CC_C 24 cc)
                (compare:CC_C (plus:SI (reg:SI 8 r8)
                        (reg:SI 8 r8 [10]))
                    (reg:SI 8 r8)))
            (set (reg:SI 8 r8)
                (plus:SI (reg:SI 8 r8)
                    (reg:SI 8 r8 [10])))
        ]) 10 {*addsi3_compare_op1} (nil))

(insn 315 312 313 21 arch/arm/vfp/vfpsingle.c:387 (set (reg:SI 11 fp [+4 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn:TI 313 315 306 21 arch/arm/vfp/vfpsingle.c:387 (set (reg:SI 9 r9 [+4 ])
        (plus:SI (ltu:SI (reg:CC_C 24 cc)
                (const_int 0 [0x0]))
            (plus:SI (reg:SI 9 r9 [+4 ])
                (reg:SI 9 r9 [orig:11+4 ] [11])))) 14 {*addsi3_carryin} (expr_list:REG_DEAD (reg:CC_C 24 cc)
        (nil)))

(insn 306 313 316 21 arch/arm/vfp/vfpsingle.c:387 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 %sfp+-24 S8 A64])
        (reg:DI 8 r8)) 163 {*arm_movdi} (nil))

(insn:TI 316 306 317 21 arch/arm/vfp/vfpsingle.c:387 (set (reg:SI 8 r8 [210])
        (ior:SI (reg:SI 8 r8 [210])
            (reg:SI 10 sl))) 89 {*arm_iorsi3} (nil))

(insn 317 316 318 21 arch/arm/vfp/vfpsingle.c:387 (set (reg:SI 9 r9 [+4 ])
        (ior:SI (reg:SI 9 r9 [+4 ])
            (reg:SI 11 fp [+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 11 fp [+4 ])
        (nil)))

(insn:TI 318 317 403 21 arch/arm/vfp/vfpsingle.c:387 (parallel [
            (set (reg:CC_C 24 cc)
                (compare:CC_C (plus:SI (reg:SI 2 r2 [orig:138 rem ] [138])
                        (reg:SI 8 r8 [210]))
                    (reg:SI 2 r2 [orig:138 rem ] [138])))
            (set (reg:SI 2 r2 [orig:138 rem ] [138])
                (plus:SI (reg:SI 2 r2 [orig:138 rem ] [138])
                    (reg:SI 8 r8 [210])))
        ]) 10 {*addsi3_compare_op1} (nil))

(note 403 318 319 21 ( rem (expr_list:REG_DEP_TRUE (reg:DI 2 r2 [orig:138 rem ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 319 403 404 21 arch/arm/vfp/vfpsingle.c:387 (set (reg:SI 3 r3 [ rem+4 ])
        (plus:SI (ltu:SI (reg:CC_C 24 cc)
                (const_int 0 [0x0]))
            (plus:SI (reg:SI 3 r3 [ rem+4 ])
                (reg:SI 9 r9 [+4 ])))) 14 {*addsi3_carryin} (expr_list:REG_DEAD (reg:CC_C 24 cc)
        (nil)))
;; End of basic block 21 -> ( 22)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]


;; Succ edge  22 [100.0%]  (fallthru,dfs_back)

(note 404 319 210 22 ( rem (expr_list:REG_DEP_TRUE (reg:DI 2 r2 [orig:138 rem ] [138])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 21 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; lr  use 	 0 [r0] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	

;; Pred edge  21 [100.0%]  (fallthru,dfs_back)
;; Pred edge  20 [100.0%] 
(code_label 210 404 211 22 312 "" [1 uses])

(note 211 210 214 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn:TI 214 211 212 22 arch/arm/vfp/vfpsingle.c:385 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [ rem+4 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 212 214 215 22 arch/arm/vfp/vfpsingle.c:387 (set (reg:SI 0 r0 [orig:133 ivtmp.1072 ] [133])
        (plus:SI (reg:SI 0 r0 [orig:133 ivtmp.1072 ] [133])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))

(jump_insn:TI 215 212 264 22 arch/arm/vfp/vfpsingle.c:385 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 213)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2100 [0x834])
            (nil))))
;; End of basic block 22 -> ( 21 23)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]


;; Succ edge  21 [21.0%] 
;; Succ edge  23 [79.0%]  (fallthru,loop_exit)

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 11 [fp] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 11 [fp]

;; Pred edge  22 [79.0%]  (fallthru,loop_exit)
(note 264 215 225 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(note 225 264 226 23 NOTE_INSN_DELETED)

(note 226 225 282 23 NOTE_INSN_DELETED)

(note 282 226 281 23 NOTE_INSN_DELETED)

(insn:TI 281 282 231 23 arch/arm/vfp/vfpsingle.c:389 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (ior:SI (reg:SI 2 r2 [orig:138 rem ] [138])
                        (reg:SI 3 r3 [ rem+4 ]))
                    (const_int 0 [0x0])))
            (clobber (reg:SI 11 fp))
        ]) 92 {*iorsi3_compare0_scratch} (expr_list:REG_DEAD (reg:SI 3 r3 [ rem+4 ])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:138 rem ] [138])
            (expr_list:REG_UNUSED (reg:SI 11 fp)
                (nil)))))

(insn 231 281 232 23 arch/arm/vfp/vfpsingle.c:389 (set (reg:SI 0 r0 [214])
        (plus:SI (reg:SI 0 r0 [orig:133 ivtmp.1072 ] [133])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn:TI 232 231 233 23 arch/arm/vfp/vfpsingle.c:389 (set (reg:SI 0 r0 [215])
        (ior:SI (ne:SI (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 0 r0 [214]))) 277 {*ior_scc} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -12 [0xfffffffffffffff4])) [0 vsd.significand+0 S4 A32])
            (nil))))

(insn 233 232 234 23 arch/arm/vfp/vfpsingle.c:389 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 vsd.significand+0 S4 A32])
        (reg:SI 0 r0 [215])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [215])
        (nil)))
;; End of basic block 23 -> ( 24)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 13 [sp]


;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 18 23 19) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; lr  use 	 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr]
;; live  kill	 14 [lr]

;; Pred edge  18 [50.0%] 
;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  19 [27.0%] 
(code_label 234 233 235 24 310 "" [2 uses])

(note 235 234 237 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(note 237 235 238 24 NOTE_INSN_DELETED)

(note 238 237 240 24 NOTE_INSN_DELETED)

(note 240 238 243 24 NOTE_INSN_DELETED)

(note 243 240 236 24 NOTE_INSN_DELETED)

(insn:TI 236 243 244 24 arch/arm/vfp/vfpsingle.c:392 (set (reg:SI 12 ip [orig:145 D.4471 ] [145])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 vsd.significand+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 vsd.significand+0 S4 A32])
        (nil)))

(insn 244 236 246 24 arch/arm/vfp/vfpsingle.c:394 (set (reg:SI 0 r0)
        (reg/v:SI 4 r4 [orig:151 sd ] [151])) 167 {*arm_movsi_insn} (nil))

(insn:TI 246 244 405 24 arch/arm/vfp/vfpsingle.c:394 (set (reg:SI 2 r2)
        (reg/v:SI 6 r6 [orig:154 fpscr ] [154])) 167 {*arm_movsi_insn} (nil))

(note 405 246 245 24 ( rem (nil)) NOTE_INSN_VAR_LOCATION)

(insn 245 405 239 24 arch/arm/vfp/vfpsingle.c:394 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(insn:TI 239 245 247 24 arch/arm/vfp/vfpsingle.c:392 (set (reg:SI 14 lr [218])
        (and:SI (reg:SI 12 ip [orig:145 D.4471 ] [145])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (nil))

(insn 247 239 406 24 arch/arm/vfp/vfpsingle.c:394 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(note 406 247 241 24 ( rem (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 241 406 242 24 arch/arm/vfp/vfpsingle.c:392 (set (reg:SI 12 ip [220])
        (ior:SI (lshiftrt:SI (reg:SI 12 ip [orig:145 D.4471 ] [145])
                (const_int 1 [0x1]))
            (reg:SI 14 lr [218]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 14 lr [218])
        (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -12 [0xfffffffffffffff4])) [0 vsd.significand+0 S4 A32])
            (nil))))

(insn 242 241 248 24 arch/arm/vfp/vfpsingle.c:392 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 vsd.significand+0 S4 A32])
        (reg:SI 12 ip [220])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 12 ip [220])
        (nil)))

(call_insn:TI 248 242 407 24 arch/arm/vfp/vfpsingle.c:394 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x3] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 24 -> ( 25)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  25 [100.0%]  (fallthru)

(note 407 248 408 25 ( ret (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:141 ret ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 408 407 250 25 ( vsp (expr_list:REG_DEP_TRUE (reg/v/f:SI 5 r5 [orig:139 vsp ] [139])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 24 13) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  24 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%] 
(code_label 250 408 251 25 307 "" [1 uses])

(note 251 250 262 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 262 251 333 25 arch/arm/vfp/vfpsingle.c:395 (use (reg/i:SI 0 r0)) -1 (nil))

(note 333 262 334 25 NOTE_INSN_EPILOGUE_BEG)

(jump_insn:TI 334 333 335 25 arch/arm/vfp/vfpsingle.c:395 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 25 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 9 [r9] 10 [sl] 11 [fp] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%] 

(barrier 335 334 301)

(note 301 335 303 NOTE_INSN_DELETED)

(note 303 301 0 NOTE_INSN_DELETED)


;; Function vfp_single_fcvtd (vfp_single_fcvtd)[0:165]


Basic block 2:
IN:
Stack adjustment: 0
Reg 0: dd+0
Reg 1: unused+0
Reg 2: m+0
Reg 3: fpscr+0
Variables:
  name: dd
    offset 0
      (reg:SI 0 r0 [ dd ])
  name: unused
    offset 0
      (reg:SI 1 r1 [ unused ])
  name: m
    offset 0
      (reg:SI 2 r2 [ m ])
  name: fpscr
    offset 0
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 64
Reg 2: significand+0
Reg 3: fpscr+0
Reg 5: dd+0
Reg 7: fpscr+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 2 r2 [orig:135 significand ] [135])
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:144 fpscr ] [144])
      (reg:SI 3 r3 [ fpscr ])


Basic block 3:
IN:
Stack adjustment: 64
Reg 2: significand+0
Reg 3: fpscr+0
Reg 5: dd+0
Reg 7: fpscr+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 2 r2 [orig:135 significand ] [135])
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:144 fpscr ] [144])
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 64
Reg 2: significand+0
Reg 3: fpscr+0
Reg 5: dd+0
Reg 6: tm+0
Reg 7: fpscr+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 2 r2 [orig:135 significand ] [135])
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: tm
    offset 0
      (reg/v:SI 6 r6 [orig:137 tm ] [137])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:144 fpscr ] [144])
      (reg:SI 3 r3 [ fpscr ])


Basic block 4:
IN:
Stack adjustment: 64
Reg 2: significand+0
Reg 3: fpscr+0
Reg 5: dd+0
Reg 6: tm+0
Reg 7: fpscr+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 2 r2 [orig:135 significand ] [135])
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: tm
    offset 0
      (reg/v:SI 6 r6 [orig:137 tm ] [137])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:144 fpscr ] [144])
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 64
Reg 2: significand+0
Reg 3: fpscr+0
Reg 4: exceptions+0
Reg 5: dd+0
Reg 6: tm+0
Reg 7: fpscr+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 2 r2 [orig:135 significand ] [135])
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: tm
    offset 0
      (reg/v:SI 6 r6 [orig:137 tm ] [137])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:144 fpscr ] [144])
      (reg:SI 3 r3 [ fpscr ])


Basic block 5:
IN:
Stack adjustment: 64
Reg 2: significand+0
Reg 3: fpscr+0
Reg 4: exceptions+0
Reg 5: dd+0
Reg 6: tm+0
Reg 7: fpscr+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 2 r2 [orig:135 significand ] [135])
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: tm
    offset 0
      (reg/v:SI 6 r6 [orig:137 tm ] [137])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:144 fpscr ] [144])
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 64
Reg 2: significand+0
Reg 3: fpscr+0
Reg 4: exceptions+0
Reg 5: dd+0
Reg 6: tm+0
Reg 7: fpscr+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 2 r2 [orig:135 significand ] [135])
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: tm
    offset 0
      (reg/v:SI 6 r6 [orig:137 tm ] [137])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:144 fpscr ] [144])
      (reg:SI 3 r3 [ fpscr ])


Basic block 6:
IN:
Stack adjustment: 64
Reg 2: significand+0
Reg 3: fpscr+0
Reg 5: dd+0
Reg 7: fpscr+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 2 r2 [orig:135 significand ] [135])
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:144 fpscr ] [144])
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 64
Reg 2: significand+0
Reg 3: fpscr+0
Reg 5: dd+0
Reg 6: tm+0
Reg 7: fpscr+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 2 r2 [orig:135 significand ] [135])
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: tm
    offset 0
      (reg/v:SI 6 r6 [orig:137 tm ] [137])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:144 fpscr ] [144])
      (reg:SI 3 r3 [ fpscr ])


Basic block 7:
IN:
Stack adjustment: 64
Reg 2: significand+0
Reg 3: fpscr+0
Reg 5: dd+0
Reg 6: tm+0
Reg 7: fpscr+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 2 r2 [orig:135 significand ] [135])
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: tm
    offset 0
      (reg/v:SI 6 r6 [orig:137 tm ] [137])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:144 fpscr ] [144])
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 64
Reg 2: significand+0
Reg 3: fpscr+0
Reg 5: dd+0
Reg 6: tm+0
Reg 7: fpscr+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 2 r2 [orig:135 significand ] [135])
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: tm
    offset 0
      (reg/v:SI 6 r6 [orig:137 tm ] [137])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:144 fpscr ] [144])
      (reg:SI 3 r3 [ fpscr ])


Basic block 8:
IN:
Stack adjustment: 64
Reg 2: significand+0
Reg 3: fpscr+0
Reg 4: exceptions+0
Reg 5: dd+0
Reg 6: tm+0
Reg 7: fpscr+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 2 r2 [orig:135 significand ] [135])
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: tm
    offset 0
      (reg/v:SI 6 r6 [orig:137 tm ] [137])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:144 fpscr ] [144])
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 64
Reg 2: significand+0
Reg 3: fpscr+0
Reg 4: exceptions+0
Reg 5: dd+0
Reg 6: tm+0
Reg 7: fpscr+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 2 r2 [orig:135 significand ] [135])
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: tm
    offset 0
      (reg/v:SI 6 r6 [orig:137 tm ] [137])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:144 fpscr ] [144])
      (reg:SI 3 r3 [ fpscr ])


Basic block 9:
IN:
Stack adjustment: 64
Reg 2: significand+0
Reg 3: fpscr+0
Reg 4: exceptions+0
Reg 5: dd+0
Reg 6: tm+0
Reg 7: fpscr+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 2 r2 [orig:135 significand ] [135])
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: tm
    offset 0
      (reg/v:SI 6 r6 [orig:137 tm ] [137])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:144 fpscr ] [144])
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 64
Reg 2: significand+0
Reg 3: fpscr+0
Reg 4: exceptions+0
Reg 5: dd+0
Reg 6: tm+0
Reg 7: fpscr+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 2 r2 [orig:135 significand ] [135])
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: tm
    offset 0
      (reg/v:SI 6 r6 [orig:137 tm ] [137])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:144 fpscr ] [144])
      (reg:SI 3 r3 [ fpscr ])


Basic block 10:
IN:
Stack adjustment: 64
Reg 2: significand+0
Reg 3: fpscr+0
Reg 4: exceptions+0
Reg 5: dd+0
Reg 6: tm+0
Reg 7: fpscr+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 2 r2 [orig:135 significand ] [135])
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: tm
    offset 0
      (reg/v:SI 6 r6 [orig:137 tm ] [137])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:144 fpscr ] [144])
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 64
Reg 4: exceptions+0
Reg 5: dd+0
Reg 6: tm+0
Reg 7: fpscr+0
Variables:
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: tm
    offset 0
      (reg/v:SI 6 r6 [orig:137 tm ] [137])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:144 fpscr ] [144])


Basic block 11:
IN:
Stack adjustment: 64
Reg 2: significand+0
Reg 3: fpscr+0
Reg 4: exceptions+0
Reg 5: dd+0
Reg 6: tm+0
Reg 7: fpscr+0
Variables:
  name: significand
    offset 0
      (reg/v:SI 2 r2 [orig:135 significand ] [135])
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: tm
    offset 0
      (reg/v:SI 6 r6 [orig:137 tm ] [137])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:144 fpscr ] [144])
      (reg:SI 3 r3 [ fpscr ])

OUT:
Stack adjustment: 64
Reg 4: exceptions+0
Reg 5: dd+0
Reg 6: tm+0
Reg 7: fpscr+0
Variables:
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: tm
    offset 0
      (reg/v:SI 6 r6 [orig:137 tm ] [137])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:144 fpscr ] [144])


Basic block 12:
IN:
Stack adjustment: 64
Reg 4: exceptions+0
Reg 5: dd+0
Reg 6: tm+0
Reg 7: fpscr+0
Variables:
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: tm
    offset 0
      (reg/v:SI 6 r6 [orig:137 tm ] [137])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:144 fpscr ] [144])

OUT:
Stack adjustment: 64
Reg 4: exceptions+0
Reg 5: dd+0
Reg 6: tm+0
Reg 7: fpscr+0
Variables:
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: tm
    offset 0
      (reg/v:SI 6 r6 [orig:137 tm ] [137])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:144 fpscr ] [144])


Basic block 13:
IN:
Stack adjustment: 64
Reg 4: exceptions+0
Reg 5: dd+0
Reg 6: tm+0
Reg 7: fpscr+0
Variables:
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: tm
    offset 0
      (reg/v:SI 6 r6 [orig:137 tm ] [137])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:144 fpscr ] [144])

OUT:
Stack adjustment: 64
Reg 4: exceptions+0
Reg 5: dd+0
Variables:
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:136 exceptions ] [136])


Basic block 14:
IN:
Stack adjustment: 64
Reg 4: exceptions+0
Reg 5: dd+0
Reg 6: tm+0
Reg 7: fpscr+0
Variables:
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: tm
    offset 0
      (reg/v:SI 6 r6 [orig:137 tm ] [137])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:144 fpscr ] [144])

OUT:
Stack adjustment: 64
Reg 4: exceptions+0
Reg 5: dd+0
Reg 6: tm+0
Reg 7: fpscr+0
Variables:
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: tm
    offset 0
      (reg/v:SI 6 r6 [orig:137 tm ] [137])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:144 fpscr ] [144])


Basic block 15:
IN:
Stack adjustment: 64
Reg 4: exceptions+0
Reg 5: dd+0
Reg 6: tm+0
Reg 7: fpscr+0
Variables:
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: tm
    offset 0
      (reg/v:SI 6 r6 [orig:137 tm ] [137])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:144 fpscr ] [144])

OUT:
Stack adjustment: 64
Reg 4: exceptions+0
Reg 5: dd+0
Variables:
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:136 exceptions ] [136])


Basic block 16:
IN:
Stack adjustment: 64
Reg 4: exceptions+0
Reg 5: dd+0
Reg 6: tm+0
Reg 7: fpscr+0
Variables:
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: tm
    offset 0
      (reg/v:SI 6 r6 [orig:137 tm ] [137])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:144 fpscr ] [144])

OUT:
Stack adjustment: 64
Reg 4: exceptions+0
Reg 5: dd+0
Reg 6: tm+0
Reg 7: fpscr+0
Variables:
  name: dd
    offset 0
      (reg/v:SI 5 r5 [orig:141 dd ] [141])
  name: tm
    offset 0
      (reg/v:SI 6 r6 [orig:137 tm ] [137])
  name: exceptions
    offset 0
      (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
  name: fpscr
    offset 0
      (reg/v:SI 7 r7 [orig:144 fpscr ] [144])


17 basic blocks, 23 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(8){ }d-1(9){ }d-1(13){ }d-1(14){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;; live  kill	

Successors:  2 [100.0%]  (fallthru)
;; lr  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 5 [r5] 7 [r7] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 5 [r5] 7 [r7] 13 [sp] 24 [cc]
;; live  kill	

Successors:  3 [28.0%]  (fallthru) 6 [72.0%] 
;; lr  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 2800, maybe hot.
Predecessors:  2 [28.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 2 [r2] 6 [r6] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 6 [r6] 24 [cc]
;; live  kill	

Successors:  4 [50.0%]  (fallthru) 8 [50.0%] 
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 1400, maybe hot.
Predecessors:  3 [50.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 2 [r2] 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 4 [r4] 6 [r6] 24 [cc]
;; live  kill	

Successors:  8 [50.0%]  5 [50.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 700, maybe hot.
Predecessors:  4 [50.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}

Successors:  9 [100.0%] 


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 7200, maybe hot.
Predecessors:  2 [72.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 1 [r1] 6 [r6] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 6 [r6] 24 [cc]
;; live  kill	

Successors:  8 [50.0%]  7 [50.0%]  (fallthru)
;; lr  out 	 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 3600, maybe hot.
Predecessors:  6 [50.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 2 [r2] 6 [r6] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 6 [r6] 24 [cc]
;; live  kill	

Successors:  8 [100.0%]  (fallthru)
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 1400, maybe hot.
Predecessors:  7 [100.0%]  (fallthru) 3 [50.0%]  4 [50.0%]  6 [50.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 4 [r4]
;; live  kill	

Successors:  9 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]

Invalid sum of incoming frequencies 9300, should be 1400

Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  8 [100.0%]  (fallthru) 5 [100.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

Successors:  10 [29.0%]  (fallthru) 11 [71.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]

Invalid sum of incoming frequencies 2100, should be 10000

Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 2900, maybe hot.
Predecessors:  9 [29.0%]  (fallthru)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

Successors:  11 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  9 [71.0%]  10 [100.0%]  (fallthru)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  kill	

Successors:  12 [50.0%]  (fallthru) 14 [50.0%] 
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 12 [ip] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 12 [ip] 13 [sp]


Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  11 [50.0%]  (fallthru)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 1 [r1] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 1 [r1] 24 [cc]
;; live  kill	

Successors:  13 [28.0%]  (fallthru) 15 [72.0%] 
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp]


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 1400, maybe hot.
Predecessors:  12 [28.0%]  (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 6 [r6] 7 [r7]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 6 [r6] 7 [r7]
;; live  kill	

Successors:  15 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 12 [ip] 13 [sp]


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  11 [50.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]

Successors:  16 [100.0%] 
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  12 [72.0%]  13 [100.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; lr  use 	 5 [r5] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 24 [cc]
;; live  kill	 14 [lr]

Successors:  16 [100.0%]  (fallthru)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


Basic block 16 , prev 15, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  15 [100.0%]  (fallthru) 14 [100.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

Successors:  EXIT [100.0%] 
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


Basic block 1 , prev 16, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  16 [100.0%] 
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(4){ }u-1(5){ }u-1(6){ }u-1(7){ }u-1(8){ }u-1(9){ }u-1(13){ }u-1(14){ }}
;; lr  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;; lr  def 	
;; live  in  	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	
;; live  kill	

Successors: 
;; lr  out 	
;; live  out 	




vfp_single_fcvtd

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 7[r7] 8[r8] 9[r9] 12[ip] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={12d,13u} r1={11d,11u} r2={11d,15u} r3={9d,10u} r4={4d,5u} r5={2d,4u} r6={10d,17u} r7={4d,5u} r8={3d,7u} r9={3d,4u} r12={5d,3u} r13={3d,39u,2d} r14={4d,2u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={15d,21u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} 
;;    total ref usage 584{426d,156u,2e} in 85{82 regular + 3 call} insns.
(note 1 0 256 NOTE_INSN_DELETED)

(note 256 1 257 2 ( m (expr_list:REG_DEP_TRUE (reg:SI 2 r2 [ m ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 257 256 258 2 ( fpscr (expr_list:REG_DEP_TRUE (reg:SI 3 r3 [ fpscr ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 258 257 259 2 ( dd (expr_list:REG_DEP_TRUE (reg:SI 0 r0 [ dd ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 259 258 7 2 ( unused (expr_list:REG_DEP_TRUE (reg:SI 1 r1 [ unused ])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 5 [r5] 7 [r7] 13 [sp] 24 [cc]
;; live  in  	 0 [r0] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 5 [r5] 7 [r7] 13 [sp] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 259 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 6 7 13 2 NOTE_INSN_FUNCTION_BEG)

(note 13 6 14 2 NOTE_INSN_DELETED)

(note 14 13 19 2 NOTE_INSN_DELETED)

(note 19 14 20 2 NOTE_INSN_DELETED)

(note 20 19 21 2 NOTE_INSN_DELETED)

(note 21 20 24 2 NOTE_INSN_DELETED)

(note 24 21 25 2 NOTE_INSN_DELETED)

(note 25 24 27 2 NOTE_INSN_DELETED)

(note 27 25 28 2 NOTE_INSN_DELETED)

(note 28 27 29 2 NOTE_INSN_DELETED)

(note 29 28 37 2 NOTE_INSN_DELETED)

(note 37 29 232 2 NOTE_INSN_DELETED)

(insn/f:TI 232 37 15 2 arch/arm/vfp/vfpsingle.c:483 (parallel [
            (set (mem/c:BLK (pre_dec:BLK (reg/f:SI 13 sp)) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg:SI 6 r6))
            (use (reg:SI 7 r7))
            (use (reg:SI 8 r8))
            (use (reg:SI 9 r9))
            (use (reg:SI 14 lr))
        ]) 327 {*push_multi} (expr_list:REG_DEAD (reg:SI 14 lr)
        (expr_list:REG_DEAD (reg:SI 7 r7)
            (expr_list:REG_DEAD (reg:SI 5 r5)
                (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                            (set/f (reg/f:SI 13 sp)
                                (plus:SI (reg/f:SI 13 sp)
                                    (const_int -28 [0xffffffffffffffe4])))
                            (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                                (reg:SI 4 r4))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 4 [0x4])) [0 S4 A32])
                                (reg:SI 5 r5))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 8 [0x8])) [0 S4 A32])
                                (reg:SI 6 r6))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 12 [0xc])) [0 S4 A32])
                                (reg:SI 7 r7))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 16 [0x10])) [0 S4 A32])
                                (reg:SI 8 r8))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 20 [0x14])) [0 S4 A32])
                                (reg:SI 9 r9))
                            (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                                        (const_int 24 [0x18])) [0 S4 A32])
                                (reg:SI 14 lr))
                        ])
                    (nil))))))

(insn:TI 15 232 260 2 arch/arm/vfp/vfp.h:196 (set (reg:SI 1 r1 [orig:134 D.6069 ] [134])
        (zero_extract:SI (reg/v:SI 2 r2 [orig:143 m ] [143])
            (const_int 8 [0x8])
            (const_int 23 [0x17]))) 124 {extzv_t2} (nil))

(note 260 15 2 2 ( unused (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 2 260 10 2 arch/arm/vfp/vfpsingle.c:483 (set (reg/v:SI 5 r5 [orig:141 dd ] [141])
        (reg:SI 0 r0 [ dd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dd ])
        (nil)))

(insn 10 2 261 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 0 r0 [145])
        (and:SI (reg/v:SI 2 r2 [orig:143 m ] [143])
            (const_int -2147483648 [0xffffffff80000000]))) 67 {*arm_andsi3_insn} (nil))

(note 261 10 17 2 ( dd (expr_list:REG_DEP_TRUE (reg/v:SI 5 r5 [orig:141 dd ] [141])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 17 261 262 2 arch/arm/vfp/vfp.h:199 (set (reg:SI 2 r2 [149])
        (ashift:SI (reg/v:SI 2 r2 [orig:143 m ] [143])
            (const_int 9 [0x9]))) 117 {*arm_shiftsi3} (nil))

(note 262 17 30 2 ( m (nil)) NOTE_INSN_VAR_LOCATION)

(insn 30 262 233 2 arch/arm/vfp/vfp.h:200 (set (reg:CC_DNE 24 cc)
        (compare:CC_DNE (and:SI (ne:SI (reg:SI 1 r1 [orig:134 D.6069 ] [134])
                    (const_int 255 [0xff]))
                (ne:SI (reg:SI 1 r1 [orig:134 D.6069 ] [134])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))) 284 {*cmp_and} (nil))

(insn/f:TI 233 30 234 2 arch/arm/vfp/vfpsingle.c:483 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -36 [0xffffffffffffffdc]))) 4 {*arm_addsi3} (nil))

(note 234 233 11 2 NOTE_INSN_PROLOGUE_END)

(insn 11 234 18 2 arch/arm/vfp/vfp.h:195 (set (reg:SI 0 r0 [146])
        (lshiftrt:SI (reg:SI 0 r0 [145])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn:TI 18 11 263 2 arch/arm/vfp/vfp.h:199 (set (reg/v:SI 2 r2 [orig:135 significand ] [135])
        (lshiftrt:SI (reg:SI 2 r2 [149])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(note 263 18 5 2 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:135 significand ] [135])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn 5 263 33 2 arch/arm/vfp/vfpsingle.c:483 (set (reg/v:SI 7 r7 [orig:144 fpscr ] [144])
        (reg:SI 3 r3 [ fpscr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ fpscr ])
        (nil)))

(insn:TI 33 5 38 2 arch/arm/vfp/vfp.h:201 (cond_exec (ne (reg:CC_DNE 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 2 r2 [orig:135 significand ] [135])
            (ior:SI (reg/v:SI 2 r2 [orig:135 significand ] [135])
                (const_int 1073741824 [0x40000000])))) 2310 {neon_vornv2di+43} (expr_list:REG_DEAD (reg:CC_DNE 24 cc)
        (nil)))

(insn 38 33 12 2 arch/arm/vfp/vfp.h:231 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [orig:134 D.6069 ] [134])
            (const_int 255 [0xff]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 12 38 16 2 arch/arm/vfp/vfp.h:195 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 26 [0x1a])) [0 vsm.sign+0 S2 A16])
        (reg:HI 0 r0 [146])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 0 r0 [146])
        (nil)))

(insn:TI 16 12 36 2 arch/arm/vfp/vfp.h:196 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [0 vsm.exponent+0 S2 A64])
        (reg:HI 1 r1 [orig:134 D.6069 ] [134])) 176 {*movhi_insn_arch4} (nil))

(insn:TI 36 16 39 2 arch/arm/vfp/vfp.h:202 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [0 vsm.significand+0 S4 A32])
        (reg/v:SI 2 r2 [orig:135 significand ] [135])) 167 {*arm_movsi_insn} (nil))

(jump_insn 39 36 264 2 arch/arm/vfp/vfp.h:231 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 62)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 2 -> ( 3 6)
;; lr  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  6 [72.0%] 

(note 264 39 40 3 ( fpscr (expr_list:REG_DEP_TRUE (reg/v:SI 7 r7 [orig:144 fpscr ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 2 [r2] 6 [r6] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 6 [r6] 24 [cc]
;; live  kill	

;; Pred edge  2 [28.0%]  (fallthru)
(note 40 264 41 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 41 40 44 3 arch/arm/vfp/vfp.h:232 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:135 significand ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn:TI 44 41 265 3 arch/arm/vfp/vfp.h:233 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 6 r6 [orig:137 tm ] [137])
            (const_int 8 [0x8]))) 2345 {neon_vornv2di+78} (nil))

(note 265 44 42 3 ( tm (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:137 tm ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 42 265 48 3 arch/arm/vfp/vfp.h:232 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 4 8)
;; lr  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 2 [r2] 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 4 [r4] 6 [r6] 24 [cc]
;; live  kill	

;; Pred edge  3 [50.0%]  (fallthru)
(note 48 42 49 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 49 48 50 4 NOTE_INSN_DELETED)

(insn:TI 50 49 53 4 arch/arm/vfp/vfp.h:234 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 2 r2 [orig:135 significand ] [135])
                (const_int 1 [0x1])
                (const_int 29 [0x1d]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:135 significand ] [135])
        (nil)))

(insn:TI 53 50 54 4 arch/arm/vfp/vfp.h:237 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 6 r6 [orig:137 tm ] [137])
            (const_int 48 [0x30]))) 2345 {neon_vornv2di+78} (nil))

(insn 54 53 266 4 arch/arm/vfp/vfpsingle.c:497 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
            (const_int 1 [0x1]))) 2345 {neon_vornv2di+78} (nil))

(note 266 54 59 4 ( exceptions (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(insn:TI 59 266 51 4 arch/arm/vfp/vfp.h:235 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 6 r6 [orig:137 tm ] [137])
            (const_int 16 [0x10]))) 2345 {neon_vornv2di+78} (nil))

(jump_insn 51 59 249 4 arch/arm/vfp/vfp.h:234 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 8 5)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  8 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}

;; Pred edge  4 [50.0%]  (fallthru)
(note 249 51 250 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(jump_insn 250 249 251 5 (set (pc)
        (label_ref 84)) -1 (nil))
;; End of basic block 5 -> ( 9)


;; Succ edge  9 [100.0%] 

(barrier 251 250 267)

(note 267 251 268 6 ( tm (nil)) NOTE_INSN_VAR_LOCATION)

(note 268 267 62 6 ( exceptions (nil)) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 2) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 1 [r1] 6 [r6] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 1 [r1] 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 6 [r6] 24 [cc]
;; live  kill	

;; Pred edge  2 [72.0%] 
(code_label 62 268 63 6 322 "" [1 uses])

(note 63 62 64 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 64 63 67 6 arch/arm/vfp/vfp.h:238 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 1 r1 [orig:134 D.6069 ] [134])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [orig:134 D.6069 ] [134])
        (nil)))

(insn:TI 67 64 269 6 arch/arm/vfp/vfp.h:230 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 6 r6 [orig:137 tm ] [137])
            (const_int 1 [0x1]))) 2345 {neon_vornv2di+78} (nil))

(note 269 67 65 6 ( tm (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:137 tm ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(jump_insn:TI 65 269 71 6 arch/arm/vfp/vfp.h:238 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 8 7)
;; lr  out 	 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  8 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 2 [r2] 6 [r6] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 2 [r2] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 6 [r6] 24 [cc]
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 71 65 72 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 72 71 229 7 NOTE_INSN_DELETED)

(insn:TI 229 72 230 7 arch/arm/vfp/vfp.h:242 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:135 significand ] [135])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [orig:135 significand ] [135])
        (nil)))

(insn:TI 230 229 231 7 arch/arm/vfp/vfp.h:242 (cond_exec (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 6 r6 [orig:137 tm ] [137])
            (const_int 3 [0x3]))) 2345 {neon_vornv2di+78} (nil))

(insn 231 230 270 7 arch/arm/vfp/vfp.h:242 (cond_exec (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (set (reg/v:SI 6 r6 [orig:137 tm ] [137])
            (const_int 5 [0x5]))) 2345 {neon_vornv2di+78} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 7 -> ( 8)
;; lr  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  8 [100.0%]  (fallthru)

(note 270 231 81 8 ( exceptions (expr_list:REG_DEP_TRUE (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 7 3 4 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 4 [r4]
;; live  in  	 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 4 [r4]
;; live  kill	

;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  3 [50.0%] 
;; Pred edge  4 [50.0%] 
;; Pred edge  6 [50.0%] 
(code_label 81 270 82 8 324 "" [3 uses])

(note 82 81 83 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 83 82 84 8 arch/arm/vfp/vfpsingle.c:487 (set (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 8 -> ( 9)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 5) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%] 
(code_label 84 83 85 9 326 "" [1 uses])

(note 85 84 86 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 86 85 87 9 NOTE_INSN_DELETED)

(insn:TI 87 86 88 9 arch/arm/vfp/vfpsingle.c:499 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 6 r6 [orig:137 tm ] [137])
                (const_int 1 [0x1])
                (const_int 2 [0x2]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn:TI 88 87 89 9 arch/arm/vfp/vfpsingle.c:499 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 93)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  10 [29.0%]  (fallthru)
;; Succ edge  11 [71.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  9 [29.0%]  (fallthru)
(note 89 88 90 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note 90 89 91 10 NOTE_INSN_DELETED)

(insn:TI 91 90 92 10 arch/arm/vfp/vfpsingle.c:500 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 24 [0x18]))) 4 {*arm_addsi3} (nil))

(call_insn:TI 92 91 271 10 arch/arm/vfp/vfpsingle.c:500 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_single_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_single_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 271 92 272 10 ( significand (nil)) NOTE_INSN_VAR_LOCATION)
;; End of basic block 10 -> ( 11)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  11 [100.0%]  (fallthru)

(note 272 271 273 11 ( fpscr (expr_list:REG_DEP_TRUE (reg/v:SI 7 r7 [orig:144 fpscr ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 273 272 93 11 ( significand (expr_list:REG_DEP_TRUE (reg/v:SI 2 r2 [orig:135 significand ] [135])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 9 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 1 [r1] 2 [r2] 3 [r3] 12 [ip] 24 [cc]
;; live  kill	

;; Pred edge  9 [71.0%] 
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 93 273 94 11 329 "" [1 uses])

(note 94 93 97 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(note 97 94 102 11 NOTE_INSN_DELETED)

(note 102 97 95 11 NOTE_INSN_DELETED)

(insn:TI 95 102 103 11 arch/arm/vfp/vfpsingle.c:502 (set (reg:SI 12 ip [orig:139 D.4604 ] [139])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                    (const_int 26 [0x1a])) [0 vsm.sign+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 103 95 99 11 arch/arm/vfp/vfpsingle.c:508 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 6 r6 [orig:137 tm ] [137])
                        (const_int 24 [0x18]))
                    (const_int 0 [0x0])))
            (set (reg:SI 1 r1 [165])
                (and:SI (reg/v:SI 6 r6 [orig:137 tm ] [137])
                    (const_int 24 [0x18])))
        ]) 69 {*andsi3_compare0} (nil))

(insn:TI 99 103 100 11 arch/arm/vfp/vfpsingle.c:503 (set (reg:SI 3 r3 [ D.4607+4 ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [0 vsm.significand+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 100 99 274 11 arch/arm/vfp/vfpsingle.c:503 (set (reg:SI 2 r2 [orig:138 D.4607 ] [138])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(note 274 100 96 11 ( significand (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 96 274 101 11 arch/arm/vfp/vfpsingle.c:502 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 10 [0xa])) [0 vdd.sign+0 S2 A16])
        (reg:HI 12 ip [orig:139 D.4604 ] [139])) 176 {*movhi_insn_arch4} (nil))

(insn:TI 101 96 104 11 arch/arm/vfp/vfpsingle.c:503 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 vdd.significand+0 S8 A64])
        (reg:DI 2 r2 [orig:138 D.4607 ] [138])) 163 {*arm_movdi} (nil))

(jump_insn 104 101 105 11 arch/arm/vfp/vfpsingle.c:508 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 117)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11 -> ( 12 14)
;; lr  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 12 [ip] 13 [sp]
;; live  out 	 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 12 [ip] 13 [sp]


;; Succ edge  12 [50.0%]  (fallthru)
;; Succ edge  14 [50.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; lr  use 	 6 [r6] 13 [sp]
;; lr  def 	 1 [r1] 24 [cc]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 12 [ip] 13 [sp]
;; live  gen 	 1 [r1] 24 [cc]
;; live  kill	

;; Pred edge  11 [50.0%]  (fallthru)
(note 105 104 109 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 109 105 106 12 arch/arm/vfp/vfpsingle.c:510 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 6 r6 [orig:137 tm ] [137])
            (const_int 16 [0x10]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 6 r6 [orig:137 tm ] [137])
        (nil)))

(insn 106 109 108 12 arch/arm/vfp/vfpsingle.c:509 (set (reg:SI 1 r1 [167])
        (const_int -63489 [0xffffffffffff07ff])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (const_int -63489 [0xffffffffffff07ff])
        (nil)))

(insn:TI 108 106 110 12 arch/arm/vfp/vfpsingle.c:509 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 vdd.exponent+0 S2 A64])
        (reg:HI 1 r1 [167])) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:HI 1 r1 [167])
        (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
            (nil))))

(jump_insn:TI 110 108 111 12 arch/arm/vfp/vfpsingle.c:510 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 147)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 12 -> ( 13 15)
;; lr  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; live  out 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp]


;; Succ edge  13 [28.0%]  (fallthru)
;; Succ edge  15 [72.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; lr  use 	 2 [r2] 3 [r3] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 6 [r6] 7 [r7]
;; live  in  	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 6 [r6] 7 [r7]
;; live  kill	

;; Pred edge  12 [28.0%]  (fallthru)
(note 111 110 223 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:TI 223 111 275 13 arch/arm/vfp/vfpsingle.c:511 (set (reg:SI 6 r6 [168])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(note 275 223 224 13 ( tm (nil)) NOTE_INSN_VAR_LOCATION)

(insn 224 275 276 13 arch/arm/vfp/vfpsingle.c:511 (set (reg:SI 7 r7 [+4 ])
        (const_int 536870912 [0x20000000])) 167 {*arm_movsi_insn} (nil))

(note 276 224 225 13 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 225 276 226 13 arch/arm/vfp/vfpsingle.c:511 (set (reg:SI 0 r0 [169])
        (ior:SI (reg:SI 2 r2 [orig:138 D.4607 ] [138])
            (reg:SI 6 r6 [168]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 6 r6 [168])
        (expr_list:REG_DEAD (reg:SI 2 r2 [orig:138 D.4607 ] [138])
            (nil))))

(insn 226 225 114 13 arch/arm/vfp/vfpsingle.c:511 (set (reg:SI 1 r1 [+4 ])
        (ior:SI (reg:SI 3 r3 [ D.4607+4 ])
            (reg:SI 7 r7 [+4 ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 7 r7 [+4 ])
        (expr_list:REG_DEAD (reg:SI 3 r3 [ D.4607+4 ])
            (nil))))

(insn:TI 114 226 252 13 arch/arm/vfp/vfpsingle.c:511 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 vdd.significand+0 S8 A64])
        (reg:DI 0 r0 [169])) 163 {*arm_movdi} (nil))

(jump_insn 252 114 253 13 (set (pc)
        (label_ref 147)) -1 (nil))
;; End of basic block 13 -> ( 15)
;; lr  out 	 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; live  out 	 4 [r4] 5 [r5] 12 [ip] 13 [sp]


;; Succ edge  15 [100.0%] 

(barrier 253 252 277)

(note 277 253 278 14 ( fpscr (expr_list:REG_DEP_TRUE (reg/v:SI 7 r7 [orig:144 fpscr ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 278 277 117 14 ( tm (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:137 tm ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 11) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; lr  use 	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 1 [r1] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  11 [50.0%] 
(code_label 117 278 118 14 330 "" [1 uses])

(note 118 117 119 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(note 119 118 136 14 NOTE_INSN_DELETED)

(note 136 119 120 14 NOTE_INSN_DELETED)

(insn:TI 120 136 210 14 arch/arm/vfp/vfpsingle.c:513 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 6 r6 [orig:137 tm ] [137])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(insn 210 120 125 14 arch/arm/vfp/vfpsingle.c:518 (set (reg/f:SI 12 ip [177])
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x10de5620>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x10de5620>)
        (nil)))

(insn:TI 125 210 139 14 arch/arm/vfp/vfpsingle.c:514 (cond_exec (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])) [0 vdd.exponent+0 S2 A64])
            (reg:HI 1 r1 [165]))) 2348 {neon_vornv2di+81} (expr_list:REG_DEAD (reg:HI 1 r1 [165])
        (nil)))

(insn 139 125 130 14 arch/arm/vfp/vfpsingle.c:518 (set (reg:SI 0 r0)
        (reg/v:SI 5 r5 [orig:141 dd ] [141])) 167 {*arm_movsi_insn} (nil))

(insn:TI 130 139 141 14 arch/arm/vfp/vfpsingle.c:516 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 3 r3 [orig:174 vsm.exponent ] [174])
            (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                        (const_int 24 [0x18])) [0 vsm.exponent+0 S2 A64])))) 2332 {neon_vornv2di+65} (nil))

(insn 141 130 140 14 arch/arm/vfp/vfpsingle.c:518 (set (reg:SI 2 r2)
        (reg/v:SI 7 r7 [orig:144 fpscr ] [144])) 167 {*arm_movsi_insn} (nil))

(insn:TI 140 141 138 14 arch/arm/vfp/vfpsingle.c:518 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 138 140 132 14 arch/arm/vfp/vfpsingle.c:518 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 12 ip [177])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 12 ip [177])
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x10de5620>)
            (nil))))

(insn:TI 132 138 133 14 arch/arm/vfp/vfpsingle.c:516 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (reg:SI 3 r3 [175])
            (plus:SI (reg:SI 3 r3 [orig:174 vsm.exponent ] [174])
                (const_int 896 [0x380])))) 2268 {neon_vornv2di+1} (nil))

(insn:TI 133 132 142 14 arch/arm/vfp/vfpsingle.c:516 (cond_exec (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (set (mem/s/j/c:HI (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])) [0 vdd.exponent+0 S2 A64])
            (reg:HI 3 r3 [175]))) 2348 {neon_vornv2di+81} (expr_list:REG_DEAD (reg:CC_NOOV 24 cc)
        (expr_list:REG_DEAD (reg:HI 3 r3 [175])
            (nil))))

(insn 142 133 143 14 arch/arm/vfp/vfpsingle.c:518 (set (reg:SI 3 r3)
        (reg/v:SI 4 r4 [orig:136 exceptions ] [136])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
        (nil)))

(call_insn:TI 143 142 144 14 arch/arm/vfp/vfpsingle.c:518 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x41] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn:TI 144 143 254 14 arch/arm/vfp/vfpsingle.c:518 (set (reg/v:SI 4 r4 [orig:136 exceptions ] [136])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 254 144 255 14 arch/arm/vfp/vfpsingle.c:518 (set (pc)
        (label_ref 168)) -1 (nil))
;; End of basic block 14 -> ( 16)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  16 [100.0%] 

(barrier 255 254 147)

;; Start of basic block ( 12 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; lr  use 	 5 [r5] 12 [ip] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 4 [r4] 5 [r5] 12 [ip] 13 [sp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  12 [72.0%] 
;; Pred edge  13 [100.0%] 
(code_label 147 255 148 15 331 "" [2 uses])

(note 148 147 151 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(note 151 148 164 15 NOTE_INSN_DELETED)

(note 164 151 209 15 NOTE_INSN_DELETED)

(insn:TI 209 164 216 15 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 2 r2 [orig:183 vdd.significand ] [183])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 vdd.significand+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [0 vdd.significand+0 S4 A64])
        (nil)))

(insn 216 209 150 15 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 8 r8 [185])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn:TI 150 216 163 15 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 3 r3 [orig:182 vdd.significand+4 ] [182])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 vdd.significand+4 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/s/j/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [0 vdd.significand+4 S4 A32])
        (nil)))

(insn 163 150 217 15 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 0 r0 [190])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn:TI 217 163 162 15 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 9 r9 [+4 ])
        (const_int 2146435072 [0x7ff00000])) 167 {*arm_movsi_insn} (nil))

(insn 162 217 153 15 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 1 r1 [+4 ])
        (ashift:SI (reg:SI 12 ip [orig:139 D.4604 ] [139])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 12 ip [orig:139 D.4604 ] [139])
        (nil)))

(insn:TI 153 162 279 15 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 6 r6 [180])
        (lshiftrt:SI (reg:SI 2 r2 [orig:183 vdd.significand ] [183])
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 2 r2 [orig:183 vdd.significand ] [183])
        (nil)))

(note 279 153 166 15 ( tm (nil)) NOTE_INSN_VAR_LOCATION)

(insn 166 279 154 15 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 2 r2)
        (reg/v:SI 5 r5 [orig:141 dd ] [141])) 167 {*arm_movsi_insn} (nil))

(insn:TI 154 166 156 15 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 6 r6 [180])
        (ior:SI (ashift:SI (reg:SI 3 r3 [orig:182 vdd.significand+4 ] [182])
                (const_int 22 [0x16]))
            (reg:SI 6 r6 [180]))) 270 {*arith_shiftsi} (nil))

(insn 156 154 280 15 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 7 r7 [+4 ])
        (lshiftrt:SI (reg:SI 3 r3 [orig:182 vdd.significand+4 ] [182])
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 3 r3 [orig:182 vdd.significand+4 ] [182])
        (nil)))

(note 280 156 219 15 ( fpscr (nil)) NOTE_INSN_VAR_LOCATION)

(insn:TI 219 280 220 15 arch/arm/vfp/vfpsingle.c:521 (parallel [
            (set (reg:CC_C 24 cc)
                (compare:CC_C (plus:SI (reg:SI 8 r8 [185])
                        (reg:SI 6 r6 [180]))
                    (reg:SI 8 r8 [185])))
            (set (reg:SI 8 r8 [185])
                (plus:SI (reg:SI 8 r8 [185])
                    (reg:SI 6 r6 [180])))
        ]) 10 {*addsi3_compare_op1} (nil))

(insn:TI 220 219 221 15 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 9 r9 [+4 ])
        (plus:SI (ltu:SI (reg:CC_C 24 cc)
                (const_int 0 [0x0]))
            (plus:SI (reg:SI 9 r9 [+4 ])
                (reg:SI 7 r7 [+4 ])))) 14 {*addsi3_carryin} (expr_list:REG_DEAD (reg:CC_C 24 cc)
        (nil)))

(insn 221 220 222 15 arch/arm/vfp/vfpsingle.c:521 (parallel [
            (set (reg:CC_C 24 cc)
                (compare:CC_C (plus:SI (reg:SI 0 r0 [190])
                        (reg:SI 8 r8 [185]))
                    (reg:SI 0 r0 [190])))
            (set (reg:SI 0 r0)
                (plus:SI (reg:SI 0 r0 [190])
                    (reg:SI 8 r8 [185])))
        ]) 10 {*addsi3_compare_op1} (nil))

(insn:TI 222 221 167 15 arch/arm/vfp/vfpsingle.c:521 (set (reg:SI 1 r1 [+4 ])
        (plus:SI (ltu:SI (reg:CC_C 24 cc)
                (const_int 0 [0x0]))
            (plus:SI (reg:SI 1 r1 [+4 ])
                (reg:SI 9 r9 [+4 ])))) 14 {*addsi3_carryin} (expr_list:REG_DEAD (reg:CC_C 24 cc)
        (nil)))

(call_insn:TI 167 222 281 15 arch/arm/vfp/vfpsingle.c:521 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))
;; End of basic block 15 -> ( 16)
;; lr  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;; live  out 	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  16 [100.0%]  (fallthru)

(note 281 167 282 16 ( fpscr (expr_list:REG_DEP_TRUE (reg/v:SI 7 r7 [orig:144 fpscr ] [144])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

(note 282 281 168 16 ( tm (expr_list:REG_DEP_TRUE (reg/v:SI 6 r6 [orig:137 tm ] [137])
    (const_int 0 [0x0]))) NOTE_INSN_VAR_LOCATION)

;; Start of basic block ( 15 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;; lr  use 	 4 [r4] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%] 
(code_label 168 282 169 16 334 "" [1 uses])

(note 169 168 174 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 174 169 180 16 arch/arm/vfp/vfpsingle.c:523 (set (reg/i:SI 0 r0)
        (reg/v:SI 4 r4 [orig:136 exceptions ] [136])) 167 {*arm_movsi_insn} (nil))

(insn 180 174 235 16 arch/arm/vfp/vfpsingle.c:523 (use (reg/i:SI 0 r0)) -1 (nil))

(note 235 180 236 16 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 236 235 237 16 arch/arm/vfp/vfpsingle.c:523 (unspec_volatile [
            (return)
        ] 1) 323 {*epilogue_insns} (nil))
;; End of basic block 16 -> ( 1)
;; lr  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 13 [sp]


;; Succ edge  EXIT [100.0%] 

(barrier 237 236 208)

(note 208 237 211 NOTE_INSN_DELETED)

(note 211 208 0 NOTE_INSN_DELETED)

