0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/tm780870/Downloads/PROJET_TP/tb_fifo.vhd,1637761304,vhdl,,,,tb_fifo_generator_0,,,,,,,,
C:/Users/tm780870/Downloads/PROJET_TP/top.vhd,1637762778,vhdl,,,,top,,,,,,,,
C:/Users/tm780870/project_1/project_1.srcs/sources_1/new/flip_flop8.vhd,1637760767,vhdl,,,,flip_flop8,,,,,,,,
C:/Users/tm780870/project_5/project_5.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/tm780870/project_5/project_5.srcs/sim_1/new/flip_flop_8_tb.vhd,1637761569,vhdl,,,,flip_flop8_tb,,,,,,,,
C:/Users/tm780870/project_5/project_5.srcs/sim_1/new/top_tb.vhd,1637762225,vhdl,,,,top_tb,,,,,,,,
C:/Users/tm780870/project_5/project_5.srcs/sources_1/ip/fifo_generator_0_1/sim/fifo_generator_0.v,1637331037,verilog,,,,fifo_generator_0,,,,,,,,
