# vsim -coverage -l reg_reserved_chk.log -c test_bench -voptargs="+cover=bcesft" -assertdebug -do "coverage save -onexit reg_reserved_chk.ucdb; log -r /*;run -all" 
# Start time: 21:19:56 on Oct 06,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading work.test_bench(fast)
# coverage save -onexit reg_reserved_chk.ucdb
#  log -r /*
# run -all
# ====================================
# ==== Test Case: check Reserved =====
# ====================================
# write to 0x4000_1FFC
# t=       100 [TB_WRITE]: addr=40001ffc data=ffffffff
# t=       475 [TB_READ]: addr=40001ffc rdata=00000000
# ------------------------------------------------
# t=       475 PASS: rdata = 00000000 at addr 40001ffc is correct
# ------------------------------------------------
# write to begin of reserved addr
# t=       475 [TB_WRITE]: addr=00000020 data=ffffffff
# t=       875 [TB_READ]: addr=00000020 rdata=00000000
# ------------------------------------------------
# t=       875 PASS: rdata = 00000000 at addr 00000020 is correct
# ------------------------------------------------
# t=       875 [TB_WRITE]: addr=00000020 data=ffffffff
# t=      1275 [TB_READ]: addr=00000020 rdata=00000000
# ------------------------------------------------
# t=      1275 PASS: rdata = 00000000 at addr 00000020 is correct
# ------------------------------------------------
# t=      1275 [TB_WRITE]: addr=00000040 data=ffffffff
# t=      1675 [TB_READ]: addr=00000040 rdata=00000000
# ------------------------------------------------
# t=      1675 PASS: rdata = 00000000 at addr 00000040 is correct
# ------------------------------------------------
# t=      1675 [TB_WRITE]: addr=00000080 data=ffffffff
# t=      2075 [TB_READ]: addr=00000080 rdata=00000000
# ------------------------------------------------
# t=      2075 PASS: rdata = 00000000 at addr 00000080 is correct
# ------------------------------------------------
# t=      2075 [TB_WRITE]: addr=00000100 data=ffffffff
# t=      2475 [TB_READ]: addr=00000100 rdata=00000000
# ------------------------------------------------
# t=      2475 PASS: rdata = 00000000 at addr 00000100 is correct
# ------------------------------------------------
# t=      2475 [TB_WRITE]: addr=00000200 data=ffffffff
# t=      2875 [TB_READ]: addr=00000200 rdata=00000000
# ------------------------------------------------
# t=      2875 PASS: rdata = 00000000 at addr 00000200 is correct
# ------------------------------------------------
# t=      2875 [TB_WRITE]: addr=00000400 data=ffffffff
# t=      3275 [TB_READ]: addr=00000400 rdata=00000000
# ------------------------------------------------
# t=      3275 PASS: rdata = 00000000 at addr 00000400 is correct
# ------------------------------------------------
# t=      3275 [TB_WRITE]: addr=00000800 data=ffffffff
# t=      3675 [TB_READ]: addr=00000800 rdata=00000000
# ------------------------------------------------
# t=      3675 PASS: rdata = 00000000 at addr 00000800 is correct
# ------------------------------------------------
# Test_result PASSED
# ** Note: $finish    : ../tb_golden/test_bench.v(94)
#    Time: 3775 ns  Iteration: 0  Instance: /test_bench
# Saving coverage database on exit...
# End time: 21:19:57 on Oct 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
