
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: PAPRATT

Implementation : impl1

# Written on Thu Dec 14 08:39:53 2023

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start             Requested     Requested     Clock        Clock                   Clock
Level     Clock             Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------
0 -       count|clk_25m     200.0 MHz     5.000         inferred     Inferred_clkgroup_0     32   
==================================================================================================


Clock Load Summary
******************

                  Clock     Source            Clock Pin       Non-clock Pin     Non-clock Pin
Clock             Load      Pin               Seq Example     Seq Example       Comb Example 
---------------------------------------------------------------------------------------------
count|clk_25m     32        clk_25m(port)     R[31:0].C       -                 -            
=============================================================================================
