<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <title>Kesana Swathi | VLSI & FPGA Enthusiast</title>
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />

  <!-- Google Font -->
  <link href="https://fonts.googleapis.com/css2?family=Poppins:wght@300;400;500;600;700&display=swap" rel="stylesheet"/>

  <style>
    :root {
      --bg: #050816;
      --bg-alt: #0b1020;
      --accent: #915eff;
      --accent-soft: rgba(145, 94, 255, 0.15);
      --text: #e5e7eb;
      --muted: #9ca3af;
      --card: #0f172a;
      --border: #1f2937;
      --radius-lg: 18px;
      --radius-xl: 24px;
      --shadow-soft: 0 18px 45px rgba(0, 0, 0, 0.55);
      --max-width: 1120px;
    }

    * {
      box-sizing: border-box;
      margin: 0;
      padding: 0;
    }

    body {
      font-family: "Poppins", system-ui, -apple-system, BlinkMacSystemFont, "Segoe UI", sans-serif;
      background: radial-gradient(circle at top, #111827 0, #020617 55%);
      color: var(--text);
      scroll-behavior: smooth;
    }

    a {
      color: inherit;
      text-decoration: none;
    }

    /* Layout helpers */
    .container {
      width: 100%;
      max-width: var(--max-width);
      margin: 0 auto;
      padding: 0 1.25rem;
    }

    section {
      padding: 5rem 0 2rem;
    }

    .section-title {
      font-size: 1.9rem;
      font-weight: 700;
      margin-bottom: 0.75rem;
      display: inline-flex;
      align-items: center;
      gap: 0.6rem;
    }

    .section-title span.accent-dot {
      width: 9px;
      height: 9px;
      border-radius: 999px;
      background: var(--accent);
      box-shadow: 0 0 18px rgba(145, 94, 255, 0.85);
    }

    .section-subtitle {
      font-size: 0.95rem;
      color: var(--muted);
      margin-bottom: 2.2rem;
    }

    /* Navbar */
    header {
      position: sticky;
      top: 0;
      z-index: 40;
      backdrop-filter: blur(18px);
      background: linear-gradient(to bottom, rgba(15, 23, 42, 0.95), rgba(15, 23, 42, 0.65), transparent);
      border-bottom: 1px solid rgba(31, 41, 55, 0.7);
    }

    .nav {
      display: flex;
      align-items: center;
      justify-content: space-between;
      padding: 0.85rem 1.25rem;
      max-width: var(--max-width);
      margin: 0 auto;
    }

    .nav-left {
      display: flex;
      align-items: center;
      gap: 0.35rem;
    }

    .logo-dot {
      width: 11px;
      height: 11px;
      border-radius: 999px;
      background: var(--accent);
      box-shadow: 0 0 16px rgba(145, 94, 255, 0.9);
    }

    .nav-name {
      font-weight: 600;
      letter-spacing: 0.03em;
      font-size: 1.05rem;
    }

    .nav-role {
      font-size: 0.75rem;
      color: var(--muted);
    }

    .nav-links {
      display: flex;
      align-items: center;
      gap: 1.3rem;
      font-size: 0.9rem;
    }

    .nav-links a {
      position: relative;
      color: var(--muted);
      transition: color 0.2s ease;
    }

    .nav-links a::after {
      content: "";
      position: absolute;
      left: 0;
      bottom: -4px;
      width: 0;
      height: 2px;
      border-radius: 999px;
      background: linear-gradient(90deg, #4f46e5, #a855f7, #ec4899);
      transition: width 0.18s ease;
    }

    .nav-links a:hover {
      color: var(--text);
    }

    .nav-links a:hover::after {
      width: 100%;
    }

    .btn {
      border-radius: 999px;
      padding: 0.55rem 1.1rem;
      font-size: 0.85rem;
      border: 1px solid rgba(148, 163, 184, 0.45);
      background: radial-gradient(circle at top left, rgba(145, 94, 255, 0.25), rgba(15, 23, 42, 0.95));
      color: #f9fafb;
      display: inline-flex;
      align-items: center;
      gap: 0.35rem;
      cursor: pointer;
      transition: transform 0.16s ease, box-shadow 0.16s ease, border-color 0.16s ease;
      box-shadow: 0 12px 25px rgba(0, 0, 0, 0.6);
      backdrop-filter: blur(10px);
    }

    .btn:hover {
      transform: translateY(-1px);
      border-color: rgba(145, 94, 255, 0.85);
      box-shadow: 0 18px 38px rgba(17, 24, 39, 0.8);
    }

    .btn-ghost {
      background: transparent;
      border-style: dashed;
      box-shadow: none;
      color: var(--muted);
    }

    /* Hero */
    .hero {
      padding-top: 4.5rem;
      padding-bottom: 4rem;
    }

    .hero-grid {
      display: grid;
      grid-template-columns: minmax(0, 1.7fr) minmax(0, 1.25fr);
      gap: 3rem;
      align-items: center;
    }

    .hero-kicker {
      display: inline-flex;
      align-items: center;
      gap: 0.4rem;
      font-size: 0.8rem;
      padding: 0.2rem 0.65rem;
      border-radius: 999px;
      border: 1px solid rgba(148, 163, 184, 0.4);
      background: radial-gradient(circle at left, rgba(145, 94, 255, 0.2), rgba(15, 23, 42, 0.85));
      color: var(--muted);
      margin-bottom: 0.9rem;
    }

    .hero-kicker span.pill-dot {
      width: 6px;
      height: 6px;
      border-radius: 999px;
      background: var(--accent);
    }

    .hero-title {
      font-size: clamp(2rem, 3.1vw + 1rem, 3.3rem);
      font-weight: 700;
      line-height: 1.1;
      margin-bottom: 0.8rem;
    }

    .hero-title span.gradient {
      background: linear-gradient(120deg, #a855f7, #6366f1, #22c55e);
      -webkit-background-clip: text;
      color: transparent;
    }

    .hero-subtitle {
      font-size: 0.98rem;
      color: var(--muted);
      max-width: 32rem;
      line-height: 1.6;
      margin-bottom: 1.5rem;
    }

    .hero-badges {
      display: flex;
      flex-wrap: wrap;
      gap: 0.65rem;
      margin-bottom: 1.6rem;
    }

    .badge {
      font-size: 0.75rem;
      border-radius: 999px;
      border: 1px solid rgba(148, 163, 184, 0.35);
      padding: 0.25rem 0.7rem;
      color: var(--muted);
      background: rgba(15, 23, 42, 0.9);
    }

    .hero-actions {
      display: flex;
      flex-wrap: wrap;
      gap: 0.9rem;
      margin-bottom: 2rem;
    }

    .hero-meta {
      display: flex;
      flex-wrap: wrap;
      gap: 1.25rem;
      font-size: 0.8rem;
      color: var(--muted);
    }

    .hero-meta span.label {
      color: #9ca3ff;
      font-weight: 500;
    }

    .hero-right {
      display: flex;
      align-items: center;
      justify-content: center;
    }

    .hero-card {
      position: relative;
      background: radial-gradient(circle at top, rgba(145, 94, 255, 0.18), #020617);
      border-radius: var(--radius-xl);
      padding: 1.5rem 1.5rem 1.4rem;
      border: 1px solid rgba(75, 85, 99, 0.9);
      box-shadow: var(--shadow-soft);
      max-width: 340px;
      width: 100%;
    }

    .hero-card::before {
      content: "";
      position: absolute;
      inset: -1px;
      border-radius: inherit;
      background: conic-gradient(from 140deg, rgba(129, 140, 248, 0.6), rgba(236, 72, 153, 0.5), transparent, transparent);
      opacity: 0.3;
      z-index: -1;
    }

    .hero-profile {
      display: flex;
      align-items: center;
      gap: 1rem;
      margin-bottom: 1.2rem;
    }

    .avatar {
      width: 72px;
      height: 72px;
      border-radius: 18px;
      overflow: hidden;
      border: 1px solid rgba(148, 163, 184, 0.8);
      background: #020617;
    }

    .avatar img {
      width: 100%;
      height: 100%;
      object-fit: cover;
    }

    .hero-profile-text h2 {
      font-size: 1.1rem;
      font-weight: 600;
    }

    .hero-profile-text p {
      font-size: 0.8rem;
      color: var(--muted);
    }

    .hero-tags {
      display: flex;
      flex-wrap: wrap;
      gap: 0.45rem;
      margin-bottom: 1.1rem;
    }

    .hero-small-tag {
      font-size: 0.7rem;
      padding: 0.2rem 0.55rem;
      border-radius: 999px;
      background: rgba(15, 23, 42, 0.95);
      border: 1px solid rgba(55, 65, 81, 0.9);
      color: var(--muted);
    }

    .hero-highlight {
      border-radius: 14px;
      padding: 0.6rem 0.7rem;
      background: rgba(15, 23, 42, 0.9);
      border: 1px dashed rgba(148, 163, 184, 0.7);
      font-size: 0.74rem;
      color: var(--muted);
      margin-bottom: 0.9rem;
    }

    .hero-highlight span {
      color: #a855f7;
      font-weight: 500;
    }

    .hero-footer {
      display: flex;
      justify-content: space-between;
      font-size: 0.75rem;
      color: var(--muted);
    }

    .hero-footer strong {
      color: #e5e7eb;
      font-weight: 500;
    }

    /* Cards, grids */
    .grid-2 {
      display: grid;
      grid-template-columns: repeat(2, minmax(0, 1fr));
      gap: 1.6rem;
    }

    .card {
      background: radial-gradient(circle at top left, rgba(15, 23, 42, 1), #020617);
      border-radius: var(--radius-lg);
      border: 1px solid var(--border);
      padding: 1.4rem 1.2rem;
      box-shadow: 0 18px 40px rgba(0, 0, 0, 0.55);
    }

    .card-header {
      display: flex;
      justify-content: space-between;
      align-items: baseline;
      margin-bottom: 0.3rem;
    }

    .card-title {
      font-size: 0.98rem;
      font-weight: 600;
    }

    .card-meta {
      font-size: 0.75rem;
      color: var(--muted);
    }

    .card-body {
      font-size: 0.85rem;
      color: var(--muted);
      line-height: 1.55;
      margin-top: 0.4rem;
    }

    .tag-row {
      display: flex;
      flex-wrap: wrap;
      gap: 0.4rem;
      margin-top: 0.7rem;
    }

    .tag {
      font-size: 0.72rem;
      padding: 0.18rem 0.55rem;
      border-radius: 999px;
      background: rgba(15, 23, 42, 0.95);
      border: 1px solid rgba(55, 65, 81, 0.9);
      color: var(--muted);
    }

    /* Education timeline */
    .timeline {
      border-left: 1px dashed rgba(75, 85, 99, 0.9);
      margin-top: 0.5rem;
      padding-left: 1.4rem;
    }

    .timeline-item {
      margin-bottom: 1.2rem;
      position: relative;
    }

    .timeline-item::before {
      content: "";
      position: absolute;
      left: -1.45rem;
      top: 0.22rem;
      width: 9px;
      height: 9px;
      border-radius: 999px;
      background: var(--accent);
      box-shadow: 0 0 16px rgba(145, 94, 255, 0.8);
    }

    .timeline-title {
      font-size: 0.95rem;
      font-weight: 600;
    }

    .timeline-meta {
      font-size: 0.8rem;
      color: var(--muted);
    }

    .timeline-detail {
      font-size: 0.8rem;
      color: var(--muted);
      margin-top: 0.25rem;
    }

    /* Skills */
    .skills-grid {
      display: grid;
      grid-template-columns: repeat(3, minmax(0, 1fr));
      gap: 0.9rem;
    }

    .skills-group-title {
      font-size: 0.82rem;
      text-transform: uppercase;
      letter-spacing: 0.08em;
      color: var(--muted);
      margin-bottom: 0.35rem;
    }

    .skills-list {
      list-style: none;
      font-size: 0.83rem;
      color: var(--text);
    }

    .skills-list li {
      margin-bottom: 0.12rem;
    }

    /* Contact */
    .contact-grid {
      display: grid;
      grid-template-columns: minmax(0, 1.6fr) minmax(0, 1.3fr);
      gap: 1.6rem;
      align-items: center;
    }

    .contact-item {
      font-size: 0.9rem;
      color: var(--muted);
      margin-bottom: 0.35rem;
    }

    .contact-label {
      font-size: 0.78rem;
      text-transform: uppercase;
      letter-spacing: 0.12em;
      color: #9ca3ff;
      display: block;
    }

    footer {
      padding: 1.5rem 1.25rem 2rem;
      text-align: center;
      font-size: 0.78rem;
      color: var(--muted);
      border-top: 1px solid rgba(31, 41, 55, 0.8);
      margin-top: 2rem;
      background: linear-gradient(to top, rgba(15, 23, 42, 1), rgba(15, 23, 42, 0.85), transparent);
    }

    /* Responsive */
    @media (max-width: 900px) {
      .hero-grid,
      .grid-2,
      .contact-grid {
        grid-template-columns: 1fr;
      }
      .hero {
        padding-top: 3.3rem;
      }
    }

    @media (max-width: 720px) {
      .nav-links {
        display: none;
      }
      .skills-grid {
        grid-template-columns: repeat(2, minmax(0, 1fr));
      }
    }

    @media (max-width: 520px) {
      section {
        padding-top: 3.5rem;
      }
      .skills-grid {
        grid-template-columns: 1fr;
      }
      .hero-card {
        max-width: 100%;
      }
    }
  </style>
</head>
<body>

  <!-- NAVBAR -->
  <header>
    <div class="nav">
      <div class="nav-left">
        <span class="logo-dot"></span>
        <div>
          <div class="nav-name">Kesana Swathi</div>
          <div class="nav-role">Electronics & Communication | VLSI</div>
        </div>
      </div>

      <nav class="nav-links">
        <a href="#about">About</a>
        <a href="#education">Education</a>
        <a href="#skills">Skills</a>
        <a href="#projects">Projects</a>
        <a href="#experience">Experience</a>
        <a href="#contact">Contact</a>
        <a href="assets/KESANA_SWATHI.pdf" class="btn" download>Resume ⬇</a>
      </nav>
    </div>
  </header>

  <!-- HERO -->
  <main>
    <section id="home" class="hero">
      <div class="container hero-grid">
        <!-- Left -->
        <div>
          <div class="hero-kicker">
            <span class="pill-dot"></span>
            <span>VLSI • RTL Design • FPGA</span>
          </div>

          <h1 class="hero-title">
            Hi, I'm <span class="gradient">Kesana Swathi</span><br />
            Aspiring VLSI & Physical Design Engineer
          </h1>

          <p class="hero-subtitle">
            Electronics and Communication Engineering student with hands-on experience in RTL design,
            FPGA-based system implementation, and digital physical design. I enjoy building
            <strong>low-power multipliers</strong>, verifying digital circuits, and taking designs all the way from
            RTL to GDSII.
          </p>

          <div class="hero-badges">
            <span class="badge">RTL &amp; Verification (Verilog, SystemVerilog)</span>
            <span class="badge">Synopsys: VCS, DC, ICC2</span>
            <span class="badge">Cadence Genus & Virtuoso</span>
            <span class="badge">Vivado • MATLAB</span>
          </div>

          <div class="hero-actions">
            <a href="#projects" class="btn">View Projects</a>
            <a href="#contact" class="btn btn-ghost">Let’s Connect →</a>
          </div>

          <div class="hero-meta">
            <div>
              <span class="label">Current</span><br />
              B.Tech – ECE, Velagapudi Ramakrishna Siddhartha Engineering College
            </div>
            <div>
              <span class="label">CGPA</span><br />
              8.80 / 10
            </div>
          </div>
        </div>

        <!-- Right: profile card -->
        <div class="hero-right">
          <div class="hero-card">
            <div class="hero-profile">
              <div class="avatar">
                <!-- Replace with your actual photo path -->
                <img src="assets/profile.jpg" alt="Kesana Swathi" />
              </div>
              <div class="hero-profile-text">
                <h2>Kesana Swathi</h2>
                <p>B.Tech (ECE) • VLSI Design Enthusiast</p>
              </div>
            </div>

            <div class="hero-tags">
              <span class="hero-small-tag">Low-Power Approximate Multipliers</span>
              <span class="hero-small-tag">Wallace Tree Multiplier</span>
              <span class="hero-small-tag">RTL → GDSII Flow</span>
            </div>

            <div class="hero-highlight">
              Currently exploring <span>energy-efficient digital architectures</span> and
              <span>ASIC physical design</span> using Synopsys and Cadence tools.
            </div>

            <div class="hero-footer">
              <div>
                <strong>SRM EPIC 2025</strong><br />
                Conference Presentation
              </div>
              <div>
                <strong>6-week Internship</strong><br />
                VLSI Design – ChipIN & MeitY C2S
              </div>
            </div>
          </div>
        </div>
      </div>
    </section>

    <!-- ABOUT / OBJECTIVE -->
    <section id="about">
      <div class="container">
        <h2 class="section-title">
          <span class="accent-dot"></span>
          About
        </h2>
        <p class="section-subtitle">
          A quick overview of who I am and what I’m aiming for.
        </p>

        <div class="grid-2">
          <div class="card">
            <div class="card-header">
              <div class="card-title">Career Objective</div>
            </div>
            <div class="card-body">
              Driven Electronics and Communication Engineering student with hands-on experience in RTL design,
              FPGA-based system implementation, and digital verification. I am seeking a challenging role in
              <strong>VLSI design</strong> to apply my skills in HDL programming, low-power digital architectures,
              and ASIC development while contributing to high-performance semiconductor solutions.
            </div>
          </div>

          <div class="card">
            <div class="card-header">
              <div class="card-title">What I Enjoy Working On</div>
            </div>
            <div class="card-body">
              • Designing and verifying combinational &amp; sequential digital circuits such as adders, multiplexers,
              ALUs, and FSMs.<br />
              • Implementing arithmetic blocks like <strong>32-bit Wallace Tree Multipliers</strong> and
              <strong>Ripple Carry Adders</strong> and optimizing for area, timing, and power.<br />
              • Exploring <strong>approximate computing</strong> for low-power image processing and embedded systems.<br />
              • Working through the complete <strong>RTL-to-GDSII flow</strong> including floorplanning, CTS,
              routing, and timing closure.
            </div>
          </div>
        </div>
      </div>
    </section>

    <!-- EDUCATION -->
    <section id="education">
      <div class="container">
        <h2 class="section-title">
          <span class="accent-dot"></span>
          Education
        </h2>
        <p class="section-subtitle">
          Academic journey and performance.
        </p>

        <div class="card">
          <div class="timeline">
            <div class="timeline-item">
              <div class="timeline-title">
                Velagapudi Ramakrishna Siddhartha Engineering College
              </div>
              <div class="timeline-meta">
                B.Tech – Electronics and Communication Engineering • 2022 – Present • Vijayawada, India
              </div>
              <div class="timeline-detail">
                CGPA: <strong>8.80</strong>
              </div>
            </div>

            <div class="timeline-item">
              <div class="timeline-title">SRI Bhavishya Jr College</div>
              <div class="timeline-meta">
                Intermediate • 2020 – 2022 • Vijayawada, India
              </div>
              <div class="timeline-detail">
                Percentage: <strong>95.1%</strong>
              </div>
            </div>

            <div class="timeline-item">
              <div class="timeline-title">Sri Chaitanya School</div>
              <div class="timeline-meta">
                Secondary Education • 2020 • Vijayawada, India
              </div>
              <div class="timeline-detail">
                Percentage: <strong>100%</strong>
              </div>
            </div>
          </div>
        </div>
      </div>
    </section>

    <!-- SKILLS -->
    <section id="skills">
      <div class="container">
        <h2 class="section-title">
          <span class="accent-dot"></span>
          Skills
        </h2>
        <p class="section-subtitle">
          Core technical skills and tools I use.
        </p>

        <div class="card">
          <div class="skills-grid">
            <div>
              <div class="skills-group-title">Programming Languages</div>
              <ul class="skills-list">
                <li>C</li>
                <li>Verilog</li>
                <li>Python</li>
                <li>SystemVerilog (Basics)</li>
              </ul>
            </div>

            <div>
              <div class="skills-group-title">Tools &amp; Software</div>
              <ul class="skills-list">
                <li>Cadence Genus &amp; Virtuoso</li>
                <li>Synopsys VCS &amp; Verdi</li>
                <li>Synopsys Design Compiler (DC)</li>
                <li>Synopsys IC Compiler II (ICC2)</li>
                <li>Xilinx Vivado</li>
                <li>MATLAB</li>
              </ul>
            </div>

            <div>
              <div class="skills-group-title">VLSI / Design Skills</div>
              <ul class="skills-list">
                <li>RTL Design &amp; Simulation</li>
                <li>RTL to GDSII Digital Flow</li>
                <li>Static Timing Analysis (STA) – Basics</li>
                <li>Analog Layout Design (CMOS inverter, differential pair)</li>
                <li>DRC / LVS / Parasitic Analysis</li>
              </ul>
            </div>
          </div>
        </div>

        <div style="margin-top: 1.4rem;" class="grid-2">
          <div class="card">
            <div class="card-header">
              <div class="card-title">Certifications</div>
            </div>
            <div class="card-body">
              <strong>ASIC Verification using SystemVerilog</strong> • Udemy • Oct 2025<br />
              <strong>VLSI Course</strong> • Simplilearn • Nov 2025
            </div>
          </div>

          <div class="card">
            <div class="card-header">
              <div class="card-title">Achievements &amp; Responsibilities</div>
            </div>
            <div class="card-body">
              • Presented conference paper “Design and Implementation of Low-Power Approximate Multipliers” at
              <strong>SRM EPIC-2025</strong> (under review).<br />
              • 1<sup>st</sup> Prize in Technical Event, <strong>UTSAV 2025</strong>.<br />
              • <strong>Placement Cell Volunteer</strong>, ECE Department (2023 – Present).
            </div>
          </div>
        </div>
      </div>
    </section>

    <!-- PROJECTS -->
    <section id="projects">
      <div class="container">
        <h2 class="section-title">
          <span class="accent-dot"></span>
          Projects
        </h2>
        <p class="section-subtitle">
          Selected academic and research projects focused on low-power arithmetic and VLSI design.
        </p>

        <div class="grid-2">
          <!-- Project 1 -->
          <article class="card">
            <div class="card-header">
              <div class="card-title">
                Design and Implementation of Low-Power Approximate Multipliers
              </div>
              <div class="card-meta">Mar 2025 • SRM EPIC 2025</div>
            </div>
            <div class="card-body">
              Developed an 8-bit low-power approximate multiplier using a novel 4:2 compressor with an
              error-correction module, reducing hardware complexity while maintaining &lt; 0.5% error.
              Achieved <strong>9% dynamic power</strong>, <strong>87% static power</strong>, and
              <strong>31% LUT reduction</strong> on FPGA compared to baseline, while preserving high
              SNR/PSNR for image-processing and IoT applications.
              <div class="tag-row">
                <span class="tag">Approximate Computing</span>
                <span class="tag">4:2 Compressor</span>
                <span class="tag">Vivado</span>
                <span class="tag">Nexys-4 DDR FPGA</span>
              </div>
            </div>
          </article>

          <!-- Project 2 -->
          <article class="card">
            <div class="card-header">
              <div class="card-title">
                4:2 Compressor-Based Approximate Multipliers for Image Processing
              </div>
              <div class="card-meta">Oct 2025</div>
            </div>
            <div class="card-body">
              Implementing a 4:2 compressor-based approximate multiplier for low-power image processing, integrating
              MATLAB-to-Vivado workflow for pixel-level accuracy evaluation. The design achieves
              <strong>PSNR &gt; 45 dB</strong> with reduced computational complexity, making it suitable for embedded
              and portable vision systems.
              <div class="tag-row">
                <span class="tag">Image Processing</span>
                <span class="tag">MATLAB</span>
                <span class="tag">FPGA Implementation</span>
              </div>
            </div>
          </article>

          <!-- Project 3 -->
          <article class="card">
            <div class="card-header">
              <div class="card-title">
                Design, Synthesis &amp; Physical Implementation of 32-bit Wallace Tree Multiplier
              </div>
              <div class="card-meta">Jun 2025</div>
            </div>
            <div class="card-body">
              Designed and implemented a 32-bit Wallace Tree Multiplier, performing RTL coding, synthesis, and timing
              optimization using <strong>Synopsys Design Compiler</strong>. Executed floorplanning, placement,
              routing, and STA to analyze <strong>area, delay, and power trade-offs</strong>, achieving an optimized
              physical design.
              <div class="tag-row">
                <span class="tag">Wallace Tree</span>
                <span class="tag">Synopsys DC</span>
                <span class="tag">Physical Design</span>
              </div>
            </div>
          </article>
        </div>
      </div>
    </section>

    <!-- EXPERIENCE / INTERNSHIP -->
    <section id="experience">
      <div class="container">
        <h2 class="section-title">
          <span class="accent-dot"></span>
          Experience
        </h2>
        <p class="section-subtitle">
          Internship and practical exposure in VLSI design &amp; verification.
        </p>

        <div class="card">
          <div class="card-header">
            <div>
              <div class="card-title">VLSI Design Intern</div>
              <div class="card-meta">
                Siddhartha Academy of Higher Education, Vijayawada • ChipIN &amp; MeitY – C2S Programme
              </div>
            </div>
            <div class="card-meta">
              May 2025 – Jun 2025 (6 Weeks)
            </div>
          </div>
          <div class="card-body">
            • Worked on RTL design and verification of combinational and sequential digital circuits such as adders,
            multiplexers, ALUs, and FSMs using Verilog.<br />
            • Implemented and tested a <strong>32-bit Ripple Carry Adder (RCA)</strong> and
            <strong>Wallace Tree Multiplier</strong>, followed by synthesis and physical design using
            <strong>Synopsys Design Compiler</strong> and <strong>IC Compiler II</strong>.<br />
            • Completed the full digital physical design flow: floorplanning, power mesh creation (M1, M6–M8),
            placement, clock tree synthesis (CTS), routing, timing closure, and congestion optimization.<br />
            • Performed simulation, debugging, and functional verification using Synopsys VCS and Verdi.<br />
            • Designed basic analog circuits (CMOS inverter, differential pair) and performed layout, DRC/LVS checks,
            and parasitic analysis using <strong>Cadence Virtuoso</strong>.
          </div>
        </div>
      </div>
    </section>

    <!-- CONTACT -->
    <section id="contact">
      <div class="container">
        <h2 class="section-title">
          <span class="accent-dot"></span>
          Contact
        </h2>
        <p class="section-subtitle">
          Open to internships and full-time roles in VLSI design, verification, and physical design.
        </p>

        <div class="contact-grid">
          <div class="card">
            <div class="contact-item">
              <span class="contact-label">Phone</span>
              +91-9059692747
            </div>
            <div class="contact-item">
              <span class="contact-label">Email</span>
              <a href="mailto:swathikesana18@gmail.com">swathikesana18@gmail.com</a>
            </div>
            <div class="contact-item">
              <span class="contact-label">GitHub</span>
              <a href="#" target="_blank" rel="noreferrer">GitHub Profile</a>
            </div>
            <div class="contact-item">
              <span class="contact-label">LinkedIn</span>
              <a href="#" target="_blank" rel="noreferrer">LinkedIn Profile</a>
            </div>
          </div>

          <div class="card">
            <div class="card-title" style="margin-bottom: 0.4rem;">Let’s work together</div>
            <div class="card-body">
              If you’re working on cutting-edge digital design, low-power architectures, or physical design flows,
              I’d love to contribute. Feel free to reach out via email or connect with me on LinkedIn.
            </div>
          </div>
        </div>
      </div>
    </section>
  </main>

  <footer>
    © <span id="year"></span> Kesana Swathi • Designed &amp; built with HTML &amp; CSS
  </footer>

  <script>
    // Set current year
    document.getElementById("year").textContent = new Date().getFullYear();
  </script>
</body>
</html>
