Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Franco/Git/arquitectura/tp2/test_isim_beh.exe -prj C:/Users/Franco/Git/arquitectura/tp2/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Franco/Git/arquitectura/tp2/uart_tx.v" into library work
Analyzing Verilog file "C:/Users/Franco/Git/arquitectura/tp2/uart_rx.v" into library work
Analyzing Verilog file "C:/Users/Franco/Git/arquitectura/tp2/fifo.v" into library work
Analyzing Verilog file "C:/Users/Franco/Git/arquitectura/tp2/baud_gen.v" into library work
Analyzing Verilog file "C:/Users/Franco/Git/arquitectura/tp2/uart.v" into library work
Analyzing Verilog file "C:/Users/Franco/Git/arquitectura/tp2/interfaz.v" into library work
Analyzing Verilog file "C:/Users/Franco/Git/arquitectura/tp2/alu.v" into library work
Analyzing Verilog file "C:/Users/Franco/Git/arquitectura/tp2/top_module.v" into library work
Analyzing Verilog file "C:/Users/Franco/Git/arquitectura/tp2/test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module alu(REG_SIZE=8)
Compiling module interfaz(REG_SIZE=8)
Compiling module baud_gen(N=8,M=163)
Compiling module uart_rx(DBIT=8,SB_TICK=16)
Compiling module fifo(B=8,W=2)
Compiling module uart_tx(DBIT=8,SB_TICK=16)
Compiling module uart(DBIT=8,SB_TICK=16,DVSR=163,...
Compiling module top_module
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable C:/Users/Franco/Git/arquitectura/tp2/test_isim_beh.exe
Fuse Memory Usage: 28392 KB
Fuse CPU Usage: 389 ms
