// Seed: 205128739
module module_0;
endmodule
module module_1;
  tri  id_1 = 1'h0;
  wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_1 = 1'd0;
  wire id_3;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  supply1 id_3;
  wire id_4;
  assign id_2 = id_3 + id_3;
  wire id_5;
  if (1) id_6(.id_0(id_1), .id_1(1), .id_2(id_5), .id_3(1));
  else begin : LABEL_0
    assign (highz1, strong0) id_1 = 1;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
