INFO: [HLS 200-10] Running 'D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'user' on host 'chengde-dell' (Windows NT_amd64 version 6.2) on Wed Nov 18 15:30:51 +0800 2020
INFO: [HLS 200-10] In directory 'D:/Workspace/huffman_encoding_fpga'
Sourcing Tcl script 'D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/cosim.tcl'
INFO: [HLS 200-10] Opening project 'D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding'.
INFO: [HLS 200-10] Opening solution 'D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "D:/Xilinx/Vivado/2019.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling huffman_canonize_tree.cpp_pre.cpp.tb.cpp
   Compiling huffman_compute_bit_length.cpp_pre.cpp.tb.cpp
   Compiling huffman_create_tree.cpp_pre.cpp.tb.cpp
   Compiling huffman_encoding.cpp_pre.cpp.tb.cpp
   Compiling huffman_sort.cpp_pre.cpp.tb.cpp
   Compiling apatb_huffman_encoding.cpp
   Compiling huffman_create_codeword.cpp_pre.cpp.tb.cpp
   Compiling huffman_truncate_tree.cpp_pre.cpp.tb.cpp
   Compiling huffman_encoding_test.cpp_pre.cpp.tb.cpp
   Compiling huffman_filter.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Starting canonical Huffman encoding testbench
Start reading file [huffman.random256.txt]
61 codewords with length 7
104 codewords with length 8
43 codewords with length 9
28 codewords with length 10
10 codewords with length 11
2 codewords with length 12
2 codewords with length 13
3 codewords with length 14
1 codewords with length 15
2 codewords with length 16

***************Comparing against output data*************** 

*******************************************
 PASS: The output matches the golden output
*******************************************
Ending canonical Huffman encoding testbench
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

D:\Workspace\huffman_encoding_fpga\hls_huffman_encoding\solution1\sim\verilog>set PATH= 

D:\Workspace\huffman_encoding_fpga\hls_huffman_encoding\solution1\sim\verilog>call D:/Xilinx/Vivado/2019.2/bin/xelab xil_defaultlib.apatb_huffman_encoding_top glbl -prj huffman_encoding.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "D:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s huffman_encoding  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_huffman_encoding_top glbl -prj huffman_encoding.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s huffman_encoding 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/AESL_automem_encoding_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_encoding_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/AESL_automem_symbol_histogram_frequency_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_symbol_histogram_frequency_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/AESL_automem_symbol_histogram_value_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_symbol_histogram_value_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/Block_codeRepl1012_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_codeRepl1012_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/Block_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/canonize_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canonize_tree
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/compute_bit_length.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_bit_length
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/compute_bit_lengtkbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_bit_lengtkbM_ram
INFO: [VRFC 10-311] analyzing module compute_bit_lengtkbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/compute_bit_lengtlbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_bit_lengtlbW_ram
INFO: [VRFC 10-311] analyzing module compute_bit_lengtlbW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/create_codeword.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module create_codeword
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/create_codeword_fmb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module create_codeword_fmb6_ram
INFO: [VRFC 10-311] analyzing module create_codeword_fmb6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/create_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module create_tree
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/create_tree_frequibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module create_tree_frequibs_ram
INFO: [VRFC 10-311] analyzing module create_tree_frequibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/create_tree_frequjbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module create_tree_frequjbC_ram
INFO: [VRFC 10-311] analyzing module create_tree_frequjbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/fifo_w32_d256_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d256_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/fifo_w9_d256_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w9_d256_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/fifo_w9_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w9_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w9_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/fifo_w9_d3_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w9_d3_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w9_d3_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/fifo_w9_d5_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w9_d5_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w9_d5_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_huffman_encoding_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_g8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_g8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_hbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_hbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_ncg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_ncg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_ncg_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_ncg_memcore_ram
INFO: [VRFC 10-311] analyzing module huffman_encoding_ncg_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_ocq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_ocq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_ocq_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_ocq_memcore_ram
INFO: [VRFC 10-311] analyzing module huffman_encoding_ocq_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_sc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_sc4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_sc4_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_sc4_memcore_ram
INFO: [VRFC 10-311] analyzing module huffman_encoding_sc4_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_vdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_vdy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_vdy_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_vdy_memcore_ram
INFO: [VRFC 10-311] analyzing module huffman_encoding_vdy_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_wdI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_wdI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_wdI_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_wdI_memcore_ram
INFO: [VRFC 10-311] analyzing module huffman_encoding_wdI_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_yd2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_yd2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding_yd2_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module huffman_encoding_yd2_memcore_ram
INFO: [VRFC 10-311] analyzing module huffman_encoding_yd2_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/Loop_copy_sorted_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_copy_sorted_pro
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/sort_current_digifYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort_current_digifYi_ram
INFO: [VRFC 10-311] analyzing module sort_current_digifYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/sort_previous_sorbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort_previous_sorbkb_ram
INFO: [VRFC 10-311] analyzing module sort_previous_sorbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/sort_previous_sorcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort_previous_sorcud_ram
INFO: [VRFC 10-311] analyzing module sort_previous_sorcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/start_for_Block_czec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Block_czec_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Block_czec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/start_for_Block_pBew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Block_pBew_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Block_pBew
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/start_for_create_Aem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_create_Aem_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_create_Aem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/truncate_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module truncate_tree
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.huffman_encoding_ncg_memcore_ram
Compiling module xil_defaultlib.huffman_encoding_ncg_memcore
Compiling module xil_defaultlib.huffman_encoding_ncg(AddressRang...
Compiling module xil_defaultlib.huffman_encoding_ocq_memcore_ram
Compiling module xil_defaultlib.huffman_encoding_ocq_memcore
Compiling module xil_defaultlib.huffman_encoding_ocq(AddressRang...
Compiling module xil_defaultlib.huffman_encoding_sc4_memcore_ram
Compiling module xil_defaultlib.huffman_encoding_sc4_memcore
Compiling module xil_defaultlib.huffman_encoding_sc4(AddressRang...
Compiling module xil_defaultlib.huffman_encoding_vdy_memcore_ram
Compiling module xil_defaultlib.huffman_encoding_vdy_memcore
Compiling module xil_defaultlib.huffman_encoding_vdy(AddressRang...
Compiling module xil_defaultlib.huffman_encoding_wdI_memcore_ram
Compiling module xil_defaultlib.huffman_encoding_wdI_memcore
Compiling module xil_defaultlib.huffman_encoding_wdI(AddressRang...
Compiling module xil_defaultlib.huffman_encoding_yd2_memcore_ram
Compiling module xil_defaultlib.huffman_encoding_yd2_memcore
Compiling module xil_defaultlib.huffman_encoding_yd2(AddressRang...
Compiling module xil_defaultlib.filter
Compiling module xil_defaultlib.Block_codeRepl1012_p
Compiling module xil_defaultlib.sort_previous_sorbkb_ram
Compiling module xil_defaultlib.sort_previous_sorbkb(DataWidth=9...
Compiling module xil_defaultlib.sort_previous_sorcud_ram
Compiling module xil_defaultlib.sort_previous_sorcud(DataWidth=3...
Compiling module xil_defaultlib.sort_current_digifYi_ram
Compiling module xil_defaultlib.sort_current_digifYi(DataWidth=4...
Compiling module xil_defaultlib.huffman_encoding_g8j(din1_WIDTH=...
Compiling module xil_defaultlib.huffman_encoding_hbi(ID=1,din0_W...
Compiling module xil_defaultlib.sort
Compiling module xil_defaultlib.Loop_copy_sorted_pro
Compiling module xil_defaultlib.create_tree_frequibs_ram
Compiling module xil_defaultlib.create_tree_frequibs(DataWidth=3...
Compiling module xil_defaultlib.create_tree_frequjbC_ram
Compiling module xil_defaultlib.create_tree_frequjbC(DataWidth=3...
Compiling module xil_defaultlib.create_tree
Compiling module xil_defaultlib.compute_bit_lengtkbM_ram
Compiling module xil_defaultlib.compute_bit_lengtkbM(DataWidth=6...
Compiling module xil_defaultlib.compute_bit_lengtlbW_ram
Compiling module xil_defaultlib.compute_bit_lengtlbW(DataWidth=9...
Compiling module xil_defaultlib.compute_bit_length
Compiling module xil_defaultlib.truncate_tree
Compiling module xil_defaultlib.canonize_tree
Compiling module xil_defaultlib.create_codeword_fmb6_ram
Compiling module xil_defaultlib.create_codeword_fmb6(DataWidth=2...
Compiling module xil_defaultlib.create_codeword
Compiling module xil_defaultlib.Block_proc
Compiling module xil_defaultlib.fifo_w9_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w9_d2_A
Compiling module xil_defaultlib.fifo_w9_d3_A_shiftReg
Compiling module xil_defaultlib.fifo_w9_d3_A
Compiling module xil_defaultlib.fifo_w9_d256_A
Compiling module xil_defaultlib.fifo_w32_d256_A
Compiling module xil_defaultlib.fifo_w9_d5_A_shiftReg
Compiling module xil_defaultlib.fifo_w9_d5_A
Compiling module xil_defaultlib.start_for_Block_czec_shiftReg
Compiling module xil_defaultlib.start_for_Block_czec
Compiling module xil_defaultlib.start_for_create_Aem_shiftReg
Compiling module xil_defaultlib.start_for_create_Aem
Compiling module xil_defaultlib.start_for_Block_pBew_shiftReg
Compiling module xil_defaultlib.start_for_Block_pBew
Compiling module xil_defaultlib.huffman_encoding
Compiling module xil_defaultlib.AESL_automem_symbol_histogram_va...
Compiling module xil_defaultlib.AESL_automem_symbol_histogram_fr...
Compiling module xil_defaultlib.AESL_automem_encoding_V
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_huffman_encoding_top
Compiling module work.glbl
Built simulation snapshot huffman_encoding

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/xsim.dir/huffman_encoding/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/xsim.dir/huffman_encoding/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 18 15:32:45 2020. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 15:32:45 2020...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/huffman_encoding/xsim_script.tcl
# xsim {huffman_encoding} -autoloadwcfg -tclbatch {huffman_encoding.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source huffman_encoding.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "113000"
// RTL Simulation : 1 / 1 [n/a] @ "71128000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 71147500 ps : File "D:/Workspace/huffman_encoding_fpga/hls_huffman_encoding/solution1/sim/verilog/huffman_encoding.autotb.v" Line 417
## quit
INFO: [Common 17-206] Exiting xsim at Wed Nov 18 15:33:16 2020...
INFO: [COSIM 212-316] Starting C post checking ...
Starting canonical Huffman encoding testbench
Start reading file [huffman.random256.txt]

***************Comparing against output data*************** 

*******************************************
 PASS: The output matches the golden output
*******************************************
Ending canonical Huffman encoding testbench
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
