//==================================================
// This file contains the Excluded objects
// Generated By User: jdonjdon
// Format Version: 2
// Date: Tue Jan  3 15:28:55 2023
// ExclMode: default
//==================================================
CHECKSUM: "2972535896 3274445021"
INSTANCE: tb.dut.u_reg.u_intr_state_tx_stretch
ANNOTATION: "VC_COV_UNR"
Condition 1 "2397158838" "(wr_en ? wr_data : qs) 1 -1" (1 "0")
CHECKSUM: "2972535896 3274445021"
INSTANCE: tb.dut.u_reg.u_intr_state_acq_full
ANNOTATION: "VC_COV_UNR"
Condition 1 "2397158838" "(wr_en ? wr_data : qs) 1 -1" (1 "0")
CHECKSUM: "4173568987 3972189244"
INSTANCE: tb.dut.i2c_core.u_i2c_fsm
ANNOTATION: "VC_COV_UNR"
Condition 26 "1405033032" "(bit_ack && ((!address_match))) 1 -1" (2 "10")
ANNOTATION: "VC_COV_UNR"
Condition 24 "1683153811" "(scl_i_q && ((!scl_i))) 1 -1" (1 "01")
ANNOTATION: "VC_COV_UNR"
Condition 3 "2841148589" "(((!target_idle_o)) && event_host_timeout_o) 1 -1" (1 "01")
ANNOTATION: "VC_COV_UNR"
Condition 2 "2413562025" "(stretch_en && scl_d && ((!scl_i))) 1 -1" (2 "101")
CHECKSUM: "4173568987 1995288489"
INSTANCE: tb.dut.i2c_core.u_i2c_fsm
ANNOTATION: "VC_COV_UNR"
Block 14 "908144760" "tcount_d = 20'b1;"
ANNOTATION: "VC_COV_UNR"
Block 221 "2019943049" "host_idle_o = 1'b1;"
ANNOTATION: "VC_COV_UNR"
Block 391 "3829022340" "state_d = Idle;"
CHECKSUM: "2972535896 3554514034"
INSTANCE: tb.dut.u_reg.u_intr_state_tx_stretch
ANNOTATION: "VC_COV_UNR"
Branch 1 "1017474648" "(!rst_ni)" (2) "(!rst_ni) 0,0"
ANNOTATION: "VC_COV_UNR"
Branch 0 "3759852512" "wr_en" (1) "wr_en 0"
CHECKSUM: "2972535896 3554514034"
INSTANCE: tb.dut.u_reg.u_intr_state_acq_full
ANNOTATION: "VC_COV_UNR"
Branch 1 "1017474648" "(!rst_ni)" (2) "(!rst_ni) 0,0"
ANNOTATION: "VC_COV_UNR"
Branch 0 "3759852512" "wr_en" (1) "wr_en 0"
CHECKSUM: "4173568987 1649385353"
INSTANCE: tb.dut.i2c_core.u_i2c_fsm
Fsm state_q "1694135612"
ANNOTATION: "VC_COV_UNR"
Transition AddrAckSetup->AcquireStart "24->21"
Fsm state_q "1694135612"
ANNOTATION: "VC_COV_UNR"
Transition AcquireAckSetup->AcquireStart "36->21"
Fsm state_q "1694135612"
Transition Active->AcquireStart "1->21"
Fsm state_q "1694135612"
Transition AcquireAckWait->AcquireStart "35->21"
Fsm state_q "1694135612"
Transition AcquireAckPulse->AcquireStart "37->21"
Fsm state_q "1694135612"
Transition AcquireAckHold->AcquireStart "38->21"
Fsm state_q "1694135612"
Transition SetupStop->AcquireStart "6->21"
Fsm state_q "1694135612"
Transition SetupStart->AcquireStart "3->21"
Fsm state_q "1694135612"
Transition ReadHoldBit->AcquireStart "17->21"
Fsm state_q "1694135612"
Transition ReadClockPulse->AcquireStart "16->21"
Fsm state_q "1694135612"
Transition ReadClockLow->AcquireStart "15->21"
Fsm state_q "1694135612"
Transition PopFmtFifo->AcquireStart "2->21"
Fsm state_q "1694135612"
Transition HostHoldBitAck->AcquireStart "20->21"
Fsm state_q "1694135612"
Transition HostClockPulseAck->AcquireStart "19->21"
Fsm state_q "1694135612"
Transition HostClockLowAck->AcquireStart "18->21"
Fsm state_q "1694135612"
Transition HoldStop->AcquireStart "7->21"
Fsm state_q "1694135612"
Transition HoldStart->AcquireStart "4->21"
Fsm state_q "1694135612"
Transition HoldDevAck->AcquireStart "14->21"
Fsm state_q "1694135612"
Transition HoldBit->AcquireStart "11->21"
Fsm state_q "1694135612"
Transition ClockStop->AcquireStart "8->21"
Fsm state_q "1694135612"
Transition ClockStart->AcquireStart "5->21"
Fsm state_q "1694135612"
Transition ClockPulseAck->AcquireStart "13->21"
Fsm state_q "1694135612"
Transition ClockPulse->AcquireStart "10->21"
Fsm state_q "1694135612"
Transition ClockLowAck->AcquireStart "12->21"
Fsm state_q "1694135612"
Transition ClockLow->AcquireStart "9->21"
Fsm state_q "1694135612"
Transition AddrAckWait->AcquireStart "23->21"
Fsm state_q "1694135612"
Transition AddrAckPulse->AcquireStart "25->21"
Fsm state_q "1694135612"
Transition AddrAckHold->AcquireStart "26->21"
Fsm state_q "1694135612"
Transition AcquireAckHold->Idle "38->0"
Fsm state_q "1694135612"
Transition TransmitSetup->Idle "28->0"
Fsm state_q "1694135612"
Transition TransmitWait->Idle "27->0"
Fsm state_q "1694135612"
Transition TransmitHold->Idle "30->0"
Fsm state_q "1694135612"
Transition TransmitAckPulse->Idle "32->0"
Fsm state_q "1694135612"
Transition TransmitAck->Idle "31->0"
Fsm state_q "1694135612"
Transition StretchTxSetup->Idle "41->0"
Fsm state_q "1694135612"
Transition StretchTx->Idle "40->0"
Fsm state_q "1694135612"
Transition StretchAddr->Idle "39->0"
Fsm state_q "1694135612"
Transition StretchAcqFull->Idle "42->0"
Fsm state_q "1694135612"
Transition SetupStop->Idle "6->0"
Fsm state_q "1694135612"
Transition SetupStart->Idle "3->0"
Fsm state_q "1694135612"
Transition ReadHoldBit->Idle "17->0"
Fsm state_q "1694135612"
Transition ReadClockPulse->Idle "16->0"
Fsm state_q "1694135612"
Transition ReadClockLow->Idle "15->0"
Fsm state_q "1694135612"
Transition HostHoldBitAck->Idle "20->0"
Fsm state_q "1694135612"
Transition HostClockPulseAck->Idle "19->0"
Fsm state_q "1694135612"
Transition HostClockLowAck->Idle "18->0"
Fsm state_q "1694135612"
Transition HoldStop->Idle "7->0"
Fsm state_q "1694135612"
Transition HoldStart->Idle "4->0"
Fsm state_q "1694135612"
Transition HoldDevAck->Idle "14->0"
Fsm state_q "1694135612"
Transition HoldBit->Idle "11->0"
Fsm state_q "1694135612"
Transition ClockStop->Idle "8->0"
Fsm state_q "1694135612"
Transition ClockStart->Idle "5->0"
Fsm state_q "1694135612"
Transition ClockLowAck->Idle "12->0"
Fsm state_q "1694135612"
Transition ClockLow->Idle "9->0"
Fsm state_q "1694135612"
Transition AddrAckWait->Idle "23->0"
Fsm state_q "1694135612"
Transition AddrAckSetup->Idle "24->0"
Fsm state_q "1694135612"
Transition AddrAckPulse->Idle "25->0"
Fsm state_q "1694135612"
Transition AddrAckHold->Idle "26->0"
Fsm state_q "1694135612"
Transition Active->Idle "1->0"
Fsm state_q "1694135612"
Transition AcquireStart->Idle "21->0"
Fsm state_q "1694135612"
Transition AcquireAckWait->Idle "35->0"
Fsm state_q "1694135612"
Transition AcquireAckSetup->Idle "36->0"
Fsm state_q "1694135612"
Transition AcquireAckPulse->Idle "37->0"
Fsm state_q "1694135612"
Transition TransmitAck->AcquireStart "31->21"
Fsm state_q "1694135612"
Transition TransmitWait->AcquireStart "27->21"
Fsm state_q "1694135612"
Transition TransmitSetup->AcquireStart "28->21"
Fsm state_q "1694135612"
Transition TransmitHold->AcquireStart "30->21"
CHECKSUM: "4173568987 1125336269"
INSTANCE: tb.dut.i2c_core.u_i2c_fsm
ANNOTATION: "VC_COV_UNR"
Branch 17 "104958523" "state_q" (104) "state_q default,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-"
ANNOTATION: "VC_COV_UNR"
Branch 17 "104958523" "state_q" (67) "state_q AddrAckHold ,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,1,0,0,0,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-"
ANNOTATION: "VC_COV_UNR"
Branch 15 "4060024814" "state_q" (70) "state_q default,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-"
ANNOTATION: "VC_COV_UNR"
Branch 0 "2722415193" "load_tcount" (11) "load_tcount 1,default,-"
