#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Nov 30 18:59:38 2018
# Process ID: 7124
# Current directory: C:/Users/blade/Desktop/thinpad_top-rev.2/thinpad_top-rev.2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18072 C:\Users\blade\Desktop\thinpad_top-rev.2\thinpad_top-rev.2\thinpad_top.xpr
# Log file: C:/Users/blade/Desktop/thinpad_top-rev.2/thinpad_top-rev.2/vivado.log
# Journal file: C:/Users/blade/Desktop/thinpad_top-rev.2/thinpad_top-rev.2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/blade/Desktop/thinpad_top-rev.2/thinpad_top-rev.2/thinpad_top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 820.695 ; gain = 74.117
update_compile_order -fileset sources_1
add_files -norecurse {D:/Vivado/RV32CPU/RiscV_CPU/RiscV_CPU.srcs/sources_1/new/CHFU.v D:/Vivado/RV32CPU/RiscV_CPU/RiscV_CPU.srcs/sources_1/new/MEM.v D:/Vivado/RV32CPU/RiscV_CPU/RiscV_CPU.srcs/sources_1/new/ALU_Control.v D:/Vivado/RV32CPU/RiscV_CPU/RiscV_CPU.srcs/sources_1/new/Control.v D:/Vivado/RV32CPU/RiscV_CPU/RiscV_CPU.srcs/sources_1/new/Core.v D:/Vivado/RV32CPU/RiscV_CPU/RiscV_CPU.srcs/sources_1/new/Ins_Mem.v D:/Vivado/RV32CPU/RiscV_CPU/RiscV_CPU.srcs/sources_1/new/IF_ID.v D:/Vivado/RV32CPU/RiscV_CPU/RiscV_CPU.srcs/sources_1/new/RegFile.v D:/Vivado/RV32CPU/RiscV_CPU/RiscV_CPU.srcs/sources_1/new/Imm_Gen.v D:/Vivado/RV32CPU/RiscV_CPU/RiscV_CPU.srcs/sources_1/new/Execute.v D:/Vivado/RV32CPU/RiscV_CPU/RiscV_CPU.srcs/sources_1/new/FU.v D:/Vivado/RV32CPU/RiscV_CPU/RiscV_CPU.srcs/sources_1/new/MEM_WB.v D:/Vivado/RV32CPU/RiscV_CPU/RiscV_CPU.srcs/sources_1/new/PC.v D:/Vivado/RV32CPU/RiscV_CPU/RiscV_CPU.srcs/sources_1/new/ALU.v D:/Vivado/RV32CPU/RiscV_CPU/RiscV_CPU.srcs/sources_1/new/Compare.v D:/Vivado/RV32CPU/RiscV_CPU/RiscV_CPU.srcs/sources_1/new/ID_EX.v D:/Vivado/RV32CPU/RiscV_CPU/RiscV_CPU.srcs/sources_1/new/HDU.v D:/Vivado/RV32CPU/RiscV_CPU/RiscV_CPU.srcs/sources_1/new/Data_Mem.v D:/Vivado/RV32CPU/RiscV_CPU/RiscV_CPU.srcs/sources_1/new/Decode.v D:/Vivado/RV32CPU/RiscV_CPU/RiscV_CPU.srcs/sources_1/new/Fetch.v D:/Vivado/RV32CPU/RiscV_CPU/RiscV_CPU.srcs/sources_1/new/define.v D:/Vivado/RV32CPU/RiscV_CPU/RiscV_CPU.srcs/sources_1/new/EX_MEM.v D:/Vivado/RV32CPU/RiscV_CPU/RiscV_CPU.srcs/sources_1/new/WB.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 30 19:13:35 2018...
