Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Apr 11 20:16:16 2021
| Host         : alex-Lenovo-IdeaPad-S145-14IIL running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.573        0.000                      0                 5390        0.043        0.000                      0                 5390        3.750        0.000                       0                  2026  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100              1.573        0.000                      0                 5390        0.043        0.000                      0                 5390        3.750        0.000                       0                  2026  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        1.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 1.692ns (20.769%)  route 6.455ns (79.231%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        1.798     5.401    VexRiscv/loader_counter_value_reg[2]
    SLICE_X54Y5          FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDRE (Prop_fdre_C_Q)         0.518     5.919 r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/Q
                         net (fo=34, routed)          1.064     6.982    VexRiscv/dataCache_1_/memory_to_writeBack_MEMORY_ENABLE
    SLICE_X64Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.106 r  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]_i_2/O
                         net (fo=5, routed)           1.461     8.568    VexRiscv/dataCache_1_/dataCache_1__io_cpu_writeBack_unalignedAccess
    SLICE_X55Y8          LUT4 (Prop_lut4_I3_O)        0.152     8.720 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_12/O
                         net (fo=7, routed)           0.858     9.578    VexRiscv/dataCache_1_/ways_0_tags_reg_i_12_n_0
    SLICE_X54Y7          LUT4 (Prop_lut4_I0_O)        0.326     9.904 r  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]_i_4/O
                         net (fo=37, routed)          0.484    10.388    VexRiscv/dataCache_1_/writeBack_arbitration_isValid_reg_0
    SLICE_X54Y8          LUT4 (Prop_lut4_I3_O)        0.117    10.505 f  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]_i_4/O
                         net (fo=9, routed)           0.500    11.005    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[30]
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.331    11.336 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4/O
                         net (fo=23, routed)          0.684    12.021    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_1
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.124    12.145 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_1/O
                         net (fo=35, routed)          1.403    13.548    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr
    SLICE_X71Y15         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        1.671    15.093    VexRiscv/loader_counter_value_reg[2]
    SLICE_X71Y15         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[20]/C
                         clock pessimism              0.267    15.361    
                         clock uncertainty           -0.035    15.325    
    SLICE_X71Y15         FDRE (Setup_fdre_C_CE)      -0.205    15.120    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[20]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -13.548    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 1.692ns (20.769%)  route 6.455ns (79.231%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        1.798     5.401    VexRiscv/loader_counter_value_reg[2]
    SLICE_X54Y5          FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDRE (Prop_fdre_C_Q)         0.518     5.919 r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/Q
                         net (fo=34, routed)          1.064     6.982    VexRiscv/dataCache_1_/memory_to_writeBack_MEMORY_ENABLE
    SLICE_X64Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.106 r  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]_i_2/O
                         net (fo=5, routed)           1.461     8.568    VexRiscv/dataCache_1_/dataCache_1__io_cpu_writeBack_unalignedAccess
    SLICE_X55Y8          LUT4 (Prop_lut4_I3_O)        0.152     8.720 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_12/O
                         net (fo=7, routed)           0.858     9.578    VexRiscv/dataCache_1_/ways_0_tags_reg_i_12_n_0
    SLICE_X54Y7          LUT4 (Prop_lut4_I0_O)        0.326     9.904 r  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]_i_4/O
                         net (fo=37, routed)          0.484    10.388    VexRiscv/dataCache_1_/writeBack_arbitration_isValid_reg_0
    SLICE_X54Y8          LUT4 (Prop_lut4_I3_O)        0.117    10.505 f  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]_i_4/O
                         net (fo=9, routed)           0.500    11.005    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[30]
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.331    11.336 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4/O
                         net (fo=23, routed)          0.684    12.021    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_1
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.124    12.145 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_1/O
                         net (fo=35, routed)          1.403    13.548    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr
    SLICE_X71Y15         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        1.671    15.093    VexRiscv/loader_counter_value_reg[2]
    SLICE_X71Y15         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[25]/C
                         clock pessimism              0.267    15.361    
                         clock uncertainty           -0.035    15.325    
    SLICE_X71Y15         FDRE (Setup_fdre_C_CE)      -0.205    15.120    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[25]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -13.548    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 1.692ns (20.769%)  route 6.455ns (79.231%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        1.798     5.401    VexRiscv/loader_counter_value_reg[2]
    SLICE_X54Y5          FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDRE (Prop_fdre_C_Q)         0.518     5.919 r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/Q
                         net (fo=34, routed)          1.064     6.982    VexRiscv/dataCache_1_/memory_to_writeBack_MEMORY_ENABLE
    SLICE_X64Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.106 r  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]_i_2/O
                         net (fo=5, routed)           1.461     8.568    VexRiscv/dataCache_1_/dataCache_1__io_cpu_writeBack_unalignedAccess
    SLICE_X55Y8          LUT4 (Prop_lut4_I3_O)        0.152     8.720 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_12/O
                         net (fo=7, routed)           0.858     9.578    VexRiscv/dataCache_1_/ways_0_tags_reg_i_12_n_0
    SLICE_X54Y7          LUT4 (Prop_lut4_I0_O)        0.326     9.904 r  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]_i_4/O
                         net (fo=37, routed)          0.484    10.388    VexRiscv/dataCache_1_/writeBack_arbitration_isValid_reg_0
    SLICE_X54Y8          LUT4 (Prop_lut4_I3_O)        0.117    10.505 f  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]_i_4/O
                         net (fo=9, routed)           0.500    11.005    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[30]
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.331    11.336 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4/O
                         net (fo=23, routed)          0.684    12.021    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_1
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.124    12.145 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_1/O
                         net (fo=35, routed)          1.403    13.548    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr
    SLICE_X71Y15         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        1.671    15.093    VexRiscv/loader_counter_value_reg[2]
    SLICE_X71Y15         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]/C
                         clock pessimism              0.267    15.361    
                         clock uncertainty           -0.035    15.325    
    SLICE_X71Y15         FDRE (Setup_fdre_C_CE)      -0.205    15.120    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -13.548    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 1.692ns (20.769%)  route 6.455ns (79.231%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        1.798     5.401    VexRiscv/loader_counter_value_reg[2]
    SLICE_X54Y5          FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDRE (Prop_fdre_C_Q)         0.518     5.919 r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/Q
                         net (fo=34, routed)          1.064     6.982    VexRiscv/dataCache_1_/memory_to_writeBack_MEMORY_ENABLE
    SLICE_X64Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.106 r  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]_i_2/O
                         net (fo=5, routed)           1.461     8.568    VexRiscv/dataCache_1_/dataCache_1__io_cpu_writeBack_unalignedAccess
    SLICE_X55Y8          LUT4 (Prop_lut4_I3_O)        0.152     8.720 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_12/O
                         net (fo=7, routed)           0.858     9.578    VexRiscv/dataCache_1_/ways_0_tags_reg_i_12_n_0
    SLICE_X54Y7          LUT4 (Prop_lut4_I0_O)        0.326     9.904 r  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]_i_4/O
                         net (fo=37, routed)          0.484    10.388    VexRiscv/dataCache_1_/writeBack_arbitration_isValid_reg_0
    SLICE_X54Y8          LUT4 (Prop_lut4_I3_O)        0.117    10.505 f  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]_i_4/O
                         net (fo=9, routed)           0.500    11.005    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[30]
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.331    11.336 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4/O
                         net (fo=23, routed)          0.684    12.021    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_1
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.124    12.145 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_1/O
                         net (fo=35, routed)          1.403    13.548    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr
    SLICE_X70Y15         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        1.671    15.093    VexRiscv/loader_counter_value_reg[2]
    SLICE_X70Y15         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[21]/C
                         clock pessimism              0.267    15.361    
                         clock uncertainty           -0.035    15.325    
    SLICE_X70Y15         FDRE (Setup_fdre_C_CE)      -0.169    15.156    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[21]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -13.548    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 1.692ns (20.769%)  route 6.455ns (79.231%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        1.798     5.401    VexRiscv/loader_counter_value_reg[2]
    SLICE_X54Y5          FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDRE (Prop_fdre_C_Q)         0.518     5.919 r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/Q
                         net (fo=34, routed)          1.064     6.982    VexRiscv/dataCache_1_/memory_to_writeBack_MEMORY_ENABLE
    SLICE_X64Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.106 r  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]_i_2/O
                         net (fo=5, routed)           1.461     8.568    VexRiscv/dataCache_1_/dataCache_1__io_cpu_writeBack_unalignedAccess
    SLICE_X55Y8          LUT4 (Prop_lut4_I3_O)        0.152     8.720 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_12/O
                         net (fo=7, routed)           0.858     9.578    VexRiscv/dataCache_1_/ways_0_tags_reg_i_12_n_0
    SLICE_X54Y7          LUT4 (Prop_lut4_I0_O)        0.326     9.904 r  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]_i_4/O
                         net (fo=37, routed)          0.484    10.388    VexRiscv/dataCache_1_/writeBack_arbitration_isValid_reg_0
    SLICE_X54Y8          LUT4 (Prop_lut4_I3_O)        0.117    10.505 f  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]_i_4/O
                         net (fo=9, routed)           0.500    11.005    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[30]
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.331    11.336 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4/O
                         net (fo=23, routed)          0.684    12.021    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_1
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.124    12.145 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_1/O
                         net (fo=35, routed)          1.403    13.548    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr
    SLICE_X70Y15         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        1.671    15.093    VexRiscv/loader_counter_value_reg[2]
    SLICE_X70Y15         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[23]/C
                         clock pessimism              0.267    15.361    
                         clock uncertainty           -0.035    15.325    
    SLICE_X70Y15         FDRE (Setup_fdre_C_CE)      -0.169    15.156    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[23]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -13.548    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 1.692ns (20.769%)  route 6.455ns (79.231%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        1.798     5.401    VexRiscv/loader_counter_value_reg[2]
    SLICE_X54Y5          FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDRE (Prop_fdre_C_Q)         0.518     5.919 r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/Q
                         net (fo=34, routed)          1.064     6.982    VexRiscv/dataCache_1_/memory_to_writeBack_MEMORY_ENABLE
    SLICE_X64Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.106 r  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]_i_2/O
                         net (fo=5, routed)           1.461     8.568    VexRiscv/dataCache_1_/dataCache_1__io_cpu_writeBack_unalignedAccess
    SLICE_X55Y8          LUT4 (Prop_lut4_I3_O)        0.152     8.720 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_12/O
                         net (fo=7, routed)           0.858     9.578    VexRiscv/dataCache_1_/ways_0_tags_reg_i_12_n_0
    SLICE_X54Y7          LUT4 (Prop_lut4_I0_O)        0.326     9.904 r  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]_i_4/O
                         net (fo=37, routed)          0.484    10.388    VexRiscv/dataCache_1_/writeBack_arbitration_isValid_reg_0
    SLICE_X54Y8          LUT4 (Prop_lut4_I3_O)        0.117    10.505 f  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]_i_4/O
                         net (fo=9, routed)           0.500    11.005    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[30]
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.331    11.336 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4/O
                         net (fo=23, routed)          0.684    12.021    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_1
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.124    12.145 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_1/O
                         net (fo=35, routed)          1.403    13.548    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr
    SLICE_X70Y15         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        1.671    15.093    VexRiscv/loader_counter_value_reg[2]
    SLICE_X70Y15         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[27]/C
                         clock pessimism              0.267    15.361    
                         clock uncertainty           -0.035    15.325    
    SLICE_X70Y15         FDRE (Setup_fdre_C_CE)      -0.169    15.156    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[27]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -13.548    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 1.692ns (20.850%)  route 6.423ns (79.150%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        1.798     5.401    VexRiscv/loader_counter_value_reg[2]
    SLICE_X54Y5          FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDRE (Prop_fdre_C_Q)         0.518     5.919 r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/Q
                         net (fo=34, routed)          1.064     6.982    VexRiscv/dataCache_1_/memory_to_writeBack_MEMORY_ENABLE
    SLICE_X64Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.106 r  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]_i_2/O
                         net (fo=5, routed)           1.461     8.568    VexRiscv/dataCache_1_/dataCache_1__io_cpu_writeBack_unalignedAccess
    SLICE_X55Y8          LUT4 (Prop_lut4_I3_O)        0.152     8.720 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_12/O
                         net (fo=7, routed)           0.858     9.578    VexRiscv/dataCache_1_/ways_0_tags_reg_i_12_n_0
    SLICE_X54Y7          LUT4 (Prop_lut4_I0_O)        0.326     9.904 r  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]_i_4/O
                         net (fo=37, routed)          0.484    10.388    VexRiscv/dataCache_1_/writeBack_arbitration_isValid_reg_0
    SLICE_X54Y8          LUT4 (Prop_lut4_I3_O)        0.117    10.505 f  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]_i_4/O
                         net (fo=9, routed)           0.500    11.005    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[30]
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.331    11.336 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4/O
                         net (fo=23, routed)          0.684    12.021    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_1
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.124    12.145 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_1/O
                         net (fo=35, routed)          1.371    13.516    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr
    SLICE_X70Y13         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        1.672    15.094    VexRiscv/loader_counter_value_reg[2]
    SLICE_X70Y13         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[17]/C
                         clock pessimism              0.267    15.362    
                         clock uncertainty           -0.035    15.326    
    SLICE_X70Y13         FDRE (Setup_fdre_C_CE)      -0.169    15.157    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[17]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -13.516    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 1.692ns (20.850%)  route 6.423ns (79.150%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        1.798     5.401    VexRiscv/loader_counter_value_reg[2]
    SLICE_X54Y5          FDRE                                         r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDRE (Prop_fdre_C_Q)         0.518     5.919 r  VexRiscv/memory_to_writeBack_MEMORY_ENABLE_reg/Q
                         net (fo=34, routed)          1.064     6.982    VexRiscv/dataCache_1_/memory_to_writeBack_MEMORY_ENABLE
    SLICE_X64Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.106 r  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_code[0]_i_2/O
                         net (fo=5, routed)           1.461     8.568    VexRiscv/dataCache_1_/dataCache_1__io_cpu_writeBack_unalignedAccess
    SLICE_X55Y8          LUT4 (Prop_lut4_I3_O)        0.152     8.720 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_12/O
                         net (fo=7, routed)           0.858     9.578    VexRiscv/dataCache_1_/ways_0_tags_reg_i_12_n_0
    SLICE_X54Y7          LUT4 (Prop_lut4_I0_O)        0.326     9.904 r  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]_i_4/O
                         net (fo=37, routed)          0.484    10.388    VexRiscv/dataCache_1_/writeBack_arbitration_isValid_reg_0
    SLICE_X54Y8          LUT4 (Prop_lut4_I3_O)        0.117    10.505 f  VexRiscv/dataCache_1_/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]_i_4/O
                         net (fo=9, routed)           0.500    11.005    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[30]
    SLICE_X54Y6          LUT6 (Prop_lut6_I5_O)        0.331    11.336 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_4/O
                         net (fo=23, routed)          0.684    12.021    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_1
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.124    12.145 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_1/O
                         net (fo=35, routed)          1.371    13.516    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr
    SLICE_X70Y13         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        1.672    15.094    VexRiscv/loader_counter_value_reg[2]
    SLICE_X70Y13         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[28]/C
                         clock pessimism              0.267    15.362    
                         clock uncertainty           -0.035    15.326    
    SLICE_X70Y13         FDRE (Setup_fdre_C_CE)      -0.169    15.157    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[28]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -13.516    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_mepc_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.114ns  (logic 1.428ns (17.598%)  route 6.686ns (82.402%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 15.141 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        1.798     5.401    VexRiscv/loader_counter_value_reg[2]
    SLICE_X53Y4          FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.456     5.857 f  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=51, routed)          1.444     7.301    VexRiscv/dataCache_1_/decode_to_execute_MEMORY_MANAGMENT_reg
    SLICE_X60Y7          LUT2 (Prop_lut2_I0_O)        0.148     7.449 f  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_20/O
                         net (fo=14, routed)          1.039     8.487    VexRiscv/dataCache_1_/_zz_259_
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.328     8.815 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_18/O
                         net (fo=157, routed)         0.555     9.371    VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I0_O)        0.124     9.495 r  VexRiscv/dataCache_1_/stageA_mask[3]_i_1/O
                         net (fo=297, routed)         0.784    10.278    VexRiscv/dataCache_1_/memory_DivPlugin_div_done_reg
    SLICE_X58Y8          LUT6 (Prop_lut6_I5_O)        0.124    10.402 r  VexRiscv/dataCache_1_/_zz_210_[31]_i_2/O
                         net (fo=6, routed)           0.497    10.900    VexRiscv/dataCache_1_/_zz_210_[31]_i_2_n_0
    SLICE_X57Y9          LUT5 (Prop_lut5_I0_O)        0.124    11.024 f  VexRiscv/dataCache_1_/CsrPlugin_mepc[31]_i_3/O
                         net (fo=33, routed)          0.690    11.713    VexRiscv/dataCache_1_/CsrPlugin_mepc[31]_i_3_n_0
    SLICE_X55Y9          LUT2 (Prop_lut2_I1_O)        0.124    11.837 r  VexRiscv/dataCache_1_/CsrPlugin_mepc[31]_i_1/O
                         net (fo=32, routed)          1.678    13.515    VexRiscv/CsrPlugin_mepc
    SLICE_X79Y17         FDRE                                         r  VexRiscv/CsrPlugin_mepc_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        1.719    15.141    VexRiscv/loader_counter_value_reg[2]
    SLICE_X79Y17         FDRE                                         r  VexRiscv/CsrPlugin_mepc_reg[14]/C
                         clock pessimism              0.267    15.409    
                         clock uncertainty           -0.035    15.373    
    SLICE_X79Y17         FDRE (Setup_fdre_C_CE)      -0.205    15.168    VexRiscv/CsrPlugin_mepc_reg[14]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -13.515    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_mepc_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.114ns  (logic 1.428ns (17.598%)  route 6.686ns (82.402%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 15.141 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        1.798     5.401    VexRiscv/loader_counter_value_reg[2]
    SLICE_X53Y4          FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.456     5.857 f  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=51, routed)          1.444     7.301    VexRiscv/dataCache_1_/decode_to_execute_MEMORY_MANAGMENT_reg
    SLICE_X60Y7          LUT2 (Prop_lut2_I0_O)        0.148     7.449 f  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_20/O
                         net (fo=14, routed)          1.039     8.487    VexRiscv/dataCache_1_/_zz_259_
    SLICE_X55Y8          LUT6 (Prop_lut6_I3_O)        0.328     8.815 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_18/O
                         net (fo=157, routed)         0.555     9.371    VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0
    SLICE_X52Y2          LUT4 (Prop_lut4_I0_O)        0.124     9.495 r  VexRiscv/dataCache_1_/stageA_mask[3]_i_1/O
                         net (fo=297, routed)         0.784    10.278    VexRiscv/dataCache_1_/memory_DivPlugin_div_done_reg
    SLICE_X58Y8          LUT6 (Prop_lut6_I5_O)        0.124    10.402 r  VexRiscv/dataCache_1_/_zz_210_[31]_i_2/O
                         net (fo=6, routed)           0.497    10.900    VexRiscv/dataCache_1_/_zz_210_[31]_i_2_n_0
    SLICE_X57Y9          LUT5 (Prop_lut5_I0_O)        0.124    11.024 f  VexRiscv/dataCache_1_/CsrPlugin_mepc[31]_i_3/O
                         net (fo=33, routed)          0.690    11.713    VexRiscv/dataCache_1_/CsrPlugin_mepc[31]_i_3_n_0
    SLICE_X55Y9          LUT2 (Prop_lut2_I1_O)        0.124    11.837 r  VexRiscv/dataCache_1_/CsrPlugin_mepc[31]_i_1/O
                         net (fo=32, routed)          1.678    13.515    VexRiscv/CsrPlugin_mepc
    SLICE_X79Y17         FDRE                                         r  VexRiscv/CsrPlugin_mepc_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        1.719    15.141    VexRiscv/loader_counter_value_reg[2]
    SLICE_X79Y17         FDRE                                         r  VexRiscv/CsrPlugin_mepc_reg[15]/C
                         clock pessimism              0.267    15.409    
                         clock uncertainty           -0.035    15.373    
    SLICE_X79Y17         FDRE (Setup_fdre_C_CE)      -0.205    15.168    VexRiscv/CsrPlugin_mepc_reg[15]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -13.515    
  -------------------------------------------------------------------
                         slack                                  1.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 VexRiscv/execute_to_memory_INSTRUCTION_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/memory_to_writeBack_INSTRUCTION_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.220%)  route 0.238ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        0.630     1.550    VexRiscv/loader_counter_value_reg[2]
    SLICE_X52Y3          FDRE                                         r  VexRiscv/execute_to_memory_INSTRUCTION_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y3          FDRE (Prop_fdre_C_Q)         0.141     1.691 r  VexRiscv/execute_to_memory_INSTRUCTION_reg[28]/Q
                         net (fo=1, routed)           0.238     1.929    VexRiscv/execute_to_memory_INSTRUCTION_reg_n_0_[28]
    SLICE_X51Y6          FDRE                                         r  VexRiscv/memory_to_writeBack_INSTRUCTION_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        0.905     2.070    VexRiscv/loader_counter_value_reg[2]
    SLICE_X51Y6          FDRE                                         r  VexRiscv/memory_to_writeBack_INSTRUCTION_reg[28]/C
                         clock pessimism             -0.254     1.816    
    SLICE_X51Y6          FDRE (Hold_fdre_C_D)         0.070     1.886    VexRiscv/memory_to_writeBack_INSTRUCTION_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 main_basesoc_tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.379%)  route 0.233ns (55.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        0.627     1.547    sys_clk
    SLICE_X53Y12         FDRE                                         r  main_basesoc_tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  main_basesoc_tx_data_reg[0]/Q
                         net (fo=1, routed)           0.233     1.921    main_basesoc_tx_data_reg_n_0_[0]
    SLICE_X51Y13         LUT2 (Prop_lut2_I0_O)        0.045     1.966 r  serial_tx_i_3/O
                         net (fo=1, routed)           0.000     1.966    serial_tx_i_3_n_0
    SLICE_X51Y13         FDRE                                         r  serial_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        0.900     2.065    sys_clk
    SLICE_X51Y13         FDRE                                         r  serial_tx_reg/C
                         clock pessimism             -0.254     1.811    
    SLICE_X51Y13         FDRE (Hold_fdre_C_D)         0.091     1.902    serial_tx_reg
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.018%)  route 0.273ns (65.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        0.627     1.547    sys_clk
    SLICE_X55Y12         FDRE                                         r  main_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  main_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.273     1.961    storage_reg_0_15_6_9/ADDRD0
    SLICE_X56Y11         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        0.903     2.068    storage_reg_0_15_6_9/WCLK
    SLICE_X56Y11         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.483     1.585    
    SLICE_X56Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.895    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.018%)  route 0.273ns (65.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        0.627     1.547    sys_clk
    SLICE_X55Y12         FDRE                                         r  main_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  main_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.273     1.961    storage_reg_0_15_6_9/ADDRD0
    SLICE_X56Y11         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        0.903     2.068    storage_reg_0_15_6_9/WCLK
    SLICE_X56Y11         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.483     1.585    
    SLICE_X56Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.895    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.018%)  route 0.273ns (65.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        0.627     1.547    sys_clk
    SLICE_X55Y12         FDRE                                         r  main_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  main_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.273     1.961    storage_reg_0_15_6_9/ADDRD0
    SLICE_X56Y11         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        0.903     2.068    storage_reg_0_15_6_9/WCLK
    SLICE_X56Y11         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.483     1.585    
    SLICE_X56Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.895    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.018%)  route 0.273ns (65.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        0.627     1.547    sys_clk
    SLICE_X55Y12         FDRE                                         r  main_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  main_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.273     1.961    storage_reg_0_15_6_9/ADDRD0
    SLICE_X56Y11         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        0.903     2.068    storage_reg_0_15_6_9/WCLK
    SLICE_X56Y11         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.483     1.585    
    SLICE_X56Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.895    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.018%)  route 0.273ns (65.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        0.627     1.547    sys_clk
    SLICE_X55Y12         FDRE                                         r  main_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  main_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.273     1.961    storage_reg_0_15_6_9/ADDRD0
    SLICE_X56Y11         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        0.903     2.068    storage_reg_0_15_6_9/WCLK
    SLICE_X56Y11         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.483     1.585    
    SLICE_X56Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.895    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.018%)  route 0.273ns (65.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        0.627     1.547    sys_clk
    SLICE_X55Y12         FDRE                                         r  main_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  main_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.273     1.961    storage_reg_0_15_6_9/ADDRD0
    SLICE_X56Y11         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        0.903     2.068    storage_reg_0_15_6_9/WCLK
    SLICE_X56Y11         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.483     1.585    
    SLICE_X56Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.895    storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.018%)  route 0.273ns (65.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        0.627     1.547    sys_clk
    SLICE_X55Y12         FDRE                                         r  main_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  main_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.273     1.961    storage_reg_0_15_6_9/ADDRD0
    SLICE_X56Y11         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        0.903     2.068    storage_reg_0_15_6_9/WCLK
    SLICE_X56Y11         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.483     1.585    
    SLICE_X56Y11         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.895    storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.018%)  route 0.273ns (65.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        0.627     1.547    sys_clk
    SLICE_X55Y12         FDRE                                         r  main_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  main_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.273     1.961    storage_reg_0_15_6_9/ADDRD0
    SLICE_X56Y11         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2025, routed)        0.903     2.068    storage_reg_0_15_6_9/WCLK
    SLICE_X56Y11         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.483     1.585    
    SLICE_X56Y11         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.895    storage_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y2   VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y0   VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y0   VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y1   VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y1   VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y0   VexRiscv/dataCache_1_/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y1   VexRiscv/dataCache_1_/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y5   VexRiscv/dataCache_1_/ways_0_data_symbol2_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y20  storage_1_reg_0_15_6_9/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y20  storage_1_reg_0_15_6_9/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y20  storage_1_reg_0_15_6_9/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y20  storage_1_reg_0_15_6_9/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y20  storage_1_reg_0_15_6_9/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y20  storage_1_reg_0_15_6_9/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y20  storage_1_reg_0_15_6_9/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y20  storage_1_reg_0_15_6_9/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y13  storage_2_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y13  storage_2_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y11  storage_reg_0_15_6_9/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y11  storage_reg_0_15_6_9/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y11  storage_reg_0_15_6_9/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y11  storage_reg_0_15_6_9/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y11  storage_reg_0_15_6_9/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y11  storage_reg_0_15_6_9/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y11  storage_reg_0_15_6_9/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y11  storage_reg_0_15_6_9/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y21  storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y21  storage_1_reg_0_15_0_5/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input     | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port      | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
clk100    | cpu_reset | FDRE    | -     |     2.930 (r) | SLOW    |    -0.856 (r) | FAST    |          |
clk100    | serial_rx | FDRE    | -     |     1.202 (r) | FAST    |     0.360 (r) | SLOW    |          |
clk100    | uart1_rx  | FDRE    | -     |     0.952 (r) | FAST    |     0.794 (r) | SLOW    |          |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output     | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port       | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+------------+--------+-------+----------------+---------+----------------+---------+----------+
clk100    | serial_tx  | FDRE   | -     |     15.673 (r) | SLOW    |      5.325 (r) | FAST    |          |
clk100    | uart1_tx   | FDRE   | -     |     14.856 (r) | SLOW    |      4.954 (r) | FAST    |          |
clk100    | user_led0  | FDRE   | -     |     14.651 (r) | SLOW    |      4.604 (r) | FAST    |          |
clk100    | user_led1  | FDRE   | -     |     15.222 (r) | SLOW    |      4.756 (r) | FAST    |          |
clk100    | user_led10 | FDRE   | -     |     15.610 (r) | SLOW    |      4.903 (r) | FAST    |          |
clk100    | user_led11 | FDRE   | -     |     15.190 (r) | SLOW    |      4.876 (r) | FAST    |          |
clk100    | user_led12 | FDRE   | -     |     15.011 (r) | SLOW    |      4.846 (r) | FAST    |          |
clk100    | user_led13 | FDRE   | -     |     15.963 (r) | SLOW    |      5.068 (r) | FAST    |          |
clk100    | user_led14 | FDRE   | -     |     15.007 (r) | SLOW    |      4.861 (r) | FAST    |          |
clk100    | user_led15 | FDRE   | -     |     15.111 (r) | SLOW    |      4.843 (r) | FAST    |          |
clk100    | user_led2  | FDRE   | -     |     15.194 (r) | SLOW    |      4.662 (r) | FAST    |          |
clk100    | user_led3  | FDRE   | -     |     14.755 (r) | SLOW    |      4.726 (r) | FAST    |          |
clk100    | user_led4  | FDRE   | -     |     15.157 (r) | SLOW    |      4.954 (r) | FAST    |          |
clk100    | user_led5  | FDRE   | -     |     15.591 (r) | SLOW    |      4.983 (r) | FAST    |          |
clk100    | user_led6  | FDRE   | -     |     14.623 (r) | SLOW    |      4.719 (r) | FAST    |          |
clk100    | user_led7  | FDRE   | -     |     15.559 (r) | SLOW    |      4.715 (r) | FAST    |          |
clk100    | user_led8  | FDRE   | -     |     15.358 (r) | SLOW    |      5.099 (r) | FAST    |          |
clk100    | user_led9  | FDRE   | -     |     16.730 (r) | SLOW    |      5.107 (r) | FAST    |          |
----------+------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         8.427 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



