Analysis & Synthesis report for Typhoon
Fri Nov 30 16:33:05 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Typhoon|state
 11. State Machine - |Typhoon|framebuffer:SRAM|state
 12. State Machine - |Typhoon|rasterizer:tiledRasterizer|state
 13. State Machine - |Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader|state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Parameter Settings for User Entity Instance: Top-level Entity: |Typhoon
 20. Parameter Settings for User Entity Instance: rasterizer:tiledRasterizer
 21. Parameter Settings for User Entity Instance: rasterizer:tiledRasterizer|pixel_shader:shader
 22. Parameter Settings for User Entity Instance: mem_clk:myTest|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: VGA_controller:VGAtiming
 24. Parameter Settings for User Entity Instance: framebuffer:SRAM
 25. Parameter Settings for Inferred Entity Instance: framebuffer:SRAM|lpm_mult:Mult0
 26. Parameter Settings for Inferred Entity Instance: framebuffer:SRAM|lpm_mult:Mult1
 27. Parameter Settings for Inferred Entity Instance: rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult0
 28. Parameter Settings for Inferred Entity Instance: rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult1
 29. Parameter Settings for Inferred Entity Instance: rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult5
 30. Parameter Settings for Inferred Entity Instance: rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult4
 31. Parameter Settings for Inferred Entity Instance: rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult3
 32. Parameter Settings for Inferred Entity Instance: rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult2
 33. altpll Parameter Settings by Entity Instance
 34. lpm_mult Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "VGA_controller:VGAtiming"
 36. Port Connectivity Checks: "mem_clk:myTest"
 37. Port Connectivity Checks: "rasterizer:tiledRasterizer|pixel_shader:shader"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages
 41. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 30 16:33:05 2018       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; Typhoon                                     ;
; Top-level Entity Name              ; Typhoon                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,206                                       ;
;     Total combinational functions  ; 2,105                                       ;
;     Dedicated logic registers      ; 2,247                                       ;
; Total registers                    ; 2247                                        ;
; Total pins                         ; 175                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 10                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Typhoon            ; Typhoon            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; framebuffer.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/framebuffer.sv                   ;         ;
; VGA_controller.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv                ;         ;
; Typhoon.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv                       ;         ;
; mem_clk.v                        ; yes             ; User Wizard-Generated File   ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v                        ;         ;
; pixel_shader.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv                  ;         ;
; rasterizer.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/rasterizer.sv                    ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/mem_clk_altpll.v              ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v              ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_ngh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/add_sub_ngh.tdf               ;         ;
; db/add_sub_rgh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/add_sub_rgh.tdf               ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/add_sub_h9h.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/add_sub_h9h.tdf               ;         ;
; db/add_sub_fkh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/add_sub_fkh.tdf               ;         ;
; db/mult_aft.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mult_aft.tdf                  ;         ;
; db/mult_p5t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mult_p5t.tdf                  ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 4,206           ;
;                                             ;                 ;
; Total combinational functions               ; 2105            ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 1602            ;
;     -- 3 input functions                    ; 241             ;
;     -- <=2 input functions                  ; 262             ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 1771            ;
;     -- arithmetic mode                      ; 334             ;
;                                             ;                 ;
; Total registers                             ; 2247            ;
;     -- Dedicated logic registers            ; 2247            ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 175             ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 10              ;
;                                             ;                 ;
; Total PLLs                                  ; 1               ;
;     -- PLLs                                 ; 1               ;
;                                             ;                 ;
; Maximum fan-out node                        ; BOARD_CLK~input ;
; Maximum fan-out                             ; 2225            ;
; Total fan-out                               ; 14676           ;
; Average fan-out                             ; 3.10            ;
+---------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+
; Compilation Hierarchy Node                           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                            ; Entity Name    ; Library Name ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+
; |Typhoon                                             ; 2105 (56)           ; 2247 (38)                 ; 0           ; 10           ; 0       ; 5         ; 175  ; 0            ; |Typhoon                                                                                                                                                                       ; Typhoon        ; work         ;
;    |VGA_controller:VGAtiming|                        ; 49 (49)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|VGA_controller:VGAtiming                                                                                                                                              ; VGA_controller ; work         ;
;    |framebuffer:SRAM|                                ; 1540 (1480)         ; 87 (87)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|framebuffer:SRAM                                                                                                                                                      ; framebuffer    ; work         ;
;       |lpm_mult:Mult0|                               ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|framebuffer:SRAM|lpm_mult:Mult0                                                                                                                                       ; lpm_mult       ; work         ;
;          |multcore:mult_core|                        ; 31 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|framebuffer:SRAM|lpm_mult:Mult0|multcore:mult_core                                                                                                                    ; multcore       ; work         ;
;             |mpar_add:padder|                        ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|framebuffer:SRAM|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                    ; mpar_add       ; work         ;
;                |lpm_add_sub:adder[0]|                ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|framebuffer:SRAM|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                               ; lpm_add_sub    ; work         ;
;                   |add_sub_ngh:auto_generated|       ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|framebuffer:SRAM|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                                    ; add_sub_ngh    ; work         ;
;                |mpar_add:sub_par_add|                ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|framebuffer:SRAM|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                               ; mpar_add       ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|framebuffer:SRAM|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                          ; lpm_add_sub    ; work         ;
;                      |add_sub_rgh:auto_generated|    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|framebuffer:SRAM|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated                               ; add_sub_rgh    ; work         ;
;       |lpm_mult:Mult1|                               ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|framebuffer:SRAM|lpm_mult:Mult1                                                                                                                                       ; lpm_mult       ; work         ;
;          |multcore:mult_core|                        ; 29 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|framebuffer:SRAM|lpm_mult:Mult1|multcore:mult_core                                                                                                                    ; multcore       ; work         ;
;             |mpar_add:padder|                        ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|framebuffer:SRAM|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                    ; mpar_add       ; work         ;
;                |lpm_add_sub:adder[0]|                ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|framebuffer:SRAM|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                               ; lpm_add_sub    ; work         ;
;                   |add_sub_ngh:auto_generated|       ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|framebuffer:SRAM|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                                    ; add_sub_ngh    ; work         ;
;                |mpar_add:sub_par_add|                ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|framebuffer:SRAM|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                               ; mpar_add       ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|framebuffer:SRAM|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                          ; lpm_add_sub    ; work         ;
;                      |add_sub_rgh:auto_generated|    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|framebuffer:SRAM|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated                               ; add_sub_rgh    ; work         ;
;    |mem_clk:myTest|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|mem_clk:myTest                                                                                                                                                        ; mem_clk        ; work         ;
;       |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|mem_clk:myTest|altpll:altpll_component                                                                                                                                ; altpll         ; work         ;
;          |mem_clk_altpll:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|mem_clk:myTest|altpll:altpll_component|mem_clk_altpll:auto_generated                                                                                                  ; mem_clk_altpll ; work         ;
;    |rasterizer:tiledRasterizer|                      ; 460 (28)            ; 2099 (33)                 ; 0           ; 10           ; 0       ; 5         ; 0    ; 0            ; |Typhoon|rasterizer:tiledRasterizer                                                                                                                                            ; rasterizer     ; work         ;
;       |pixel_shader:shader|                          ; 432 (388)           ; 2066 (2066)               ; 0           ; 10           ; 0       ; 5         ; 0    ; 0            ; |Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader                                                                                                                        ; pixel_shader   ; work         ;
;          |lpm_mult:Mult0|                            ; 44 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult0                                                                                                         ; lpm_mult       ; work         ;
;             |multcore:mult_core|                     ; 44 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore       ; work         ;
;                |mpar_add:padder|                     ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add       ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub    ; work         ;
;                      |add_sub_h9h:auto_generated|    ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated                      ; add_sub_h9h    ; work         ;
;                   |mpar_add:sub_par_add|             ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add       ; work         ;
;                      |lpm_add_sub:adder[0]|          ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub    ; work         ;
;                         |add_sub_fkh:auto_generated| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_fkh:auto_generated ; add_sub_fkh    ; work         ;
;          |lpm_mult:Mult1|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult1                                                                                                         ; lpm_mult       ; work         ;
;             |mult_aft:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult1|mult_aft:auto_generated                                                                                 ; mult_aft       ; work         ;
;          |lpm_mult:Mult2|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult2                                                                                                         ; lpm_mult       ; work         ;
;             |mult_aft:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult2|mult_aft:auto_generated                                                                                 ; mult_aft       ; work         ;
;          |lpm_mult:Mult3|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult3                                                                                                         ; lpm_mult       ; work         ;
;             |mult_p5t:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult3|mult_p5t:auto_generated                                                                                 ; mult_p5t       ; work         ;
;          |lpm_mult:Mult4|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult4                                                                                                         ; lpm_mult       ; work         ;
;             |mult_aft:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult4|mult_aft:auto_generated                                                                                 ; mult_aft       ; work         ;
;          |lpm_mult:Mult5|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult5                                                                                                         ; lpm_mult       ; work         ;
;             |mult_p5t:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult5|mult_p5t:auto_generated                                                                                 ; mult_p5t       ; work         ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 5           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 10          ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |Typhoon|mem_clk:myTest ; mem_clk.v       ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |Typhoon|state                                                                            ;
+------------------+----------------+----------------+------------------+-----------------+-----------------+
; Name             ; state.endState ; state.moveTile ; state.rasterTile ; state.initState ; state.endState2 ;
+------------------+----------------+----------------+------------------+-----------------+-----------------+
; state.rasterTile ; 0              ; 0              ; 0                ; 0               ; 0               ;
; state.moveTile   ; 0              ; 1              ; 1                ; 0               ; 0               ;
; state.endState   ; 1              ; 0              ; 1                ; 0               ; 0               ;
; state.endState2  ; 0              ; 0              ; 1                ; 0               ; 1               ;
; state.initState  ; 0              ; 0              ; 1                ; 1               ; 0               ;
+------------------+----------------+----------------+------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------+
; State Machine - |Typhoon|framebuffer:SRAM|state ;
+------------------+------------------------------+
; Name             ; state.feedingVGA             ;
+------------------+------------------------------+
; state.streaming  ; 0                            ;
; state.feedingVGA ; 1                            ;
+------------------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |Typhoon|rasterizer:tiledRasterizer|state                                     ;
+------------------------+------------+-------------------+------------------------+------------+
; Name                   ; state.done ; state.rasterizing ; state.rasterizingBegin ; state.init ;
+------------------------+------------+-------------------+------------------------+------------+
; state.init             ; 0          ; 0                 ; 0                      ; 0          ;
; state.rasterizingBegin ; 0          ; 0                 ; 1                      ; 1          ;
; state.rasterizing      ; 0          ; 1                 ; 0                      ; 1          ;
; state.done             ; 1          ; 0                 ; 0                      ; 1          ;
+------------------------+------------+-------------------+------------------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader|state                ;
+-----------------------+------------+-----------------------+-------------------+-------------+
; Name                  ; state.done ; state.chooseNextPixel ; state.rasterPixel ; state.start ;
+-----------------------+------------+-----------------------+-------------------+-------------+
; state.start           ; 0          ; 0                     ; 0                 ; 0           ;
; state.rasterPixel     ; 0          ; 0                     ; 1                 ; 1           ;
; state.chooseNextPixel ; 0          ; 1                     ; 0                 ; 1           ;
; state.done            ; 1          ; 0                     ; 0                 ; 1           ;
+-----------------------+------------+-----------------------+-------------------+-------------+


+----------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                             ;
+--------------------------------------------------------+-------------------------------------------------------+
; Register name                                          ; Reason for Removal                                    ;
+--------------------------------------------------------+-------------------------------------------------------+
; framebuffer:SRAM|VGA_B[0..2]                           ; Stuck at GND due to stuck port data_in                ;
; framebuffer:SRAM|VGA_G[0,1]                            ; Stuck at GND due to stuck port data_in                ;
; framebuffer:SRAM|VGA_R[0..2]                           ; Stuck at GND due to stuck port data_in                ;
; rasteryOffset[0..2]                                    ; Stuck at GND due to stuck port data_in                ;
; framebuffer:SRAM|tileOffsetY[10..19]                   ; Stuck at GND due to stuck port data_in                ;
; framebuffer:SRAM|tileOffsetX[10..19]                   ; Stuck at GND due to stuck port data_in                ;
; rasterizer:tiledRasterizer|tileOffsetY[0..2]           ; Stuck at GND due to stuck port data_in                ;
; streamingyOffset[0..2]                                 ; Stuck at GND due to stuck port data_in                ;
; framebuffer:SRAM|tileOffsetY[0..2]                     ; Stuck at GND due to stuck port data_in                ;
; rasterxOffset[0,1]                                     ; Merged with rasterxOffset[2]                          ;
; framebuffer:SRAM|lastOpRead                            ; Merged with framebuffer:SRAM|SRAM_WE_N                ;
; rasterizer:tiledRasterizer|tileOffsetX[1,2]            ; Merged with rasterizer:tiledRasterizer|tileOffsetX[0] ;
; streamingxOffset[0,1]                                  ; Merged with streamingxOffset[2]                       ;
; framebuffer:SRAM|tileOffsetX[1,2]                      ; Merged with framebuffer:SRAM|tileOffsetX[0]           ;
; rasterxOffset[2]                                       ; Stuck at GND due to stuck port data_in                ;
; rasterizer:tiledRasterizer|tileOffsetX[0]              ; Stuck at GND due to stuck port data_in                ;
; streamingxOffset[2]                                    ; Stuck at GND due to stuck port data_in                ;
; framebuffer:SRAM|tileOffsetX[0]                        ; Stuck at GND due to stuck port data_in                ;
; rasterizer:tiledRasterizer|pixel_shader:shader|y[9]    ; Stuck at GND due to stuck port data_in                ;
; state~2                                                ; Lost fanout                                           ;
; state~3                                                ; Lost fanout                                           ;
; state~6                                                ; Lost fanout                                           ;
; state~7                                                ; Lost fanout                                           ;
; state~8                                                ; Lost fanout                                           ;
; state~9                                                ; Lost fanout                                           ;
; framebuffer:SRAM|state~3                               ; Lost fanout                                           ;
; rasterizer:tiledRasterizer|state~2                     ; Lost fanout                                           ;
; rasterizer:tiledRasterizer|state~3                     ; Lost fanout                                           ;
; rasterizer:tiledRasterizer|state~4                     ; Lost fanout                                           ;
; rasterizer:tiledRasterizer|state~5                     ; Lost fanout                                           ;
; rasterizer:tiledRasterizer|state~6                     ; Lost fanout                                           ;
; rasterizer:tiledRasterizer|pixel_shader:shader|state~2 ; Lost fanout                                           ;
; rasterizer:tiledRasterizer|pixel_shader:shader|state~3 ; Lost fanout                                           ;
; rasterizer:tiledRasterizer|pixel_shader:shader|state~4 ; Lost fanout                                           ;
; rasterizer:tiledRasterizer|pixel_shader:shader|state~5 ; Lost fanout                                           ;
; rasterizer:tiledRasterizer|pixel_shader:shader|state~6 ; Lost fanout                                           ;
; state.endState2                                        ; Stuck at GND due to stuck port data_in                ;
; rasterizer:tiledRasterizer|pixel_shader:shader|y[3..8] ; Stuck at GND due to stuck port data_in                ;
; Total Number of Removed Registers = 78                 ;                                                       ;
+--------------------------------------------------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                       ;
+-----------------------------------------------------+---------------------------+-----------------------------------------------------------------+
; Register name                                       ; Reason for Removal        ; Registers Removed due to This Register                          ;
+-----------------------------------------------------+---------------------------+-----------------------------------------------------------------+
; rasterizer:tiledRasterizer|pixel_shader:shader|y[9] ; Stuck at GND              ; rasterizer:tiledRasterizer|pixel_shader:shader|y[4],            ;
;                                                     ; due to stuck port data_in ; rasterizer:tiledRasterizer|pixel_shader:shader|y[3],            ;
;                                                     ;                           ; rasterizer:tiledRasterizer|pixel_shader:shader|y[5],            ;
;                                                     ;                           ; rasterizer:tiledRasterizer|pixel_shader:shader|y[6],            ;
;                                                     ;                           ; rasterizer:tiledRasterizer|pixel_shader:shader|y[7]             ;
; rasteryOffset[2]                                    ; Stuck at GND              ; rasterizer:tiledRasterizer|tileOffsetY[2], streamingyOffset[2], ;
;                                                     ; due to stuck port data_in ; framebuffer:SRAM|tileOffsetY[2]                                 ;
; rasteryOffset[1]                                    ; Stuck at GND              ; rasterizer:tiledRasterizer|tileOffsetY[1], streamingyOffset[1], ;
;                                                     ; due to stuck port data_in ; framebuffer:SRAM|tileOffsetY[1]                                 ;
; rasteryOffset[0]                                    ; Stuck at GND              ; rasterizer:tiledRasterizer|tileOffsetY[0], streamingyOffset[0], ;
;                                                     ; due to stuck port data_in ; framebuffer:SRAM|tileOffsetY[0]                                 ;
; rasterxOffset[2]                                    ; Stuck at GND              ; rasterizer:tiledRasterizer|tileOffsetX[0], streamingxOffset[2], ;
;                                                     ; due to stuck port data_in ; framebuffer:SRAM|tileOffsetX[0]                                 ;
+-----------------------------------------------------+---------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2247  ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2182  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; rasterizer:tiledRasterizer|debugX[5]   ; 3       ;
; rasterizer:tiledRasterizer|debugX[4]   ; 3       ;
; rasterizer:tiledRasterizer|debugX[1]   ; 6       ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Typhoon|framebuffer:SRAM|SRAM_ADDR[2]                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Typhoon|rasteryOffset[3]                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Typhoon|rasterxOffset[7]                                                 ;
; 128:1              ; 16 bits   ; 1360 LEs      ; 1360 LEs             ; 0 LEs                  ; Yes        ; |Typhoon|framebuffer:SRAM|DataToSRAM[4]                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Typhoon|VGA_controller:VGAtiming|v_counter_in[6]                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader|basicTestColor[4] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader|nextX             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Typhoon ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; tileDim        ; 00001000 ; Unsigned Binary                             ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rasterizer:tiledRasterizer ;
+-----------------+----------+--------------------------------------------+
; Parameter Name  ; Value    ; Type                                       ;
+-----------------+----------+--------------------------------------------+
; tileDim         ; 00001000 ; Unsigned Binary                            ;
; numPixelShaders ; 00000001 ; Unsigned Binary                            ;
+-----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rasterizer:tiledRasterizer|pixel_shader:shader ;
+-----------------+----------+----------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                           ;
+-----------------+----------+----------------------------------------------------------------+
; tileDim         ; 00001000 ; Unsigned Binary                                                ;
; numPixelShaders ; 00000001 ; Unsigned Binary                                                ;
+-----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_clk:myTest|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------+
; Parameter Name                ; Value                     ; Type                    ;
+-------------------------------+---------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                 ;
; PLL_TYPE                      ; AUTO                      ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=mem_clk ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                 ;
; LOCK_HIGH                     ; 1                         ; Untyped                 ;
; LOCK_LOW                      ; 1                         ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                 ;
; SKIP_VCO                      ; OFF                       ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                 ;
; BANDWIDTH                     ; 0                         ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                 ;
; DOWN_SPREAD                   ; 0                         ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                         ; Signed Integer          ;
; CLK0_MULTIPLY_BY              ; 13                        ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 2                         ; Signed Integer          ;
; CLK0_DIVIDE_BY                ; 10                        ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer          ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                 ;
; DPA_DIVIDER                   ; 0                         ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                 ;
; VCO_MIN                       ; 0                         ; Untyped                 ;
; VCO_MAX                       ; 0                         ; Untyped                 ;
; VCO_CENTER                    ; 0                         ; Untyped                 ;
; PFD_MIN                       ; 0                         ; Untyped                 ;
; PFD_MAX                       ; 0                         ; Untyped                 ;
; M_INITIAL                     ; 0                         ; Untyped                 ;
; M                             ; 0                         ; Untyped                 ;
; N                             ; 1                         ; Untyped                 ;
; M2                            ; 1                         ; Untyped                 ;
; N2                            ; 1                         ; Untyped                 ;
; SS                            ; 1                         ; Untyped                 ;
; C0_HIGH                       ; 0                         ; Untyped                 ;
; C1_HIGH                       ; 0                         ; Untyped                 ;
; C2_HIGH                       ; 0                         ; Untyped                 ;
; C3_HIGH                       ; 0                         ; Untyped                 ;
; C4_HIGH                       ; 0                         ; Untyped                 ;
; C5_HIGH                       ; 0                         ; Untyped                 ;
; C6_HIGH                       ; 0                         ; Untyped                 ;
; C7_HIGH                       ; 0                         ; Untyped                 ;
; C8_HIGH                       ; 0                         ; Untyped                 ;
; C9_HIGH                       ; 0                         ; Untyped                 ;
; C0_LOW                        ; 0                         ; Untyped                 ;
; C1_LOW                        ; 0                         ; Untyped                 ;
; C2_LOW                        ; 0                         ; Untyped                 ;
; C3_LOW                        ; 0                         ; Untyped                 ;
; C4_LOW                        ; 0                         ; Untyped                 ;
; C5_LOW                        ; 0                         ; Untyped                 ;
; C6_LOW                        ; 0                         ; Untyped                 ;
; C7_LOW                        ; 0                         ; Untyped                 ;
; C8_LOW                        ; 0                         ; Untyped                 ;
; C9_LOW                        ; 0                         ; Untyped                 ;
; C0_INITIAL                    ; 0                         ; Untyped                 ;
; C1_INITIAL                    ; 0                         ; Untyped                 ;
; C2_INITIAL                    ; 0                         ; Untyped                 ;
; C3_INITIAL                    ; 0                         ; Untyped                 ;
; C4_INITIAL                    ; 0                         ; Untyped                 ;
; C5_INITIAL                    ; 0                         ; Untyped                 ;
; C6_INITIAL                    ; 0                         ; Untyped                 ;
; C7_INITIAL                    ; 0                         ; Untyped                 ;
; C8_INITIAL                    ; 0                         ; Untyped                 ;
; C9_INITIAL                    ; 0                         ; Untyped                 ;
; C0_MODE                       ; BYPASS                    ; Untyped                 ;
; C1_MODE                       ; BYPASS                    ; Untyped                 ;
; C2_MODE                       ; BYPASS                    ; Untyped                 ;
; C3_MODE                       ; BYPASS                    ; Untyped                 ;
; C4_MODE                       ; BYPASS                    ; Untyped                 ;
; C5_MODE                       ; BYPASS                    ; Untyped                 ;
; C6_MODE                       ; BYPASS                    ; Untyped                 ;
; C7_MODE                       ; BYPASS                    ; Untyped                 ;
; C8_MODE                       ; BYPASS                    ; Untyped                 ;
; C9_MODE                       ; BYPASS                    ; Untyped                 ;
; C0_PH                         ; 0                         ; Untyped                 ;
; C1_PH                         ; 0                         ; Untyped                 ;
; C2_PH                         ; 0                         ; Untyped                 ;
; C3_PH                         ; 0                         ; Untyped                 ;
; C4_PH                         ; 0                         ; Untyped                 ;
; C5_PH                         ; 0                         ; Untyped                 ;
; C6_PH                         ; 0                         ; Untyped                 ;
; C7_PH                         ; 0                         ; Untyped                 ;
; C8_PH                         ; 0                         ; Untyped                 ;
; C9_PH                         ; 0                         ; Untyped                 ;
; L0_HIGH                       ; 1                         ; Untyped                 ;
; L1_HIGH                       ; 1                         ; Untyped                 ;
; G0_HIGH                       ; 1                         ; Untyped                 ;
; G1_HIGH                       ; 1                         ; Untyped                 ;
; G2_HIGH                       ; 1                         ; Untyped                 ;
; G3_HIGH                       ; 1                         ; Untyped                 ;
; E0_HIGH                       ; 1                         ; Untyped                 ;
; E1_HIGH                       ; 1                         ; Untyped                 ;
; E2_HIGH                       ; 1                         ; Untyped                 ;
; E3_HIGH                       ; 1                         ; Untyped                 ;
; L0_LOW                        ; 1                         ; Untyped                 ;
; L1_LOW                        ; 1                         ; Untyped                 ;
; G0_LOW                        ; 1                         ; Untyped                 ;
; G1_LOW                        ; 1                         ; Untyped                 ;
; G2_LOW                        ; 1                         ; Untyped                 ;
; G3_LOW                        ; 1                         ; Untyped                 ;
; E0_LOW                        ; 1                         ; Untyped                 ;
; E1_LOW                        ; 1                         ; Untyped                 ;
; E2_LOW                        ; 1                         ; Untyped                 ;
; E3_LOW                        ; 1                         ; Untyped                 ;
; L0_INITIAL                    ; 1                         ; Untyped                 ;
; L1_INITIAL                    ; 1                         ; Untyped                 ;
; G0_INITIAL                    ; 1                         ; Untyped                 ;
; G1_INITIAL                    ; 1                         ; Untyped                 ;
; G2_INITIAL                    ; 1                         ; Untyped                 ;
; G3_INITIAL                    ; 1                         ; Untyped                 ;
; E0_INITIAL                    ; 1                         ; Untyped                 ;
; E1_INITIAL                    ; 1                         ; Untyped                 ;
; E2_INITIAL                    ; 1                         ; Untyped                 ;
; E3_INITIAL                    ; 1                         ; Untyped                 ;
; L0_MODE                       ; BYPASS                    ; Untyped                 ;
; L1_MODE                       ; BYPASS                    ; Untyped                 ;
; G0_MODE                       ; BYPASS                    ; Untyped                 ;
; G1_MODE                       ; BYPASS                    ; Untyped                 ;
; G2_MODE                       ; BYPASS                    ; Untyped                 ;
; G3_MODE                       ; BYPASS                    ; Untyped                 ;
; E0_MODE                       ; BYPASS                    ; Untyped                 ;
; E1_MODE                       ; BYPASS                    ; Untyped                 ;
; E2_MODE                       ; BYPASS                    ; Untyped                 ;
; E3_MODE                       ; BYPASS                    ; Untyped                 ;
; L0_PH                         ; 0                         ; Untyped                 ;
; L1_PH                         ; 0                         ; Untyped                 ;
; G0_PH                         ; 0                         ; Untyped                 ;
; G1_PH                         ; 0                         ; Untyped                 ;
; G2_PH                         ; 0                         ; Untyped                 ;
; G3_PH                         ; 0                         ; Untyped                 ;
; E0_PH                         ; 0                         ; Untyped                 ;
; E1_PH                         ; 0                         ; Untyped                 ;
; E2_PH                         ; 0                         ; Untyped                 ;
; E3_PH                         ; 0                         ; Untyped                 ;
; M_PH                          ; 0                         ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                 ;
; CLK0_COUNTER                  ; G0                        ; Untyped                 ;
; CLK1_COUNTER                  ; G0                        ; Untyped                 ;
; CLK2_COUNTER                  ; G0                        ; Untyped                 ;
; CLK3_COUNTER                  ; G0                        ; Untyped                 ;
; CLK4_COUNTER                  ; G0                        ; Untyped                 ;
; CLK5_COUNTER                  ; G0                        ; Untyped                 ;
; CLK6_COUNTER                  ; E0                        ; Untyped                 ;
; CLK7_COUNTER                  ; E1                        ; Untyped                 ;
; CLK8_COUNTER                  ; E2                        ; Untyped                 ;
; CLK9_COUNTER                  ; E3                        ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                 ;
; M_TIME_DELAY                  ; 0                         ; Untyped                 ;
; N_TIME_DELAY                  ; 0                         ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                 ;
; VCO_POST_SCALE                ; 0                         ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                 ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                 ;
; CBXI_PARAMETER                ; mem_clk_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE          ;
+-------------------------------+---------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:VGAtiming ;
+----------------+------------+-----------------------------------------+
; Parameter Name ; Value      ; Type                                    ;
+----------------+------------+-----------------------------------------+
; H_TOTAL        ; 1100100000 ; Unsigned Binary                         ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                         ;
+----------------+------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: framebuffer:SRAM ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; tileDim        ; 00001000 ; Unsigned Binary                   ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: framebuffer:SRAM|lpm_mult:Mult0    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11           ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 21           ; Untyped             ;
; LPM_WIDTHR                                     ; 21           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: framebuffer:SRAM|lpm_mult:Mult1    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10           ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 20           ; Untyped             ;
; LPM_WIDTHR                                     ; 20           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                        ;
; LPM_WIDTHP                                     ; 18           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 18           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                        ;
; LPM_WIDTHP                                     ; 23           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 23           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_aft     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                        ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                        ;
; LPM_WIDTHP                                     ; 23           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 23           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_aft     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 11           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 11           ; Untyped                                        ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                           ;
+------------------------------------------------+--------------+------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                 ;
; LPM_WIDTHA                                     ; 18           ; Untyped                                        ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                        ;
; LPM_WIDTHP                                     ; 23           ; Untyped                                        ;
; LPM_WIDTHR                                     ; 23           ; Untyped                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                        ;
; LATENCY                                        ; 0            ; Untyped                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                        ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                        ;
; CBXI_PARAMETER                                 ; mult_aft     ; Untyped                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                        ;
+------------------------------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; mem_clk:myTest|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                        ;
+---------------------------------------+---------------------------------------------------------------+
; Name                                  ; Value                                                         ;
+---------------------------------------+---------------------------------------------------------------+
; Number of entity instances            ; 8                                                             ;
; Entity Instance                       ; framebuffer:SRAM|lpm_mult:Mult0                               ;
;     -- LPM_WIDTHA                     ; 11                                                            ;
;     -- LPM_WIDTHB                     ; 10                                                            ;
;     -- LPM_WIDTHP                     ; 21                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                           ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; framebuffer:SRAM|lpm_mult:Mult1                               ;
;     -- LPM_WIDTHA                     ; 10                                                            ;
;     -- LPM_WIDTHB                     ; 10                                                            ;
;     -- LPM_WIDTHP                     ; 20                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                            ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                                                            ;
;     -- LPM_WIDTHB                     ; 7                                                             ;
;     -- LPM_WIDTHP                     ; 18                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                           ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 18                                                            ;
;     -- LPM_WIDTHB                     ; 5                                                             ;
;     -- LPM_WIDTHP                     ; 23                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                           ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 11                                                            ;
;     -- LPM_WIDTHB                     ; 11                                                            ;
;     -- LPM_WIDTHP                     ; 22                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                            ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 18                                                            ;
;     -- LPM_WIDTHB                     ; 5                                                             ;
;     -- LPM_WIDTHP                     ; 23                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                           ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 11                                                            ;
;     -- LPM_WIDTHB                     ; 11                                                            ;
;     -- LPM_WIDTHP                     ; 22                                                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                            ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
; Entity Instance                       ; rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 18                                                            ;
;     -- LPM_WIDTHB                     ; 5                                                             ;
;     -- LPM_WIDTHP                     ; 23                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                           ;
;     -- USE_EAB                        ; OFF                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                            ;
+---------------------------------------+---------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "VGA_controller:VGAtiming" ;
+-------+-------+----------+---------------------------+
; Port  ; Type  ; Severity ; Details                   ;
+-------+-------+----------+---------------------------+
; Reset ; Input ; Info     ; Stuck at GND              ;
+-------+-------+----------+---------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem_clk:myTest"                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "rasterizer:tiledRasterizer|pixel_shader:shader" ;
+--------------+-------+----------+------------------------------------------+
; Port         ; Type  ; Severity ; Details                                  ;
+--------------+-------+----------+------------------------------------------+
; start_x      ; Input ; Info     ; Stuck at GND                             ;
; start_y      ; Input ; Info     ; Stuck at GND                             ;
; zBufferTile  ; Input ; Info     ; Stuck at GND                             ;
; box[0][6..5] ; Input ; Info     ; Stuck at VCC                             ;
; box[0][9..7] ; Input ; Info     ; Stuck at GND                             ;
; box[0][4..3] ; Input ; Info     ; Stuck at GND                             ;
; box[0][1..0] ; Input ; Info     ; Stuck at GND                             ;
; box[0][2]    ; Input ; Info     ; Stuck at VCC                             ;
; box[1][6..5] ; Input ; Info     ; Stuck at VCC                             ;
; box[1][9..7] ; Input ; Info     ; Stuck at GND                             ;
; box[1][4..3] ; Input ; Info     ; Stuck at GND                             ;
; box[1][1..0] ; Input ; Info     ; Stuck at GND                             ;
; box[1][2]    ; Input ; Info     ; Stuck at VCC                             ;
; box[2][0]    ; Input ; Info     ; Stuck at GND                             ;
; box[3][5..4] ; Input ; Info     ; Stuck at VCC                             ;
; box[3][9..6] ; Input ; Info     ; Stuck at GND                             ;
; box[3][3..2] ; Input ; Info     ; Stuck at GND                             ;
; box[3][1]    ; Input ; Info     ; Stuck at VCC                             ;
; box[3][0]    ; Input ; Info     ; Stuck at GND                             ;
; x0[6..5]     ; Input ; Info     ; Stuck at VCC                             ;
; x0[9..7]     ; Input ; Info     ; Stuck at GND                             ;
; x0[4..3]     ; Input ; Info     ; Stuck at GND                             ;
; x0[1..0]     ; Input ; Info     ; Stuck at GND                             ;
; x0[2]        ; Input ; Info     ; Stuck at VCC                             ;
; y0[2..1]     ; Input ; Info     ; Stuck at VCC                             ;
; y0[9..8]     ; Input ; Info     ; Stuck at GND                             ;
; y0[6..5]     ; Input ; Info     ; Stuck at GND                             ;
; y0[7]        ; Input ; Info     ; Stuck at VCC                             ;
; y0[4]        ; Input ; Info     ; Stuck at VCC                             ;
; y0[3]        ; Input ; Info     ; Stuck at GND                             ;
; y0[0]        ; Input ; Info     ; Stuck at GND                             ;
; z0           ; Input ; Info     ; Stuck at GND                             ;
; x1[6..2]     ; Input ; Info     ; Stuck at VCC                             ;
; x1[9..7]     ; Input ; Info     ; Stuck at GND                             ;
; x1[1]        ; Input ; Info     ; Stuck at GND                             ;
; x1[0]        ; Input ; Info     ; Stuck at VCC                             ;
; y1[6..5]     ; Input ; Info     ; Stuck at VCC                             ;
; y1[9..7]     ; Input ; Info     ; Stuck at GND                             ;
; y1[4..3]     ; Input ; Info     ; Stuck at GND                             ;
; y1[1..0]     ; Input ; Info     ; Stuck at GND                             ;
; y1[2]        ; Input ; Info     ; Stuck at VCC                             ;
; z1           ; Input ; Info     ; Stuck at GND                             ;
; y2[6..2]     ; Input ; Info     ; Stuck at VCC                             ;
; y2[9..7]     ; Input ; Info     ; Stuck at GND                             ;
; y2[1..0]     ; Input ; Info     ; Stuck at GND                             ;
; z2           ; Input ; Info     ; Stuck at GND                             ;
+--------------+-------+----------+------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 175                         ;
; cycloneiii_ff         ; 2247                        ;
;     ENA               ; 2160                        ;
;     ENA SCLR          ; 14                          ;
;     ENA SCLR SLD      ; 8                           ;
;     SLD               ; 1                           ;
;     plain             ; 64                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 2112                        ;
;     arith             ; 334                         ;
;         2 data inputs ; 186                         ;
;         3 data inputs ; 148                         ;
;     normal            ; 1778                        ;
;         0 data inputs ; 14                          ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 41                          ;
;         3 data inputs ; 93                          ;
;         4 data inputs ; 1602                        ;
; cycloneiii_mac_mult   ; 5                           ;
; cycloneiii_mac_out    ; 5                           ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 9.30                        ;
; Average LUT depth     ; 5.35                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Fri Nov 30 16:32:45 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Typhoon -c Typhoon
Warning (125092): Tcl Script File testPLL.qip not found
    Info (125063): set_global_assignment -name QIP_FILE testPLL.qip
Warning (125092): Tcl Script File SysPLL.qip not found
    Info (125063): set_global_assignment -name QIP_FILE SysPLL.qip
Warning (125092): Tcl Script File SRAMCLK.qip not found
    Info (125063): set_global_assignment -name QIP_FILE SRAMCLK.qip
Warning (125092): Tcl Script File my_test.qip not found
    Info (125063): set_global_assignment -name QIP_FILE my_test.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer.sv
    Info (12023): Found entity 1: framebuffer File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/framebuffer.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file sram_thin_controller.sv
    Info (12023): Found entity 1: SRAM_thin_controller File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_thin_controller.sv Line: 14
Warning (12019): Can't analyze file -- file testPLL.v is missing
Warning (12019): Can't analyze file -- file SRAMCLK.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file vga_clk.v
    Info (12023): Found entity 1: vga_clk File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vga_clk.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file tristate.sv
    Info (12023): Found entity 1: tristate File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/tristate.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_controller File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file typhoon.sv
    Info (12023): Found entity 1: Typhoon File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file sram_controller.sv
    Info (12023): Found entity 1: SRAM_controller File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file sram_fifo.v
    Info (12023): Found entity 1: SRAM_FIFO File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_clk.v
    Info (12023): Found entity 1: mem_clk File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga_port.sv
    Info (12023): Found entity 1: VGA_port File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_port.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pixel_shader.sv
    Info (12023): Found entity 1: pixel_shader File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rasterizer.sv
    Info (12023): Found entity 1: rasterizer File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/rasterizer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debug_shader.sv
    Info (12023): Found entity 1: debug_shader File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/debug_shader.sv Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at framebuffer.sv(41): Parameter Declaration in module "framebuffer" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/framebuffer.sv Line: 41
Info (12127): Elaborating entity "Typhoon" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Typhoon.sv(98): truncated value with size 32 to match size of target (16) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 98
Warning (10030): Net "VGA_reset" at Typhoon.sv(29) has no driver or initial value, using a default initial value '0' File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 29
Warning (10034): Output port "LEDG" at Typhoon.sv(10) has no driver File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 10
Warning (10034): Output port "HEX0" at Typhoon.sv(14) has no driver File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
Warning (10034): Output port "HEX1" at Typhoon.sv(14) has no driver File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
Warning (10034): Output port "HEX2" at Typhoon.sv(14) has no driver File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
Warning (10034): Output port "HEX3" at Typhoon.sv(14) has no driver File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
Warning (10034): Output port "HEX4" at Typhoon.sv(14) has no driver File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
Warning (10034): Output port "HEX5" at Typhoon.sv(14) has no driver File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
Warning (10034): Output port "HEX6" at Typhoon.sv(14) has no driver File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
Warning (10034): Output port "HEX7" at Typhoon.sv(14) has no driver File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "tileAinput" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "tileBinput" into its bus
Info (12128): Elaborating entity "rasterizer" for hierarchy "rasterizer:tiledRasterizer" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 38
Warning (10858): Verilog HDL warning at rasterizer.sv(22): object zBufferTile used but never assigned File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/rasterizer.sv Line: 22
Warning (10230): Verilog HDL assignment warning at rasterizer.sv(65): truncated value with size 32 to match size of target (10) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/rasterizer.sv Line: 65
Warning (10230): Verilog HDL assignment warning at rasterizer.sv(68): truncated value with size 32 to match size of target (10) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/rasterizer.sv Line: 68
Warning (10030): Net "zBufferTile" at rasterizer.sv(22) has no driver or initial value, using a default initial value '0' File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/rasterizer.sv Line: 22
Warning (10030): Net "z0" at rasterizer.sv(32) has no driver or initial value, using a default initial value '0' File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/rasterizer.sv Line: 32
Warning (10030): Net "z1" at rasterizer.sv(32) has no driver or initial value, using a default initial value '0' File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/rasterizer.sv Line: 32
Warning (10030): Net "z2" at rasterizer.sv(32) has no driver or initial value, using a default initial value '0' File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/rasterizer.sv Line: 32
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "cBufferTile0" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "cBufferTile1" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "zBufferTile" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "cBufferTile0" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "cBufferTile1" into its bus
Info (12128): Elaborating entity "pixel_shader" for hierarchy "rasterizer:tiledRasterizer|pixel_shader:shader" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/rasterizer.sv Line: 25
Warning (10230): Verilog HDL assignment warning at pixel_shader.sv(76): truncated value with size 32 to match size of target (10) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 76
Warning (10230): Verilog HDL assignment warning at pixel_shader.sv(77): truncated value with size 32 to match size of target (10) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 77
Warning (10230): Verilog HDL assignment warning at pixel_shader.sv(125): truncated value with size 18 to match size of target (16) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 125
Warning (10230): Verilog HDL assignment warning at pixel_shader.sv(151): truncated value with size 32 to match size of target (10) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 151
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "cBufferTile0" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "cBufferTile1" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "zBufferTile" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "cBufferTile0" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "cBufferTile1" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "zBufferTile" into its bus
Info (12128): Elaborating entity "mem_clk" for hierarchy "mem_clk:myTest" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 200
Info (12128): Elaborating entity "altpll" for hierarchy "mem_clk:myTest|altpll:altpll_component" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v Line: 94
Info (12130): Elaborated megafunction instantiation "mem_clk:myTest|altpll:altpll_component" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v Line: 94
Info (12133): Instantiated megafunction "mem_clk:myTest|altpll:altpll_component" with the following parameter: File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "13"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=mem_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mem_clk_altpll.v
    Info (12023): Found entity 1: mem_clk_altpll File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v Line: 29
Info (12128): Elaborating entity "mem_clk_altpll" for hierarchy "mem_clk:myTest|altpll:altpll_component|mem_clk_altpll:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_controller:VGAtiming" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 202
Info (12128): Elaborating entity "framebuffer" for hierarchy "framebuffer:SRAM" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 221
Warning (10036): Verilog HDL or VHDL warning at framebuffer.sv(50): object "funDemo" assigned a value but never read File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/framebuffer.sv Line: 50
Warning (10036): Verilog HDL or VHDL warning at framebuffer.sv(72): object "readSync" assigned a value but never read File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/framebuffer.sv Line: 72
Warning (10230): Verilog HDL assignment warning at framebuffer.sv(87): truncated value with size 32 to match size of target (20) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/framebuffer.sv Line: 87
Warning (10230): Verilog HDL assignment warning at framebuffer.sv(108): truncated value with size 32 to match size of target (20) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/framebuffer.sv Line: 108
Warning (10230): Verilog HDL assignment warning at framebuffer.sv(178): truncated value with size 32 to match size of target (8) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/framebuffer.sv Line: 178
Warning (10230): Verilog HDL assignment warning at framebuffer.sv(182): truncated value with size 32 to match size of target (8) File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/framebuffer.sv Line: 182
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "tileAinput" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "tileBinput" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "tileAinput" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "tileBinput" into its bus
Info (278001): Inferred 8 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "framebuffer:SRAM|Mult0" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/framebuffer.sv Line: 87
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "framebuffer:SRAM|Mult1" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/framebuffer.sv Line: 108
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rasterizer:tiledRasterizer|pixel_shader:shader|Mult0" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 102
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rasterizer:tiledRasterizer|pixel_shader:shader|Mult1" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 102
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rasterizer:tiledRasterizer|pixel_shader:shader|Mult5" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 104
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rasterizer:tiledRasterizer|pixel_shader:shader|Mult4" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 104
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rasterizer:tiledRasterizer|pixel_shader:shader|Mult3" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 103
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rasterizer:tiledRasterizer|pixel_shader:shader|Mult2" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 103
Info (12130): Elaborated megafunction instantiation "framebuffer:SRAM|lpm_mult:Mult0" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/framebuffer.sv Line: 87
Info (12133): Instantiated megafunction "framebuffer:SRAM|lpm_mult:Mult0" with the following parameter: File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/framebuffer.sv Line: 87
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "21"
    Info (12134): Parameter "LPM_WIDTHR" = "21"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "framebuffer:SRAM|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "framebuffer:SRAM|lpm_mult:Mult0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "framebuffer:SRAM|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "framebuffer:SRAM|lpm_mult:Mult0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "framebuffer:SRAM|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "framebuffer:SRAM|lpm_mult:Mult0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/add_sub_ngh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "framebuffer:SRAM|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "framebuffer:SRAM|lpm_mult:Mult0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "framebuffer:SRAM|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "framebuffer:SRAM|lpm_mult:Mult0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf
    Info (12023): Found entity 1: add_sub_rgh File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/add_sub_rgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "framebuffer:SRAM|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "framebuffer:SRAM|lpm_mult:Mult0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "framebuffer:SRAM|lpm_mult:Mult1" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/framebuffer.sv Line: 108
Info (12133): Instantiated megafunction "framebuffer:SRAM|lpm_mult:Mult1" with the following parameter: File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/framebuffer.sv Line: 108
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "framebuffer:SRAM|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "framebuffer:SRAM|lpm_mult:Mult1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "framebuffer:SRAM|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "framebuffer:SRAM|lpm_mult:Mult1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "framebuffer:SRAM|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "framebuffer:SRAM|lpm_mult:Mult1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult0" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 102
Info (12133): Instantiated megafunction "rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult0" with the following parameter: File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 102
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_h9h.tdf
    Info (12023): Found entity 1: add_sub_h9h File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/add_sub_h9h.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf
    Info (12023): Found entity 1: add_sub_fkh File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/add_sub_fkh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult1" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 102
Info (12133): Instantiated megafunction "rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult1" with the following parameter: File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 102
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "23"
    Info (12134): Parameter "LPM_WIDTHR" = "23"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_aft.tdf
    Info (12023): Found entity 1: mult_aft File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mult_aft.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult5" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 104
Info (12133): Instantiated megafunction "rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult5" with the following parameter: File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 104
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf
    Info (12023): Found entity 1: mult_p5t File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mult_p5t.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult4" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 104
Info (12133): Instantiated megafunction "rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult4" with the following parameter: File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 104
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "23"
    Info (12134): Parameter "LPM_WIDTHR" = "23"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult3" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 103
Info (12133): Instantiated megafunction "rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult3" with the following parameter: File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 103
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12130): Elaborated megafunction instantiation "rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult2" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 103
Info (12133): Instantiated megafunction "rasterizer:tiledRasterizer|pixel_shader:shader|lpm_mult:Mult2" with the following parameter: File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 103
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "23"
    Info (12134): Parameter "LPM_WIDTHR" = "23"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 9
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 9
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 9
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 9
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 10
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 10
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 10
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 10
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 10
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 10
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 10
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 10
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 11
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 11
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 11
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 11
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 11
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 11
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 11
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 11
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 11
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 11
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 11
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 11
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 11
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 11
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 11
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 12
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 13
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX6[6]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 14
Info (286030): Timing-Driven Synthesis is running
Info (17049): 17 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "rasterizer:tiledRasterizer|pixel_shader:shader|trueY[5]~0" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 32
    Info (17048): Logic cell "rasterizer:tiledRasterizer|pixel_shader:shader|trueY[6]~2" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 32
    Info (17048): Logic cell "rasterizer:tiledRasterizer|pixel_shader:shader|trueY[7]~4" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 32
    Info (17048): Logic cell "rasterizer:tiledRasterizer|pixel_shader:shader|trueY[3]~6" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 32
    Info (17048): Logic cell "rasterizer:tiledRasterizer|pixel_shader:shader|trueY[4]~8" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 32
    Info (17048): Logic cell "rasterizer:tiledRasterizer|pixel_shader:shader|trueY[9]~10" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 32
    Info (17048): Logic cell "rasterizer:tiledRasterizer|pixel_shader:shader|trueY[8]~12" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/pixel_shader.sv Line: 32
Info (144001): Generated suppressed messages file C:/Users/finnn/Documents/385/385_FPGA/Typhoon/output_files/Typhoon.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "mem_clk:myTest|altpll:altpll_component|mem_clk_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v Line: 43
Warning (15899): PLL "mem_clk:myTest|altpll:altpll_component|mem_clk_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v Line: 43
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[16]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 16
    Warning (15610): No output dependent on input pin "SW[17]" File: C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv Line: 16
Info (21057): Implemented 4431 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 136 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 4245 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 10 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 134 warnings
    Info: Peak virtual memory: 4835 megabytes
    Info: Processing ended: Fri Nov 30 16:33:05 2018
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/finnn/Documents/385/385_FPGA/Typhoon/output_files/Typhoon.map.smsg.


