library ieee; 
use ieee.std_logic_1164.all; 

entity flipflop is 
port (
	d : in std_logic; 
	q : out std_logic; 
	clk : in std_logic
);
end entity flipflop; 

architecture arch for flipflop is 
begin
	process clk is 
	begin
	
	end; 

end architecture arch; 
