# Homework 4: Timed Counter VHDL

## Overview
In this homework we built a "timed counter" component. This counter counts from a specified time and one it has reached that time a done signal is asserted.

## Deliverables
<100ns Waveform Window><img src="assets/hw4_100ns_screenshot.png">
<280ns Waveform Window><img src="assets/hw4_280ns_screenshot.png">

## Questions
No Questions for this homework
