{
    "vlsi.builtins.is_complete": false,
    "synthesis.outputs.output_files": [
        "/home/urosdeljanin/digel-asic-project-fa24/picosoc/build/syn-rundir/digel_soc.mapped.v"
    ],
    "synthesis.inputs.input_files": [
        "wave_gen.v",
        "digel_soc.v",
        "simpleuart.v",
        "spimemio.v",
        "picosoc.v",
        "../picorv32.v"
    ],
    "synthesis.inputs.top_module": "digel_soc",
    "synthesis.outputs.sdc": "/home/urosdeljanin/digel-asic-project-fa24/picosoc/build/syn-rundir/digel_soc.mapped.sdc",
    "synthesis.outputs.seq_cells": "/home/urosdeljanin/digel-asic-project-fa24/picosoc/build/syn-rundir/find_regs_cells.json",
    "synthesis.outputs.all_regs": "/home/urosdeljanin/digel-asic-project-fa24/picosoc/build/syn-rundir/find_regs_paths.json",
    "synthesis.outputs.sdf_file": ""
}