#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Apr 27 22:04:25 2025
# Process ID         : 40208
# Current directory  : C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.runs/synth_1
# Command line       : vivado.exe -log datapath.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source datapath.tcl
# Log file           : C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.runs/synth_1/datapath.vds
# Journal file       : C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.runs/synth_1\vivado.jou
# Running On         : Rachaels_envy
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-1195G7 @ 2.90GHz
# CPU Frequency      : 2918 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8323 MB
# Swap memory        : 17179 MB
# Total Virtual      : 25503 MB
# Available Virtual  : 7394 MB
#-----------------------------------------------------------
source datapath.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/utils_1/imports/synth_1/datapath.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/utils_1/imports/synth_1/datapath.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top datapath -part xc7z030fbg676-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21076
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 847.965 ; gain = 474.055
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'regrt', assumed default net type 'wire' [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/datapath.v:89]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (0#1) [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (0#1) [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (0#1) [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifid_pipeline_register' [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifid_pipeline_register' (0#1) [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/ifid_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/control_unit.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/control_unit.v:36]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'regrt_multiplexer' [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regrt_multiplexer' (0#1) [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/regrt_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender' [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender' (0#1) [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/immediate_extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'idexe_pipeline_register' [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idexe_pipeline_register' (0#1) [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/idexe_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_multiplexer' [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/alu_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_multiplexer' (0#1) [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/alu_multiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'exe_mem_pipeline_register' [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/exe_mem_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exe_mem_pipeline_register' (0#1) [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/exe_mem_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem_wb_pipeline_register' [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/mem_wb_pipeline_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb_pipeline_register' (0#1) [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/mem_wb_pipeline_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_multiplexer' [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/writeback_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'writeback_multiplexer' (0#1) [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/writeback_multiplexer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/datapath.v:23]
WARNING: [Synth 8-7129] Port mr[31] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[30] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[29] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[28] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[27] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[26] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[25] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[24] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[23] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[22] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[21] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[20] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[19] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[18] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[17] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[16] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[15] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[14] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[13] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[12] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[11] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[10] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[9] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[8] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[7] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[6] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port ealuc[3] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ealuc[2] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ealuc[1] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port ealuc[0] in module alu is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[31] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[30] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[29] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[28] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[27] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[26] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[25] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[24] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[23] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[22] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[21] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[20] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[19] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[18] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[17] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[16] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[15] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[14] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[13] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[12] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[11] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[10] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[9] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[8] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[1] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[0] in module instruction_memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 954.035 ; gain = 580.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 954.035 ; gain = 580.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030fbg676-3
INFO: [Device 21-403] Loading part xc7z030fbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 954.035 ; gain = 580.125
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'wreg_reg' [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/control_unit.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'm2reg_reg' [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/control_unit.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'wmem_reg' [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/control_unit.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'aluc_reg' [C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.srcs/sources_1/new/control_unit.v:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 954.035 ; gain = 580.125
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 11    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (control_unit_inst/wreg_reg) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (control_unit_inst/m2reg_reg) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (control_unit_inst/wmem_reg) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (control_unit_inst/aluc_reg[3]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (control_unit_inst/aluc_reg[1]) is unused and will be removed from module datapath.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1182.445 ; gain = 808.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|datapath    | data_memory_inst/memory_reg | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                      | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------------------------+-----------+----------------------+--------------+
|datapath    | register_file_inst/register_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+---------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1188.242 ; gain = 814.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|datapath    | data_memory_inst/memory_reg | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+---------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                      | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------------------------+-----------+----------------------+--------------+
|datapath    | register_file_inst/register_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+---------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance data_memory_inst/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1197.445 ; gain = 823.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1390.102 ; gain = 1016.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1390.102 ; gain = 1016.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1390.102 ; gain = 1016.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1390.102 ; gain = 1016.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1391.094 ; gain = 1017.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1391.094 ; gain = 1017.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    16|
|3     |LUT1     |     3|
|4     |LUT2     |     6|
|5     |LUT3     |    62|
|6     |LUT4     |     5|
|7     |LUT5     |    65|
|8     |LUT6     |     1|
|9     |RAM32M   |    10|
|10    |RAM32X1D |     4|
|11    |RAMB18E1 |     1|
|12    |FDRE     |   277|
|13    |IBUF     |     1|
|14    |OBUF     |   348|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------+--------------------------+------+
|      |Instance                         |Module                    |Cells |
+------+---------------------------------+--------------------------+------+
|1     |top                              |                          |   800|
|2     |  data_memory_inst               |data_memory               |     1|
|3     |  alu_inst                       |alu                       |     8|
|4     |  exe_mem_pipeline_register_inst |exe_mem_pipeline_register |    69|
|5     |  idexe_pipeline_register_inst   |idexe_pipeline_register   |   104|
|6     |  ifid_pipeline_register_inst    |ifid_pipeline_register    |    11|
|7     |  mem_wb_pipeline_register_inst  |mem_wb_pipeline_register  |   102|
|8     |  program_counter_inst           |program_counter           |    44|
|9     |  register_file_inst             |register_file             |    78|
|10    |  writeback_multiplexer_inst     |writeback_multiplexer     |    32|
+------+---------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1391.094 ; gain = 1017.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 66 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1391.094 ; gain = 1017.184
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1391.094 ; gain = 1017.184
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1405.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 15 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1526.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: 35f9eb73
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1526.543 ; gain = 1158.832
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1526.543 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/booth/Projects/cmpen331/Lab_5_Rachael_Wilson/Lab_5_Rachael_Wilson_/Lab_5_Rachael_Wilson_.runs/synth_1/datapath.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file datapath_utilization_synth.rpt -pb datapath_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 27 22:04:59 2025...
