// Seed: 1346852552
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0
);
  logic id_1;
  logic id_2;
  type_6(
      id_1, 1, 1'b0
  );
endmodule
