
[wavedrom, ,svg]
....
{reg: [
  {bits: 7,  name: 'opcode',  attr: ['7', 'OP=0110011'], type: 8},
  {bits: 5,  name: 'cd',      attr: ['5', 'dest'], type: 2},
  {bits: 3,  name: 'funct3',  attr: ['3', 'CSETBOUNDS=000'], type: 8},
  {bits: 5,  name: 'cs1',     attr: ['5', 'src1'], type: 4},
  {bits: 5,  name: 'rs2',     attr: ['5', 'src2'], type: 3},
  {bits: 7,  name: 'funct7',  attr: ['7', 'CSETBOUNDS=0000111'], type: 3},
]}
....

[wavedrom, ,svg]
....
{reg: [
  {bits: 7,  name: 'opcode',  attr: ['7', 'OP-IMM=0010011'], type: 8},
  {bits: 5,  name: 'cd',      attr: ['5', 'dest'], type: 2},
  {bits: 3,  name: 'funct3',  attr: ['3', 'CSETBOUNDSIMM=101'], type: 8},
  {bits: 5,  name: 'cs1',     attr: ['5', 'src'], type: 4},
  {bits: 5,  name: 'uimm',    attr: ['5', 'uimm'], type: 3},
  {bits: 1,  name: 's',       attr: ['1', 'scaled'], type: 3},
  {bits: 6,  name: 'funct6',  attr: ['6', 'CSETBOUNDSIMM','=000001'], type: 3},
]}
....
