#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Jun 20 22:50:52 2023
# Process ID: 8336
# Current directory: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1
# Command line: vivado.exe -log design_1_v_tpg_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_tpg_0_0.tcl
# Log file: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0.vds
# Journal file: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_v_tpg_0_0.tcl -notrace

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'AUO' on host 'desktop-vps9llr' (Windows NT_amd64 version 6.2) on Tue Jun 20 22:51:08 +0800 2023
INFO: [HLS 200-10] In directory 'C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1'
Sourcing Tcl script 'C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project design_1_v_tpg_0_0 
INFO: [HLS 200-10] Creating and opening project 'C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0'.
INFO: [HLS 200-1510] Running: set_top v_tpg 
INFO: [HLS 200-1510] Running: open_solution prj 
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2lv-c 
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_config.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp 
INFO: [HLS 200-10] Adding design file 'c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_zoneplate.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_zoneplate.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file 'c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 6.723 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 6.723ns.
INFO: [HLS 200-1510] Running: config_schedule -verbose 
WARNING: [HLS 200-484] The 'config_schedule -verbose' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: config_rtl -module_prefix design_1_v_tpg_0_0_ 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 232.526 MB.
INFO: [HLS 200-10] Analyzing design file 'c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp' ... 
WARNING: [HLS 207-5499] the pragma is not supported and will be ignored: c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:598:9
WARNING: [HLS 207-5499] the pragma is not supported and will be ignored: c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:699:9
WARNING: [HLS 207-5518] extra token before variable expression is ignored: c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_haar.h:192:43
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:388:33
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:390:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:391:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:401:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:402:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:403:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:404:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:405:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:406:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:407:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:408:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:409:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:410:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:411:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:412:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:413:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:414:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:415:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:416:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:417:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:418:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:419:38
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:422:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:423:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:424:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:425:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:427:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:436:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:437:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:438:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:439:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:440:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:441:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:442:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:443:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:444:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:445:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:446:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:447:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:448:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:449:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:450:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:452:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:453:23
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:420:9
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:832:38
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1237:14
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1237:14
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1237:98
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1237:98
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1241:14
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1241:14
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1241:102
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1241:102
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1245:14
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1245:14
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1245:104
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1245:104
WARNING: [HLS 207-5301] unused parameter 'print': C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:792:16
WARNING: [HLS 207-5499] the pragma is not supported and will be ignored: c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:598:9
WARNING: [HLS 207-5499] the pragma is not supported and will be ignored: c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:699:9
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:116:67
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:116:77
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:116:87
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:130:67
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:130:77
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:130:87
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:144:67
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:144:77
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:144:87
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:174:67
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:174:77
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:174:87
WARNING: [HLS 207-5301] unused parameter 'val': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:183:44
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:183:65
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:183:75
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:183:85
WARNING: [HLS 207-5301] unused parameter 'src': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:192:31
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:192:65
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:192:75
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:192:85
WARNING: [HLS 207-5301] unused parameter 'val': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:201:44
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:201:85
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:215:67
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:215:77
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:215:87
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:226:67
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:226:77
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:226:87
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:237:67
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:237:77
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:237:87
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:248:78
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:248:89
WARNING: [HLS 207-5301] unused parameter 'p0': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:261:67
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:261:77
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:261:87
WARNING: [HLS 207-5301] unused parameter 'p1': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:289:77
WARNING: [HLS 207-5301] unused parameter 'p2': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:289:87
WARNING: [HLS 207-5301] unused parameter 'sqsum': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h:319:54
WARNING: [HLS 207-5301] unused parameter 'cast': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgproc.h:278:27
WARNING: [HLS 207-5541] unknown HLS pragma ignored: c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgproc.h:1157:9
WARNING: [HLS 207-5301] unused parameter 'flags': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_undistort.h:163:39
WARNING: [HLS 207-5301] unused parameter 'x': c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_undistort.h:435:24
WARNING: [HLS 207-5518] extra token before variable expression is ignored: c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_haar.h:192:43
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:388:33
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:390:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:391:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:401:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:402:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:403:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:404:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:405:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:406:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:407:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:408:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:409:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:410:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:411:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:412:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:413:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:414:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:415:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:416:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:417:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:418:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:419:38
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:422:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:423:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:424:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:425:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:427:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:436:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:437:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:438:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:439:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:440:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:441:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:442:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:443:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:444:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:445:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:446:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:447:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:448:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:449:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:450:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:452:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:453:23
WARNING: [HLS 207-5518] extra token before variable expression is ignored: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:832:38
WARNING: [HLS 207-5301] unused parameter 'y': C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1023:46
WARNING: [HLS 207-5301] unused parameter 'y': C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1071:44
WARNING: [HLS 207-5301] unused parameter 'x': C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1071:51
WARNING: [HLS 207-5301] unused parameter 'y': C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1191:41
WARNING: [HLS 207-5301] unused parameter 'height': C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1191:76
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1237:14
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1237:14
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1237:98
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1237:98
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1241:14
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1241:14
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1241:102
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1241:102
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1245:14
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1245:14
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1245:104
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1245:104
WARNING: [HLS 207-5301] unused parameter 'y': C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1229:39
WARNING: [HLS 207-5301] unused parameter 'rampStart': C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1229:53
WARNING: [HLS 207-5301] unused parameter 'width': C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1574:57
WARNING: [HLS 207-5301] unused parameter 'height': C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1574:68
WARNING: [HLS 207-5301] unused parameter 'dpDynamicRange': C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1575:6
WARNING: [HLS 207-5301] unused parameter 'dpYUVCoef': C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1575:25
WARNING: [HLS 207-5301] unused parameter 'y': C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1675:56
WARNING: [HLS 207-5301] unused parameter 'width': C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1675:70
WARNING: [HLS 207-5301] unused parameter 'height': C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1675:81
WARNING: [HLS 207-5301] unused parameter 'color': C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1675:92
WARNING: [HLS 207-5301] unused parameter 'width': C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1691:59
WARNING: [HLS 207-5301] unused parameter 'height': C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1691:70
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 64.794 seconds; current allocated memory: 241.431 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1026:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1038:6)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1035:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1033:24)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1049:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1066:6)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1063:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1061:24)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTemporalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1073:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'tpgPatternTemporalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1081:6)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'tpgPatternTemporalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1078:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternTemporalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1076:24)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidRed(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1088:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternSolidRed(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1102:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternSolidRed(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1099:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternSolidRed(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1097:24)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidGreen(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1109:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternSolidGreen(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1123:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternSolidGreen(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1120:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternSolidGreen(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1118:24)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidBlue(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1130:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternSolidBlue(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1144:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternSolidBlue(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1141:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternSolidBlue(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1139:24)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidBlack(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1151:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternSolidBlack(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1165:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternSolidBlack(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1162:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternSolidBlack(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1160:24)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidWhite(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1173:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternSolidWhite(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1186:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternSolidWhite(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1183:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternSolidWhite(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1181:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::plus operator+<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::plus operator+<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::plus operator+<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1525:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::plus operator+<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::plus operator+<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::plus operator+<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<33, true>::RType<11, false>::minus operator-<33, true, 11, false>(ap_int_base<33, true> const&, ap_int_base<11, false> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1526:341)
INFO: [HLS 214-131] Inlining function 'ap_int<34>::ap_int<34, true>(ap_int_base<34, true> const&)' into 'ap_int_base<33, true>::RType<11, false>::minus operator-<33, true, 11, false>(ap_int_base<33, true> const&, ap_int_base<11, false> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1526:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<34, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<33, true>::RType<11, false>::minus operator-<33, true, 11, false>(ap_int_base<33, true> const&, ap_int_base<11, false> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1526:430)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternColorBars(unsigned short, unsigned short, unsigned short, unsigned char, unsigned short, int)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1193:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternColorBars(unsigned short, unsigned short, unsigned short, unsigned char, unsigned short, int)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1224:6)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternColorBars(unsigned short, unsigned short, unsigned short, unsigned char, unsigned short, int)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1218:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternColorBars(unsigned short, unsigned short, unsigned short, unsigned char, unsigned short, int)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1216:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint<34>(ap_int<34> const&)' into 'tpgPatternColorBars(unsigned short, unsigned short, unsigned short, unsigned char, unsigned short, int)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1212:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::RType<11, false>::minus operator-<33, true, 11, false>(ap_int_base<33, true> const&, ap_int_base<11, false> const&)' into 'tpgPatternColorBars(unsigned short, unsigned short, unsigned short, unsigned char, unsigned short, int)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1212:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::plus operator+<11, false>(ap_int_base<11, false> const&, int)' into 'tpgPatternColorBars(unsigned short, unsigned short, unsigned short, unsigned char, unsigned short, int)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1212:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint<33>(ap_int<33> const&)' into 'tpgPatternColorBars(unsigned short, unsigned short, unsigned short, unsigned char, unsigned short, int)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1208:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::plus operator+<11, false>(ap_int_base<11, false> const&, int)' into 'tpgPatternColorBars(unsigned short, unsigned short, unsigned short, unsigned char, unsigned short, int)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1208:22)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, true>::operator<<11, false>(ap_int_base<11, false> const&) const' into 'tpgPatternColorBars(unsigned short, unsigned short, unsigned short, unsigned char, unsigned short, int)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1206:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::plus operator+<11, false>(ap_int_base<11, false> const&, int)' into 'tpgPatternColorBars(unsigned short, unsigned short, unsigned short, unsigned char, unsigned short, int)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1206:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'tpgPatternColorBars(unsigned short, unsigned short, unsigned short, unsigned char, unsigned short, int)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1204:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'tpgPatternColorBars(unsigned short, unsigned short, unsigned short, unsigned char, unsigned short, int)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1197:25)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1285:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1320:6)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1317:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned char)' into 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1315:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<10, false>(ap_int_base<10, false> const&)' into 'ap_int_base<10, false>::RType<32, true>::minus operator-<10, false, 32, true>(ap_int_base<10, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1526:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<10, false>::RType<32, true>::minus operator-<10, false, 32, true>(ap_int_base<10, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1526:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<10, false>::RType<32, true>::minus operator-<10, false, 32, true>(ap_int_base<10, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1526:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<10, false>::RType<($_0)32, true>::minus operator-<10, false>(ap_int_base<10, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<32, true>::minus operator-<10, false, 32, true>(ap_int_base<10, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<10, false>::RType<($_0)32, true>::minus operator-<10, false>(ap_int_base<10, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<10, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint<10, false>(ap_int_base<10, false> const&)' into 'ap_int_base<10, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>& ap_int_base<10, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<10, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:909:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<10, false>& operator+=<10, false>(ap_int_base<10, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1734:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>& ap_int_base<10, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<10, false>& operator+=<10, false>(ap_int_base<10, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1734:164)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1327:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1385:6)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1378:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1374:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>& ap_int_base<10, false>::operator-=<10, false>(ap_int_base<10, false> const&)' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1367:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>& operator+=<10, false>(ap_int_base<10, false>&, int)' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1363:14)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<10, false>::operator<<10, false>(ap_int_base<10, false> const&) const' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1361:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1359:16)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1355:13)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1348:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator++(int)' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1344:3)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<10, false>::operator<<33, true>(ap_int_base<33, true> const&) const' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1342:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<($_0)32, true>::minus operator-<10, false>(ap_int_base<10, false> const&, int)' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1342:31)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1339:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1330:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1329:35)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1328:25)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1395:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1477:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1474:6)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1472:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1462:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1459:6)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1457:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>& ap_int_base<10, false>::operator-=<10, false>(ap_int_base<10, false> const&)' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1446:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1441:16)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<10, false>::operator==<10, false>(ap_int_base<10, false> const&) const' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1439:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>& operator+=<10, false>(ap_int_base<10, false>&, int)' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1436:14)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<10, false>::operator<<10, false>(ap_int_base<10, false> const&) const' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1434:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1432:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1427:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator++(int)' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1417:3)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1412:12)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<10, false>::operator==<33, true>(ap_int_base<33, true> const&) const' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1410:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<($_0)32, true>::minus operator-<10, false>(ap_int_base<10, false> const&, int)' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1410:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1407:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1399:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1396:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1397:35)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternRainbow(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1231:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternRainbow(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1270:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternRainbow(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1267:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternRainbow(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1265:24)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1486:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1499:6)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1496:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1494:24)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1509:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1566:6)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1559:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1555:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>& ap_int_base<10, false>::operator-=<10, false>(ap_int_base<10, false> const&)' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1548:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>& operator+=<10, false>(ap_int_base<10, false>&, int)' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1544:14)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<10, false>::operator<<10, false>(ap_int_base<10, false> const&) const' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1542:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1540:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1530:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator++(int)' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1526:3)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<10, false>::operator<<33, true>(ap_int_base<33, true> const&) const' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1524:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<($_0)32, true>::minus operator-<10, false>(ap_int_base<10, false> const&, int)' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1524:31)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1521:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1515:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1512:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1511:35)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1510:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<28>::ap_uint<28, false>(ap_int_base<28, false> const&)' into 'ap_int_base<28, false>::RType<28, false>::arg1 operator>><28, false>(ap_int_base<28, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1676:650)
INFO: [HLS 214-131] Inlining function 'ap_uint<28>::ap_uint<28, false>(ap_int_base<28, false> const&)' into 'ap_int_base<28, false>::RType<28, false>::logic operator^<28, false, 28, false>(ap_int_base<28, false> const&, ap_int_base<28, false> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1529:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base<28, false>(ap_int_base<28, false> const&)' into 'ap_int_base<28, false>::RType<32, true>::logic operator&<28, false, 32, true>(ap_int_base<28, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1527:341)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<28, false>::RType<32, true>::logic operator&<28, false, 32, true>(ap_int_base<28, false> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1527:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<28, false>::RType<($_0)32, true>::logic operator&<28, false>(ap_int_base<28, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:3098)
INFO: [HLS 214-131] Inlining function 'ap_int_base<28, false>::RType<32, true>::logic operator&<28, false, 32, true>(ap_int_base<28, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<28, false>::RType<($_0)32, true>::logic operator&<28, false>(ap_int_base<28, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1640:3096)
INFO: [HLS 214-131] Inlining function 'ap_uint<28>::ap_uint<28, false>(ap_int_base<28, false> const&)' into 'ap_int_base<28, false>::RType<28, false>::arg1 operator<<<28, false>(ap_int_base<28, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1676:323)
INFO: [HLS 214-131] Inlining function 'ap_uint<28>::ap_uint<28, false>(ap_int_base<28, false> const&)' into 'ap_int_base<28, false>::RType<28, false>::logic operator|<28, false, 28, false>(ap_int_base<28, false> const&, ap_int_base<28, false> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1528:555)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1783:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<28>(ap_uint<28> const&)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1822:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<28>(ap_uint<28> const&)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1820:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<28>(ap_uint<28> const&)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1818:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<28, false>::RType<28, false>::arg1 operator>><28, false>(ap_int_base<28, false> const&, int)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1816:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<28, false>::RType<28, false>::arg1 operator>><28, false>(ap_int_base<28, false> const&, int)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1815:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<28, false>::RType<28, false>::arg1 operator>><28, false>(ap_int_base<28, false> const&, int)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1814:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<28, false>::RType<28, false>::logic operator|<28, false, 28, false>(ap_int_base<28, false> const&, ap_int_base<28, false> const&)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1811:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<28, false>::RType<28, false>::arg1 operator<<<28, false>(ap_int_base<28, false> const&, int)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1811:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<28, false>::RType<28, false>::arg1 operator>><28, false>(ap_int_base<28, false> const&, int)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1811:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<28>::ap_uint<32>(ap_int<32> const&)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1810:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<28, false>::RType<($_0)32, true>::logic operator&<28, false>(ap_int_base<28, false> const&, int)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1810:46)
INFO: [HLS 214-131] Inlining function 'ap_int_base<28, false>::RType<28, false>::logic operator^<28, false, 28, false>(ap_int_base<28, false> const&, ap_int_base<28, false> const&)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1810:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<28, false>::RType<28, false>::arg1 operator>><28, false>(ap_int_base<28, false> const&, int)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1810:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<28, false>::RType<28, false>::arg1 operator>><28, false>(ap_int_base<28, false> const&, int)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1810:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<28, false>::RType<28, false>::logic operator|<28, false, 28, false>(ap_int_base<28, false> const&, ap_int_base<28, false> const&)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1804:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<28, false>::RType<28, false>::arg1 operator<<<28, false>(ap_int_base<28, false> const&, int)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1804:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<28, false>::RType<28, false>::arg1 operator>><28, false>(ap_int_base<28, false> const&, int)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1804:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<28>::ap_uint<32>(ap_int<32> const&)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1803:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<28, false>::RType<($_0)32, true>::logic operator&<28, false>(ap_int_base<28, false> const&, int)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1803:46)
INFO: [HLS 214-131] Inlining function 'ap_int_base<28, false>::RType<28, false>::logic operator^<28, false, 28, false>(ap_int_base<28, false> const&, ap_int_base<28, false> const&)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1803:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<28, false>::RType<28, false>::arg1 operator>><28, false>(ap_int_base<28, false> const&, int)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1803:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<28, false>::RType<28, false>::arg1 operator>><28, false>(ap_int_base<28, false> const&, int)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1803:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<28, false>::RType<28, false>::logic operator|<28, false, 28, false>(ap_int_base<28, false> const&, ap_int_base<28, false> const&)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1797:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<28, false>::RType<28, false>::arg1 operator<<<28, false>(ap_int_base<28, false> const&, int)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1797:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<28, false>::RType<28, false>::arg1 operator>><28, false>(ap_int_base<28, false> const&, int)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1797:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<28>::ap_uint<32>(ap_int<32> const&)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1796:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<28, false>::RType<($_0)32, true>::logic operator&<28, false>(ap_int_base<28, false> const&, int)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1796:46)
INFO: [HLS 214-131] Inlining function 'ap_int_base<28, false>::RType<28, false>::logic operator^<28, false, 28, false>(ap_int_base<28, false> const&, ap_int_base<28, false> const&)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1796:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<28, false>::RType<28, false>::arg1 operator>><28, false>(ap_int_base<28, false> const&, int)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1796:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<28, false>::RType<28, false>::arg1 operator>><28, false>(ap_int_base<28, false> const&, int)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1796:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<28>::ap_uint(int)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1786:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<28>::ap_uint(int)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1785:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<28>::ap_uint(int)' into 'tpgPRBS(unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1784:30)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1578:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1614:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1613:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1612:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1609:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1608:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1607:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1604:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1603:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1602:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1599:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1598:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1597:25)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1578:23)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPBlackWhiteVerticalLine(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1677:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternDPBlackWhiteVerticalLine(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1685:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternDPBlackWhiteVerticalLine(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1684:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternDPBlackWhiteVerticalLine(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1683:24)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1694:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1773:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1769:7)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1767:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1763:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1759:7)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1757:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1750:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1749:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1748:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1744:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1743:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1742:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>& ap_int_base<10, false>::operator-=<10, false>(ap_int_base<10, false> const&)' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1732:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>& operator+=<10, false>(ap_int_base<10, false>&, int)' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1728:14)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<10, false>::operator<<10, false>(ap_int_base<10, false> const&) const' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1726:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1724:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1715:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::operator++(int)' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1711:3)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<10, false>::operator<<33, true>(ap_int_base<33, true> const&) const' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1709:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, false>::RType<($_0)32, true>::minus operator-<10, false>(ap_int_base<10, false> const&, int)' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1709:31)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1706:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1697:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1696:35)
INFO: [HLS 214-131] Inlining function 'ap_uint<10>::ap_uint(int)' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1695:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::write(hls::Scalar<3, ap_uint<8> > const&)' into 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator<<(hls::Scalar<3, ap_uint<8> > const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:508:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator<<(hls::Scalar<3, ap_uint<8> > const&)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:703:11)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:509:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::read(hls::Scalar<3, ap_uint<8> >&)' into 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator>>(hls::Scalar<3, ap_uint<8> >&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternBox(hls::Scalar<3, ap_uint<8> >, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1903:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternBox(hls::Scalar<3, ap_uint<8> >, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1908:29)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternBox(hls::Scalar<3, ap_uint<8> >, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1905:6)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternCrossHair(hls::Scalar<3, ap_uint<8> >, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1930:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternCrossHair(hls::Scalar<3, ap_uint<8> >, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1935:29)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(unsigned short)' into 'tpgPatternCrossHair(hls::Scalar<3, ap_uint<8> >, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1932:6)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternMask(hls::Scalar<3, ap_uint<8> >, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1943:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'tpgPatternMask(hls::Scalar<3, ap_uint<8> >, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1952:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'tpgPatternMask(hls::Scalar<3, ap_uint<8> >, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1950:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'tpgPatternMask(hls::Scalar<3, ap_uint<8> >, unsigned char, unsigned char)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1948:28)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:724:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator<<(hls::Scalar<3, ap_uint<8> > const&)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:764:11)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:725:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:726:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator>>(hls::Scalar<3, ap_uint<8> >&)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:734:9)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<24, false>::ap_range_ref(ap_int_base<24, false>*, int, int)' into 'ap_int_base<24, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1078:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::range(int, int)' into 'ap_int_base<24, false>::operator()(int, int)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_base.h:1115:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_range_ref<24, false>& ap_range_ref<24, false>::operator=<8, false>(ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' into 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::operator<<(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:879:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>::operator<<(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul> const&)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:991:19)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:989:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<24, false>& ap_range_ref<24, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:985:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::operator()(int, int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:985:7)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<24, false>& ap_range_ref<24, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:982:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::operator()(int, int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:982:7)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<24, false>& ap_range_ref<24, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:979:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<24, false>::operator()(int, int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:979:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::operator unsigned long long() const' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:975:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::operator unsigned long long() const' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:974:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::operator unsigned long long() const' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:973:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<24>::ap_uint(int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:965:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::operator>>(hls::Scalar<3, ap_uint<8> >&)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:964:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:959:8)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:956:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:952:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:948:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:943:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:895:48)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:895:45)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:895:42)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:894:48)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:894:45)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:894:42)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:893:48)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:893:45)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:893:42)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:892:48)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:892:45)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint(int)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:892:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_tpgHlsDataFlow(unsigned short&, unsigned short&, unsigned short&, bool&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, int&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:281:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_tpgHlsDataFlow(unsigned short&, unsigned short&, unsigned short&, bool&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, int&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:282:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_tpgHlsDataFlow(unsigned short&, unsigned short&, unsigned short&, bool&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, int&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:284:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_tpgHlsDataFlow(unsigned short&, unsigned short&, unsigned short&, bool&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, int&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:284:45)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_tpgHlsDataFlow(unsigned short&, unsigned short&, unsigned short&, bool&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, int&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:287:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_tpgHlsDataFlow(unsigned short&, unsigned short&, unsigned short&, bool&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, int&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:287:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_tpgHlsDataFlow(unsigned short&, unsigned short&, unsigned short&, bool&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, int&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:287:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_tpgHlsDataFlow(unsigned short&, unsigned short&, unsigned short&, bool&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, int&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:287:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_tpgHlsDataFlow(unsigned short&, unsigned short&, unsigned short&, bool&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, int&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:285:45)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<8> >, 0>::stream()' into 'v_tpgHlsDataFlow(unsigned short&, unsigned short&, unsigned short&, bool&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, int&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, bool&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:285:22)
INFO: [HLS 214-210] Disaggregating variable 'tmp' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1578:18)
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp23'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp22'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp21'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp20'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp19'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp18'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp17'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp16'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp15'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp14'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp13'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp12'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp11'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp10'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp9'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp8'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp7'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp6'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp'
INFO: [HLS 214-210] Disaggregating variable 'outpix' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:508:18)
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp9'
INFO: [HLS 214-210] Disaggregating variable 'pix' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:726:18)
INFO: [HLS 214-210] Disaggregating variable 'intpix' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:725:18)
INFO: [HLS 214-210] Disaggregating variable 'outpix' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:724:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:879:18)
INFO: [HLS 214-178] Inlining function 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternTemporalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidRed(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidGreen(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidBlue(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidBlack(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidWhite(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternColorBars(unsigned short, unsigned short, unsigned short, unsigned char, unsigned short, int)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternRainbow(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPRBS(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternDPBlackWhiteVerticalLine(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternBox(hls::Scalar<3, ap_uint<8> >, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:718:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternCrossHair(hls::Scalar<3, ap_uint<8> >, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:718:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternMask(hls::Scalar<3, ap_uint<8> >, unsigned char, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:718:0)
WARNING: [HLS 214-281] Estimating pipelined function 'tpgPatternCrossHatch' with estimated II increased from II=1 to II=+infinity because of sub function call 'call' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1394:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring complete partitioning for array 'mapComp' on dimension 1
INFO: [HLS 214-270] Inferring complete partitioning for array 'mapComp' on dimension 2
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalars' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalars' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 33.764 seconds; current allocated memory: 247.268 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 247.269 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 258.304 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 274.210 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_937_2' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:929) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_969_4' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:881) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp15'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp16'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp19'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1578) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp23'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:879) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mapComp'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mapComp'  in dimension 2 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_tpgHlsDataFlow' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:281:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'tpgBackground'
	 'tpgForeground'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1371:13) to (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1390:2) in function 'tpgPatternTartanColorBars'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1736:13) to (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1778:2) in function 'tpgPatternDPColorSquare'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1552:13) to (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1571:2) in function 'tpgPatternCheckerBoard'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:757:8) in function 'tpgForeground'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1586:14) to (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:667:5) in function 'tpgBackground'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1216:81) to (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1224:6) in function 'tpgBackground'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145:9) to (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:994:8) in function 'MultiPixStream2AXIvideo'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgForeground' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:145:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgBackground' (C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:174:6)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.185 seconds; current allocated memory: 312.003 MB.
WARNING: [HLS 200-1449] Process MultiPixStream2AXIvideo has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.273 seconds; current allocated memory: 517.848 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_tpg' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<10> >' to 'reg_ap_uint_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.525 seconds; current allocated memory: 518.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 518.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	17	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.112 seconds; current allocated memory: 518.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 518.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPColorSquare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	15	107	30	2	3	2	3	15	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorSquare'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'tpgPatternDPColorSquare'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.22 seconds; current allocated memory: 519.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 519.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCheckerBoard' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	2	73	5	2.5	3	2.5	3	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCheckerBoard'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'tpgPatternCheckerBoard'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.287 seconds; current allocated memory: 519.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 520.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<10> >'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<ap_uint<10> >'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.268 seconds; current allocated memory: 520.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 520.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 8	0	3	86	8	2.7	3	2	2	5	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHatch'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'tpgPatternCrossHatch'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.989 seconds; current allocated memory: 520.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 520.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternTartanColorBars' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	2	72	5	2.5	3	2.5	3	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTartanColorBars'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'tpgPatternTartanColorBars'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.086 seconds; current allocated memory: 521.089 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 521.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<int>'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.071 seconds; current allocated memory: 521.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 521.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground_Pipeline_VITIS_LOOP_521_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1260_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('b', C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1244)
   b  constant 16363
   c  constant 32896
  DSP Expression: add_ln1260_1 = zext_ln1258_2 * 16363 + 32896
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1260) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('g', C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1240)
   b  constant 65429
   c  'bitconcatenate' operation ('shl_ln2', C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1260)
  DSP Expression: add_ln1260 = zext_ln1258_1 * 65429 + zext_ln1260
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1259) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('r')
   b  constant 32725
   c  'add' operation ('add_ln1259', C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1259)
  DSP Expression: add_ln1259_1 = add_ln1259 + zext_ln1258 * 32725
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1259_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('g', C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1240)
   b  constant 65451
   c  constant 32896
  DSP Expression: add_ln1259 = zext_ln1258_1 * 65451 + 32896
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1258_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('g', C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1240)
   b  constant 150
   c  'add' operation ('add_ln1258', C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1258)
  DSP Expression: add_ln1258_1 = zext_ln1258_1 * 150 + zext_ln1258_5
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1258) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('r')
   b  constant 77
   c  constant 4224
  DSP Expression: add_ln1258 = zext_ln1258 * 77 + 4224
WARNING: [SYN 201-303] Root Node mul_ln1258_2 mapped to expression  {mul a b}, but failed in bitwidth check.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1312) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('tpgSinTableArray_load', C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1311) on array 'tpgSinTableArray'
   b  constant 221
  DSP Expression: mul_ln1312 = sext_ln1311 * 221
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1303_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  wire read operation ('Zplate_Hor_Control_Delta_read') on port 'Zplate_Hor_Control_Delta'
   b  'call' operation ('tmp', C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1303) to 'reg<int>'
   c  'add' operation ('add_ln1307_1', C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:1307)
  DSP Expression: add_ln1307 = add_ln1307_1 + Zplate_Hor_Control_Delta_read * tmp
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln1303) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant 131071
   b  'load' operation ('x', C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:521) on local variable 'x'
   d  'load' operation ('x', C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0/prj/.autopilot/db/v_tpg.cpp:521) on local variable 'x'
  DSP Expression: mul_ln1303 = (zext_ln1303 + 131071) * zext_ln1303
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 32	0	17	419	36	2.1	4	2.1	3	18	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_521_2'.
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 3 to 10 with current asap = 3, alap = 10
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_521_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.085 seconds; current allocated memory: 523.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 526.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	122	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.716 seconds; current allocated memory: 527.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 527.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground_Pipeline_VITIS_LOOP_730_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 8	0	8	120	19	2.4	5	2.1	3	9	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_730_2'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_730_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.809 seconds; current allocated memory: 528.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 529.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 4	0	0	45	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.258 seconds; current allocated memory: 530.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 530.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	49	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_937_2'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_937_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.471 seconds; current allocated memory: 530.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 530.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	37	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.325 seconds; current allocated memory: 531.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 531.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpgHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	13	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.375 seconds; current allocated memory: 531.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 531.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	19	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.836 seconds; current allocated memory: 532.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 532.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.802 seconds; current allocated memory: 532.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 533.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorSquare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgPatternDPColorSquare' pipeline 'tpgPatternDPColorSquare' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorSquare'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 534.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCheckerBoard' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_3' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgPatternCheckerBoard' pipeline 'tpgPatternCheckerBoard' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCheckerBoard'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 536.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 538.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'yCount_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vHatch' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_2' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgPatternCrossHatch' pipeline 'tpgPatternCrossHatch' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHatch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 538.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTartanColorBars' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgPatternTartanColorBars' pipeline 'tpgPatternTartanColorBars' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTartanColorBars'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 540.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.529 seconds; current allocated memory: 542.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground_Pipeline_VITIS_LOOP_521_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'xBar_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVDelta' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'gSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bSerie_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgBackground_Pipeline_VITIS_LOOP_521_2' pipeline 'VITIS_LOOP_521_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16ns_1s_16ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7ns_13ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_15ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8s_15ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_20s_8ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground_Pipeline_VITIS_LOOP_521_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.002 seconds; current allocated memory: 546.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampStart' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdata' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.902 seconds; current allocated memory: 554.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground_Pipeline_VITIS_LOOP_730_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vDir' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hDir' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgForeground_Pipeline_VITIS_LOOP_730_2' pipeline 'VITIS_LOOP_730_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground_Pipeline_VITIS_LOOP_730_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 557.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'boxHCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'boxVCoord' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.667 seconds; current allocated memory: 560.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.474 seconds; current allocated memory: 561.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fidStored' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 563.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpgHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpgHlsDataFlow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 564.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/field_id' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid_in' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpDynamicRange' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpYUVCoef' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bck_motion_en' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'fid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 's' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'height', 'width', 'bckgndId', 'ovrlayId', 'maskId', 'motionSpeed', 'colorFormat', 'crossHairX', 'crossHairY', 'ZplateHorContStart', 'ZplateHorContDelta', 'ZplateVerContStart', 'ZplateVerContDelta', 'boxSize', 'boxColorR', 'boxColorG', 'boxColorB', 'dpDynamicRange', 'dpYUVCoef', 'field_id', 'bck_motion_en' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.414 seconds; current allocated memory: 566.751 MB.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y26' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v24' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u22' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_redYuv' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_grnYuv' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_bluYuv' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray_9bit' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_730_2_whiYuv_2' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayId_c_channel_U(design_1_v_tpg_0_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'maskId_c_channel_U(design_1_v_tpg_0_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'crossHairX_c_channel_U(design_1_v_tpg_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'crossHairY_c_channel_U(design_1_v_tpg_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'boxSize_c_channel_U(design_1_v_tpg_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'boxColorR_c_channel_U(design_1_v_tpg_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'boxColorG_c_channel_U(design_1_v_tpg_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'boxColorB_c_channel_U(design_1_v_tpg_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_U(design_1_v_tpg_0_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c_U(design_1_v_tpg_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_c_U(design_1_v_tpg_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'motionSpeed_c_U(design_1_v_tpg_0_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'colorFormat_c_U(design_1_v_tpg_0_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_U(design_1_v_tpg_0_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 7.667 seconds; current allocated memory: 568.850 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.275 seconds; current allocated memory: 574.093 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_tpg with prefix design_1_v_tpg_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_tpg with prefix design_1_v_tpg_0_0_.
INFO: [HLS 200-789] **** Estimated Fmax: 267.55 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 43 seconds. CPU system time: 3 seconds. Elapsed time: 153.229 seconds; current allocated memory: 574.081 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -vendor xilinx.com -library ip -version 8.1 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Jun 20 22:54:00 2023...
INFO: [HLS 200-802] Generated output file design_1_v_tpg_0_0/prj/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 12.659 seconds; current allocated memory: 578.807 MB.
INFO: [HLS 200-112] Total CPU user time: 52 seconds. Total CPU system time: 5 seconds. Total elapsed time: 175.159 seconds; peak allocated memory: 574.093 MB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Jun 20 22:54:01 2023...
compile_c: Time (s): cpu = 00:00:00 ; elapsed = 00:02:58 . Memory (MB): peak = 1281.992 ; gain = 0.000
Command: synth_design -top design_1_v_tpg_0_0 -part xck26-sfvc784-2LV-c -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14936
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1639.879 ; gain = 124.172
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/synth/design_1_v_tpg_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpg' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpgHlsDataFlow' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpgHlsDataFlow.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_entry_proc' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_entry_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_entry_proc' (1#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_entry_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_redYuv' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_redYuv.v:6]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_redYuv.dat' is read successfully [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_redYuv.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_redYuv' (2#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_redYuv.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_grnYuv' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_grnYuv.v:6]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_grnYuv.dat' is read successfully [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_grnYuv.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_grnYuv' (3#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_grnYuv.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_bluYuv' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_bluYuv.v:6]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_bluYuv.dat' is read successfully [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_bluYuv.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_bluYuv' (4#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_bluYuv.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1.v:6]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1.dat' is read successfully [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1' (5#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1.v:6]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1.dat' is read successfully [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1' (6#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y26' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y26.v:6]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y26.dat' is read successfully [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y26.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y26' (7#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y26.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v24' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v24.v:6]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v24.dat' is read successfully [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v24.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v24' (8#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v24.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u22' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u22.v:6]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u22.dat' is read successfully [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u22.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u22' (9#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u22.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r.v:6]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r.dat' is read successfully [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r' (10#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g.v:6]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g.dat' is read successfully [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g' (11#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b.v:6]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b.dat' is read successfully [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b' (12#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray.v:6]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray.dat' is read successfully [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray' (13#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray_9bit' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray_9bit.v:6]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray_9bit.dat' is read successfully [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray_9bit.v:29]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray_9bit.dat' is read successfully [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray_9bit.v:30]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray_9bit' (14#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray_9bit.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray.v:6]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray.dat' is read successfully [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray' (15#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r.v:6]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r.dat' is read successfully [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r' (16#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g.v:6]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g.dat' is read successfully [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g' (17#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b.v:6]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b.dat' is read successfully [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b' (18#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y.v:6]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y.dat' is read successfully [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y' (19#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v.v:6]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v.dat' is read successfully [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v' (20#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y.v:6]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y.dat' is read successfully [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y' (21#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v.v:6]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v.dat' is read successfully [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v' (22#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u.v:6]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u.dat' is read successfully [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u' (23#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u.v:6]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u.dat' is read successfully [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u' (24#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare' (25#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerBoard' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray.v:6]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray.dat' is read successfully [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray' (26#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerBoard' (27#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHatch' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHatch.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_reg_ap_uint_10_s' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_reg_ap_uint_10_s' (28#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHatch' (29#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHatch.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanColorBars' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanColorBars.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray.v:6]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray.dat' is read successfully [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray' (30#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanColorBars' (31#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanColorBars.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_reg_int_s' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_int_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_reg_int_s' (32#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_int_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1' (33#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0' (34#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1' (35#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1' (36#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1' (37#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2' (38#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1' (39#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3' (40#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1' (41#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4' (42#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1' (43#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5' (44#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1' (45#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6' (46#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1' (47#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7' (48#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1' (49#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8' (50#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1' (51#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init' (52#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2' (53#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground' (54#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgForeground' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgForeground.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_730_2' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_730_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_730_2_whiYuv_2' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_730_2_whiYuv_2.v:6]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_730_2_whiYuv_2.dat' is read successfully [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_730_2_whiYuv_2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_730_2_whiYuv_2' (55#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_730_2_whiYuv_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_730_2' (56#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_730_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgForeground' (57#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgForeground.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_MultiPixStream2AXIvideo' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2' (58#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_MultiPixStream2AXIvideo' (59#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d2_S' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d2_S_shiftReg' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d2_S_shiftReg' (60#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d2_S' (61#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w16_d2_S' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w16_d2_S_shiftReg' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w16_d2_S_shiftReg' (62#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w16_d2_S' (63#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w24_d16_S' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w24_d16_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w24_d16_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg' (64#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w24_d16_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w24_d16_S' (65#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w24_d16_S.v:42]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpgHlsDataFlow' (66#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpgHlsDataFlow.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_reg_unsigned_short_s' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_reg_unsigned_short_s' (67#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_CTRL_s_axi' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_CTRL_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_CTRL_s_axi.v:358]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_CTRL_s_axi' (68#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_CTRL_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_regslice_both' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_regslice_both' (69#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_regslice_both__parameterized0' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_regslice_both__parameterized0' (69#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_regslice_both__parameterized1' [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_regslice_both__parameterized1' (69#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpg' (70#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0' (71#1) [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/synth/design_1_v_tpg_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1755.039 ; gain = 239.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1772.965 ; gain = 257.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1772.965 ; gain = 257.258
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1772.965 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1908.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1908.461 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1908.461 ; gain = 392.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1908.461 ; gain = 392.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1908.461 ; gain = 392.754
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'design_1_v_tpg_0_0_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'design_1_v_tpg_0_0_CTRL_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'design_1_v_tpg_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'design_1_v_tpg_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1908.461 ; gain = 392.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 5     
	   3 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 14    
	   3 Input   16 Bit       Adders := 6     
	   2 Input   14 Bit       Adders := 7     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 8     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 7     
	   3 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 6     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 12    
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 35    
+---Registers : 
	               32 Bit    Registers := 3     
	               28 Bit    Registers := 3     
	               24 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 7     
	               16 Bit    Registers := 107   
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 114   
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 34    
	                1 Bit    Registers := 303   
+---ROMs : 
	                    ROMs := 4     
+---Muxes : 
	  26 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 47    
	   2 Input   11 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 83    
	   4 Input    8 Bit        Muxes := 8     
	   9 Input    8 Bit        Muxes := 15    
	   2 Input    7 Bit        Muxes := 3     
	   9 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 8     
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  17 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 16    
	   3 Input    3 Bit        Muxes := 2     
	   9 Input    2 Bit        Muxes := 12    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 14    
	   4 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 165   
	  22 Input    1 Bit        Muxes := 1     
	  24 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mac_muladd_8ns_7ns_13ns_15_4_1_U54/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C:0x1080)+(A2*(B:0x4d)')'.
DSP Report: register mac_muladd_8ns_7ns_13ns_15_4_1_U54/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_7ns_13ns_15_4_1_U54/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7ns_13ns_15_4_1_U54/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_7ns_13ns_15_4_1_U54/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7ns_13ns_15_4_1_U54/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_7ns_13ns_15_4_1_U54/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7ns_13ns_15_4_1_U54/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_7ns_13ns_15_4_1_U54/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_7ns_13ns_15_4_1_U54/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8ns_7ns_13ns_15_4_1_U54/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_7ns_13ns_15_4_1_U54/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8ns_7ns_13ns_15_4_1_U54/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8ns_15ns_16_4_1_U57/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x96)')')'.
DSP Report: register mac_muladd_8ns_8ns_15ns_16_4_1_U57/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_15ns_16_4_1_U57/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_15ns_16_4_1_U57/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_15ns_16_4_1_U57/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_15ns_16_4_1_U57/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_15ns_16_4_1_U57/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_15ns_16_4_1_U57/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_15ns_16_4_1_U57/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_15ns_16_4_1_U57/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_15ns_16_4_1_U57/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_15ns_16_4_1_U57/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_8ns_8ns_15ns_16_4_1_U57/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_15ns_16_4_1_U57/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_8ns_8ns_15ns_16_4_1_U57/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16ns_1s_16ns_17_4_1_U53/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+(A:0x3fffffff))*B2)'.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U53/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U53/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U53/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U53/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U53/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U53/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U53/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U53/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16ns_1s_16ns_17_4_1_U53/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U53/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16ns_1s_16ns_17_4_1_U53/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U53/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U59/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p, operation Mode is: C+(A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U59/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U59/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U59/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U59/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U59/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U59/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U59/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U59/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U59/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U59/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p.
DSP Report: Generating DSP mul_mul_20s_8ns_28_4_1_U61/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (A''*(B:0xdd)')'.
DSP Report: register mul_mul_20s_8ns_28_4_1_U61/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U61/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register tpgSinTableArray_U/q0_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U61/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mul_mul_20s_8ns_28_4_1_U61/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8_U/a_reg_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U61/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mul_mul_20s_8ns_28_4_1_U61/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U61/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mul_mul_20s_8ns_28_4_1_U61/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8_U/p_reg_tmp_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U61/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator mul_mul_20s_8ns_28_4_1_U61/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8_U/p_reg_tmp0 is absorbed into DSP mul_mul_20s_8ns_28_4_1_U61/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_16s_16_4_1_U55/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x3ffab)')')'.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U55/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U55/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U55/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U55/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U55/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U55/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U55/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U55/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_16s_16_4_1_U55/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U55/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_16s_16_4_1_U55/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U55/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_7s_16s_16_4_1_U58/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (PCIN+(A''*(B:0x3ffd5)')')'.
DSP Report: register mac_muladd_8ns_7s_16s_16_4_1_U58/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U58/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7s_16s_16_4_1_U58/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U58/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7s_16s_16_4_1_U58/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U58/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7s_16s_16_4_1_U58/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U58/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7s_16s_16_4_1_U58/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U58/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_7s_16s_16_4_1_U58/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U58/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_7s_16s_16_4_1_U58/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U58/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_15ns_16_4_1_U56/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3ff95)')')'.
DSP Report: register mac_muladd_8ns_8s_15ns_16_4_1_U56/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8s_15ns_16_4_1_U56/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_15ns_16_4_1_U56/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_15ns_16_4_1_U56/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_15ns_16_4_1_U56/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_15ns_16_4_1_U56/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_15ns_16_4_1_U56/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_15ns_16_4_1_U56/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_15ns_16_4_1_U56/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_15ns_16_4_1_U56/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_15ns_16_4_1_U56/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8ns_8s_15ns_16_4_1_U56/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_15ns_16_4_1_U56/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8ns_8s_15ns_16_4_1_U56/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_6s_16s_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x3ffeb)')')'.
DSP Report: register mac_muladd_8ns_6s_16s_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_6s_16s_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_6s_16s_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_6s_16s_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_6s_16s_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_6s_16s_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_6s_16s_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_6s_16s_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_6s_16s_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_6s_16s_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_6s_16s_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/p is absorbed into DSP mac_muladd_8ns_6s_16s_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_6s_16s_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/m is absorbed into DSP mac_muladd_8ns_6s_16s_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/p_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1908.461 ; gain = 392.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------------------------------------------------------+--------------------------------+---------------+----------------+
|Module Name                                                    | RTL Object                     | Depth x Width | Implemented As | 
+---------------------------------------------------------------+--------------------------------+---------------+----------------+
|design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray | p_0_out                        | 32x1          | LUT            | 
|design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray | p_0_out                        | 64x3          | LUT            | 
|design_1_v_tpg_0_0_tpgPatternCheckerBoard                      | p_0_out                        | 32x1          | LUT            | 
|design_1_v_tpg_0_0_tpgPatternTartanColorBars                   | p_0_out                        | 64x3          | LUT            | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2     | tpgSinTableArray_9bit_U/q0_reg | 2048x9        | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2     | tpgSinTableArray_9bit_U/q2_reg | 2048x9        | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2     | tpgSinTableArray_9bit_U/q1_reg | 2048x9        | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2     | p_0_out                        | 2048x20       | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2     | tpgSinTableArray_9bit_U/q0_reg | 2048x9        | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2     | tpgSinTableArray_9bit_U/q2_reg | 2048x9        | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2     | tpgSinTableArray_9bit_U/q1_reg | 2048x9        | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_521_2     | p_0_out                        | 2048x20       | Block RAM      | 
+---------------------------------------------------------------+--------------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below)
+----------------------------------------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                               | DSP Mapping                 | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1 | (C:0x1080)+(A2*(B:0x4d)')'  | 15     | 15     | 14     | -      | 15     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4 | (C+(A''*(B:0x96)')')'       | 16     | 16     | 16     | -      | 16     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0  | ((D+(A:0x3fffffff))*B2)'    | 1      | 17     | -      | 17     | 34     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6 | C+(A2*B2)'                  | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8         | (A''*(B:0xdd)')'            | 20     | 9      | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2   | (C+(A2*(B:0x3ffab)')')'     | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5   | (PCIN+(A''*(B:0x3ffd5)')')' | 16     | 16     | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3  | (C'+(A2*(B:0x3ff95)')')'    | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7   | (C+(A''*(B:0x3ffeb)')')'    | 16     | 16     | 16     | -      | 16     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
+----------------------------------------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 2416.352 ; gain = 900.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 2534.441 ; gain = 1018.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/tpgSinTableArray_9bit_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/tpgSinTableArray_9bit_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/tpgSinTableArray_9bit_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_389 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_390 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 2544.496 ; gain = 1028.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 2544.496 ; gain = 1028.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 2544.496 ; gain = 1028.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 2544.496 ; gain = 1028.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 2544.496 ; gain = 1028.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 2544.496 ; gain = 1028.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 2544.496 ; gain = 1028.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name              | RTL Name                                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/icmp_ln1051_reg_3609_pp0_iter9_reg_reg[0]    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter4_reg_reg[7]              | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/icmp_ln1586_reg_3581_pp0_iter10_reg_reg[0]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/r_reg_3613_pp0_iter10_reg_reg[7]             | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/select_ln314_reg_3680_pp0_iter10_reg_reg[7]  | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/rSerie_V_reg[3]                              | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/rSerie_V_reg[0]                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/g_reg_3619_pp0_iter10_reg_reg[7]             | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/b_reg_3624_pp0_iter10_reg_reg[7]             | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1259_1_reg_3675_pp0_iter10_reg_reg[15] | 5      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_3664_pp0_iter10_reg_reg[15]   | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/gSerie_V_reg[3]                              | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/gSerie_V_reg[0]                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/bSerie_V_reg[3]                              | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/bSerie_V_reg[0]                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/icmp_ln1057_reg_3645_pp0_iter8_reg_reg[0]    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/icmp_ln1286_reg_3601_pp0_iter3_reg_reg[0]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/and_ln1293_reg_3605_pp0_iter4_reg_reg[0]     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_loop_exit_ready_pp0_iter11_reg_reg        | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/x_4_reg_3544_pp0_iter8_reg_reg[15]           | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[15] | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    92|
|2     |DSP_ALU         |     9|
|3     |DSP_A_B_DATA    |     9|
|7     |DSP_C_DATA      |     9|
|9     |DSP_MULTIPLIER  |     9|
|11    |DSP_M_DATA      |     9|
|12    |DSP_OUTPUT      |     9|
|14    |DSP_PREADD      |     9|
|15    |DSP_PREADD_DATA |     9|
|17    |LUT1            |    83|
|18    |LUT2            |   351|
|19    |LUT3            |   753|
|20    |LUT4            |   493|
|21    |LUT5            |   429|
|22    |LUT6            |   903|
|23    |RAMB18E2        |     3|
|25    |RAMB36E2        |     1|
|26    |SRL16E          |   140|
|27    |SRLC32E         |     3|
|28    |FDRE            |  2233|
|29    |FDSE            |    80|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 2544.496 ; gain = 1028.789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 2544.496 ; gain = 893.293
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 2544.496 ; gain = 1028.789
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 2551.352 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/tpgSinTableArray_9bit_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2570.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 9 instances

Synth Design complete, checksum: 1f7532b2
INFO: [Common 17-83] Releasing license: Synthesis
204 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 2570.188 ; gain = 1288.195
INFO: [Common 17-1381] The checkpoint 'C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_v_tpg_0_0, cache-ID = 37f0596c6b00bc67
INFO: [Common 17-1381] The checkpoint 'C:/Users/repair/Documents/FPGA/KV260_DP/KV260_DP.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_v_tpg_0_0_utilization_synth.rpt -pb design_1_v_tpg_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 20 22:55:16 2023...
