m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/Sim/ModelSim
T_opt
!s110 1723194090
VCB?3NcR4:E7;kY@jNj?bR1
04 13 4 work tb_half_adder fast 0
=1-002b674aeb7f-66b5daea-ee-520c
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.4;61
vhalf_adder
Z1 !s110 1723194089
!i10b 1
!s100 hMWcQ5`R9TfAk52U>Zeg]0
IVMgEadgVeTz]>EX8h^cXl2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1723193872
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/RTL/half_adder.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/RTL/half_adder.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1723194089.805000
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/RTL/half_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/RTL|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/RTL/half_adder.v|
!i113 0
Z4 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vtb_half_adder
R1
!i10b 1
!s100 6_?E8_S:Im<odN39PL7e22
IZVSHH_hZ9c@aAY?NhMFZH3
R2
R0
w1723193999
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/Quartus_prj/../Sim/tb_half_adder.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/Quartus_prj/../Sim/tb_half_adder.v
L0 2
R3
r1
!s85 0
31
!s108 1723194089.904000
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/Quartus_prj/../Sim/tb_half_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/Quartus_prj/../Sim|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/Quartus_prj/../Sim/tb_half_adder.v|
!i113 0
R4
!s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/4_Half_Adder/Quartus_prj/../Sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
