

================================================================
== Vitis HLS Report for 'mul_top'
================================================================
* Date:           Tue Mar 28 11:47:34 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        mul
* Solution:       mul_solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  26.789 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    829|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|       0|     47|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|       0|    876|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_25s_25s_50_1_1_U1  |mul_25s_25s_50_1_1  |        0|   1|  0|  47|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   1|  0|  47|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln355_fu_215_p2        |         +|   0|  0|   14|           9|           9|
    |add_ln609_1_fu_315_p2      |         +|   0|  0|   39|          32|          31|
    |add_ln609_fu_275_p2        |         +|   0|  0|   38|          31|          29|
    |value_fu_253_p2            |         +|   0|  0|   13|          10|           2|
    |sub_i_i_i_i_i_fu_505_p2    |         -|   0|  0|   14|           7|           6|
    |sub_ln1845_fu_351_p2       |         -|   0|  0|   13|           1|          10|
    |value_2_fu_289_p2          |         -|   0|  0|   13|           9|          10|
    |and_ln1796_1_fu_581_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln1796_2_fu_607_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln1796_fu_575_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln1817_fu_561_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln543_fu_627_p2        |       and|   0|  0|    2|           1|           1|
    |icmp_ln1795_fu_379_p2      |      icmp|   0|  0|    9|           4|           1|
    |icmp_ln1796_fu_391_p2      |      icmp|   0|  0|    9|           5|           1|
    |icmp_ln1815_fu_429_p2      |      icmp|   0|  0|    9|           4|           1|
    |icmp_ln1817_fu_465_p2      |      icmp|   0|  0|    9|           5|           1|
    |retval_1_fu_243_p2         |      icmp|   0|  0|   15|          25|           1|
    |retval_2_fu_339_p2         |      icmp|   0|  0|    8|           3|           1|
    |retval_fu_209_p2           |      icmp|   0|  0|   18|          32|           1|
    |lshr_ln1820_fu_515_p2      |      lshr|   0|  0|  100|          32|          32|
    |ishift_1_fu_435_p2         |        or|   0|  0|    2|           1|           1|
    |ishift_fu_385_p2           |        or|   0|  0|    2|           1|           1|
    |or_ln1034_fu_203_p2        |        or|   0|  0|   32|          32|          32|
    |or_ln1796_fu_601_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln1817_fu_549_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln1820_fu_535_p2        |        or|   0|  0|   25|          25|          25|
    |or_ln543_1_fu_641_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln543_fu_345_p2         |        or|   0|  0|    2|           1|           1|
    |select_ln1123_fu_675_p3    |    select|   0|  0|    9|           1|           9|
    |select_ln1796_fu_587_p3    |    select|   0|  0|   25|           1|          25|
    |select_ln1807_fu_497_p3    |    select|   0|  0|   25|           1|           1|
    |select_ln1816_1_fu_457_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln1816_fu_449_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln1817_fu_567_p3    |    select|   0|  0|   25|           1|          25|
    |select_ln1828_fu_541_p3    |    select|   0|  0|   25|           1|          25|
    |select_ln355_fu_221_p3     |    select|   0|  0|    9|           1|           1|
    |select_ln543_1_fu_647_p3   |    select|   0|  0|   26|           1|          26|
    |select_ln543_2_fu_655_p3   |    select|   0|  0|   25|           1|          25|
    |select_ln543_3_fu_683_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln543_fu_633_p3     |    select|   0|  0|   25|           1|          25|
    |select_ln609_1_fu_613_p3   |    select|   0|  0|   25|           1|          25|
    |select_ln609_fu_259_p3     |    select|   0|  0|   10|           1|           1|
    |shl_ln1799_fu_491_p2       |       shl|   0|  0|   71|          25|          25|
    |shl_ln1820_fu_525_p2       |       shl|   0|  0|  100|          32|          32|
    |xor_ln1123_fu_621_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln1796_1_fu_595_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln1796_fu_397_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln1817_fu_555_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln609_fu_481_p2        |       xor|   0|  0|    9|           8|           9|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  829|         360|         478|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_start    |   in|    1|  ap_ctrl_hs|       mul_top|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|       mul_top|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|       mul_top|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|       mul_top|  return value|
|a           |   in|  128|     ap_none|             a|       pointer|
|b           |   in|  128|     ap_none|             b|       pointer|
|res         |  out|  128|      ap_vld|           res|       pointer|
|res_ap_vld  |  out|    1|      ap_vld|           res|       pointer|
+------------+-----+-----+------------+--------------+--------------+

