vendor_name = ModelSim
source_file = 1, D:/Student/6sem/ElBCS/dollars/rubis_course/interface/inter.bdf
source_file = 1, D:/Student/6sem/ElBCS/dollars/rubis_course/interface/Waveform.vwf
source_file = 1, D:/Student/6sem/ElBCS/dollars/rubis_course/interface/db/inter.cbx.xml
source_file = 1, D:/Student/6sem/ElBCS/dollars/rubis_course/interface/scheme_mux.bdf
source_file = 1, D:/Student/6sem/ElBCS/dollars/rubis_course/interface/lpm_mux1.vhd
source_file = 1, d:/student/programm/quartus/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/student/programm/quartus/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/student/programm/quartus/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/student/programm/quartus/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/altshift.inc
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Student/6sem/ElBCS/dollars/rubis_course/interface/db/mux_o4e.tdf
source_file = 1, D:/Student/6sem/ElBCS/dollars/rubis_course/interface/data_loader.bdf
source_file = 1, D:/Student/6sem/ElBCS/dollars/rubis_course/interface/lpm_counter0.vhd
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, D:/Student/6sem/ElBCS/dollars/rubis_course/interface/db/cntr_6ni.tdf
source_file = 1, D:/Student/6sem/ElBCS/dollars/rubis_course/interface/speed_loader.bdf
source_file = 1, D:/Student/6sem/ElBCS/dollars/rubis_course/interface/lpm_mux0.vhd
source_file = 1, D:/Student/6sem/ElBCS/dollars/rubis_course/interface/db/mux_23e.tdf
source_file = 1, d:/student/programm/quartus/quartus/libraries/megafunctions/lpm_latch.tdf
design_name = inter
instance = comp, \inst1|inst2|LPM_MUX_component|auto_generated|_~1 , inst1|inst2|LPM_MUX_component|auto_generated|_~1, inter, 1
instance = comp, \inst1|inst2|LPM_MUX_component|auto_generated|_~2 , inst1|inst2|LPM_MUX_component|auto_generated|_~2, inter, 1
instance = comp, \inst1|inst2|LPM_MUX_component|auto_generated|_~3 , inst1|inst2|LPM_MUX_component|auto_generated|_~3, inter, 1
instance = comp, \inst16~1 , inst16~1, inter, 1
instance = comp, \inst1|inst2|LPM_MUX_component|auto_generated|_~4 , inst1|inst2|LPM_MUX_component|auto_generated|_~4, inter, 1
instance = comp, \inst1|inst1|inst3 , inst1|inst1|inst3, inter, 1
instance = comp, \inst1|inst1|inst|LPM_MUX_component|auto_generated|_~0 , inst1|inst1|inst|LPM_MUX_component|auto_generated|_~0, inter, 1
instance = comp, \inst1|inst1|inst5 , inst1|inst1|inst5, inter, 1
instance = comp, \inst1|inst1|inst|LPM_MUX_component|auto_generated|result_node[0] , inst1|inst1|inst|LPM_MUX_component|auto_generated|result_node[0], inter, 1
instance = comp, \inst1|inst1|inst5~0 , inst1|inst1|inst5~0, inter, 1
instance = comp, \inst1|inst1|inst3~0 , inst1|inst1|inst3~0, inter, 1
instance = comp, \inst1|inst|inst34 , inst1|inst|inst34, inter, 1
instance = comp, \inst1|inst|inst40 , inst1|inst|inst40, inter, 1
instance = comp, \inst1|inst1|inst4 , inst1|inst1|inst4, inter, 1
instance = comp, \inst1|inst1|inst7 , inst1|inst1|inst7, inter, 1
instance = comp, \A[4]~I , A[4], inter, 1
instance = comp, \A[2]~I , A[2], inter, 1
instance = comp, \DB[3]~I , DB[3], inter, 1
instance = comp, \DB[1]~I , DB[1], inter, 1
instance = comp, \DB[0]~I , DB[0], inter, 1
instance = comp, \C~I , C, inter, 1
instance = comp, \A[1]~I , A[1], inter, 1
instance = comp, \A[3]~I , A[3], inter, 1
instance = comp, \A[0]~I , A[0], inter, 1
instance = comp, \inst~1 , inst~1, inter, 1
instance = comp, \A[7]~I , A[7], inter, 1
instance = comp, \A[6]~I , A[6], inter, 1
instance = comp, \A[5]~I , A[5], inter, 1
instance = comp, \inst~0 , inst~0, inter, 1
instance = comp, \nIOR~I , nIOR, inter, 1
instance = comp, \inst2~feeder , inst2~feeder, inter, 1
instance = comp, \nIOW~I , nIOW, inter, 1
instance = comp, \DB[7]~I , DB[7], inter, 1
instance = comp, \inst1|inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0 , inst1|inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0, inter, 1
instance = comp, \R~I , R, inter, 1
instance = comp, \R~clkctrl , R~clkctrl, inter, 1
instance = comp, \Start~I , Start, inter, 1
instance = comp, \inst1|inst5 , inst1|inst5, inter, 1
instance = comp, \inst1|inst9 , inst1|inst9, inter, 1
instance = comp, \inst1|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0] , inst1|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0], inter, 1
instance = comp, \inst1|inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1 , inst1|inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1, inter, 1
instance = comp, \inst1|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1] , inst1|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1], inter, 1
instance = comp, \inst1|inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2 , inst1|inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2, inter, 1
instance = comp, \inst1|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2] , inst1|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2], inter, 1
instance = comp, \inst1|inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3 , inst1|inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3, inter, 1
instance = comp, \inst1|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3] , inst1|inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3], inter, 1
instance = comp, \inst15~clkctrl , inst15~clkctrl, inter, 1
instance = comp, \inst8~clkctrl , inst8~clkctrl, inter, 1
instance = comp, \inst13|latches[0] , inst13|latches[0], inter, 1
instance = comp, \inst1|inst|inst , inst1|inst|inst, inter, 1
instance = comp, \inst16~0 , inst16~0, inter, 1
instance = comp, \inst13|latches[1] , inst13|latches[1], inter, 1
instance = comp, \inst1|inst|inst32 , inst1|inst|inst32, inter, 1
instance = comp, \inst13|latches[3] , inst13|latches[3], inter, 1
instance = comp, \inst1|inst|inst36 , inst1|inst|inst36, inter, 1
instance = comp, \inst1|inst|inst24~0 , inst1|inst|inst24~0, inter, 1
instance = comp, \inst4~clkctrl , inst4~clkctrl, inter, 1
instance = comp, \inst12|latches[3] , inst12|latches[3], inter, 1
instance = comp, \inst1|inst|inst41 , inst1|inst|inst41, inter, 1
instance = comp, \inst12|latches[4] , inst12|latches[4], inter, 1
instance = comp, \inst1|inst|inst42 , inst1|inst|inst42, inter, 1
instance = comp, \inst12|latches[1] , inst12|latches[1], inter, 1
instance = comp, \inst1|inst|inst39 , inst1|inst|inst39, inter, 1
instance = comp, \inst1|inst|inst24~2 , inst1|inst|inst24~2, inter, 1
instance = comp, \inst12|latches[0] , inst12|latches[0], inter, 1
instance = comp, \inst1|inst|inst38 , inst1|inst|inst38, inter, 1
instance = comp, \DB[6]~I , DB[6], inter, 1
instance = comp, \inst13|latches[6] , inst13|latches[6], inter, 1
instance = comp, \inst1|inst|inst37 , inst1|inst|inst37, inter, 1
instance = comp, \inst13|latches[5] , inst13|latches[5], inter, 1
instance = comp, \inst1|inst|inst35 , inst1|inst|inst35, inter, 1
instance = comp, \inst1|inst|inst24~1 , inst1|inst|inst24~1, inter, 1
instance = comp, \inst1|inst2|LPM_MUX_component|auto_generated|_~0 , inst1|inst2|LPM_MUX_component|auto_generated|_~0, inter, 1
instance = comp, \inst16~4 , inst16~4, inter, 1
instance = comp, \inst16~5 , inst16~5, inter, 1
instance = comp, \DB[4]~I , DB[4], inter, 1
instance = comp, \inst13|latches[4] , inst13|latches[4], inter, 1
instance = comp, \inst1|inst|inst33 , inst1|inst|inst33, inter, 1
instance = comp, \inst1|inst2|LPM_MUX_component|auto_generated|_~5 , inst1|inst2|LPM_MUX_component|auto_generated|_~5, inter, 1
instance = comp, \inst16~2 , inst16~2, inter, 1
instance = comp, \inst16~3 , inst16~3, inter, 1
instance = comp, \inst14|latches[1] , inst14|latches[1], inter, 1
instance = comp, \DB[5]~I , DB[5], inter, 1
instance = comp, \inst14|latches[0] , inst14|latches[0], inter, 1
instance = comp, \DB[2]~I , DB[2], inter, 1
instance = comp, \inst12|latches[2] , inst12|latches[2], inter, 1
instance = comp, \inst13|latches[2] , inst13|latches[2], inter, 1
instance = comp, \SEL~I , SEL, inter, 1
instance = comp, \Read~I , Read, inter, 1
instance = comp, \LBits~I , LBits, inter, 1
instance = comp, \HBits~I , HBits, inter, 1
instance = comp, \Result~I , Result, inter, 1
instance = comp, \Ready~I , Ready, inter, 1
instance = comp, \Addr[1]~I , Addr[1], inter, 1
instance = comp, \Addr[0]~I , Addr[0], inter, 1
instance = comp, \Input[11]~I , Input[11], inter, 1
instance = comp, \Input[10]~I , Input[10], inter, 1
instance = comp, \Input[9]~I , Input[9], inter, 1
instance = comp, \Input[8]~I , Input[8], inter, 1
instance = comp, \Input[7]~I , Input[7], inter, 1
instance = comp, \Input[6]~I , Input[6], inter, 1
instance = comp, \Input[5]~I , Input[5], inter, 1
instance = comp, \Input[4]~I , Input[4], inter, 1
instance = comp, \Input[3]~I , Input[3], inter, 1
instance = comp, \Input[2]~I , Input[2], inter, 1
instance = comp, \Input[1]~I , Input[1], inter, 1
instance = comp, \Input[0]~I , Input[0], inter, 1
