#! /opt/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/local/lib/ivl/system.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/local/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/local/lib/ivl/va_math.vpi";
S_0x130f04300 .scope module, "cache_tb" "cache_tb" 2 5;
 .timescale -9 -12;
P_0x130f04470 .param/l "ADDRESS_WIDTH" 0 2 7, +C4<00000000000000000000000000100000>;
P_0x130f044b0 .param/l "WORDS_PER_LINE" 0 2 9, +C4<00000000000000000000000000000100>;
P_0x130f044f0 .param/l "WORD_WIDTH" 0 2 8, +C4<00000000000000000000000000100000>;
v0x130f18560_0 .var "access", 0 0;
v0x130f18620_0 .var "address", 31 0;
v0x130f186b0_0 .var "byteOP", 0 0;
v0x130f18760_0 .var "clk", 0 0;
v0x130f18810_0 .var "data_in", 31 0;
v0x130f188e0_0 .net "data_out", 31 0, v0x130f17860_0;  1 drivers
v0x130f18970_0 .net "hit", 0 0, v0x130f17910_0;  1 drivers
v0x130f18a20_0 .net "miss", 0 0, v0x130f180b0_0;  1 drivers
v0x130f18ad0_0 .var "op", 0 0;
v0x130f18c00_0 .var "reset", 0 0;
S_0x130f046c0 .scope module, "uut" "cache" 2 22, 3 25 0, S_0x130f04300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /INPUT 1 "op";
    .port_info 5 /INPUT 1 "byteOP";
    .port_info 6 /INPUT 1 "access";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /OUTPUT 1 "hit";
    .port_info 9 /OUTPUT 1 "miss";
P_0x130f04830 .param/l "ADDRESS_WIDTH" 0 3 39, +C4<00000000000000000000000000100000>;
P_0x130f04870 .param/l "END_BYTE_OFFSET" 0 3 53, +C4<00000000000000000000000000000000>;
P_0x130f048b0 .param/l "END_TAG" 0 3 49, +C4<00000000000000000000000000000000100>;
P_0x130f048f0 .param/l "END_WORD_OFFSET" 0 3 51, +C4<0000000000000000000000000000000000010>;
P_0x130f04930 .param/l "FULL_OFFSET_WIDTH" 0 3 45, +C4<000000000000000000000000000000100>;
P_0x130f04970 .param/l "INIT_BYTE_OFFSET" 0 3 52, +C4<00000000000000000000000000000000000001>;
P_0x130f049b0 .param/l "INIT_TAG" 0 3 48, +C4<000000000000000000000000000011111>;
P_0x130f049f0 .param/l "INIT_WORD_OFFSET" 0 3 50, +C4<000000000000000000000000000000000011>;
P_0x130f04a30 .param/l "LINE_SIZE" 0 3 41, +C4<00000000000000000000000010000000>;
P_0x130f04a70 .param/l "NUM_LINES" 0 3 42, +C4<00000000000000000000000000000100>;
P_0x130f04ab0 .param/l "TAG_WIDTH" 0 3 46, +C4<0000000000000000000000000000011100>;
P_0x130f04af0 .param/l "WORDS_PER_LINE" 0 3 44, +C4<00000000000000000000000000000100>;
P_0x130f04b30 .param/l "WORD_WIDTH" 0 3 40, +C4<00000000000000000000000000100000>;
v0x130f17420_0 .net "access", 0 0, v0x130f18560_0;  1 drivers
v0x130f174d0_0 .net "address", 31 0, v0x130f18620_0;  1 drivers
v0x130f17580_0 .net "byteOP", 0 0, v0x130f186b0_0;  1 drivers
v0x130f17630_0 .net "clk", 0 0, v0x130f18760_0;  1 drivers
v0x130f176d0 .array "data_array", 15 0, 31 0;
v0x130f177b0_0 .net "data_in", 31 0, v0x130f18810_0;  1 drivers
v0x130f17860_0 .var "data_out", 31 0;
v0x130f17910_0 .var "hit", 0 0;
v0x130f179b0_0 .net "hit0", 0 0, L_0x130f18d90;  1 drivers
v0x130f17ac0_0 .net "hit1", 0 0, L_0x130f19160;  1 drivers
v0x130f17b50_0 .net "hit2", 0 0, L_0x130f19530;  1 drivers
v0x130f17be0_0 .net "hit3", 0 0, L_0x130f19930;  1 drivers
v0x130f17c90_0 .net "hit_signals", 3 0, L_0x130f19c60;  1 drivers
v0x130f17d40_0 .var/i "i", 31 0;
v0x130f17dd0_0 .var/i "j", 31 0;
v0x130f17e60_0 .net "line_number", 1 0, v0x130f17040_0;  1 drivers
v0x130f17f20 .array "lru_counters", 0 3, 1 0;
v0x130f180b0_0 .var "miss", 0 0;
v0x130f18150_0 .net "op", 0 0, v0x130f18ad0_0;  1 drivers
v0x130f181f0_0 .var/i "replace_index", 31 0;
v0x130f182a0_0 .net "reset", 0 0, v0x130f18c00_0;  1 drivers
v0x130f18340 .array "tag_array", 0 3, 27 0;
v0x130f18420_0 .var "valid_array", 3 0;
E_0x130f05250 .event posedge, v0x130f182a0_0, v0x130f17630_0;
L_0x130f18e80 .part v0x130f18620_0, 4, 28;
L_0x130f18fa0 .part v0x130f18420_0, 0, 1;
L_0x130f19250 .part v0x130f18620_0, 4, 28;
L_0x130f19330 .part v0x130f18420_0, 1, 1;
L_0x130f19620 .part v0x130f18620_0, 4, 28;
L_0x130f197b0 .part v0x130f18420_0, 2, 1;
L_0x130f19a20 .part v0x130f18620_0, 4, 28;
L_0x130f19b00 .part v0x130f18420_0, 3, 1;
L_0x130f19c60 .concat [ 1 1 1 1], L_0x130f19930, L_0x130f19530, L_0x130f19160, L_0x130f18d90;
S_0x130f05290 .scope module, "comp0" "tag_comparator" 3 66, 4 22 0, S_0x130f046c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "input_tag";
    .port_info 1 /INPUT 28 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x130f05460 .param/l "TAG_WIDTH" 0 4 28, +C4<0000000000000000000000000000011100>;
L_0x130f18d90 .functor AND 1, L_0x130f18fa0, L_0x130f18c90, C4<1>, C4<1>;
v0x130f054e0_0 .net *"_ivl_0", 0 0, L_0x130f18c90;  1 drivers
v0x130f155c0_0 .net "hit", 0 0, L_0x130f18d90;  alias, 1 drivers
v0x130f15660_0 .net "input_tag", 27 0, L_0x130f18e80;  1 drivers
v0x130f18340_0 .array/port v0x130f18340, 0;
v0x130f15720_0 .net "stored_tag", 27 0, v0x130f18340_0;  1 drivers
v0x130f157d0_0 .net "valid", 0 0, L_0x130f18fa0;  1 drivers
L_0x130f18c90 .cmp/eq 28, L_0x130f18e80, v0x130f18340_0;
S_0x130f158f0 .scope module, "comp1" "tag_comparator" 3 67, 4 22 0, S_0x130f046c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "input_tag";
    .port_info 1 /INPUT 28 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x130f15ac0 .param/l "TAG_WIDTH" 0 4 28, +C4<0000000000000000000000000000011100>;
L_0x130f19160 .functor AND 1, L_0x130f19330, L_0x130f19080, C4<1>, C4<1>;
v0x130f15b40_0 .net *"_ivl_0", 0 0, L_0x130f19080;  1 drivers
v0x130f15c70_0 .net "hit", 0 0, L_0x130f19160;  alias, 1 drivers
v0x130f15d10_0 .net "input_tag", 27 0, L_0x130f19250;  1 drivers
v0x130f18340_1 .array/port v0x130f18340, 1;
v0x130f15dd0_0 .net "stored_tag", 27 0, v0x130f18340_1;  1 drivers
v0x130f15e80_0 .net "valid", 0 0, L_0x130f19330;  1 drivers
L_0x130f19080 .cmp/eq 28, L_0x130f19250, v0x130f18340_1;
S_0x130f15fa0 .scope module, "comp2" "tag_comparator" 3 68, 4 22 0, S_0x130f046c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "input_tag";
    .port_info 1 /INPUT 28 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x130f16160 .param/l "TAG_WIDTH" 0 4 28, +C4<0000000000000000000000000000011100>;
L_0x130f19530 .functor AND 1, L_0x130f197b0, L_0x130f19450, C4<1>, C4<1>;
v0x130f161e0_0 .net *"_ivl_0", 0 0, L_0x130f19450;  1 drivers
v0x130f16330_0 .net "hit", 0 0, L_0x130f19530;  alias, 1 drivers
v0x130f163d0_0 .net "input_tag", 27 0, L_0x130f19620;  1 drivers
v0x130f18340_2 .array/port v0x130f18340, 2;
v0x130f16490_0 .net "stored_tag", 27 0, v0x130f18340_2;  1 drivers
v0x130f16540_0 .net "valid", 0 0, L_0x130f197b0;  1 drivers
L_0x130f19450 .cmp/eq 28, L_0x130f19620, v0x130f18340_2;
S_0x130f16660 .scope module, "comp3" "tag_comparator" 3 69, 4 22 0, S_0x130f046c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "input_tag";
    .port_info 1 /INPUT 28 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x130f16820 .param/l "TAG_WIDTH" 0 4 28, +C4<0000000000000000000000000000011100>;
L_0x130f19930 .functor AND 1, L_0x130f19b00, L_0x130f19850, C4<1>, C4<1>;
v0x130f168a0_0 .net *"_ivl_0", 0 0, L_0x130f19850;  1 drivers
v0x130f169e0_0 .net "hit", 0 0, L_0x130f19930;  alias, 1 drivers
v0x130f16a80_0 .net "input_tag", 27 0, L_0x130f19a20;  1 drivers
v0x130f18340_3 .array/port v0x130f18340, 3;
v0x130f16b40_0 .net "stored_tag", 27 0, v0x130f18340_3;  1 drivers
v0x130f16bf0_0 .net "valid", 0 0, L_0x130f19b00;  1 drivers
L_0x130f19850 .cmp/eq 28, L_0x130f19a20, v0x130f18340_3;
S_0x130f16d10 .scope module, "encoder" "priority_encoder" 3 76, 5 22 0, S_0x130f046c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "hit";
    .port_info 1 /OUTPUT 2 "line_number";
v0x130f16f80_0 .net "hit", 3 0, L_0x130f19c60;  alias, 1 drivers
v0x130f17040_0 .var "line_number", 1 0;
E_0x130f16f40 .event edge, v0x130f16f80_0;
S_0x130f17100 .scope task, "update_lru" "update_lru" 3 79, 3 79 0, S_0x130f046c0;
 .timescale -9 -12;
v0x130f172c0_0 .var "accessed_line", 1 0;
v0x130f17370_0 .var/i "i", 31 0;
TD_cache_tb.uut.update_lru ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x130f17370_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x130f17370_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x130f172c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x130f17f20, 4;
    %ix/getv/s 4, v0x130f17370_0;
    %load/vec4a v0x130f17f20, 4;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.2, 5;
    %ix/getv/s 4, v0x130f17370_0;
    %load/vec4a v0x130f17f20, 4;
    %subi 1, 0, 2;
    %ix/getv/s 3, v0x130f17370_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f17f20, 0, 4;
T_0.2 ;
    %load/vec4 v0x130f17370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x130f17370_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x130f172c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f17f20, 0, 4;
    %end;
    .scope S_0x130f16d10;
T_1 ;
    %wait E_0x130f16f40;
    %load/vec4 v0x130f16f80_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x130f17040_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x130f17040_0, 0, 2;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x130f17040_0, 0, 2;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x130f17040_0, 0, 2;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x130f17040_0, 0, 2;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x130f046c0;
T_2 ;
    %wait E_0x130f05250;
    %load/vec4 v0x130f17420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 3 99 "$display", "In values: clk=%b, reset=%b, address=%h, data_in=%h, op=%b", v0x130f17630_0, v0x130f182a0_0, v0x130f174d0_0, v0x130f177b0_0, v0x130f18150_0 {0 0 0};
    %load/vec4 v0x130f182a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x130f17d40_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x130f17d40_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.5, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x130f17d40_0;
    %assign/vec4/off/d v0x130f18420_0, 4, 5;
    %load/vec4 v0x130f17d40_0;
    %pad/s 2;
    %ix/getv/s 3, v0x130f17d40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f17f20, 0, 4;
    %pushi/vec4 0, 0, 28;
    %ix/getv/s 3, v0x130f17d40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f18340, 0, 4;
    %load/vec4 v0x130f17d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x130f17d40_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x130f18150_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x130f17c90_0;
    %nor/r;
    %store/vec4 v0x130f180b0_0, 0, 1;
    %load/vec4 v0x130f17c90_0;
    %or/r;
    %store/vec4 v0x130f17910_0, 0, 1;
    %load/vec4 v0x130f17910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x130f17580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0x130f177b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x130f17e60_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x130f174d0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x130f174d0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x130f176d0, 5, 6;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x130f177b0_0;
    %load/vec4 v0x130f17e60_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x130f174d0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f176d0, 0, 4;
T_2.11 ;
    %load/vec4 v0x130f17e60_0;
    %store/vec4 v0x130f172c0_0, 0, 2;
    %fork TD_cache_tb.uut.update_lru, S_0x130f17100;
    %join;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x130f180b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x130f181f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x130f17dd0_0, 0, 32;
T_2.14 ;
    %load/vec4 v0x130f17dd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.15, 5;
    %ix/getv/s 4, v0x130f17dd0_0;
    %load/vec4a v0x130f17f20, 4;
    %ix/getv/s 4, v0x130f181f0_0;
    %load/vec4a v0x130f17f20, 4;
    %cmp/u;
    %jmp/0xz  T_2.16, 5;
    %load/vec4 v0x130f17dd0_0;
    %store/vec4 v0x130f181f0_0, 0, 32;
T_2.16 ;
    %load/vec4 v0x130f17dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x130f17dd0_0, 0, 32;
    %jmp T_2.14;
T_2.15 ;
    %load/vec4 v0x130f17580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %load/vec4 v0x130f177b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x130f181f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x130f174d0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 38;
    %add;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x130f174d0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x130f176d0, 5, 6;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v0x130f177b0_0;
    %load/vec4 v0x130f181f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x130f174d0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 38;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f176d0, 0, 4;
T_2.19 ;
    %load/vec4 v0x130f174d0_0;
    %parti/s 28, 4, 4;
    %ix/getv/s 3, v0x130f181f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130f18340, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x130f181f0_0;
    %assign/vec4/off/d v0x130f18420_0, 4, 5;
    %load/vec4 v0x130f181f0_0;
    %pad/s 2;
    %store/vec4 v0x130f172c0_0, 0, 2;
    %fork TD_cache_tb.uut.update_lru, S_0x130f17100;
    %join;
T_2.12 ;
T_2.9 ;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x130f18150_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.20, 4;
    %load/vec4 v0x130f17c90_0;
    %or/r;
    %assign/vec4 v0x130f17910_0, 0;
    %load/vec4 v0x130f17c90_0;
    %nor/r;
    %assign/vec4 v0x130f180b0_0, 0;
    %load/vec4 v0x130f17910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.22, 8;
    %load/vec4 v0x130f17580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.24, 8;
    %pushi/vec4 0, 0, 25;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x130f17860_0, 4, 5;
    %load/vec4 v0x130f17e60_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x130f174d0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x130f176d0, 4;
    %load/vec4 v0x130f174d0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x130f17860_0, 4, 5;
    %jmp T_2.25;
T_2.24 ;
    %load/vec4 v0x130f17e60_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x130f174d0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x130f176d0, 4;
    %assign/vec4 v0x130f17860_0, 0;
T_2.25 ;
    %load/vec4 v0x130f17e60_0;
    %store/vec4 v0x130f172c0_0, 0, 2;
    %fork TD_cache_tb.uut.update_lru, S_0x130f17100;
    %join;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v0x130f180b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.26, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x130f181f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x130f17dd0_0, 0, 32;
T_2.28 ;
    %load/vec4 v0x130f17dd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.29, 5;
    %ix/getv/s 4, v0x130f17dd0_0;
    %load/vec4a v0x130f17f20, 4;
    %ix/getv/s 4, v0x130f181f0_0;
    %load/vec4a v0x130f17f20, 4;
    %cmp/u;
    %jmp/0xz  T_2.30, 5;
    %load/vec4 v0x130f17dd0_0;
    %store/vec4 v0x130f181f0_0, 0, 32;
T_2.30 ;
    %load/vec4 v0x130f17dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x130f17dd0_0, 0, 32;
    %jmp T_2.28;
T_2.29 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x130f17e60_0;
    %assign/vec4/off/d v0x130f18420_0, 4, 5;
T_2.26 ;
T_2.23 ;
T_2.20 ;
T_2.7 ;
T_2.3 ;
    %vpi_call 3 187 "$display", "Printing Cache Contents at Time: %0d", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x130f17d40_0, 0, 32;
T_2.32 ;
    %load/vec4 v0x130f17d40_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.33, 5;
    %vpi_call 3 189 "$display", "Line %0d: Valid = %0b, Tag = %h, Data =", v0x130f17d40_0, &PV<v0x130f18420_0, v0x130f17d40_0, 1>, &A<v0x130f18340, v0x130f17d40_0 > {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x130f17dd0_0, 0, 32;
T_2.34 ;
    %load/vec4 v0x130f17dd0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.35, 5;
    %load/vec4 v0x130f17d40_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x130f17dd0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x130f176d0, 4;
    %vpi_call 3 191 "$write", "%h ", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x130f17dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x130f17dd0_0, 0, 32;
    %jmp T_2.34;
T_2.35 ;
    %vpi_call 3 193 "$display", " " {0 0 0};
    %load/vec4 v0x130f17d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x130f17d40_0, 0, 32;
    %jmp T_2.32;
T_2.33 ;
    %vpi_call 3 195 "$display", "\012" {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x130f04300;
T_3 ;
    %delay 20000, 0;
    %load/vec4 v0x130f18760_0;
    %inv;
    %store/vec4 v0x130f18760_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x130f04300;
T_4 ;
    %vpi_call 2 41 "$display", "\012------Inital values: Resetting cache-----" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x130f18560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130f18760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x130f18c00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x130f18620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x130f18810_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130f18ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130f186b0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130f18560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130f18c00_0, 0, 1;
    %delay 80000, 0;
    %vpi_call 2 57 "$display", "\012------Test Case 1: Write to an address----" {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x130f18620_0, 0, 32;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x130f18810_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130f18ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x130f18560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130f186b0_0, 0, 1;
    %delay 80000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130f18560_0, 0, 1;
    %vpi_call 2 184 "$display", "\012End of Test at time %0d", $time {0 0 0};
    %vpi_call 2 185 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tests/common/cache.tb.v";
    "./src/common/cache/cache.v";
    "./src/common/cache/tag_comparator.v";
    "./src/common/cache/priority_encoder.v";
