

================================================================
== Vitis HLS Report for 'conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3'
================================================================
* Date:           Tue Oct 31 16:54:36 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   194210|   194210|  1.942 ms|  1.942 ms|  194210|  194210|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3  |   194208|   194208|        22|         21|          1|  9248|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 21, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 21, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tx = alloca i32 1"   --->   Operation 25 'alloca' 'tx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ty = alloca i32 1"   --->   Operation 26 'alloca' 'ty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten41 = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%nout = alloca i32 1"   --->   Operation 28 'alloca' 'nout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten76 = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 30 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tmp_5"   --->   Operation 31 'read' 'tmp_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ti_cast13_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %ti_cast13"   --->   Operation 32 'read' 'ti_cast13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%select_ln30_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln30_1"   --->   Operation 33 'read' 'select_ln30_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ti_cast13_cast = zext i4 %ti_cast13_read"   --->   Operation 34 'zext' 'ti_cast13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_15, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_19, void @empty_20, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty_26, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten76"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %nout"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten41"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %ty"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %tx"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.33>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ty_2 = load i5 %ty" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 43 'load' 'ty_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten76_load = load i14 %indvar_flatten76" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 44 'load' 'indvar_flatten76_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i5 %ty_2" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 45 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.76ns)   --->   "%empty = add i8 %zext_ln137, i8 %select_ln30_1_read" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 46 'add' 'empty' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty, i10 0" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 47 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i18 %shl_ln" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 48 'zext' 'zext_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln140_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty, i2 0" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 49 'bitconcatenate' 'shl_ln140_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i10 %shl_ln140_1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 50 'zext' 'zext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.87ns)   --->   "%sub_ln140 = sub i19 %zext_ln140, i19 %zext_ln140_1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 51 'sub' 'sub_ln140' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.83ns)   --->   "%icmp_ln136 = icmp_eq  i14 %indvar_flatten76_load, i14 9248" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 53 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.83ns)   --->   "%add_ln136_1 = add i14 %indvar_flatten76_load, i14 1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 54 'add' 'add_ln136_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %for.inc44.i, void %memset.loop.i26.preheader.exitStub" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 55 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tx_load = load i5 %tx" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 56 'load' 'tx_load' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten41_load = load i10 %indvar_flatten41" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 57 'load' 'indvar_flatten41_load' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%nout_load = load i6 %nout" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 58 'load' 'nout_load' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.78ns)   --->   "%add_ln136 = add i6 %nout_load, i6 1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 59 'add' 'add_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.78ns)   --->   "%icmp_ln137 = icmp_eq  i10 %indvar_flatten41_load, i10 289" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 60 'icmp' 'icmp_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.41ns)   --->   "%select_ln136 = select i1 %icmp_ln137, i5 0, i5 %ty_2" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 61 'select' 'select_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.38ns)   --->   "%select_ln136_1 = select i1 %icmp_ln137, i6 %add_ln136, i6 %nout_load" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 62 'select' 'select_ln136_1' <Predicate = (!icmp_ln136)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i6 %select_ln136_1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 63 'zext' 'zext_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln140_2 = zext i6 %select_ln136_1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 64 'zext' 'zext_ln140_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln136_1, i4 0" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 65 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln140_9 = zext i10 %tmp_6" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 66 'zext' 'zext_ln140_9' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln140_5 = add i11 %zext_ln140_9, i11 %zext_ln140_2" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 67 'add' 'add_ln140_5' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%conv2_biases_addr = getelementptr i32 %conv2_biases, i64 0, i64 %zext_ln136" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 68 'getelementptr' 'conv2_biases_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 69 'load' 'conv2_biases_load' <Predicate = (!icmp_ln136)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i6 %select_ln136_1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 70 'zext' 'zext_ln136_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.49ns)   --->   "%mul_ln136 = mul i24 %zext_ln136_1, i24 260100" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 71 'mul' 'mul_ln136' <Predicate = (!icmp_ln136)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln136_2 = zext i24 %mul_ln136" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 72 'zext' 'zext_ln136_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln140_mid = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %select_ln30_1_read, i10 0" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 73 'bitconcatenate' 'shl_ln140_mid' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i18 %shl_ln140_mid" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 74 'zext' 'zext_ln140_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln140_1_mid = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln30_1_read, i2 0" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 75 'bitconcatenate' 'shl_ln140_1_mid' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln140_5 = zext i10 %shl_ln140_1_mid" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 76 'zext' 'zext_ln140_5' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.87ns)   --->   "%sub_ln140_1 = sub i19 %zext_ln140_3, i19 %zext_ln140_5" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 77 'sub' 'sub_ln140_1' <Predicate = (!icmp_ln136)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln140_4)   --->   "%select_ln136_2 = select i1 %icmp_ln137, i19 %sub_ln140_1, i19 %sub_ln140" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 78 'select' 'select_ln136_2' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln136)   --->   "%xor_ln136 = xor i1 %icmp_ln137, i1 1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 79 'xor' 'xor_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.78ns)   --->   "%icmp_ln138 = icmp_eq  i5 %tx_load, i5 17" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 80 'icmp' 'icmp_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln136 = and i1 %icmp_ln138, i1 %xor_ln136" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 81 'and' 'and_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.78ns)   --->   "%add_ln137 = add i5 %select_ln136, i5 1" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 82 'add' 'add_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln137)   --->   "%or_ln137 = or i1 %and_ln136, i1 %icmp_ln137" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 83 'or' 'or_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln137 = select i1 %or_ln137, i5 0, i5 %tx_load" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 84 'select' 'select_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.41ns)   --->   "%select_ln137_1 = select i1 %and_ln136, i5 %add_ln137, i5 %select_ln136" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 85 'select' 'select_ln137_1' <Predicate = (!icmp_ln136)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln140_10 = zext i5 %select_ln137_1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 86 'zext' 'zext_ln140_10' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln140_6 = add i11 %add_ln140_5, i11 %zext_ln140_10" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 87 'add' 'add_ln140_6' <Predicate = (!icmp_ln136)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln140_11 = zext i11 %add_ln140_6" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 88 'zext' 'zext_ln140_11' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i11 %add_ln140_6" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 89 'trunc' 'trunc_ln140' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln140, i4 0" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 90 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln140_7 = add i14 %p_shl1, i14 %zext_ln140_11" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 91 'add' 'add_ln140_7' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i5 %add_ln137" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 92 'zext' 'zext_ln137_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.76ns)   --->   "%p_mid139 = add i8 %zext_ln137_1, i8 %select_ln30_1_read" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 93 'add' 'p_mid139' <Predicate = (!icmp_ln136)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln140_mid1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %p_mid139, i10 0" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 94 'bitconcatenate' 'shl_ln140_mid1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln140_7 = zext i18 %shl_ln140_mid1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 95 'zext' 'zext_ln140_7' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln140_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_mid139, i2 0" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 96 'bitconcatenate' 'shl_ln140_1_mid1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln140_8 = zext i10 %shl_ln140_1_mid1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 97 'zext' 'zext_ln140_8' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.87ns)   --->   "%sub_ln140_2 = sub i19 %zext_ln140_7, i19 %zext_ln140_8" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 98 'sub' 'sub_ln140_2' <Predicate = (!icmp_ln136)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln140_4)   --->   "%select_ln137_2 = select i1 %and_ln136, i19 %sub_ln140_2, i19 %select_ln136_2" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 99 'select' 'select_ln137_2' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln140_12 = zext i5 %select_ln137" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 100 'zext' 'zext_ln140_12' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln140_8 = add i14 %add_ln140_7, i14 %zext_ln140_12" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 101 'add' 'add_ln140_8' <Predicate = (!icmp_ln136)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln140_13 = zext i14 %add_ln140_8" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 102 'zext' 'zext_ln140_13' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr = getelementptr i32 %output_fm_buffer, i64 0, i64 %zext_ln140_13" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 103 'getelementptr' 'output_fm_buffer_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (1.23ns)   --->   "%output_fm_buffer_load = load i14 %output_fm_buffer_addr" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 104 'load' 'output_fm_buffer_load' <Predicate = (!icmp_ln136)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_2 : Operation 105 [1/1] (0.78ns)   --->   "%add_ln140 = add i5 %ti_cast13_cast, i5 %select_ln137" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 105 'add' 'add_ln140' <Predicate = (!icmp_ln136)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln140_4 = zext i5 %add_ln140" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 106 'zext' 'zext_ln140_4' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.76ns)   --->   "%add_ln140_1 = add i8 %zext_ln140_4, i8 %tmp_5_read" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 107 'add' 'add_ln140_1' <Predicate = (!icmp_ln136)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln140_4)   --->   "%shl_ln140_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln140_1, i2 0" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 108 'bitconcatenate' 'shl_ln140_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln140_4)   --->   "%zext_ln140_6 = zext i10 %shl_ln140_2" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 109 'zext' 'zext_ln140_6' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln140_2 = add i64 %zext_ln136_2, i64 %output_ftmap_read" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 110 'add' 'add_ln140_2' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 111 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln140_4 = add i19 %select_ln137_2, i19 %zext_ln140_6" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 111 'add' 'add_ln140_4' <Predicate = (!icmp_ln136)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln140_1 = sext i19 %add_ln140_4" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 112 'sext' 'sext_ln140_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln140_3 = add i64 %sext_ln140_1, i64 %add_ln140_2" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 113 'add' 'add_ln140_3' <Predicate = (!icmp_ln136)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln140_3, i32 2, i32 63" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 114 'partselect' 'trunc_ln' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i62 %trunc_ln" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 115 'sext' 'sext_ln140' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln140" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 116 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.78ns)   --->   "%add_ln137_1 = add i10 %indvar_flatten41_load, i10 1" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 117 'add' 'add_ln137_1' <Predicate = (!icmp_ln136)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.40ns)   --->   "%select_ln137_3 = select i1 %icmp_ln137, i10 1, i10 %add_ln137_1" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 118 'select' 'select_ln137_3' <Predicate = (!icmp_ln136)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.42ns)   --->   "%store_ln138 = store i14 %add_ln136_1, i14 %indvar_flatten76" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 119 'store' 'store_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.42>
ST_2 : Operation 120 [1/1] (0.42ns)   --->   "%store_ln138 = store i6 %select_ln136_1, i6 %nout" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 120 'store' 'store_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.42>
ST_2 : Operation 121 [1/1] (0.42ns)   --->   "%store_ln138 = store i10 %select_ln137_3, i10 %indvar_flatten41" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 121 'store' 'store_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.42>
ST_2 : Operation 122 [1/1] (0.42ns)   --->   "%store_ln138 = store i5 %select_ln137_1, i5 %ty" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 122 'store' 'store_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.42>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 170 'ret' 'ret_ln0' <Predicate = (icmp_ln136)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 123 [1/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 123 'load' 'conv2_biases_load' <Predicate = (!icmp_ln136)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 124 [1/2] (1.23ns)   --->   "%output_fm_buffer_load = load i14 %output_fm_buffer_addr" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 124 'load' 'output_fm_buffer_load' <Predicate = (!icmp_ln136)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_3 : Operation 125 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 125 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln136 = bitcast i32 %conv2_biases_load" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 126 'bitcast' 'bitcast_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_4 : [1/1] (1.31ns)   --->   Input mux for Operation 127 '%add_i = fadd i32 %output_fm_buffer_load, i32 %bitcast_ln136'
ST_4 : Operation 127 [4/4] (5.11ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load, i32 %bitcast_ln136" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 127 'fadd' 'add_i' <Predicate = (!icmp_ln136)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 128 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 129 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load, i32 %bitcast_ln136" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 129 'fadd' 'add_i' <Predicate = (!icmp_ln136)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 130 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 131 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load, i32 %bitcast_ln136" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 131 'fadd' 'add_i' <Predicate = (!icmp_ln136)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 132 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 133 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load, i32 %bitcast_ln136" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 133 'fadd' 'add_i' <Predicate = (!icmp_ln136)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 134 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 135 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 135 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 136 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 136 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 137 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 137 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 138 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 138 'read' 'gmem_addr_read' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln140 = bitcast i32 %gmem_addr_read" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 139 'bitcast' 'bitcast_ln140' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_12 : [1/1] (1.31ns)   --->   Input mux for Operation 140 '%add23_i = fadd i32 %bitcast_ln140, i32 %add_i'
ST_12 : Operation 140 [4/4] (5.11ns)   --->   "%add23_i = fadd i32 %bitcast_ln140, i32 %add_i" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 140 'fadd' 'add23_i' <Predicate = (!icmp_ln136)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 141 [3/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln140, i32 %add_i" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 141 'fadd' 'add23_i' <Predicate = (!icmp_ln136)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 142 [2/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln140, i32 %add_i" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 142 'fadd' 'add23_i' <Predicate = (!icmp_ln136)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 143 [1/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln140, i32 %add_i" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 143 'fadd' 'add23_i' <Predicate = (!icmp_ln136)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.78>
ST_16 : [1/1] (0.42ns)   --->   Input mux for Operation 144 '%tmp_4 = fcmp_olt  i32 %add23_i, i32 0'
ST_16 : Operation 144 [2/2] (2.35ns)   --->   "%tmp_4 = fcmp_olt  i32 %add23_i, i32 0" [src/conv2.cpp:141->src/conv2.cpp:79]   --->   Operation 144 'fcmp' 'tmp_4' <Predicate = (!icmp_ln136)> <Delay = 2.35> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln140_1 = bitcast i32 %add23_i" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 145 'bitcast' 'bitcast_ln140_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln140_1, i32 23, i32 30" [src/conv2.cpp:141->src/conv2.cpp:79]   --->   Operation 146 'partselect' 'tmp_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i32 %bitcast_ln140_1" [src/conv2.cpp:141->src/conv2.cpp:79]   --->   Operation 147 'trunc' 'trunc_ln141' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_17 : Operation 148 [1/1] (0.76ns)   --->   "%icmp_ln141 = icmp_ne  i8 %tmp_3, i8 255" [src/conv2.cpp:141->src/conv2.cpp:79]   --->   Operation 148 'icmp' 'icmp_ln141' <Predicate = (!icmp_ln136)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 149 [1/1] (0.92ns)   --->   "%icmp_ln141_1 = icmp_eq  i23 %trunc_ln141, i23 0" [src/conv2.cpp:141->src/conv2.cpp:79]   --->   Operation 149 'icmp' 'icmp_ln141_1' <Predicate = (!icmp_ln136)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln141)   --->   "%or_ln141 = or i1 %icmp_ln141_1, i1 %icmp_ln141" [src/conv2.cpp:141->src/conv2.cpp:79]   --->   Operation 150 'or' 'or_ln141' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 151 [1/2] (2.78ns)   --->   "%tmp_4 = fcmp_olt  i32 %add23_i, i32 0" [src/conv2.cpp:141->src/conv2.cpp:79]   --->   Operation 151 'fcmp' 'tmp_4' <Predicate = (!icmp_ln136)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln141)   --->   "%and_ln141 = and i1 %or_ln141, i1 %tmp_4" [src/conv2.cpp:141->src/conv2.cpp:79]   --->   Operation 152 'and' 'and_ln141' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 153 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln141 = select i1 %and_ln141, i32 0, i32 %bitcast_ln140_1" [src/conv2.cpp:141->src/conv2.cpp:79]   --->   Operation 153 'select' 'select_ln141' <Predicate = (!icmp_ln136)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 154 [1/1] (7.30ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 154 'writereq' 'gmem_addr_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 155 [1/1] (7.30ns)   --->   "%write_ln140 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %select_ln141, i4 15" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 155 'write' 'write_ln140' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 156 [5/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 156 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 157 [4/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 157 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 158 [3/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 158 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 159 [2/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 159 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 160 [1/1] (0.78ns)   --->   "%add_ln138 = add i5 %select_ln137, i5 1" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 160 'add' 'add_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 161 [1/1] (0.42ns)   --->   "%store_ln138 = store i5 %add_ln138, i5 %tx" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 161 'store' 'store_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.42>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3_str"   --->   Operation 162 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9248, i64 9248, i64 9248"   --->   Operation 163 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 164 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_137_2_VITIS_LOOP_138_3_str"   --->   Operation 165 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 166 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 167 'specloopname' 'specloopname_ln138' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 168 [1/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 168 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln138 = br void %for.body8.i" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 169 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln30_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ti_cast13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_fm_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tx                    (alloca           ) [ 011111111111111111111110]
ty                    (alloca           ) [ 011000000000000000000000]
indvar_flatten41      (alloca           ) [ 011000000000000000000000]
nout                  (alloca           ) [ 011000000000000000000000]
indvar_flatten76      (alloca           ) [ 011000000000000000000000]
output_ftmap_read     (read             ) [ 001000000000000000000000]
tmp_5_read            (read             ) [ 001000000000000000000000]
ti_cast13_read        (read             ) [ 000000000000000000000000]
select_ln30_1_read    (read             ) [ 001000000000000000000000]
ti_cast13_cast        (zext             ) [ 001000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000000]
ty_2                  (load             ) [ 000000000000000000000000]
indvar_flatten76_load (load             ) [ 000000000000000000000000]
zext_ln137            (zext             ) [ 000000000000000000000000]
empty                 (add              ) [ 000000000000000000000000]
shl_ln                (bitconcatenate   ) [ 000000000000000000000000]
zext_ln140            (zext             ) [ 000000000000000000000000]
shl_ln140_1           (bitconcatenate   ) [ 000000000000000000000000]
zext_ln140_1          (zext             ) [ 000000000000000000000000]
sub_ln140             (sub              ) [ 000000000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000000000000000]
icmp_ln136            (icmp             ) [ 011111111111111111111110]
add_ln136_1           (add              ) [ 000000000000000000000000]
br_ln136              (br               ) [ 000000000000000000000000]
tx_load               (load             ) [ 000000000000000000000000]
indvar_flatten41_load (load             ) [ 000000000000000000000000]
nout_load             (load             ) [ 000000000000000000000000]
add_ln136             (add              ) [ 000000000000000000000000]
icmp_ln137            (icmp             ) [ 000000000000000000000000]
select_ln136          (select           ) [ 000000000000000000000000]
select_ln136_1        (select           ) [ 000000000000000000000000]
zext_ln136            (zext             ) [ 000000000000000000000000]
zext_ln140_2          (zext             ) [ 000000000000000000000000]
tmp_6                 (bitconcatenate   ) [ 000000000000000000000000]
zext_ln140_9          (zext             ) [ 000000000000000000000000]
add_ln140_5           (add              ) [ 000000000000000000000000]
conv2_biases_addr     (getelementptr    ) [ 000100000000000000000000]
zext_ln136_1          (zext             ) [ 000000000000000000000000]
mul_ln136             (mul              ) [ 000000000000000000000000]
zext_ln136_2          (zext             ) [ 000000000000000000000000]
shl_ln140_mid         (bitconcatenate   ) [ 000000000000000000000000]
zext_ln140_3          (zext             ) [ 000000000000000000000000]
shl_ln140_1_mid       (bitconcatenate   ) [ 000000000000000000000000]
zext_ln140_5          (zext             ) [ 000000000000000000000000]
sub_ln140_1           (sub              ) [ 000000000000000000000000]
select_ln136_2        (select           ) [ 000000000000000000000000]
xor_ln136             (xor              ) [ 000000000000000000000000]
icmp_ln138            (icmp             ) [ 000000000000000000000000]
and_ln136             (and              ) [ 000000000000000000000000]
add_ln137             (add              ) [ 000000000000000000000000]
or_ln137              (or               ) [ 000000000000000000000000]
select_ln137          (select           ) [ 010111111111111111111110]
select_ln137_1        (select           ) [ 000000000000000000000000]
zext_ln140_10         (zext             ) [ 000000000000000000000000]
add_ln140_6           (add              ) [ 000000000000000000000000]
zext_ln140_11         (zext             ) [ 000000000000000000000000]
trunc_ln140           (trunc            ) [ 000000000000000000000000]
p_shl1                (bitconcatenate   ) [ 000000000000000000000000]
add_ln140_7           (add              ) [ 000000000000000000000000]
zext_ln137_1          (zext             ) [ 000000000000000000000000]
p_mid139              (add              ) [ 000000000000000000000000]
shl_ln140_mid1        (bitconcatenate   ) [ 000000000000000000000000]
zext_ln140_7          (zext             ) [ 000000000000000000000000]
shl_ln140_1_mid1      (bitconcatenate   ) [ 000000000000000000000000]
zext_ln140_8          (zext             ) [ 000000000000000000000000]
sub_ln140_2           (sub              ) [ 000000000000000000000000]
select_ln137_2        (select           ) [ 000000000000000000000000]
zext_ln140_12         (zext             ) [ 000000000000000000000000]
add_ln140_8           (add              ) [ 000000000000000000000000]
zext_ln140_13         (zext             ) [ 000000000000000000000000]
output_fm_buffer_addr (getelementptr    ) [ 000100000000000000000000]
add_ln140             (add              ) [ 000000000000000000000000]
zext_ln140_4          (zext             ) [ 000000000000000000000000]
add_ln140_1           (add              ) [ 000000000000000000000000]
shl_ln140_2           (bitconcatenate   ) [ 000000000000000000000000]
zext_ln140_6          (zext             ) [ 000000000000000000000000]
add_ln140_2           (add              ) [ 000000000000000000000000]
add_ln140_4           (add              ) [ 000000000000000000000000]
sext_ln140_1          (sext             ) [ 000000000000000000000000]
add_ln140_3           (add              ) [ 000000000000000000000000]
trunc_ln              (partselect       ) [ 000000000000000000000000]
sext_ln140            (sext             ) [ 000000000000000000000000]
gmem_addr             (getelementptr    ) [ 011111111111111111111111]
add_ln137_1           (add              ) [ 000000000000000000000000]
select_ln137_3        (select           ) [ 000000000000000000000000]
store_ln138           (store            ) [ 000000000000000000000000]
store_ln138           (store            ) [ 000000000000000000000000]
store_ln138           (store            ) [ 000000000000000000000000]
store_ln138           (store            ) [ 000000000000000000000000]
conv2_biases_load     (load             ) [ 000010000000000000000000]
output_fm_buffer_load (load             ) [ 000011110000000000000000]
bitcast_ln136         (bitcast          ) [ 000001110000000000000000]
add_i                 (fadd             ) [ 000000001111111100000000]
gmem_load_req         (readreq          ) [ 000000000000000000000000]
gmem_addr_read        (read             ) [ 000000000000100000000000]
bitcast_ln140         (bitcast          ) [ 000000000000011100000000]
add23_i               (fadd             ) [ 000000000000000011000000]
bitcast_ln140_1       (bitcast          ) [ 000000000000000000000000]
tmp_3                 (partselect       ) [ 000000000000000000000000]
trunc_ln141           (trunc            ) [ 000000000000000000000000]
icmp_ln141            (icmp             ) [ 000000000000000000000000]
icmp_ln141_1          (icmp             ) [ 000000000000000000000000]
or_ln141              (or               ) [ 000000000000000000000000]
tmp_4                 (fcmp             ) [ 000000000000000000000000]
and_ln141             (and              ) [ 000000000000000000000000]
select_ln141          (select           ) [ 000000000000000000100000]
gmem_addr_req         (writereq         ) [ 000000000000000000000000]
write_ln140           (write            ) [ 000000000000000000000000]
add_ln138             (add              ) [ 000000000000000000000000]
store_ln138           (store            ) [ 000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000000000000000000]
specloopname_ln138    (specloopname     ) [ 000000000000000000000000]
gmem_addr_resp        (writeresp        ) [ 000000000000000000000000]
br_ln138              (br               ) [ 000000000000000000000000]
ret_ln0               (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln30_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln30_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv2_biases">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ti_cast13">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ti_cast13"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_ftmap">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gmem">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_fm_buffer">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_137_2_VITIS_LOOP_138_3_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="tx_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tx/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="ty_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ty/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten41_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten41/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="nout_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nout/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="indvar_flatten76_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten76/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="output_ftmap_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_5_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_5_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="ti_cast13_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="4" slack="0"/>
<pin id="163" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ti_cast13_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="select_ln30_1_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln30_1_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_writeresp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="1"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_req/3 gmem_addr_req/17 gmem_addr_resp/19 "/>
</bind>
</comp>

<comp id="179" class="1004" name="gmem_addr_read_read_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="9"/>
<pin id="182" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/11 "/>
</bind>
</comp>

<comp id="185" class="1004" name="write_ln140_write_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="16"/>
<pin id="188" dir="0" index="2" bw="32" slack="1"/>
<pin id="189" dir="0" index="3" bw="1" slack="0"/>
<pin id="190" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln140/18 "/>
</bind>
</comp>

<comp id="194" class="1004" name="conv2_biases_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="6" slack="0"/>
<pin id="198" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_biases_addr/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_biases_load/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="output_fm_buffer_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="14" slack="0"/>
<pin id="211" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_addr/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="14" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_fm_buffer_load/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i/4 add23_i/12 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/16 "/>
</bind>
</comp>

<comp id="229" class="1005" name="reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i add23_i "/>
</bind>
</comp>

<comp id="235" class="1004" name="ti_cast13_cast_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ti_cast13_cast/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln0_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="14" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln0_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="6" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln0_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="10" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln0_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="5" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln0_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="5" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="ty_2_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="1"/>
<pin id="266" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ty_2/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="indvar_flatten76_load_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="14" slack="1"/>
<pin id="269" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten76_load/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln137_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="empty_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="1"/>
<pin id="277" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="shl_ln_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="18" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln140_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="18" slack="0"/>
<pin id="289" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="shl_ln140_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="0"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln140_1/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln140_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="10" slack="0"/>
<pin id="301" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_1/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="sub_ln140_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="18" slack="0"/>
<pin id="305" dir="0" index="1" bw="10" slack="0"/>
<pin id="306" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln140/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln136_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="14" slack="0"/>
<pin id="311" dir="0" index="1" bw="14" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln136_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="14" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136_1/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tx_load_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="1"/>
<pin id="323" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tx_load/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="indvar_flatten41_load_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="1"/>
<pin id="326" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten41_load/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="nout_load_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="1"/>
<pin id="329" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nout_load/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln136_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln137_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="0"/>
<pin id="338" dir="0" index="1" bw="10" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln137/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="select_ln136_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="5" slack="0"/>
<pin id="346" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln136/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="select_ln136_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="6" slack="0"/>
<pin id="353" dir="0" index="2" bw="6" slack="0"/>
<pin id="354" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln136_1/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln136_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln140_2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="6" slack="0"/>
<pin id="365" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_2/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_6_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="10" slack="0"/>
<pin id="369" dir="0" index="1" bw="6" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln140_9_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="0"/>
<pin id="377" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_9/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln140_5_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="10" slack="0"/>
<pin id="381" dir="0" index="1" bw="6" slack="0"/>
<pin id="382" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_5/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln136_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="0"/>
<pin id="387" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136_1/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="mul_ln136_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="0"/>
<pin id="391" dir="0" index="1" bw="19" slack="0"/>
<pin id="392" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln136/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln136_2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="24" slack="0"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136_2/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="shl_ln140_mid_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="18" slack="0"/>
<pin id="401" dir="0" index="1" bw="8" slack="1"/>
<pin id="402" dir="0" index="2" bw="1" slack="0"/>
<pin id="403" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln140_mid/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln140_3_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="18" slack="0"/>
<pin id="408" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_3/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="shl_ln140_1_mid_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="10" slack="0"/>
<pin id="412" dir="0" index="1" bw="8" slack="1"/>
<pin id="413" dir="0" index="2" bw="1" slack="0"/>
<pin id="414" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln140_1_mid/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln140_5_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="10" slack="0"/>
<pin id="419" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_5/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sub_ln140_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="18" slack="0"/>
<pin id="423" dir="0" index="1" bw="10" slack="0"/>
<pin id="424" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln140_1/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="select_ln136_2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="19" slack="0"/>
<pin id="430" dir="0" index="2" bw="19" slack="0"/>
<pin id="431" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln136_2/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="xor_ln136_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln136/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln138_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="0"/>
<pin id="443" dir="0" index="1" bw="5" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="and_ln136_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln137_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="or_ln137_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln137/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="select_ln137_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="0" index="2" bw="5" slack="0"/>
<pin id="469" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln137/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="select_ln137_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="5" slack="0"/>
<pin id="476" dir="0" index="2" bw="5" slack="0"/>
<pin id="477" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln137_1/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln140_10_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="0"/>
<pin id="483" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_10/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln140_6_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="11" slack="0"/>
<pin id="487" dir="0" index="1" bw="5" slack="0"/>
<pin id="488" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_6/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln140_11_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="11" slack="0"/>
<pin id="493" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_11/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="trunc_ln140_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="11" slack="0"/>
<pin id="497" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="p_shl1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="14" slack="0"/>
<pin id="501" dir="0" index="1" bw="10" slack="0"/>
<pin id="502" dir="0" index="2" bw="1" slack="0"/>
<pin id="503" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln140_7_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="14" slack="0"/>
<pin id="509" dir="0" index="1" bw="11" slack="0"/>
<pin id="510" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_7/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln137_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="5" slack="0"/>
<pin id="515" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_1/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="p_mid139_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="5" slack="0"/>
<pin id="519" dir="0" index="1" bw="8" slack="1"/>
<pin id="520" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid139/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="shl_ln140_mid1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="18" slack="0"/>
<pin id="524" dir="0" index="1" bw="8" slack="0"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln140_mid1/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln140_7_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="18" slack="0"/>
<pin id="532" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_7/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="shl_ln140_1_mid1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="10" slack="0"/>
<pin id="536" dir="0" index="1" bw="8" slack="0"/>
<pin id="537" dir="0" index="2" bw="1" slack="0"/>
<pin id="538" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln140_1_mid1/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="zext_ln140_8_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="10" slack="0"/>
<pin id="544" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_8/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="sub_ln140_2_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="18" slack="0"/>
<pin id="548" dir="0" index="1" bw="10" slack="0"/>
<pin id="549" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln140_2/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="select_ln137_2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="19" slack="0"/>
<pin id="555" dir="0" index="2" bw="19" slack="0"/>
<pin id="556" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln137_2/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln140_12_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="5" slack="0"/>
<pin id="562" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_12/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln140_8_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="14" slack="0"/>
<pin id="566" dir="0" index="1" bw="5" slack="0"/>
<pin id="567" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_8/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln140_13_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="14" slack="0"/>
<pin id="572" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_13/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln140_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="4" slack="1"/>
<pin id="577" dir="0" index="1" bw="5" slack="0"/>
<pin id="578" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln140_4_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="5" slack="0"/>
<pin id="582" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_4/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="add_ln140_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="5" slack="0"/>
<pin id="586" dir="0" index="1" bw="8" slack="1"/>
<pin id="587" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_1/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="shl_ln140_2_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="10" slack="0"/>
<pin id="591" dir="0" index="1" bw="8" slack="0"/>
<pin id="592" dir="0" index="2" bw="1" slack="0"/>
<pin id="593" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln140_2/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln140_6_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="10" slack="0"/>
<pin id="599" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_6/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln140_2_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="24" slack="0"/>
<pin id="603" dir="0" index="1" bw="64" slack="1"/>
<pin id="604" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_2/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln140_4_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="19" slack="0"/>
<pin id="608" dir="0" index="1" bw="10" slack="0"/>
<pin id="609" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_4/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="sext_ln140_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="19" slack="0"/>
<pin id="614" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln140_1/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="add_ln140_3_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="19" slack="0"/>
<pin id="618" dir="0" index="1" bw="64" slack="0"/>
<pin id="619" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_3/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="trunc_ln_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="62" slack="0"/>
<pin id="624" dir="0" index="1" bw="64" slack="0"/>
<pin id="625" dir="0" index="2" bw="3" slack="0"/>
<pin id="626" dir="0" index="3" bw="7" slack="0"/>
<pin id="627" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="sext_ln140_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="62" slack="0"/>
<pin id="634" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln140/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="gmem_addr_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="0" index="1" bw="62" slack="0"/>
<pin id="639" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="add_ln137_1_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="10" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_1/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="select_ln137_3_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="0" index="2" bw="10" slack="0"/>
<pin id="652" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln137_3/2 "/>
</bind>
</comp>

<comp id="656" class="1004" name="store_ln138_store_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="14" slack="0"/>
<pin id="658" dir="0" index="1" bw="14" slack="1"/>
<pin id="659" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="store_ln138_store_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="6" slack="0"/>
<pin id="663" dir="0" index="1" bw="6" slack="1"/>
<pin id="664" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/2 "/>
</bind>
</comp>

<comp id="666" class="1004" name="store_ln138_store_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="10" slack="0"/>
<pin id="668" dir="0" index="1" bw="10" slack="1"/>
<pin id="669" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/2 "/>
</bind>
</comp>

<comp id="671" class="1004" name="store_ln138_store_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="5" slack="0"/>
<pin id="673" dir="0" index="1" bw="5" slack="1"/>
<pin id="674" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="bitcast_ln136_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="1"/>
<pin id="678" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="bitcast_ln140_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="1"/>
<pin id="682" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln140/12 "/>
</bind>
</comp>

<comp id="684" class="1004" name="bitcast_ln140_1_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="2"/>
<pin id="686" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln140_1/17 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_3_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="0"/>
<pin id="690" dir="0" index="1" bw="32" slack="0"/>
<pin id="691" dir="0" index="2" bw="6" slack="0"/>
<pin id="692" dir="0" index="3" bw="6" slack="0"/>
<pin id="693" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/17 "/>
</bind>
</comp>

<comp id="698" class="1004" name="trunc_ln141_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="0"/>
<pin id="700" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln141/17 "/>
</bind>
</comp>

<comp id="702" class="1004" name="icmp_ln141_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/17 "/>
</bind>
</comp>

<comp id="708" class="1004" name="icmp_ln141_1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="23" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141_1/17 "/>
</bind>
</comp>

<comp id="714" class="1004" name="or_ln141_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln141/17 "/>
</bind>
</comp>

<comp id="720" class="1004" name="and_ln141_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln141/17 "/>
</bind>
</comp>

<comp id="726" class="1004" name="select_ln141_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="0" index="2" bw="32" slack="0"/>
<pin id="730" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln141/17 "/>
</bind>
</comp>

<comp id="734" class="1004" name="add_ln138_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="5" slack="20"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138/22 "/>
</bind>
</comp>

<comp id="739" class="1004" name="store_ln138_store_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="5" slack="0"/>
<pin id="741" dir="0" index="1" bw="5" slack="21"/>
<pin id="742" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/22 "/>
</bind>
</comp>

<comp id="744" class="1005" name="tx_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="5" slack="0"/>
<pin id="746" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tx "/>
</bind>
</comp>

<comp id="751" class="1005" name="ty_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="5" slack="0"/>
<pin id="753" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ty "/>
</bind>
</comp>

<comp id="758" class="1005" name="indvar_flatten41_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="10" slack="0"/>
<pin id="760" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten41 "/>
</bind>
</comp>

<comp id="765" class="1005" name="nout_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="6" slack="0"/>
<pin id="767" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="nout "/>
</bind>
</comp>

<comp id="772" class="1005" name="indvar_flatten76_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="14" slack="0"/>
<pin id="774" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten76 "/>
</bind>
</comp>

<comp id="779" class="1005" name="output_ftmap_read_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="64" slack="1"/>
<pin id="781" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="784" class="1005" name="tmp_5_read_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="8" slack="1"/>
<pin id="786" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_read "/>
</bind>
</comp>

<comp id="789" class="1005" name="select_ln30_1_read_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="8" slack="1"/>
<pin id="791" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln30_1_read "/>
</bind>
</comp>

<comp id="797" class="1005" name="ti_cast13_cast_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="5" slack="1"/>
<pin id="799" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ti_cast13_cast "/>
</bind>
</comp>

<comp id="802" class="1005" name="icmp_ln136_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="1"/>
<pin id="804" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln136 "/>
</bind>
</comp>

<comp id="806" class="1005" name="conv2_biases_addr_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="5" slack="1"/>
<pin id="808" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv2_biases_addr "/>
</bind>
</comp>

<comp id="811" class="1005" name="select_ln137_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="5" slack="20"/>
<pin id="813" dir="1" index="1" bw="5" slack="20"/>
</pin_list>
<bind>
<opset="select_ln137 "/>
</bind>
</comp>

<comp id="816" class="1005" name="output_fm_buffer_addr_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="14" slack="1"/>
<pin id="818" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_addr "/>
</bind>
</comp>

<comp id="821" class="1005" name="gmem_addr_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="1"/>
<pin id="823" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="828" class="1005" name="conv2_biases_load_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="1"/>
<pin id="830" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv2_biases_load "/>
</bind>
</comp>

<comp id="833" class="1005" name="output_fm_buffer_load_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="1"/>
<pin id="835" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_load "/>
</bind>
</comp>

<comp id="838" class="1005" name="bitcast_ln136_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="1"/>
<pin id="840" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln136 "/>
</bind>
</comp>

<comp id="843" class="1005" name="gmem_addr_read_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="1"/>
<pin id="845" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="848" class="1005" name="bitcast_ln140_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="1"/>
<pin id="850" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln140 "/>
</bind>
</comp>

<comp id="853" class="1005" name="select_ln141_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="1"/>
<pin id="855" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln141 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="14" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="92" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="94" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="108" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="191"><net_src comp="110" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="112" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="193"><net_src comp="114" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="72" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="12" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="72" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="207" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="228"><net_src comp="96" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="220" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="238"><net_src comp="160" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="42" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="44" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="46" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="48" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="48" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="273"><net_src comp="264" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="50" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="274" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="46" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="279" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="52" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="274" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="54" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="302"><net_src comp="291" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="287" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="299" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="267" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="60" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="267" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="62" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="334"><net_src comp="327" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="64" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="324" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="66" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="48" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="264" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="355"><net_src comp="336" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="330" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="327" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="361"><net_src comp="350" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="366"><net_src comp="350" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="68" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="350" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="70" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="378"><net_src comp="367" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="363" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="350" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="385" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="74" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="50" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="46" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="409"><net_src comp="399" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="52" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="54" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="420"><net_src comp="410" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="406" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="417" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="432"><net_src comp="336" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="421" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="303" pin="2"/><net_sink comp="427" pin=2"/></net>

<net id="439"><net_src comp="336" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="76" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="321" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="78" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="435" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="342" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="80" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="447" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="336" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="470"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="48" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="321" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="478"><net_src comp="447" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="453" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="342" pin="3"/><net_sink comp="473" pin=2"/></net>

<net id="484"><net_src comp="473" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="379" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="481" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="485" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="504"><net_src comp="82" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="70" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="511"><net_src comp="499" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="491" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="453" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="513" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="527"><net_src comp="50" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="517" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="46" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="533"><net_src comp="522" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="539"><net_src comp="52" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="517" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="54" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="545"><net_src comp="534" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="530" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="542" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="447" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="546" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="427" pin="3"/><net_sink comp="552" pin=2"/></net>

<net id="563"><net_src comp="465" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="507" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="560" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="579"><net_src comp="465" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="583"><net_src comp="575" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="580" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="594"><net_src comp="52" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="584" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="54" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="600"><net_src comp="589" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="395" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="610"><net_src comp="552" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="597" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="606" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="612" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="601" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="628"><net_src comp="84" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="616" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="630"><net_src comp="86" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="631"><net_src comp="88" pin="0"/><net_sink comp="622" pin=3"/></net>

<net id="635"><net_src comp="622" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="10" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="632" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="324" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="90" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="653"><net_src comp="336" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="90" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="642" pin="2"/><net_sink comp="648" pin=2"/></net>

<net id="660"><net_src comp="315" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="665"><net_src comp="350" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="670"><net_src comp="648" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="675"><net_src comp="473" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="679"><net_src comp="676" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="683"><net_src comp="680" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="687"><net_src comp="229" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="694"><net_src comp="98" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="684" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="696"><net_src comp="100" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="697"><net_src comp="102" pin="0"/><net_sink comp="688" pin=3"/></net>

<net id="701"><net_src comp="684" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="706"><net_src comp="688" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="104" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="698" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="106" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="708" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="702" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="714" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="224" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="731"><net_src comp="720" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="26" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="684" pin="1"/><net_sink comp="726" pin=2"/></net>

<net id="738"><net_src comp="80" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="743"><net_src comp="734" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="128" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="750"><net_src comp="744" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="754"><net_src comp="132" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="757"><net_src comp="751" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="761"><net_src comp="136" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="764"><net_src comp="758" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="768"><net_src comp="140" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="771"><net_src comp="765" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="775"><net_src comp="144" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="778"><net_src comp="772" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="782"><net_src comp="148" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="787"><net_src comp="154" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="792"><net_src comp="166" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="795"><net_src comp="789" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="796"><net_src comp="789" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="800"><net_src comp="235" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="805"><net_src comp="309" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="809"><net_src comp="194" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="814"><net_src comp="465" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="819"><net_src comp="207" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="824"><net_src comp="636" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="827"><net_src comp="821" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="831"><net_src comp="201" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="836"><net_src comp="214" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="841"><net_src comp="676" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="846"><net_src comp="179" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="851"><net_src comp="680" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="856"><net_src comp="726" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="185" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {17 18 19 20 21 22 23 }
 - Input state : 
	Port: conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3 : select_ln30_1 | {1 }
	Port: conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3 : conv2_biases | {2 3 }
	Port: conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3 : ti_cast13 | {1 }
	Port: conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3 : tmp_5 | {1 }
	Port: conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3 : output_ftmap | {1 }
	Port: conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3 : gmem | {3 4 5 6 7 8 9 10 11 }
	Port: conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3 : output_fm_buffer | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		zext_ln137 : 1
		empty : 2
		shl_ln : 3
		zext_ln140 : 4
		shl_ln140_1 : 3
		zext_ln140_1 : 4
		sub_ln140 : 5
		icmp_ln136 : 1
		add_ln136_1 : 1
		br_ln136 : 2
		add_ln136 : 1
		icmp_ln137 : 1
		select_ln136 : 2
		select_ln136_1 : 2
		zext_ln136 : 3
		zext_ln140_2 : 3
		tmp_6 : 3
		zext_ln140_9 : 4
		add_ln140_5 : 5
		conv2_biases_addr : 4
		conv2_biases_load : 5
		zext_ln136_1 : 3
		mul_ln136 : 4
		zext_ln136_2 : 5
		zext_ln140_3 : 1
		zext_ln140_5 : 1
		sub_ln140_1 : 2
		select_ln136_2 : 6
		xor_ln136 : 2
		icmp_ln138 : 1
		and_ln136 : 2
		add_ln137 : 3
		or_ln137 : 2
		select_ln137 : 2
		select_ln137_1 : 2
		zext_ln140_10 : 3
		add_ln140_6 : 6
		zext_ln140_11 : 7
		trunc_ln140 : 7
		p_shl1 : 8
		add_ln140_7 : 9
		zext_ln137_1 : 4
		p_mid139 : 5
		shl_ln140_mid1 : 6
		zext_ln140_7 : 7
		shl_ln140_1_mid1 : 6
		zext_ln140_8 : 7
		sub_ln140_2 : 8
		select_ln137_2 : 9
		zext_ln140_12 : 3
		add_ln140_8 : 10
		zext_ln140_13 : 11
		output_fm_buffer_addr : 12
		output_fm_buffer_load : 13
		add_ln140 : 3
		zext_ln140_4 : 4
		add_ln140_1 : 5
		shl_ln140_2 : 6
		zext_ln140_6 : 7
		add_ln140_2 : 6
		add_ln140_4 : 8
		sext_ln140_1 : 9
		add_ln140_3 : 10
		trunc_ln : 11
		sext_ln140 : 12
		gmem_addr : 13
		add_ln137_1 : 1
		select_ln137_3 : 2
		store_ln138 : 2
		store_ln138 : 3
		store_ln138 : 3
		store_ln138 : 3
	State 3
	State 4
		add_i : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		add23_i : 1
	State 13
	State 14
	State 15
	State 16
	State 17
		tmp_3 : 1
		trunc_ln141 : 1
		icmp_ln141 : 2
		icmp_ln141_1 : 2
		or_ln141 : 3
		and_ln141 : 3
		select_ln141 : 3
	State 18
	State 19
	State 20
	State 21
	State 22
		store_ln138 : 1
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_220           |    2    |   227   |   214   |
|----------|--------------------------------|---------|---------|---------|
|          |          empty_fu_274          |    0    |    0    |    15   |
|          |       add_ln136_1_fu_315       |    0    |    0    |    21   |
|          |        add_ln136_fu_330        |    0    |    0    |    13   |
|          |       add_ln140_5_fu_379       |    0    |    0    |    18   |
|          |        add_ln137_fu_453        |    0    |    0    |    12   |
|          |       add_ln140_6_fu_485       |    0    |    0    |    17   |
|          |       add_ln140_7_fu_507       |    0    |    0    |    16   |
|    add   |         p_mid139_fu_517        |    0    |    0    |    15   |
|          |       add_ln140_8_fu_564       |    0    |    0    |    16   |
|          |        add_ln140_fu_575        |    0    |    0    |    12   |
|          |       add_ln140_1_fu_584       |    0    |    0    |    15   |
|          |       add_ln140_2_fu_601       |    0    |    0    |    64   |
|          |       add_ln140_4_fu_606       |    0    |    0    |    26   |
|          |       add_ln140_3_fu_616       |    0    |    0    |    64   |
|          |       add_ln137_1_fu_642       |    0    |    0    |    17   |
|          |        add_ln138_fu_734        |    0    |    0    |    12   |
|----------|--------------------------------|---------|---------|---------|
|          |       select_ln136_fu_342      |    0    |    0    |    5    |
|          |      select_ln136_1_fu_350     |    0    |    0    |    6    |
|          |      select_ln136_2_fu_427     |    0    |    0    |    18   |
|  select  |       select_ln137_fu_465      |    0    |    0    |    5    |
|          |      select_ln137_1_fu_473     |    0    |    0    |    5    |
|          |      select_ln137_2_fu_552     |    0    |    0    |    18   |
|          |      select_ln137_3_fu_648     |    0    |    0    |    10   |
|          |       select_ln141_fu_726      |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln136_fu_309       |    0    |    0    |    21   |
|          |        icmp_ln137_fu_336       |    0    |    0    |    17   |
|   icmp   |        icmp_ln138_fu_441       |    0    |    0    |    12   |
|          |        icmp_ln141_fu_702       |    0    |    0    |    15   |
|          |       icmp_ln141_1_fu_708      |    0    |    0    |    30   |
|----------|--------------------------------|---------|---------|---------|
|          |        sub_ln140_fu_303        |    0    |    0    |    25   |
|    sub   |       sub_ln140_1_fu_421       |    0    |    0    |    25   |
|          |       sub_ln140_2_fu_546       |    0    |    0    |    25   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |        mul_ln136_fu_389        |    1    |    0    |    6    |
|----------|--------------------------------|---------|---------|---------|
|    and   |        and_ln136_fu_447        |    0    |    0    |    2    |
|          |        and_ln141_fu_720        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    or    |         or_ln137_fu_459        |    0    |    0    |    2    |
|          |         or_ln141_fu_714        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    xor   |        xor_ln136_fu_435        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |  output_ftmap_read_read_fu_148 |    0    |    0    |    0    |
|          |     tmp_5_read_read_fu_154     |    0    |    0    |    0    |
|   read   |   ti_cast13_read_read_fu_160   |    0    |    0    |    0    |
|          | select_ln30_1_read_read_fu_166 |    0    |    0    |    0    |
|          |   gmem_addr_read_read_fu_179   |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_172      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |    write_ln140_write_fu_185    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_224           |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |      ti_cast13_cast_fu_235     |    0    |    0    |    0    |
|          |        zext_ln137_fu_270       |    0    |    0    |    0    |
|          |        zext_ln140_fu_287       |    0    |    0    |    0    |
|          |       zext_ln140_1_fu_299      |    0    |    0    |    0    |
|          |        zext_ln136_fu_358       |    0    |    0    |    0    |
|          |       zext_ln140_2_fu_363      |    0    |    0    |    0    |
|          |       zext_ln140_9_fu_375      |    0    |    0    |    0    |
|          |       zext_ln136_1_fu_385      |    0    |    0    |    0    |
|          |       zext_ln136_2_fu_395      |    0    |    0    |    0    |
|   zext   |       zext_ln140_3_fu_406      |    0    |    0    |    0    |
|          |       zext_ln140_5_fu_417      |    0    |    0    |    0    |
|          |      zext_ln140_10_fu_481      |    0    |    0    |    0    |
|          |      zext_ln140_11_fu_491      |    0    |    0    |    0    |
|          |       zext_ln137_1_fu_513      |    0    |    0    |    0    |
|          |       zext_ln140_7_fu_530      |    0    |    0    |    0    |
|          |       zext_ln140_8_fu_542      |    0    |    0    |    0    |
|          |      zext_ln140_12_fu_560      |    0    |    0    |    0    |
|          |      zext_ln140_13_fu_570      |    0    |    0    |    0    |
|          |       zext_ln140_4_fu_580      |    0    |    0    |    0    |
|          |       zext_ln140_6_fu_597      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          shl_ln_fu_279         |    0    |    0    |    0    |
|          |       shl_ln140_1_fu_291       |    0    |    0    |    0    |
|          |          tmp_6_fu_367          |    0    |    0    |    0    |
|          |      shl_ln140_mid_fu_399      |    0    |    0    |    0    |
|bitconcatenate|     shl_ln140_1_mid_fu_410     |    0    |    0    |    0    |
|          |          p_shl1_fu_499         |    0    |    0    |    0    |
|          |      shl_ln140_mid1_fu_522     |    0    |    0    |    0    |
|          |     shl_ln140_1_mid1_fu_534    |    0    |    0    |    0    |
|          |       shl_ln140_2_fu_589       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln140_fu_495       |    0    |    0    |    0    |
|          |       trunc_ln141_fu_698       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   sext   |       sext_ln140_1_fu_612      |    0    |    0    |    0    |
|          |        sext_ln140_fu_632       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|         trunc_ln_fu_622        |    0    |    0    |    0    |
|          |          tmp_3_fu_688          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    3    |   227   |   852   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    bitcast_ln136_reg_838    |   32   |
|    bitcast_ln140_reg_848    |   32   |
|  conv2_biases_addr_reg_806  |    5   |
|  conv2_biases_load_reg_828  |   32   |
|    gmem_addr_read_reg_843   |   32   |
|      gmem_addr_reg_821      |   32   |
|      icmp_ln136_reg_802     |    1   |
|   indvar_flatten41_reg_758  |   10   |
|   indvar_flatten76_reg_772  |   14   |
|         nout_reg_765        |    6   |
|output_fm_buffer_addr_reg_816|   14   |
|output_fm_buffer_load_reg_833|   32   |
|  output_ftmap_read_reg_779  |   64   |
|           reg_229           |   32   |
|     select_ln137_reg_811    |    5   |
|     select_ln141_reg_853    |   32   |
|  select_ln30_1_read_reg_789 |    8   |
|    ti_cast13_cast_reg_797   |    5   |
|      tmp_5_read_reg_784     |    8   |
|          tx_reg_744         |    5   |
|          ty_reg_751         |    5   |
+-----------------------------+--------+
|            Total            |   406  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_172 |  p0  |   3  |   1  |    3   |
|   grp_access_fu_201  |  p0  |   2  |   5  |   10   ||    9    |
|   grp_access_fu_214  |  p0  |   2  |  14  |   28   ||    9    |
|      grp_fu_220      |  p0  |   3  |  32  |   96   ||    14   |
|      grp_fu_220      |  p1  |   3  |  32  |   96   ||    14   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   233  ||  2.282  ||    46   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   227  |   852  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   46   |
|  Register |    -   |    -   |   406  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   633  |   898  |
+-----------+--------+--------+--------+--------+
