tst r2, r0
mvncs r3, r2, lsr 10
add r0, r3, 11
