
STM32_AI_Sine_TF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b714  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000011dc  0800b7e0  0800b7e0  0000c7e0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c9bc  0800c9bc  0000e85c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c9bc  0800c9bc  0000d9bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c9c4  0800c9c4  0000e85c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c9c4  0800c9c4  0000d9c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c9c8  0800c9c8  0000d9c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000085c  20000000  0800c9cc  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004f0  2000085c  0800d228  0000e85c  2**2
                  ALLOC
 10 ._user_heap_stack 00001004  20000d4c  0800d228  0000ed4c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000e85c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000124e8  00000000  00000000  0000e884  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028fb  00000000  00000000  00020d6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f70  00000000  00000000  00023668  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bfd  00000000  00000000  000245d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b926  00000000  00000000  000251d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000127de  00000000  00000000  00040afb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b00b9  00000000  00000000  000532d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  00103392  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004940  00000000  00000000  00103418  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00107d58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000085c 	.word	0x2000085c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800b7b8 	.word	0x0800b7b8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000860 	.word	0x20000860
 8000100:	0800b7b8 	.word	0x0800b7b8

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			@ (mov r8, r8)

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	@ 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			@ (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	@ 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	@ 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			@ (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			@ (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 ff73 	bl	8002324 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 feb7 	bl	80021bc <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 ff65 	bl	8002324 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			@ (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 ff5b 	bl	8002324 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			@ (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 fee1 	bl	8002244 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			@ (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 fed7 	bl	8002244 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			@ (mov r8, r8)

080004a4 <__aeabi_cfrcmple>:
 80004a4:	4684      	mov	ip, r0
 80004a6:	0008      	movs	r0, r1
 80004a8:	4661      	mov	r1, ip
 80004aa:	e7ff      	b.n	80004ac <__aeabi_cfcmpeq>

080004ac <__aeabi_cfcmpeq>:
 80004ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004ae:	f000 fb81 	bl	8000bb4 <__lesf2>
 80004b2:	2800      	cmp	r0, #0
 80004b4:	d401      	bmi.n	80004ba <__aeabi_cfcmpeq+0xe>
 80004b6:	2100      	movs	r1, #0
 80004b8:	42c8      	cmn	r0, r1
 80004ba:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004bc <__aeabi_fcmpeq>:
 80004bc:	b510      	push	{r4, lr}
 80004be:	f000 fb09 	bl	8000ad4 <__eqsf2>
 80004c2:	4240      	negs	r0, r0
 80004c4:	3001      	adds	r0, #1
 80004c6:	bd10      	pop	{r4, pc}

080004c8 <__aeabi_fcmplt>:
 80004c8:	b510      	push	{r4, lr}
 80004ca:	f000 fb73 	bl	8000bb4 <__lesf2>
 80004ce:	2800      	cmp	r0, #0
 80004d0:	db01      	blt.n	80004d6 <__aeabi_fcmplt+0xe>
 80004d2:	2000      	movs	r0, #0
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	2001      	movs	r0, #1
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	46c0      	nop			@ (mov r8, r8)

080004dc <__aeabi_fcmple>:
 80004dc:	b510      	push	{r4, lr}
 80004de:	f000 fb69 	bl	8000bb4 <__lesf2>
 80004e2:	2800      	cmp	r0, #0
 80004e4:	dd01      	ble.n	80004ea <__aeabi_fcmple+0xe>
 80004e6:	2000      	movs	r0, #0
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	2001      	movs	r0, #1
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	46c0      	nop			@ (mov r8, r8)

080004f0 <__aeabi_fcmpgt>:
 80004f0:	b510      	push	{r4, lr}
 80004f2:	f000 fb17 	bl	8000b24 <__gesf2>
 80004f6:	2800      	cmp	r0, #0
 80004f8:	dc01      	bgt.n	80004fe <__aeabi_fcmpgt+0xe>
 80004fa:	2000      	movs	r0, #0
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	2001      	movs	r0, #1
 8000500:	bd10      	pop	{r4, pc}
 8000502:	46c0      	nop			@ (mov r8, r8)

08000504 <__aeabi_fcmpge>:
 8000504:	b510      	push	{r4, lr}
 8000506:	f000 fb0d 	bl	8000b24 <__gesf2>
 800050a:	2800      	cmp	r0, #0
 800050c:	da01      	bge.n	8000512 <__aeabi_fcmpge+0xe>
 800050e:	2000      	movs	r0, #0
 8000510:	bd10      	pop	{r4, pc}
 8000512:	2001      	movs	r0, #1
 8000514:	bd10      	pop	{r4, pc}
 8000516:	46c0      	nop			@ (mov r8, r8)

08000518 <__aeabi_uldivmod>:
 8000518:	2b00      	cmp	r3, #0
 800051a:	d111      	bne.n	8000540 <__aeabi_uldivmod+0x28>
 800051c:	2a00      	cmp	r2, #0
 800051e:	d10f      	bne.n	8000540 <__aeabi_uldivmod+0x28>
 8000520:	2900      	cmp	r1, #0
 8000522:	d100      	bne.n	8000526 <__aeabi_uldivmod+0xe>
 8000524:	2800      	cmp	r0, #0
 8000526:	d002      	beq.n	800052e <__aeabi_uldivmod+0x16>
 8000528:	2100      	movs	r1, #0
 800052a:	43c9      	mvns	r1, r1
 800052c:	0008      	movs	r0, r1
 800052e:	b407      	push	{r0, r1, r2}
 8000530:	4802      	ldr	r0, [pc, #8]	@ (800053c <__aeabi_uldivmod+0x24>)
 8000532:	a102      	add	r1, pc, #8	@ (adr r1, 800053c <__aeabi_uldivmod+0x24>)
 8000534:	1840      	adds	r0, r0, r1
 8000536:	9002      	str	r0, [sp, #8]
 8000538:	bd03      	pop	{r0, r1, pc}
 800053a:	46c0      	nop			@ (mov r8, r8)
 800053c:	fffffee9 	.word	0xfffffee9
 8000540:	b403      	push	{r0, r1}
 8000542:	4668      	mov	r0, sp
 8000544:	b501      	push	{r0, lr}
 8000546:	9802      	ldr	r0, [sp, #8]
 8000548:	f000 f806 	bl	8000558 <__udivmoddi4>
 800054c:	9b01      	ldr	r3, [sp, #4]
 800054e:	469e      	mov	lr, r3
 8000550:	b002      	add	sp, #8
 8000552:	bc0c      	pop	{r2, r3}
 8000554:	4770      	bx	lr
 8000556:	46c0      	nop			@ (mov r8, r8)

08000558 <__udivmoddi4>:
 8000558:	b5f0      	push	{r4, r5, r6, r7, lr}
 800055a:	4657      	mov	r7, sl
 800055c:	464e      	mov	r6, r9
 800055e:	4645      	mov	r5, r8
 8000560:	46de      	mov	lr, fp
 8000562:	b5e0      	push	{r5, r6, r7, lr}
 8000564:	0004      	movs	r4, r0
 8000566:	000d      	movs	r5, r1
 8000568:	4692      	mov	sl, r2
 800056a:	4699      	mov	r9, r3
 800056c:	b083      	sub	sp, #12
 800056e:	428b      	cmp	r3, r1
 8000570:	d830      	bhi.n	80005d4 <__udivmoddi4+0x7c>
 8000572:	d02d      	beq.n	80005d0 <__udivmoddi4+0x78>
 8000574:	4649      	mov	r1, r9
 8000576:	4650      	mov	r0, sl
 8000578:	f002 ff48 	bl	800340c <__clzdi2>
 800057c:	0029      	movs	r1, r5
 800057e:	0006      	movs	r6, r0
 8000580:	0020      	movs	r0, r4
 8000582:	f002 ff43 	bl	800340c <__clzdi2>
 8000586:	1a33      	subs	r3, r6, r0
 8000588:	4698      	mov	r8, r3
 800058a:	3b20      	subs	r3, #32
 800058c:	d434      	bmi.n	80005f8 <__udivmoddi4+0xa0>
 800058e:	469b      	mov	fp, r3
 8000590:	4653      	mov	r3, sl
 8000592:	465a      	mov	r2, fp
 8000594:	4093      	lsls	r3, r2
 8000596:	4642      	mov	r2, r8
 8000598:	001f      	movs	r7, r3
 800059a:	4653      	mov	r3, sl
 800059c:	4093      	lsls	r3, r2
 800059e:	001e      	movs	r6, r3
 80005a0:	42af      	cmp	r7, r5
 80005a2:	d83b      	bhi.n	800061c <__udivmoddi4+0xc4>
 80005a4:	42af      	cmp	r7, r5
 80005a6:	d100      	bne.n	80005aa <__udivmoddi4+0x52>
 80005a8:	e079      	b.n	800069e <__udivmoddi4+0x146>
 80005aa:	465b      	mov	r3, fp
 80005ac:	1ba4      	subs	r4, r4, r6
 80005ae:	41bd      	sbcs	r5, r7
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	da00      	bge.n	80005b6 <__udivmoddi4+0x5e>
 80005b4:	e076      	b.n	80006a4 <__udivmoddi4+0x14c>
 80005b6:	2200      	movs	r2, #0
 80005b8:	2300      	movs	r3, #0
 80005ba:	9200      	str	r2, [sp, #0]
 80005bc:	9301      	str	r3, [sp, #4]
 80005be:	2301      	movs	r3, #1
 80005c0:	465a      	mov	r2, fp
 80005c2:	4093      	lsls	r3, r2
 80005c4:	9301      	str	r3, [sp, #4]
 80005c6:	2301      	movs	r3, #1
 80005c8:	4642      	mov	r2, r8
 80005ca:	4093      	lsls	r3, r2
 80005cc:	9300      	str	r3, [sp, #0]
 80005ce:	e029      	b.n	8000624 <__udivmoddi4+0xcc>
 80005d0:	4282      	cmp	r2, r0
 80005d2:	d9cf      	bls.n	8000574 <__udivmoddi4+0x1c>
 80005d4:	2200      	movs	r2, #0
 80005d6:	2300      	movs	r3, #0
 80005d8:	9200      	str	r2, [sp, #0]
 80005da:	9301      	str	r3, [sp, #4]
 80005dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d001      	beq.n	80005e6 <__udivmoddi4+0x8e>
 80005e2:	601c      	str	r4, [r3, #0]
 80005e4:	605d      	str	r5, [r3, #4]
 80005e6:	9800      	ldr	r0, [sp, #0]
 80005e8:	9901      	ldr	r1, [sp, #4]
 80005ea:	b003      	add	sp, #12
 80005ec:	bcf0      	pop	{r4, r5, r6, r7}
 80005ee:	46bb      	mov	fp, r7
 80005f0:	46b2      	mov	sl, r6
 80005f2:	46a9      	mov	r9, r5
 80005f4:	46a0      	mov	r8, r4
 80005f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005f8:	4642      	mov	r2, r8
 80005fa:	469b      	mov	fp, r3
 80005fc:	2320      	movs	r3, #32
 80005fe:	1a9b      	subs	r3, r3, r2
 8000600:	4652      	mov	r2, sl
 8000602:	40da      	lsrs	r2, r3
 8000604:	4641      	mov	r1, r8
 8000606:	0013      	movs	r3, r2
 8000608:	464a      	mov	r2, r9
 800060a:	408a      	lsls	r2, r1
 800060c:	0017      	movs	r7, r2
 800060e:	4642      	mov	r2, r8
 8000610:	431f      	orrs	r7, r3
 8000612:	4653      	mov	r3, sl
 8000614:	4093      	lsls	r3, r2
 8000616:	001e      	movs	r6, r3
 8000618:	42af      	cmp	r7, r5
 800061a:	d9c3      	bls.n	80005a4 <__udivmoddi4+0x4c>
 800061c:	2200      	movs	r2, #0
 800061e:	2300      	movs	r3, #0
 8000620:	9200      	str	r2, [sp, #0]
 8000622:	9301      	str	r3, [sp, #4]
 8000624:	4643      	mov	r3, r8
 8000626:	2b00      	cmp	r3, #0
 8000628:	d0d8      	beq.n	80005dc <__udivmoddi4+0x84>
 800062a:	07fb      	lsls	r3, r7, #31
 800062c:	0872      	lsrs	r2, r6, #1
 800062e:	431a      	orrs	r2, r3
 8000630:	4646      	mov	r6, r8
 8000632:	087b      	lsrs	r3, r7, #1
 8000634:	e00e      	b.n	8000654 <__udivmoddi4+0xfc>
 8000636:	42ab      	cmp	r3, r5
 8000638:	d101      	bne.n	800063e <__udivmoddi4+0xe6>
 800063a:	42a2      	cmp	r2, r4
 800063c:	d80c      	bhi.n	8000658 <__udivmoddi4+0x100>
 800063e:	1aa4      	subs	r4, r4, r2
 8000640:	419d      	sbcs	r5, r3
 8000642:	2001      	movs	r0, #1
 8000644:	1924      	adds	r4, r4, r4
 8000646:	416d      	adcs	r5, r5
 8000648:	2100      	movs	r1, #0
 800064a:	3e01      	subs	r6, #1
 800064c:	1824      	adds	r4, r4, r0
 800064e:	414d      	adcs	r5, r1
 8000650:	2e00      	cmp	r6, #0
 8000652:	d006      	beq.n	8000662 <__udivmoddi4+0x10a>
 8000654:	42ab      	cmp	r3, r5
 8000656:	d9ee      	bls.n	8000636 <__udivmoddi4+0xde>
 8000658:	3e01      	subs	r6, #1
 800065a:	1924      	adds	r4, r4, r4
 800065c:	416d      	adcs	r5, r5
 800065e:	2e00      	cmp	r6, #0
 8000660:	d1f8      	bne.n	8000654 <__udivmoddi4+0xfc>
 8000662:	9800      	ldr	r0, [sp, #0]
 8000664:	9901      	ldr	r1, [sp, #4]
 8000666:	465b      	mov	r3, fp
 8000668:	1900      	adds	r0, r0, r4
 800066a:	4169      	adcs	r1, r5
 800066c:	2b00      	cmp	r3, #0
 800066e:	db24      	blt.n	80006ba <__udivmoddi4+0x162>
 8000670:	002b      	movs	r3, r5
 8000672:	465a      	mov	r2, fp
 8000674:	4644      	mov	r4, r8
 8000676:	40d3      	lsrs	r3, r2
 8000678:	002a      	movs	r2, r5
 800067a:	40e2      	lsrs	r2, r4
 800067c:	001c      	movs	r4, r3
 800067e:	465b      	mov	r3, fp
 8000680:	0015      	movs	r5, r2
 8000682:	2b00      	cmp	r3, #0
 8000684:	db2a      	blt.n	80006dc <__udivmoddi4+0x184>
 8000686:	0026      	movs	r6, r4
 8000688:	409e      	lsls	r6, r3
 800068a:	0033      	movs	r3, r6
 800068c:	0026      	movs	r6, r4
 800068e:	4647      	mov	r7, r8
 8000690:	40be      	lsls	r6, r7
 8000692:	0032      	movs	r2, r6
 8000694:	1a80      	subs	r0, r0, r2
 8000696:	4199      	sbcs	r1, r3
 8000698:	9000      	str	r0, [sp, #0]
 800069a:	9101      	str	r1, [sp, #4]
 800069c:	e79e      	b.n	80005dc <__udivmoddi4+0x84>
 800069e:	42a3      	cmp	r3, r4
 80006a0:	d8bc      	bhi.n	800061c <__udivmoddi4+0xc4>
 80006a2:	e782      	b.n	80005aa <__udivmoddi4+0x52>
 80006a4:	4642      	mov	r2, r8
 80006a6:	2320      	movs	r3, #32
 80006a8:	2100      	movs	r1, #0
 80006aa:	1a9b      	subs	r3, r3, r2
 80006ac:	2200      	movs	r2, #0
 80006ae:	9100      	str	r1, [sp, #0]
 80006b0:	9201      	str	r2, [sp, #4]
 80006b2:	2201      	movs	r2, #1
 80006b4:	40da      	lsrs	r2, r3
 80006b6:	9201      	str	r2, [sp, #4]
 80006b8:	e785      	b.n	80005c6 <__udivmoddi4+0x6e>
 80006ba:	4642      	mov	r2, r8
 80006bc:	2320      	movs	r3, #32
 80006be:	1a9b      	subs	r3, r3, r2
 80006c0:	002a      	movs	r2, r5
 80006c2:	4646      	mov	r6, r8
 80006c4:	409a      	lsls	r2, r3
 80006c6:	0023      	movs	r3, r4
 80006c8:	40f3      	lsrs	r3, r6
 80006ca:	4644      	mov	r4, r8
 80006cc:	4313      	orrs	r3, r2
 80006ce:	002a      	movs	r2, r5
 80006d0:	40e2      	lsrs	r2, r4
 80006d2:	001c      	movs	r4, r3
 80006d4:	465b      	mov	r3, fp
 80006d6:	0015      	movs	r5, r2
 80006d8:	2b00      	cmp	r3, #0
 80006da:	dad4      	bge.n	8000686 <__udivmoddi4+0x12e>
 80006dc:	4642      	mov	r2, r8
 80006de:	002f      	movs	r7, r5
 80006e0:	2320      	movs	r3, #32
 80006e2:	0026      	movs	r6, r4
 80006e4:	4097      	lsls	r7, r2
 80006e6:	1a9b      	subs	r3, r3, r2
 80006e8:	40de      	lsrs	r6, r3
 80006ea:	003b      	movs	r3, r7
 80006ec:	4333      	orrs	r3, r6
 80006ee:	e7cd      	b.n	800068c <__udivmoddi4+0x134>

080006f0 <__aeabi_fadd>:
 80006f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006f2:	024b      	lsls	r3, r1, #9
 80006f4:	0a5a      	lsrs	r2, r3, #9
 80006f6:	4694      	mov	ip, r2
 80006f8:	004a      	lsls	r2, r1, #1
 80006fa:	0fc9      	lsrs	r1, r1, #31
 80006fc:	46ce      	mov	lr, r9
 80006fe:	4647      	mov	r7, r8
 8000700:	4689      	mov	r9, r1
 8000702:	0045      	lsls	r5, r0, #1
 8000704:	0246      	lsls	r6, r0, #9
 8000706:	0e2d      	lsrs	r5, r5, #24
 8000708:	0e12      	lsrs	r2, r2, #24
 800070a:	b580      	push	{r7, lr}
 800070c:	0999      	lsrs	r1, r3, #6
 800070e:	0a77      	lsrs	r7, r6, #9
 8000710:	0fc4      	lsrs	r4, r0, #31
 8000712:	09b6      	lsrs	r6, r6, #6
 8000714:	1aab      	subs	r3, r5, r2
 8000716:	454c      	cmp	r4, r9
 8000718:	d020      	beq.n	800075c <__aeabi_fadd+0x6c>
 800071a:	2b00      	cmp	r3, #0
 800071c:	dd0c      	ble.n	8000738 <__aeabi_fadd+0x48>
 800071e:	2a00      	cmp	r2, #0
 8000720:	d134      	bne.n	800078c <__aeabi_fadd+0x9c>
 8000722:	2900      	cmp	r1, #0
 8000724:	d02a      	beq.n	800077c <__aeabi_fadd+0x8c>
 8000726:	1e5a      	subs	r2, r3, #1
 8000728:	2b01      	cmp	r3, #1
 800072a:	d100      	bne.n	800072e <__aeabi_fadd+0x3e>
 800072c:	e08f      	b.n	800084e <__aeabi_fadd+0x15e>
 800072e:	2bff      	cmp	r3, #255	@ 0xff
 8000730:	d100      	bne.n	8000734 <__aeabi_fadd+0x44>
 8000732:	e0cd      	b.n	80008d0 <__aeabi_fadd+0x1e0>
 8000734:	0013      	movs	r3, r2
 8000736:	e02f      	b.n	8000798 <__aeabi_fadd+0xa8>
 8000738:	2b00      	cmp	r3, #0
 800073a:	d060      	beq.n	80007fe <__aeabi_fadd+0x10e>
 800073c:	1b53      	subs	r3, r2, r5
 800073e:	2d00      	cmp	r5, #0
 8000740:	d000      	beq.n	8000744 <__aeabi_fadd+0x54>
 8000742:	e0ee      	b.n	8000922 <__aeabi_fadd+0x232>
 8000744:	2e00      	cmp	r6, #0
 8000746:	d100      	bne.n	800074a <__aeabi_fadd+0x5a>
 8000748:	e13e      	b.n	80009c8 <__aeabi_fadd+0x2d8>
 800074a:	1e5c      	subs	r4, r3, #1
 800074c:	2b01      	cmp	r3, #1
 800074e:	d100      	bne.n	8000752 <__aeabi_fadd+0x62>
 8000750:	e16b      	b.n	8000a2a <__aeabi_fadd+0x33a>
 8000752:	2bff      	cmp	r3, #255	@ 0xff
 8000754:	d100      	bne.n	8000758 <__aeabi_fadd+0x68>
 8000756:	e0b9      	b.n	80008cc <__aeabi_fadd+0x1dc>
 8000758:	0023      	movs	r3, r4
 800075a:	e0e7      	b.n	800092c <__aeabi_fadd+0x23c>
 800075c:	2b00      	cmp	r3, #0
 800075e:	dc00      	bgt.n	8000762 <__aeabi_fadd+0x72>
 8000760:	e0a4      	b.n	80008ac <__aeabi_fadd+0x1bc>
 8000762:	2a00      	cmp	r2, #0
 8000764:	d069      	beq.n	800083a <__aeabi_fadd+0x14a>
 8000766:	2dff      	cmp	r5, #255	@ 0xff
 8000768:	d100      	bne.n	800076c <__aeabi_fadd+0x7c>
 800076a:	e0b1      	b.n	80008d0 <__aeabi_fadd+0x1e0>
 800076c:	2280      	movs	r2, #128	@ 0x80
 800076e:	04d2      	lsls	r2, r2, #19
 8000770:	4311      	orrs	r1, r2
 8000772:	2b1b      	cmp	r3, #27
 8000774:	dc00      	bgt.n	8000778 <__aeabi_fadd+0x88>
 8000776:	e0e9      	b.n	800094c <__aeabi_fadd+0x25c>
 8000778:	002b      	movs	r3, r5
 800077a:	3605      	adds	r6, #5
 800077c:	08f7      	lsrs	r7, r6, #3
 800077e:	2bff      	cmp	r3, #255	@ 0xff
 8000780:	d100      	bne.n	8000784 <__aeabi_fadd+0x94>
 8000782:	e0a5      	b.n	80008d0 <__aeabi_fadd+0x1e0>
 8000784:	027a      	lsls	r2, r7, #9
 8000786:	0a52      	lsrs	r2, r2, #9
 8000788:	b2d8      	uxtb	r0, r3
 800078a:	e030      	b.n	80007ee <__aeabi_fadd+0xfe>
 800078c:	2dff      	cmp	r5, #255	@ 0xff
 800078e:	d100      	bne.n	8000792 <__aeabi_fadd+0xa2>
 8000790:	e09e      	b.n	80008d0 <__aeabi_fadd+0x1e0>
 8000792:	2280      	movs	r2, #128	@ 0x80
 8000794:	04d2      	lsls	r2, r2, #19
 8000796:	4311      	orrs	r1, r2
 8000798:	2001      	movs	r0, #1
 800079a:	2b1b      	cmp	r3, #27
 800079c:	dc08      	bgt.n	80007b0 <__aeabi_fadd+0xc0>
 800079e:	0008      	movs	r0, r1
 80007a0:	2220      	movs	r2, #32
 80007a2:	40d8      	lsrs	r0, r3
 80007a4:	1ad3      	subs	r3, r2, r3
 80007a6:	4099      	lsls	r1, r3
 80007a8:	000b      	movs	r3, r1
 80007aa:	1e5a      	subs	r2, r3, #1
 80007ac:	4193      	sbcs	r3, r2
 80007ae:	4318      	orrs	r0, r3
 80007b0:	1a36      	subs	r6, r6, r0
 80007b2:	0173      	lsls	r3, r6, #5
 80007b4:	d400      	bmi.n	80007b8 <__aeabi_fadd+0xc8>
 80007b6:	e071      	b.n	800089c <__aeabi_fadd+0x1ac>
 80007b8:	01b6      	lsls	r6, r6, #6
 80007ba:	09b7      	lsrs	r7, r6, #6
 80007bc:	0038      	movs	r0, r7
 80007be:	f002 fe07 	bl	80033d0 <__clzsi2>
 80007c2:	003b      	movs	r3, r7
 80007c4:	3805      	subs	r0, #5
 80007c6:	4083      	lsls	r3, r0
 80007c8:	4285      	cmp	r5, r0
 80007ca:	dd4d      	ble.n	8000868 <__aeabi_fadd+0x178>
 80007cc:	4eb4      	ldr	r6, [pc, #720]	@ (8000aa0 <__aeabi_fadd+0x3b0>)
 80007ce:	1a2d      	subs	r5, r5, r0
 80007d0:	401e      	ands	r6, r3
 80007d2:	075a      	lsls	r2, r3, #29
 80007d4:	d068      	beq.n	80008a8 <__aeabi_fadd+0x1b8>
 80007d6:	220f      	movs	r2, #15
 80007d8:	4013      	ands	r3, r2
 80007da:	2b04      	cmp	r3, #4
 80007dc:	d064      	beq.n	80008a8 <__aeabi_fadd+0x1b8>
 80007de:	3604      	adds	r6, #4
 80007e0:	0173      	lsls	r3, r6, #5
 80007e2:	d561      	bpl.n	80008a8 <__aeabi_fadd+0x1b8>
 80007e4:	1c68      	adds	r0, r5, #1
 80007e6:	2dfe      	cmp	r5, #254	@ 0xfe
 80007e8:	d154      	bne.n	8000894 <__aeabi_fadd+0x1a4>
 80007ea:	20ff      	movs	r0, #255	@ 0xff
 80007ec:	2200      	movs	r2, #0
 80007ee:	05c0      	lsls	r0, r0, #23
 80007f0:	4310      	orrs	r0, r2
 80007f2:	07e4      	lsls	r4, r4, #31
 80007f4:	4320      	orrs	r0, r4
 80007f6:	bcc0      	pop	{r6, r7}
 80007f8:	46b9      	mov	r9, r7
 80007fa:	46b0      	mov	r8, r6
 80007fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80007fe:	22fe      	movs	r2, #254	@ 0xfe
 8000800:	4690      	mov	r8, r2
 8000802:	1c68      	adds	r0, r5, #1
 8000804:	0002      	movs	r2, r0
 8000806:	4640      	mov	r0, r8
 8000808:	4210      	tst	r0, r2
 800080a:	d16b      	bne.n	80008e4 <__aeabi_fadd+0x1f4>
 800080c:	2d00      	cmp	r5, #0
 800080e:	d000      	beq.n	8000812 <__aeabi_fadd+0x122>
 8000810:	e0dd      	b.n	80009ce <__aeabi_fadd+0x2de>
 8000812:	2e00      	cmp	r6, #0
 8000814:	d100      	bne.n	8000818 <__aeabi_fadd+0x128>
 8000816:	e102      	b.n	8000a1e <__aeabi_fadd+0x32e>
 8000818:	2900      	cmp	r1, #0
 800081a:	d0b3      	beq.n	8000784 <__aeabi_fadd+0x94>
 800081c:	2280      	movs	r2, #128	@ 0x80
 800081e:	1a77      	subs	r7, r6, r1
 8000820:	04d2      	lsls	r2, r2, #19
 8000822:	4217      	tst	r7, r2
 8000824:	d100      	bne.n	8000828 <__aeabi_fadd+0x138>
 8000826:	e136      	b.n	8000a96 <__aeabi_fadd+0x3a6>
 8000828:	464c      	mov	r4, r9
 800082a:	1b8e      	subs	r6, r1, r6
 800082c:	d061      	beq.n	80008f2 <__aeabi_fadd+0x202>
 800082e:	2001      	movs	r0, #1
 8000830:	4216      	tst	r6, r2
 8000832:	d130      	bne.n	8000896 <__aeabi_fadd+0x1a6>
 8000834:	2300      	movs	r3, #0
 8000836:	08f7      	lsrs	r7, r6, #3
 8000838:	e7a4      	b.n	8000784 <__aeabi_fadd+0x94>
 800083a:	2900      	cmp	r1, #0
 800083c:	d09e      	beq.n	800077c <__aeabi_fadd+0x8c>
 800083e:	1e5a      	subs	r2, r3, #1
 8000840:	2b01      	cmp	r3, #1
 8000842:	d100      	bne.n	8000846 <__aeabi_fadd+0x156>
 8000844:	e0ca      	b.n	80009dc <__aeabi_fadd+0x2ec>
 8000846:	2bff      	cmp	r3, #255	@ 0xff
 8000848:	d042      	beq.n	80008d0 <__aeabi_fadd+0x1e0>
 800084a:	0013      	movs	r3, r2
 800084c:	e791      	b.n	8000772 <__aeabi_fadd+0x82>
 800084e:	1a71      	subs	r1, r6, r1
 8000850:	014b      	lsls	r3, r1, #5
 8000852:	d400      	bmi.n	8000856 <__aeabi_fadd+0x166>
 8000854:	e0d1      	b.n	80009fa <__aeabi_fadd+0x30a>
 8000856:	018f      	lsls	r7, r1, #6
 8000858:	09bf      	lsrs	r7, r7, #6
 800085a:	0038      	movs	r0, r7
 800085c:	f002 fdb8 	bl	80033d0 <__clzsi2>
 8000860:	003b      	movs	r3, r7
 8000862:	3805      	subs	r0, #5
 8000864:	4083      	lsls	r3, r0
 8000866:	2501      	movs	r5, #1
 8000868:	2220      	movs	r2, #32
 800086a:	1b40      	subs	r0, r0, r5
 800086c:	3001      	adds	r0, #1
 800086e:	1a12      	subs	r2, r2, r0
 8000870:	001e      	movs	r6, r3
 8000872:	4093      	lsls	r3, r2
 8000874:	40c6      	lsrs	r6, r0
 8000876:	1e5a      	subs	r2, r3, #1
 8000878:	4193      	sbcs	r3, r2
 800087a:	431e      	orrs	r6, r3
 800087c:	d039      	beq.n	80008f2 <__aeabi_fadd+0x202>
 800087e:	0773      	lsls	r3, r6, #29
 8000880:	d100      	bne.n	8000884 <__aeabi_fadd+0x194>
 8000882:	e11b      	b.n	8000abc <__aeabi_fadd+0x3cc>
 8000884:	230f      	movs	r3, #15
 8000886:	2500      	movs	r5, #0
 8000888:	4033      	ands	r3, r6
 800088a:	2b04      	cmp	r3, #4
 800088c:	d1a7      	bne.n	80007de <__aeabi_fadd+0xee>
 800088e:	2001      	movs	r0, #1
 8000890:	0172      	lsls	r2, r6, #5
 8000892:	d57c      	bpl.n	800098e <__aeabi_fadd+0x29e>
 8000894:	b2c0      	uxtb	r0, r0
 8000896:	01b2      	lsls	r2, r6, #6
 8000898:	0a52      	lsrs	r2, r2, #9
 800089a:	e7a8      	b.n	80007ee <__aeabi_fadd+0xfe>
 800089c:	0773      	lsls	r3, r6, #29
 800089e:	d003      	beq.n	80008a8 <__aeabi_fadd+0x1b8>
 80008a0:	230f      	movs	r3, #15
 80008a2:	4033      	ands	r3, r6
 80008a4:	2b04      	cmp	r3, #4
 80008a6:	d19a      	bne.n	80007de <__aeabi_fadd+0xee>
 80008a8:	002b      	movs	r3, r5
 80008aa:	e767      	b.n	800077c <__aeabi_fadd+0x8c>
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d023      	beq.n	80008f8 <__aeabi_fadd+0x208>
 80008b0:	1b53      	subs	r3, r2, r5
 80008b2:	2d00      	cmp	r5, #0
 80008b4:	d17b      	bne.n	80009ae <__aeabi_fadd+0x2be>
 80008b6:	2e00      	cmp	r6, #0
 80008b8:	d100      	bne.n	80008bc <__aeabi_fadd+0x1cc>
 80008ba:	e086      	b.n	80009ca <__aeabi_fadd+0x2da>
 80008bc:	1e5d      	subs	r5, r3, #1
 80008be:	2b01      	cmp	r3, #1
 80008c0:	d100      	bne.n	80008c4 <__aeabi_fadd+0x1d4>
 80008c2:	e08b      	b.n	80009dc <__aeabi_fadd+0x2ec>
 80008c4:	2bff      	cmp	r3, #255	@ 0xff
 80008c6:	d002      	beq.n	80008ce <__aeabi_fadd+0x1de>
 80008c8:	002b      	movs	r3, r5
 80008ca:	e075      	b.n	80009b8 <__aeabi_fadd+0x2c8>
 80008cc:	464c      	mov	r4, r9
 80008ce:	4667      	mov	r7, ip
 80008d0:	2f00      	cmp	r7, #0
 80008d2:	d100      	bne.n	80008d6 <__aeabi_fadd+0x1e6>
 80008d4:	e789      	b.n	80007ea <__aeabi_fadd+0xfa>
 80008d6:	2280      	movs	r2, #128	@ 0x80
 80008d8:	03d2      	lsls	r2, r2, #15
 80008da:	433a      	orrs	r2, r7
 80008dc:	0252      	lsls	r2, r2, #9
 80008de:	20ff      	movs	r0, #255	@ 0xff
 80008e0:	0a52      	lsrs	r2, r2, #9
 80008e2:	e784      	b.n	80007ee <__aeabi_fadd+0xfe>
 80008e4:	1a77      	subs	r7, r6, r1
 80008e6:	017b      	lsls	r3, r7, #5
 80008e8:	d46b      	bmi.n	80009c2 <__aeabi_fadd+0x2d2>
 80008ea:	2f00      	cmp	r7, #0
 80008ec:	d000      	beq.n	80008f0 <__aeabi_fadd+0x200>
 80008ee:	e765      	b.n	80007bc <__aeabi_fadd+0xcc>
 80008f0:	2400      	movs	r4, #0
 80008f2:	2000      	movs	r0, #0
 80008f4:	2200      	movs	r2, #0
 80008f6:	e77a      	b.n	80007ee <__aeabi_fadd+0xfe>
 80008f8:	22fe      	movs	r2, #254	@ 0xfe
 80008fa:	1c6b      	adds	r3, r5, #1
 80008fc:	421a      	tst	r2, r3
 80008fe:	d149      	bne.n	8000994 <__aeabi_fadd+0x2a4>
 8000900:	2d00      	cmp	r5, #0
 8000902:	d000      	beq.n	8000906 <__aeabi_fadd+0x216>
 8000904:	e09f      	b.n	8000a46 <__aeabi_fadd+0x356>
 8000906:	2e00      	cmp	r6, #0
 8000908:	d100      	bne.n	800090c <__aeabi_fadd+0x21c>
 800090a:	e0ba      	b.n	8000a82 <__aeabi_fadd+0x392>
 800090c:	2900      	cmp	r1, #0
 800090e:	d100      	bne.n	8000912 <__aeabi_fadd+0x222>
 8000910:	e0cf      	b.n	8000ab2 <__aeabi_fadd+0x3c2>
 8000912:	1872      	adds	r2, r6, r1
 8000914:	0153      	lsls	r3, r2, #5
 8000916:	d400      	bmi.n	800091a <__aeabi_fadd+0x22a>
 8000918:	e0cd      	b.n	8000ab6 <__aeabi_fadd+0x3c6>
 800091a:	0192      	lsls	r2, r2, #6
 800091c:	2001      	movs	r0, #1
 800091e:	0a52      	lsrs	r2, r2, #9
 8000920:	e765      	b.n	80007ee <__aeabi_fadd+0xfe>
 8000922:	2aff      	cmp	r2, #255	@ 0xff
 8000924:	d0d2      	beq.n	80008cc <__aeabi_fadd+0x1dc>
 8000926:	2080      	movs	r0, #128	@ 0x80
 8000928:	04c0      	lsls	r0, r0, #19
 800092a:	4306      	orrs	r6, r0
 800092c:	2001      	movs	r0, #1
 800092e:	2b1b      	cmp	r3, #27
 8000930:	dc08      	bgt.n	8000944 <__aeabi_fadd+0x254>
 8000932:	0030      	movs	r0, r6
 8000934:	2420      	movs	r4, #32
 8000936:	40d8      	lsrs	r0, r3
 8000938:	1ae3      	subs	r3, r4, r3
 800093a:	409e      	lsls	r6, r3
 800093c:	0033      	movs	r3, r6
 800093e:	1e5c      	subs	r4, r3, #1
 8000940:	41a3      	sbcs	r3, r4
 8000942:	4318      	orrs	r0, r3
 8000944:	464c      	mov	r4, r9
 8000946:	0015      	movs	r5, r2
 8000948:	1a0e      	subs	r6, r1, r0
 800094a:	e732      	b.n	80007b2 <__aeabi_fadd+0xc2>
 800094c:	0008      	movs	r0, r1
 800094e:	2220      	movs	r2, #32
 8000950:	40d8      	lsrs	r0, r3
 8000952:	1ad3      	subs	r3, r2, r3
 8000954:	4099      	lsls	r1, r3
 8000956:	000b      	movs	r3, r1
 8000958:	1e5a      	subs	r2, r3, #1
 800095a:	4193      	sbcs	r3, r2
 800095c:	4303      	orrs	r3, r0
 800095e:	18f6      	adds	r6, r6, r3
 8000960:	0173      	lsls	r3, r6, #5
 8000962:	d59b      	bpl.n	800089c <__aeabi_fadd+0x1ac>
 8000964:	3501      	adds	r5, #1
 8000966:	2dff      	cmp	r5, #255	@ 0xff
 8000968:	d100      	bne.n	800096c <__aeabi_fadd+0x27c>
 800096a:	e73e      	b.n	80007ea <__aeabi_fadd+0xfa>
 800096c:	2301      	movs	r3, #1
 800096e:	494d      	ldr	r1, [pc, #308]	@ (8000aa4 <__aeabi_fadd+0x3b4>)
 8000970:	0872      	lsrs	r2, r6, #1
 8000972:	4033      	ands	r3, r6
 8000974:	400a      	ands	r2, r1
 8000976:	431a      	orrs	r2, r3
 8000978:	0016      	movs	r6, r2
 800097a:	0753      	lsls	r3, r2, #29
 800097c:	d004      	beq.n	8000988 <__aeabi_fadd+0x298>
 800097e:	230f      	movs	r3, #15
 8000980:	4013      	ands	r3, r2
 8000982:	2b04      	cmp	r3, #4
 8000984:	d000      	beq.n	8000988 <__aeabi_fadd+0x298>
 8000986:	e72a      	b.n	80007de <__aeabi_fadd+0xee>
 8000988:	0173      	lsls	r3, r6, #5
 800098a:	d500      	bpl.n	800098e <__aeabi_fadd+0x29e>
 800098c:	e72a      	b.n	80007e4 <__aeabi_fadd+0xf4>
 800098e:	002b      	movs	r3, r5
 8000990:	08f7      	lsrs	r7, r6, #3
 8000992:	e6f7      	b.n	8000784 <__aeabi_fadd+0x94>
 8000994:	2bff      	cmp	r3, #255	@ 0xff
 8000996:	d100      	bne.n	800099a <__aeabi_fadd+0x2aa>
 8000998:	e727      	b.n	80007ea <__aeabi_fadd+0xfa>
 800099a:	1871      	adds	r1, r6, r1
 800099c:	0849      	lsrs	r1, r1, #1
 800099e:	074a      	lsls	r2, r1, #29
 80009a0:	d02f      	beq.n	8000a02 <__aeabi_fadd+0x312>
 80009a2:	220f      	movs	r2, #15
 80009a4:	400a      	ands	r2, r1
 80009a6:	2a04      	cmp	r2, #4
 80009a8:	d02b      	beq.n	8000a02 <__aeabi_fadd+0x312>
 80009aa:	1d0e      	adds	r6, r1, #4
 80009ac:	e6e6      	b.n	800077c <__aeabi_fadd+0x8c>
 80009ae:	2aff      	cmp	r2, #255	@ 0xff
 80009b0:	d08d      	beq.n	80008ce <__aeabi_fadd+0x1de>
 80009b2:	2080      	movs	r0, #128	@ 0x80
 80009b4:	04c0      	lsls	r0, r0, #19
 80009b6:	4306      	orrs	r6, r0
 80009b8:	2b1b      	cmp	r3, #27
 80009ba:	dd24      	ble.n	8000a06 <__aeabi_fadd+0x316>
 80009bc:	0013      	movs	r3, r2
 80009be:	1d4e      	adds	r6, r1, #5
 80009c0:	e6dc      	b.n	800077c <__aeabi_fadd+0x8c>
 80009c2:	464c      	mov	r4, r9
 80009c4:	1b8f      	subs	r7, r1, r6
 80009c6:	e6f9      	b.n	80007bc <__aeabi_fadd+0xcc>
 80009c8:	464c      	mov	r4, r9
 80009ca:	000e      	movs	r6, r1
 80009cc:	e6d6      	b.n	800077c <__aeabi_fadd+0x8c>
 80009ce:	2e00      	cmp	r6, #0
 80009d0:	d149      	bne.n	8000a66 <__aeabi_fadd+0x376>
 80009d2:	2900      	cmp	r1, #0
 80009d4:	d068      	beq.n	8000aa8 <__aeabi_fadd+0x3b8>
 80009d6:	4667      	mov	r7, ip
 80009d8:	464c      	mov	r4, r9
 80009da:	e77c      	b.n	80008d6 <__aeabi_fadd+0x1e6>
 80009dc:	1870      	adds	r0, r6, r1
 80009de:	0143      	lsls	r3, r0, #5
 80009e0:	d574      	bpl.n	8000acc <__aeabi_fadd+0x3dc>
 80009e2:	4930      	ldr	r1, [pc, #192]	@ (8000aa4 <__aeabi_fadd+0x3b4>)
 80009e4:	0840      	lsrs	r0, r0, #1
 80009e6:	4001      	ands	r1, r0
 80009e8:	0743      	lsls	r3, r0, #29
 80009ea:	d009      	beq.n	8000a00 <__aeabi_fadd+0x310>
 80009ec:	230f      	movs	r3, #15
 80009ee:	4003      	ands	r3, r0
 80009f0:	2b04      	cmp	r3, #4
 80009f2:	d005      	beq.n	8000a00 <__aeabi_fadd+0x310>
 80009f4:	2302      	movs	r3, #2
 80009f6:	1d0e      	adds	r6, r1, #4
 80009f8:	e6c0      	b.n	800077c <__aeabi_fadd+0x8c>
 80009fa:	2301      	movs	r3, #1
 80009fc:	08cf      	lsrs	r7, r1, #3
 80009fe:	e6c1      	b.n	8000784 <__aeabi_fadd+0x94>
 8000a00:	2302      	movs	r3, #2
 8000a02:	08cf      	lsrs	r7, r1, #3
 8000a04:	e6be      	b.n	8000784 <__aeabi_fadd+0x94>
 8000a06:	2520      	movs	r5, #32
 8000a08:	0030      	movs	r0, r6
 8000a0a:	40d8      	lsrs	r0, r3
 8000a0c:	1aeb      	subs	r3, r5, r3
 8000a0e:	409e      	lsls	r6, r3
 8000a10:	0033      	movs	r3, r6
 8000a12:	1e5d      	subs	r5, r3, #1
 8000a14:	41ab      	sbcs	r3, r5
 8000a16:	4303      	orrs	r3, r0
 8000a18:	0015      	movs	r5, r2
 8000a1a:	185e      	adds	r6, r3, r1
 8000a1c:	e7a0      	b.n	8000960 <__aeabi_fadd+0x270>
 8000a1e:	2900      	cmp	r1, #0
 8000a20:	d100      	bne.n	8000a24 <__aeabi_fadd+0x334>
 8000a22:	e765      	b.n	80008f0 <__aeabi_fadd+0x200>
 8000a24:	464c      	mov	r4, r9
 8000a26:	4667      	mov	r7, ip
 8000a28:	e6ac      	b.n	8000784 <__aeabi_fadd+0x94>
 8000a2a:	1b8f      	subs	r7, r1, r6
 8000a2c:	017b      	lsls	r3, r7, #5
 8000a2e:	d52e      	bpl.n	8000a8e <__aeabi_fadd+0x39e>
 8000a30:	01bf      	lsls	r7, r7, #6
 8000a32:	09bf      	lsrs	r7, r7, #6
 8000a34:	0038      	movs	r0, r7
 8000a36:	f002 fccb 	bl	80033d0 <__clzsi2>
 8000a3a:	003b      	movs	r3, r7
 8000a3c:	3805      	subs	r0, #5
 8000a3e:	4083      	lsls	r3, r0
 8000a40:	464c      	mov	r4, r9
 8000a42:	3501      	adds	r5, #1
 8000a44:	e710      	b.n	8000868 <__aeabi_fadd+0x178>
 8000a46:	2e00      	cmp	r6, #0
 8000a48:	d100      	bne.n	8000a4c <__aeabi_fadd+0x35c>
 8000a4a:	e740      	b.n	80008ce <__aeabi_fadd+0x1de>
 8000a4c:	2900      	cmp	r1, #0
 8000a4e:	d100      	bne.n	8000a52 <__aeabi_fadd+0x362>
 8000a50:	e741      	b.n	80008d6 <__aeabi_fadd+0x1e6>
 8000a52:	2380      	movs	r3, #128	@ 0x80
 8000a54:	03db      	lsls	r3, r3, #15
 8000a56:	429f      	cmp	r7, r3
 8000a58:	d200      	bcs.n	8000a5c <__aeabi_fadd+0x36c>
 8000a5a:	e73c      	b.n	80008d6 <__aeabi_fadd+0x1e6>
 8000a5c:	459c      	cmp	ip, r3
 8000a5e:	d300      	bcc.n	8000a62 <__aeabi_fadd+0x372>
 8000a60:	e739      	b.n	80008d6 <__aeabi_fadd+0x1e6>
 8000a62:	4667      	mov	r7, ip
 8000a64:	e737      	b.n	80008d6 <__aeabi_fadd+0x1e6>
 8000a66:	2900      	cmp	r1, #0
 8000a68:	d100      	bne.n	8000a6c <__aeabi_fadd+0x37c>
 8000a6a:	e734      	b.n	80008d6 <__aeabi_fadd+0x1e6>
 8000a6c:	2380      	movs	r3, #128	@ 0x80
 8000a6e:	03db      	lsls	r3, r3, #15
 8000a70:	429f      	cmp	r7, r3
 8000a72:	d200      	bcs.n	8000a76 <__aeabi_fadd+0x386>
 8000a74:	e72f      	b.n	80008d6 <__aeabi_fadd+0x1e6>
 8000a76:	459c      	cmp	ip, r3
 8000a78:	d300      	bcc.n	8000a7c <__aeabi_fadd+0x38c>
 8000a7a:	e72c      	b.n	80008d6 <__aeabi_fadd+0x1e6>
 8000a7c:	464c      	mov	r4, r9
 8000a7e:	4667      	mov	r7, ip
 8000a80:	e729      	b.n	80008d6 <__aeabi_fadd+0x1e6>
 8000a82:	2900      	cmp	r1, #0
 8000a84:	d100      	bne.n	8000a88 <__aeabi_fadd+0x398>
 8000a86:	e734      	b.n	80008f2 <__aeabi_fadd+0x202>
 8000a88:	2300      	movs	r3, #0
 8000a8a:	08cf      	lsrs	r7, r1, #3
 8000a8c:	e67a      	b.n	8000784 <__aeabi_fadd+0x94>
 8000a8e:	464c      	mov	r4, r9
 8000a90:	2301      	movs	r3, #1
 8000a92:	08ff      	lsrs	r7, r7, #3
 8000a94:	e676      	b.n	8000784 <__aeabi_fadd+0x94>
 8000a96:	2f00      	cmp	r7, #0
 8000a98:	d100      	bne.n	8000a9c <__aeabi_fadd+0x3ac>
 8000a9a:	e729      	b.n	80008f0 <__aeabi_fadd+0x200>
 8000a9c:	08ff      	lsrs	r7, r7, #3
 8000a9e:	e671      	b.n	8000784 <__aeabi_fadd+0x94>
 8000aa0:	fbffffff 	.word	0xfbffffff
 8000aa4:	7dffffff 	.word	0x7dffffff
 8000aa8:	2280      	movs	r2, #128	@ 0x80
 8000aaa:	2400      	movs	r4, #0
 8000aac:	20ff      	movs	r0, #255	@ 0xff
 8000aae:	03d2      	lsls	r2, r2, #15
 8000ab0:	e69d      	b.n	80007ee <__aeabi_fadd+0xfe>
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	e666      	b.n	8000784 <__aeabi_fadd+0x94>
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	08d7      	lsrs	r7, r2, #3
 8000aba:	e663      	b.n	8000784 <__aeabi_fadd+0x94>
 8000abc:	2001      	movs	r0, #1
 8000abe:	0172      	lsls	r2, r6, #5
 8000ac0:	d500      	bpl.n	8000ac4 <__aeabi_fadd+0x3d4>
 8000ac2:	e6e7      	b.n	8000894 <__aeabi_fadd+0x1a4>
 8000ac4:	0031      	movs	r1, r6
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	08cf      	lsrs	r7, r1, #3
 8000aca:	e65b      	b.n	8000784 <__aeabi_fadd+0x94>
 8000acc:	2301      	movs	r3, #1
 8000ace:	08c7      	lsrs	r7, r0, #3
 8000ad0:	e658      	b.n	8000784 <__aeabi_fadd+0x94>
 8000ad2:	46c0      	nop			@ (mov r8, r8)

08000ad4 <__eqsf2>:
 8000ad4:	b570      	push	{r4, r5, r6, lr}
 8000ad6:	0042      	lsls	r2, r0, #1
 8000ad8:	024e      	lsls	r6, r1, #9
 8000ada:	004c      	lsls	r4, r1, #1
 8000adc:	0245      	lsls	r5, r0, #9
 8000ade:	0a6d      	lsrs	r5, r5, #9
 8000ae0:	0e12      	lsrs	r2, r2, #24
 8000ae2:	0fc3      	lsrs	r3, r0, #31
 8000ae4:	0a76      	lsrs	r6, r6, #9
 8000ae6:	0e24      	lsrs	r4, r4, #24
 8000ae8:	0fc9      	lsrs	r1, r1, #31
 8000aea:	2aff      	cmp	r2, #255	@ 0xff
 8000aec:	d010      	beq.n	8000b10 <__eqsf2+0x3c>
 8000aee:	2cff      	cmp	r4, #255	@ 0xff
 8000af0:	d00c      	beq.n	8000b0c <__eqsf2+0x38>
 8000af2:	2001      	movs	r0, #1
 8000af4:	42a2      	cmp	r2, r4
 8000af6:	d10a      	bne.n	8000b0e <__eqsf2+0x3a>
 8000af8:	42b5      	cmp	r5, r6
 8000afa:	d108      	bne.n	8000b0e <__eqsf2+0x3a>
 8000afc:	428b      	cmp	r3, r1
 8000afe:	d00f      	beq.n	8000b20 <__eqsf2+0x4c>
 8000b00:	2a00      	cmp	r2, #0
 8000b02:	d104      	bne.n	8000b0e <__eqsf2+0x3a>
 8000b04:	0028      	movs	r0, r5
 8000b06:	1e43      	subs	r3, r0, #1
 8000b08:	4198      	sbcs	r0, r3
 8000b0a:	e000      	b.n	8000b0e <__eqsf2+0x3a>
 8000b0c:	2001      	movs	r0, #1
 8000b0e:	bd70      	pop	{r4, r5, r6, pc}
 8000b10:	2001      	movs	r0, #1
 8000b12:	2cff      	cmp	r4, #255	@ 0xff
 8000b14:	d1fb      	bne.n	8000b0e <__eqsf2+0x3a>
 8000b16:	4335      	orrs	r5, r6
 8000b18:	d1f9      	bne.n	8000b0e <__eqsf2+0x3a>
 8000b1a:	404b      	eors	r3, r1
 8000b1c:	0018      	movs	r0, r3
 8000b1e:	e7f6      	b.n	8000b0e <__eqsf2+0x3a>
 8000b20:	2000      	movs	r0, #0
 8000b22:	e7f4      	b.n	8000b0e <__eqsf2+0x3a>

08000b24 <__gesf2>:
 8000b24:	b530      	push	{r4, r5, lr}
 8000b26:	0042      	lsls	r2, r0, #1
 8000b28:	0244      	lsls	r4, r0, #9
 8000b2a:	024d      	lsls	r5, r1, #9
 8000b2c:	0fc3      	lsrs	r3, r0, #31
 8000b2e:	0048      	lsls	r0, r1, #1
 8000b30:	0a64      	lsrs	r4, r4, #9
 8000b32:	0e12      	lsrs	r2, r2, #24
 8000b34:	0a6d      	lsrs	r5, r5, #9
 8000b36:	0e00      	lsrs	r0, r0, #24
 8000b38:	0fc9      	lsrs	r1, r1, #31
 8000b3a:	2aff      	cmp	r2, #255	@ 0xff
 8000b3c:	d018      	beq.n	8000b70 <__gesf2+0x4c>
 8000b3e:	28ff      	cmp	r0, #255	@ 0xff
 8000b40:	d00a      	beq.n	8000b58 <__gesf2+0x34>
 8000b42:	2a00      	cmp	r2, #0
 8000b44:	d11e      	bne.n	8000b84 <__gesf2+0x60>
 8000b46:	2800      	cmp	r0, #0
 8000b48:	d10a      	bne.n	8000b60 <__gesf2+0x3c>
 8000b4a:	2d00      	cmp	r5, #0
 8000b4c:	d029      	beq.n	8000ba2 <__gesf2+0x7e>
 8000b4e:	2c00      	cmp	r4, #0
 8000b50:	d12d      	bne.n	8000bae <__gesf2+0x8a>
 8000b52:	0048      	lsls	r0, r1, #1
 8000b54:	3801      	subs	r0, #1
 8000b56:	bd30      	pop	{r4, r5, pc}
 8000b58:	2d00      	cmp	r5, #0
 8000b5a:	d125      	bne.n	8000ba8 <__gesf2+0x84>
 8000b5c:	2a00      	cmp	r2, #0
 8000b5e:	d101      	bne.n	8000b64 <__gesf2+0x40>
 8000b60:	2c00      	cmp	r4, #0
 8000b62:	d0f6      	beq.n	8000b52 <__gesf2+0x2e>
 8000b64:	428b      	cmp	r3, r1
 8000b66:	d019      	beq.n	8000b9c <__gesf2+0x78>
 8000b68:	2001      	movs	r0, #1
 8000b6a:	425b      	negs	r3, r3
 8000b6c:	4318      	orrs	r0, r3
 8000b6e:	e7f2      	b.n	8000b56 <__gesf2+0x32>
 8000b70:	2c00      	cmp	r4, #0
 8000b72:	d119      	bne.n	8000ba8 <__gesf2+0x84>
 8000b74:	28ff      	cmp	r0, #255	@ 0xff
 8000b76:	d1f7      	bne.n	8000b68 <__gesf2+0x44>
 8000b78:	2d00      	cmp	r5, #0
 8000b7a:	d115      	bne.n	8000ba8 <__gesf2+0x84>
 8000b7c:	2000      	movs	r0, #0
 8000b7e:	428b      	cmp	r3, r1
 8000b80:	d1f2      	bne.n	8000b68 <__gesf2+0x44>
 8000b82:	e7e8      	b.n	8000b56 <__gesf2+0x32>
 8000b84:	2800      	cmp	r0, #0
 8000b86:	d0ef      	beq.n	8000b68 <__gesf2+0x44>
 8000b88:	428b      	cmp	r3, r1
 8000b8a:	d1ed      	bne.n	8000b68 <__gesf2+0x44>
 8000b8c:	4282      	cmp	r2, r0
 8000b8e:	dceb      	bgt.n	8000b68 <__gesf2+0x44>
 8000b90:	db04      	blt.n	8000b9c <__gesf2+0x78>
 8000b92:	42ac      	cmp	r4, r5
 8000b94:	d8e8      	bhi.n	8000b68 <__gesf2+0x44>
 8000b96:	2000      	movs	r0, #0
 8000b98:	42ac      	cmp	r4, r5
 8000b9a:	d2dc      	bcs.n	8000b56 <__gesf2+0x32>
 8000b9c:	0058      	lsls	r0, r3, #1
 8000b9e:	3801      	subs	r0, #1
 8000ba0:	e7d9      	b.n	8000b56 <__gesf2+0x32>
 8000ba2:	2c00      	cmp	r4, #0
 8000ba4:	d0d7      	beq.n	8000b56 <__gesf2+0x32>
 8000ba6:	e7df      	b.n	8000b68 <__gesf2+0x44>
 8000ba8:	2002      	movs	r0, #2
 8000baa:	4240      	negs	r0, r0
 8000bac:	e7d3      	b.n	8000b56 <__gesf2+0x32>
 8000bae:	428b      	cmp	r3, r1
 8000bb0:	d1da      	bne.n	8000b68 <__gesf2+0x44>
 8000bb2:	e7ee      	b.n	8000b92 <__gesf2+0x6e>

08000bb4 <__lesf2>:
 8000bb4:	b530      	push	{r4, r5, lr}
 8000bb6:	0042      	lsls	r2, r0, #1
 8000bb8:	0244      	lsls	r4, r0, #9
 8000bba:	024d      	lsls	r5, r1, #9
 8000bbc:	0fc3      	lsrs	r3, r0, #31
 8000bbe:	0048      	lsls	r0, r1, #1
 8000bc0:	0a64      	lsrs	r4, r4, #9
 8000bc2:	0e12      	lsrs	r2, r2, #24
 8000bc4:	0a6d      	lsrs	r5, r5, #9
 8000bc6:	0e00      	lsrs	r0, r0, #24
 8000bc8:	0fc9      	lsrs	r1, r1, #31
 8000bca:	2aff      	cmp	r2, #255	@ 0xff
 8000bcc:	d017      	beq.n	8000bfe <__lesf2+0x4a>
 8000bce:	28ff      	cmp	r0, #255	@ 0xff
 8000bd0:	d00a      	beq.n	8000be8 <__lesf2+0x34>
 8000bd2:	2a00      	cmp	r2, #0
 8000bd4:	d11b      	bne.n	8000c0e <__lesf2+0x5a>
 8000bd6:	2800      	cmp	r0, #0
 8000bd8:	d10a      	bne.n	8000bf0 <__lesf2+0x3c>
 8000bda:	2d00      	cmp	r5, #0
 8000bdc:	d01d      	beq.n	8000c1a <__lesf2+0x66>
 8000bde:	2c00      	cmp	r4, #0
 8000be0:	d12d      	bne.n	8000c3e <__lesf2+0x8a>
 8000be2:	0048      	lsls	r0, r1, #1
 8000be4:	3801      	subs	r0, #1
 8000be6:	e011      	b.n	8000c0c <__lesf2+0x58>
 8000be8:	2d00      	cmp	r5, #0
 8000bea:	d10e      	bne.n	8000c0a <__lesf2+0x56>
 8000bec:	2a00      	cmp	r2, #0
 8000bee:	d101      	bne.n	8000bf4 <__lesf2+0x40>
 8000bf0:	2c00      	cmp	r4, #0
 8000bf2:	d0f6      	beq.n	8000be2 <__lesf2+0x2e>
 8000bf4:	428b      	cmp	r3, r1
 8000bf6:	d10c      	bne.n	8000c12 <__lesf2+0x5e>
 8000bf8:	0058      	lsls	r0, r3, #1
 8000bfa:	3801      	subs	r0, #1
 8000bfc:	e006      	b.n	8000c0c <__lesf2+0x58>
 8000bfe:	2c00      	cmp	r4, #0
 8000c00:	d103      	bne.n	8000c0a <__lesf2+0x56>
 8000c02:	28ff      	cmp	r0, #255	@ 0xff
 8000c04:	d105      	bne.n	8000c12 <__lesf2+0x5e>
 8000c06:	2d00      	cmp	r5, #0
 8000c08:	d015      	beq.n	8000c36 <__lesf2+0x82>
 8000c0a:	2002      	movs	r0, #2
 8000c0c:	bd30      	pop	{r4, r5, pc}
 8000c0e:	2800      	cmp	r0, #0
 8000c10:	d106      	bne.n	8000c20 <__lesf2+0x6c>
 8000c12:	2001      	movs	r0, #1
 8000c14:	425b      	negs	r3, r3
 8000c16:	4318      	orrs	r0, r3
 8000c18:	e7f8      	b.n	8000c0c <__lesf2+0x58>
 8000c1a:	2c00      	cmp	r4, #0
 8000c1c:	d0f6      	beq.n	8000c0c <__lesf2+0x58>
 8000c1e:	e7f8      	b.n	8000c12 <__lesf2+0x5e>
 8000c20:	428b      	cmp	r3, r1
 8000c22:	d1f6      	bne.n	8000c12 <__lesf2+0x5e>
 8000c24:	4282      	cmp	r2, r0
 8000c26:	dcf4      	bgt.n	8000c12 <__lesf2+0x5e>
 8000c28:	dbe6      	blt.n	8000bf8 <__lesf2+0x44>
 8000c2a:	42ac      	cmp	r4, r5
 8000c2c:	d8f1      	bhi.n	8000c12 <__lesf2+0x5e>
 8000c2e:	2000      	movs	r0, #0
 8000c30:	42ac      	cmp	r4, r5
 8000c32:	d2eb      	bcs.n	8000c0c <__lesf2+0x58>
 8000c34:	e7e0      	b.n	8000bf8 <__lesf2+0x44>
 8000c36:	2000      	movs	r0, #0
 8000c38:	428b      	cmp	r3, r1
 8000c3a:	d1ea      	bne.n	8000c12 <__lesf2+0x5e>
 8000c3c:	e7e6      	b.n	8000c0c <__lesf2+0x58>
 8000c3e:	428b      	cmp	r3, r1
 8000c40:	d1e7      	bne.n	8000c12 <__lesf2+0x5e>
 8000c42:	e7f2      	b.n	8000c2a <__lesf2+0x76>

08000c44 <__aeabi_fmul>:
 8000c44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c46:	464f      	mov	r7, r9
 8000c48:	4646      	mov	r6, r8
 8000c4a:	46d6      	mov	lr, sl
 8000c4c:	0044      	lsls	r4, r0, #1
 8000c4e:	b5c0      	push	{r6, r7, lr}
 8000c50:	0246      	lsls	r6, r0, #9
 8000c52:	1c0f      	adds	r7, r1, #0
 8000c54:	0a76      	lsrs	r6, r6, #9
 8000c56:	0e24      	lsrs	r4, r4, #24
 8000c58:	0fc5      	lsrs	r5, r0, #31
 8000c5a:	2c00      	cmp	r4, #0
 8000c5c:	d100      	bne.n	8000c60 <__aeabi_fmul+0x1c>
 8000c5e:	e0da      	b.n	8000e16 <__aeabi_fmul+0x1d2>
 8000c60:	2cff      	cmp	r4, #255	@ 0xff
 8000c62:	d074      	beq.n	8000d4e <__aeabi_fmul+0x10a>
 8000c64:	2380      	movs	r3, #128	@ 0x80
 8000c66:	00f6      	lsls	r6, r6, #3
 8000c68:	04db      	lsls	r3, r3, #19
 8000c6a:	431e      	orrs	r6, r3
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	4699      	mov	r9, r3
 8000c70:	469a      	mov	sl, r3
 8000c72:	3c7f      	subs	r4, #127	@ 0x7f
 8000c74:	027b      	lsls	r3, r7, #9
 8000c76:	0a5b      	lsrs	r3, r3, #9
 8000c78:	4698      	mov	r8, r3
 8000c7a:	007b      	lsls	r3, r7, #1
 8000c7c:	0e1b      	lsrs	r3, r3, #24
 8000c7e:	0fff      	lsrs	r7, r7, #31
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d074      	beq.n	8000d6e <__aeabi_fmul+0x12a>
 8000c84:	2bff      	cmp	r3, #255	@ 0xff
 8000c86:	d100      	bne.n	8000c8a <__aeabi_fmul+0x46>
 8000c88:	e08e      	b.n	8000da8 <__aeabi_fmul+0x164>
 8000c8a:	4642      	mov	r2, r8
 8000c8c:	2180      	movs	r1, #128	@ 0x80
 8000c8e:	00d2      	lsls	r2, r2, #3
 8000c90:	04c9      	lsls	r1, r1, #19
 8000c92:	4311      	orrs	r1, r2
 8000c94:	3b7f      	subs	r3, #127	@ 0x7f
 8000c96:	002a      	movs	r2, r5
 8000c98:	18e4      	adds	r4, r4, r3
 8000c9a:	464b      	mov	r3, r9
 8000c9c:	407a      	eors	r2, r7
 8000c9e:	4688      	mov	r8, r1
 8000ca0:	b2d2      	uxtb	r2, r2
 8000ca2:	2b0a      	cmp	r3, #10
 8000ca4:	dc75      	bgt.n	8000d92 <__aeabi_fmul+0x14e>
 8000ca6:	464b      	mov	r3, r9
 8000ca8:	2000      	movs	r0, #0
 8000caa:	2b02      	cmp	r3, #2
 8000cac:	dd0f      	ble.n	8000cce <__aeabi_fmul+0x8a>
 8000cae:	4649      	mov	r1, r9
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	408b      	lsls	r3, r1
 8000cb4:	21a6      	movs	r1, #166	@ 0xa6
 8000cb6:	00c9      	lsls	r1, r1, #3
 8000cb8:	420b      	tst	r3, r1
 8000cba:	d169      	bne.n	8000d90 <__aeabi_fmul+0x14c>
 8000cbc:	2190      	movs	r1, #144	@ 0x90
 8000cbe:	0089      	lsls	r1, r1, #2
 8000cc0:	420b      	tst	r3, r1
 8000cc2:	d000      	beq.n	8000cc6 <__aeabi_fmul+0x82>
 8000cc4:	e100      	b.n	8000ec8 <__aeabi_fmul+0x284>
 8000cc6:	2188      	movs	r1, #136	@ 0x88
 8000cc8:	4219      	tst	r1, r3
 8000cca:	d000      	beq.n	8000cce <__aeabi_fmul+0x8a>
 8000ccc:	e0f5      	b.n	8000eba <__aeabi_fmul+0x276>
 8000cce:	4641      	mov	r1, r8
 8000cd0:	0409      	lsls	r1, r1, #16
 8000cd2:	0c09      	lsrs	r1, r1, #16
 8000cd4:	4643      	mov	r3, r8
 8000cd6:	0008      	movs	r0, r1
 8000cd8:	0c35      	lsrs	r5, r6, #16
 8000cda:	0436      	lsls	r6, r6, #16
 8000cdc:	0c1b      	lsrs	r3, r3, #16
 8000cde:	0c36      	lsrs	r6, r6, #16
 8000ce0:	4370      	muls	r0, r6
 8000ce2:	4369      	muls	r1, r5
 8000ce4:	435e      	muls	r6, r3
 8000ce6:	435d      	muls	r5, r3
 8000ce8:	1876      	adds	r6, r6, r1
 8000cea:	0c03      	lsrs	r3, r0, #16
 8000cec:	199b      	adds	r3, r3, r6
 8000cee:	4299      	cmp	r1, r3
 8000cf0:	d903      	bls.n	8000cfa <__aeabi_fmul+0xb6>
 8000cf2:	2180      	movs	r1, #128	@ 0x80
 8000cf4:	0249      	lsls	r1, r1, #9
 8000cf6:	468c      	mov	ip, r1
 8000cf8:	4465      	add	r5, ip
 8000cfa:	0400      	lsls	r0, r0, #16
 8000cfc:	0419      	lsls	r1, r3, #16
 8000cfe:	0c00      	lsrs	r0, r0, #16
 8000d00:	1809      	adds	r1, r1, r0
 8000d02:	018e      	lsls	r6, r1, #6
 8000d04:	1e70      	subs	r0, r6, #1
 8000d06:	4186      	sbcs	r6, r0
 8000d08:	0c1b      	lsrs	r3, r3, #16
 8000d0a:	0e89      	lsrs	r1, r1, #26
 8000d0c:	195b      	adds	r3, r3, r5
 8000d0e:	430e      	orrs	r6, r1
 8000d10:	019b      	lsls	r3, r3, #6
 8000d12:	431e      	orrs	r6, r3
 8000d14:	011b      	lsls	r3, r3, #4
 8000d16:	d46c      	bmi.n	8000df2 <__aeabi_fmul+0x1ae>
 8000d18:	0023      	movs	r3, r4
 8000d1a:	337f      	adds	r3, #127	@ 0x7f
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	dc00      	bgt.n	8000d22 <__aeabi_fmul+0xde>
 8000d20:	e0b1      	b.n	8000e86 <__aeabi_fmul+0x242>
 8000d22:	0015      	movs	r5, r2
 8000d24:	0771      	lsls	r1, r6, #29
 8000d26:	d00b      	beq.n	8000d40 <__aeabi_fmul+0xfc>
 8000d28:	200f      	movs	r0, #15
 8000d2a:	0021      	movs	r1, r4
 8000d2c:	4030      	ands	r0, r6
 8000d2e:	2804      	cmp	r0, #4
 8000d30:	d006      	beq.n	8000d40 <__aeabi_fmul+0xfc>
 8000d32:	3604      	adds	r6, #4
 8000d34:	0132      	lsls	r2, r6, #4
 8000d36:	d503      	bpl.n	8000d40 <__aeabi_fmul+0xfc>
 8000d38:	4b6e      	ldr	r3, [pc, #440]	@ (8000ef4 <__aeabi_fmul+0x2b0>)
 8000d3a:	401e      	ands	r6, r3
 8000d3c:	000b      	movs	r3, r1
 8000d3e:	3380      	adds	r3, #128	@ 0x80
 8000d40:	2bfe      	cmp	r3, #254	@ 0xfe
 8000d42:	dd00      	ble.n	8000d46 <__aeabi_fmul+0x102>
 8000d44:	e0bd      	b.n	8000ec2 <__aeabi_fmul+0x27e>
 8000d46:	01b2      	lsls	r2, r6, #6
 8000d48:	0a52      	lsrs	r2, r2, #9
 8000d4a:	b2db      	uxtb	r3, r3
 8000d4c:	e048      	b.n	8000de0 <__aeabi_fmul+0x19c>
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d000      	beq.n	8000d54 <__aeabi_fmul+0x110>
 8000d52:	e092      	b.n	8000e7a <__aeabi_fmul+0x236>
 8000d54:	2308      	movs	r3, #8
 8000d56:	4699      	mov	r9, r3
 8000d58:	3b06      	subs	r3, #6
 8000d5a:	469a      	mov	sl, r3
 8000d5c:	027b      	lsls	r3, r7, #9
 8000d5e:	0a5b      	lsrs	r3, r3, #9
 8000d60:	4698      	mov	r8, r3
 8000d62:	007b      	lsls	r3, r7, #1
 8000d64:	24ff      	movs	r4, #255	@ 0xff
 8000d66:	0e1b      	lsrs	r3, r3, #24
 8000d68:	0fff      	lsrs	r7, r7, #31
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d18a      	bne.n	8000c84 <__aeabi_fmul+0x40>
 8000d6e:	4642      	mov	r2, r8
 8000d70:	2a00      	cmp	r2, #0
 8000d72:	d164      	bne.n	8000e3e <__aeabi_fmul+0x1fa>
 8000d74:	4649      	mov	r1, r9
 8000d76:	3201      	adds	r2, #1
 8000d78:	4311      	orrs	r1, r2
 8000d7a:	4689      	mov	r9, r1
 8000d7c:	290a      	cmp	r1, #10
 8000d7e:	dc08      	bgt.n	8000d92 <__aeabi_fmul+0x14e>
 8000d80:	407d      	eors	r5, r7
 8000d82:	2001      	movs	r0, #1
 8000d84:	b2ea      	uxtb	r2, r5
 8000d86:	2902      	cmp	r1, #2
 8000d88:	dc91      	bgt.n	8000cae <__aeabi_fmul+0x6a>
 8000d8a:	0015      	movs	r5, r2
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	e027      	b.n	8000de0 <__aeabi_fmul+0x19c>
 8000d90:	0015      	movs	r5, r2
 8000d92:	4653      	mov	r3, sl
 8000d94:	2b02      	cmp	r3, #2
 8000d96:	d100      	bne.n	8000d9a <__aeabi_fmul+0x156>
 8000d98:	e093      	b.n	8000ec2 <__aeabi_fmul+0x27e>
 8000d9a:	2b03      	cmp	r3, #3
 8000d9c:	d01a      	beq.n	8000dd4 <__aeabi_fmul+0x190>
 8000d9e:	2b01      	cmp	r3, #1
 8000da0:	d12c      	bne.n	8000dfc <__aeabi_fmul+0x1b8>
 8000da2:	2300      	movs	r3, #0
 8000da4:	2200      	movs	r2, #0
 8000da6:	e01b      	b.n	8000de0 <__aeabi_fmul+0x19c>
 8000da8:	4643      	mov	r3, r8
 8000daa:	34ff      	adds	r4, #255	@ 0xff
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d055      	beq.n	8000e5c <__aeabi_fmul+0x218>
 8000db0:	2103      	movs	r1, #3
 8000db2:	464b      	mov	r3, r9
 8000db4:	430b      	orrs	r3, r1
 8000db6:	0019      	movs	r1, r3
 8000db8:	2b0a      	cmp	r3, #10
 8000dba:	dc00      	bgt.n	8000dbe <__aeabi_fmul+0x17a>
 8000dbc:	e092      	b.n	8000ee4 <__aeabi_fmul+0x2a0>
 8000dbe:	2b0f      	cmp	r3, #15
 8000dc0:	d000      	beq.n	8000dc4 <__aeabi_fmul+0x180>
 8000dc2:	e08c      	b.n	8000ede <__aeabi_fmul+0x29a>
 8000dc4:	2280      	movs	r2, #128	@ 0x80
 8000dc6:	03d2      	lsls	r2, r2, #15
 8000dc8:	4216      	tst	r6, r2
 8000dca:	d003      	beq.n	8000dd4 <__aeabi_fmul+0x190>
 8000dcc:	4643      	mov	r3, r8
 8000dce:	4213      	tst	r3, r2
 8000dd0:	d100      	bne.n	8000dd4 <__aeabi_fmul+0x190>
 8000dd2:	e07d      	b.n	8000ed0 <__aeabi_fmul+0x28c>
 8000dd4:	2280      	movs	r2, #128	@ 0x80
 8000dd6:	03d2      	lsls	r2, r2, #15
 8000dd8:	4332      	orrs	r2, r6
 8000dda:	0252      	lsls	r2, r2, #9
 8000ddc:	0a52      	lsrs	r2, r2, #9
 8000dde:	23ff      	movs	r3, #255	@ 0xff
 8000de0:	05d8      	lsls	r0, r3, #23
 8000de2:	07ed      	lsls	r5, r5, #31
 8000de4:	4310      	orrs	r0, r2
 8000de6:	4328      	orrs	r0, r5
 8000de8:	bce0      	pop	{r5, r6, r7}
 8000dea:	46ba      	mov	sl, r7
 8000dec:	46b1      	mov	r9, r6
 8000dee:	46a8      	mov	r8, r5
 8000df0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000df2:	2301      	movs	r3, #1
 8000df4:	0015      	movs	r5, r2
 8000df6:	0871      	lsrs	r1, r6, #1
 8000df8:	401e      	ands	r6, r3
 8000dfa:	430e      	orrs	r6, r1
 8000dfc:	0023      	movs	r3, r4
 8000dfe:	3380      	adds	r3, #128	@ 0x80
 8000e00:	1c61      	adds	r1, r4, #1
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	dd41      	ble.n	8000e8a <__aeabi_fmul+0x246>
 8000e06:	0772      	lsls	r2, r6, #29
 8000e08:	d094      	beq.n	8000d34 <__aeabi_fmul+0xf0>
 8000e0a:	220f      	movs	r2, #15
 8000e0c:	4032      	ands	r2, r6
 8000e0e:	2a04      	cmp	r2, #4
 8000e10:	d000      	beq.n	8000e14 <__aeabi_fmul+0x1d0>
 8000e12:	e78e      	b.n	8000d32 <__aeabi_fmul+0xee>
 8000e14:	e78e      	b.n	8000d34 <__aeabi_fmul+0xf0>
 8000e16:	2e00      	cmp	r6, #0
 8000e18:	d105      	bne.n	8000e26 <__aeabi_fmul+0x1e2>
 8000e1a:	2304      	movs	r3, #4
 8000e1c:	4699      	mov	r9, r3
 8000e1e:	3b03      	subs	r3, #3
 8000e20:	2400      	movs	r4, #0
 8000e22:	469a      	mov	sl, r3
 8000e24:	e726      	b.n	8000c74 <__aeabi_fmul+0x30>
 8000e26:	0030      	movs	r0, r6
 8000e28:	f002 fad2 	bl	80033d0 <__clzsi2>
 8000e2c:	2476      	movs	r4, #118	@ 0x76
 8000e2e:	1f43      	subs	r3, r0, #5
 8000e30:	409e      	lsls	r6, r3
 8000e32:	2300      	movs	r3, #0
 8000e34:	4264      	negs	r4, r4
 8000e36:	4699      	mov	r9, r3
 8000e38:	469a      	mov	sl, r3
 8000e3a:	1a24      	subs	r4, r4, r0
 8000e3c:	e71a      	b.n	8000c74 <__aeabi_fmul+0x30>
 8000e3e:	4640      	mov	r0, r8
 8000e40:	f002 fac6 	bl	80033d0 <__clzsi2>
 8000e44:	464b      	mov	r3, r9
 8000e46:	1a24      	subs	r4, r4, r0
 8000e48:	3c76      	subs	r4, #118	@ 0x76
 8000e4a:	2b0a      	cmp	r3, #10
 8000e4c:	dca1      	bgt.n	8000d92 <__aeabi_fmul+0x14e>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	3805      	subs	r0, #5
 8000e52:	4083      	lsls	r3, r0
 8000e54:	407d      	eors	r5, r7
 8000e56:	4698      	mov	r8, r3
 8000e58:	b2ea      	uxtb	r2, r5
 8000e5a:	e724      	b.n	8000ca6 <__aeabi_fmul+0x62>
 8000e5c:	464a      	mov	r2, r9
 8000e5e:	3302      	adds	r3, #2
 8000e60:	4313      	orrs	r3, r2
 8000e62:	002a      	movs	r2, r5
 8000e64:	407a      	eors	r2, r7
 8000e66:	b2d2      	uxtb	r2, r2
 8000e68:	2b0a      	cmp	r3, #10
 8000e6a:	dc92      	bgt.n	8000d92 <__aeabi_fmul+0x14e>
 8000e6c:	4649      	mov	r1, r9
 8000e6e:	0015      	movs	r5, r2
 8000e70:	2900      	cmp	r1, #0
 8000e72:	d026      	beq.n	8000ec2 <__aeabi_fmul+0x27e>
 8000e74:	4699      	mov	r9, r3
 8000e76:	2002      	movs	r0, #2
 8000e78:	e719      	b.n	8000cae <__aeabi_fmul+0x6a>
 8000e7a:	230c      	movs	r3, #12
 8000e7c:	4699      	mov	r9, r3
 8000e7e:	3b09      	subs	r3, #9
 8000e80:	24ff      	movs	r4, #255	@ 0xff
 8000e82:	469a      	mov	sl, r3
 8000e84:	e6f6      	b.n	8000c74 <__aeabi_fmul+0x30>
 8000e86:	0015      	movs	r5, r2
 8000e88:	0021      	movs	r1, r4
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	1ad3      	subs	r3, r2, r3
 8000e8e:	2b1b      	cmp	r3, #27
 8000e90:	dd00      	ble.n	8000e94 <__aeabi_fmul+0x250>
 8000e92:	e786      	b.n	8000da2 <__aeabi_fmul+0x15e>
 8000e94:	319e      	adds	r1, #158	@ 0x9e
 8000e96:	0032      	movs	r2, r6
 8000e98:	408e      	lsls	r6, r1
 8000e9a:	40da      	lsrs	r2, r3
 8000e9c:	1e73      	subs	r3, r6, #1
 8000e9e:	419e      	sbcs	r6, r3
 8000ea0:	4332      	orrs	r2, r6
 8000ea2:	0753      	lsls	r3, r2, #29
 8000ea4:	d004      	beq.n	8000eb0 <__aeabi_fmul+0x26c>
 8000ea6:	230f      	movs	r3, #15
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	2b04      	cmp	r3, #4
 8000eac:	d000      	beq.n	8000eb0 <__aeabi_fmul+0x26c>
 8000eae:	3204      	adds	r2, #4
 8000eb0:	0153      	lsls	r3, r2, #5
 8000eb2:	d510      	bpl.n	8000ed6 <__aeabi_fmul+0x292>
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	e792      	b.n	8000de0 <__aeabi_fmul+0x19c>
 8000eba:	003d      	movs	r5, r7
 8000ebc:	4646      	mov	r6, r8
 8000ebe:	4682      	mov	sl, r0
 8000ec0:	e767      	b.n	8000d92 <__aeabi_fmul+0x14e>
 8000ec2:	23ff      	movs	r3, #255	@ 0xff
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	e78b      	b.n	8000de0 <__aeabi_fmul+0x19c>
 8000ec8:	2280      	movs	r2, #128	@ 0x80
 8000eca:	2500      	movs	r5, #0
 8000ecc:	03d2      	lsls	r2, r2, #15
 8000ece:	e786      	b.n	8000dde <__aeabi_fmul+0x19a>
 8000ed0:	003d      	movs	r5, r7
 8000ed2:	431a      	orrs	r2, r3
 8000ed4:	e783      	b.n	8000dde <__aeabi_fmul+0x19a>
 8000ed6:	0192      	lsls	r2, r2, #6
 8000ed8:	2300      	movs	r3, #0
 8000eda:	0a52      	lsrs	r2, r2, #9
 8000edc:	e780      	b.n	8000de0 <__aeabi_fmul+0x19c>
 8000ede:	003d      	movs	r5, r7
 8000ee0:	4646      	mov	r6, r8
 8000ee2:	e777      	b.n	8000dd4 <__aeabi_fmul+0x190>
 8000ee4:	002a      	movs	r2, r5
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	407a      	eors	r2, r7
 8000eea:	408b      	lsls	r3, r1
 8000eec:	2003      	movs	r0, #3
 8000eee:	b2d2      	uxtb	r2, r2
 8000ef0:	e6e9      	b.n	8000cc6 <__aeabi_fmul+0x82>
 8000ef2:	46c0      	nop			@ (mov r8, r8)
 8000ef4:	f7ffffff 	.word	0xf7ffffff

08000ef8 <__aeabi_fsub>:
 8000ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000efa:	4647      	mov	r7, r8
 8000efc:	46ce      	mov	lr, r9
 8000efe:	0243      	lsls	r3, r0, #9
 8000f00:	b580      	push	{r7, lr}
 8000f02:	0a5f      	lsrs	r7, r3, #9
 8000f04:	099b      	lsrs	r3, r3, #6
 8000f06:	0045      	lsls	r5, r0, #1
 8000f08:	004a      	lsls	r2, r1, #1
 8000f0a:	469c      	mov	ip, r3
 8000f0c:	024b      	lsls	r3, r1, #9
 8000f0e:	0fc4      	lsrs	r4, r0, #31
 8000f10:	0fce      	lsrs	r6, r1, #31
 8000f12:	0e2d      	lsrs	r5, r5, #24
 8000f14:	0a58      	lsrs	r0, r3, #9
 8000f16:	0e12      	lsrs	r2, r2, #24
 8000f18:	0999      	lsrs	r1, r3, #6
 8000f1a:	2aff      	cmp	r2, #255	@ 0xff
 8000f1c:	d06b      	beq.n	8000ff6 <__aeabi_fsub+0xfe>
 8000f1e:	2301      	movs	r3, #1
 8000f20:	405e      	eors	r6, r3
 8000f22:	1aab      	subs	r3, r5, r2
 8000f24:	42b4      	cmp	r4, r6
 8000f26:	d04b      	beq.n	8000fc0 <__aeabi_fsub+0xc8>
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	dc00      	bgt.n	8000f2e <__aeabi_fsub+0x36>
 8000f2c:	e0ff      	b.n	800112e <__aeabi_fsub+0x236>
 8000f2e:	2a00      	cmp	r2, #0
 8000f30:	d100      	bne.n	8000f34 <__aeabi_fsub+0x3c>
 8000f32:	e088      	b.n	8001046 <__aeabi_fsub+0x14e>
 8000f34:	2dff      	cmp	r5, #255	@ 0xff
 8000f36:	d100      	bne.n	8000f3a <__aeabi_fsub+0x42>
 8000f38:	e0ef      	b.n	800111a <__aeabi_fsub+0x222>
 8000f3a:	2280      	movs	r2, #128	@ 0x80
 8000f3c:	04d2      	lsls	r2, r2, #19
 8000f3e:	4311      	orrs	r1, r2
 8000f40:	2001      	movs	r0, #1
 8000f42:	2b1b      	cmp	r3, #27
 8000f44:	dc08      	bgt.n	8000f58 <__aeabi_fsub+0x60>
 8000f46:	0008      	movs	r0, r1
 8000f48:	2220      	movs	r2, #32
 8000f4a:	40d8      	lsrs	r0, r3
 8000f4c:	1ad3      	subs	r3, r2, r3
 8000f4e:	4099      	lsls	r1, r3
 8000f50:	000b      	movs	r3, r1
 8000f52:	1e5a      	subs	r2, r3, #1
 8000f54:	4193      	sbcs	r3, r2
 8000f56:	4318      	orrs	r0, r3
 8000f58:	4663      	mov	r3, ip
 8000f5a:	1a1b      	subs	r3, r3, r0
 8000f5c:	469c      	mov	ip, r3
 8000f5e:	4663      	mov	r3, ip
 8000f60:	015b      	lsls	r3, r3, #5
 8000f62:	d400      	bmi.n	8000f66 <__aeabi_fsub+0x6e>
 8000f64:	e0cd      	b.n	8001102 <__aeabi_fsub+0x20a>
 8000f66:	4663      	mov	r3, ip
 8000f68:	019f      	lsls	r7, r3, #6
 8000f6a:	09bf      	lsrs	r7, r7, #6
 8000f6c:	0038      	movs	r0, r7
 8000f6e:	f002 fa2f 	bl	80033d0 <__clzsi2>
 8000f72:	003b      	movs	r3, r7
 8000f74:	3805      	subs	r0, #5
 8000f76:	4083      	lsls	r3, r0
 8000f78:	4285      	cmp	r5, r0
 8000f7a:	dc00      	bgt.n	8000f7e <__aeabi_fsub+0x86>
 8000f7c:	e0a2      	b.n	80010c4 <__aeabi_fsub+0x1cc>
 8000f7e:	4ab7      	ldr	r2, [pc, #732]	@ (800125c <__aeabi_fsub+0x364>)
 8000f80:	1a2d      	subs	r5, r5, r0
 8000f82:	401a      	ands	r2, r3
 8000f84:	4694      	mov	ip, r2
 8000f86:	075a      	lsls	r2, r3, #29
 8000f88:	d100      	bne.n	8000f8c <__aeabi_fsub+0x94>
 8000f8a:	e0c3      	b.n	8001114 <__aeabi_fsub+0x21c>
 8000f8c:	220f      	movs	r2, #15
 8000f8e:	4013      	ands	r3, r2
 8000f90:	2b04      	cmp	r3, #4
 8000f92:	d100      	bne.n	8000f96 <__aeabi_fsub+0x9e>
 8000f94:	e0be      	b.n	8001114 <__aeabi_fsub+0x21c>
 8000f96:	2304      	movs	r3, #4
 8000f98:	4698      	mov	r8, r3
 8000f9a:	44c4      	add	ip, r8
 8000f9c:	4663      	mov	r3, ip
 8000f9e:	015b      	lsls	r3, r3, #5
 8000fa0:	d400      	bmi.n	8000fa4 <__aeabi_fsub+0xac>
 8000fa2:	e0b7      	b.n	8001114 <__aeabi_fsub+0x21c>
 8000fa4:	1c68      	adds	r0, r5, #1
 8000fa6:	2dfe      	cmp	r5, #254	@ 0xfe
 8000fa8:	d000      	beq.n	8000fac <__aeabi_fsub+0xb4>
 8000faa:	e0a5      	b.n	80010f8 <__aeabi_fsub+0x200>
 8000fac:	20ff      	movs	r0, #255	@ 0xff
 8000fae:	2200      	movs	r2, #0
 8000fb0:	05c0      	lsls	r0, r0, #23
 8000fb2:	4310      	orrs	r0, r2
 8000fb4:	07e4      	lsls	r4, r4, #31
 8000fb6:	4320      	orrs	r0, r4
 8000fb8:	bcc0      	pop	{r6, r7}
 8000fba:	46b9      	mov	r9, r7
 8000fbc:	46b0      	mov	r8, r6
 8000fbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	dc00      	bgt.n	8000fc6 <__aeabi_fsub+0xce>
 8000fc4:	e1eb      	b.n	800139e <__aeabi_fsub+0x4a6>
 8000fc6:	2a00      	cmp	r2, #0
 8000fc8:	d046      	beq.n	8001058 <__aeabi_fsub+0x160>
 8000fca:	2dff      	cmp	r5, #255	@ 0xff
 8000fcc:	d100      	bne.n	8000fd0 <__aeabi_fsub+0xd8>
 8000fce:	e0a4      	b.n	800111a <__aeabi_fsub+0x222>
 8000fd0:	2280      	movs	r2, #128	@ 0x80
 8000fd2:	04d2      	lsls	r2, r2, #19
 8000fd4:	4311      	orrs	r1, r2
 8000fd6:	2b1b      	cmp	r3, #27
 8000fd8:	dc00      	bgt.n	8000fdc <__aeabi_fsub+0xe4>
 8000fda:	e0fb      	b.n	80011d4 <__aeabi_fsub+0x2dc>
 8000fdc:	2305      	movs	r3, #5
 8000fde:	4698      	mov	r8, r3
 8000fe0:	002b      	movs	r3, r5
 8000fe2:	44c4      	add	ip, r8
 8000fe4:	4662      	mov	r2, ip
 8000fe6:	08d7      	lsrs	r7, r2, #3
 8000fe8:	2bff      	cmp	r3, #255	@ 0xff
 8000fea:	d100      	bne.n	8000fee <__aeabi_fsub+0xf6>
 8000fec:	e095      	b.n	800111a <__aeabi_fsub+0x222>
 8000fee:	027a      	lsls	r2, r7, #9
 8000ff0:	0a52      	lsrs	r2, r2, #9
 8000ff2:	b2d8      	uxtb	r0, r3
 8000ff4:	e7dc      	b.n	8000fb0 <__aeabi_fsub+0xb8>
 8000ff6:	002b      	movs	r3, r5
 8000ff8:	3bff      	subs	r3, #255	@ 0xff
 8000ffa:	4699      	mov	r9, r3
 8000ffc:	2900      	cmp	r1, #0
 8000ffe:	d118      	bne.n	8001032 <__aeabi_fsub+0x13a>
 8001000:	2301      	movs	r3, #1
 8001002:	405e      	eors	r6, r3
 8001004:	42b4      	cmp	r4, r6
 8001006:	d100      	bne.n	800100a <__aeabi_fsub+0x112>
 8001008:	e0ca      	b.n	80011a0 <__aeabi_fsub+0x2a8>
 800100a:	464b      	mov	r3, r9
 800100c:	2b00      	cmp	r3, #0
 800100e:	d02d      	beq.n	800106c <__aeabi_fsub+0x174>
 8001010:	2d00      	cmp	r5, #0
 8001012:	d000      	beq.n	8001016 <__aeabi_fsub+0x11e>
 8001014:	e13c      	b.n	8001290 <__aeabi_fsub+0x398>
 8001016:	23ff      	movs	r3, #255	@ 0xff
 8001018:	4664      	mov	r4, ip
 800101a:	2c00      	cmp	r4, #0
 800101c:	d100      	bne.n	8001020 <__aeabi_fsub+0x128>
 800101e:	e15f      	b.n	80012e0 <__aeabi_fsub+0x3e8>
 8001020:	1e5d      	subs	r5, r3, #1
 8001022:	2b01      	cmp	r3, #1
 8001024:	d100      	bne.n	8001028 <__aeabi_fsub+0x130>
 8001026:	e174      	b.n	8001312 <__aeabi_fsub+0x41a>
 8001028:	0034      	movs	r4, r6
 800102a:	2bff      	cmp	r3, #255	@ 0xff
 800102c:	d074      	beq.n	8001118 <__aeabi_fsub+0x220>
 800102e:	002b      	movs	r3, r5
 8001030:	e103      	b.n	800123a <__aeabi_fsub+0x342>
 8001032:	42b4      	cmp	r4, r6
 8001034:	d100      	bne.n	8001038 <__aeabi_fsub+0x140>
 8001036:	e09c      	b.n	8001172 <__aeabi_fsub+0x27a>
 8001038:	2b00      	cmp	r3, #0
 800103a:	d017      	beq.n	800106c <__aeabi_fsub+0x174>
 800103c:	2d00      	cmp	r5, #0
 800103e:	d0ea      	beq.n	8001016 <__aeabi_fsub+0x11e>
 8001040:	0007      	movs	r7, r0
 8001042:	0034      	movs	r4, r6
 8001044:	e06c      	b.n	8001120 <__aeabi_fsub+0x228>
 8001046:	2900      	cmp	r1, #0
 8001048:	d0cc      	beq.n	8000fe4 <__aeabi_fsub+0xec>
 800104a:	1e5a      	subs	r2, r3, #1
 800104c:	2b01      	cmp	r3, #1
 800104e:	d02b      	beq.n	80010a8 <__aeabi_fsub+0x1b0>
 8001050:	2bff      	cmp	r3, #255	@ 0xff
 8001052:	d062      	beq.n	800111a <__aeabi_fsub+0x222>
 8001054:	0013      	movs	r3, r2
 8001056:	e773      	b.n	8000f40 <__aeabi_fsub+0x48>
 8001058:	2900      	cmp	r1, #0
 800105a:	d0c3      	beq.n	8000fe4 <__aeabi_fsub+0xec>
 800105c:	1e5a      	subs	r2, r3, #1
 800105e:	2b01      	cmp	r3, #1
 8001060:	d100      	bne.n	8001064 <__aeabi_fsub+0x16c>
 8001062:	e11e      	b.n	80012a2 <__aeabi_fsub+0x3aa>
 8001064:	2bff      	cmp	r3, #255	@ 0xff
 8001066:	d058      	beq.n	800111a <__aeabi_fsub+0x222>
 8001068:	0013      	movs	r3, r2
 800106a:	e7b4      	b.n	8000fd6 <__aeabi_fsub+0xde>
 800106c:	22fe      	movs	r2, #254	@ 0xfe
 800106e:	1c6b      	adds	r3, r5, #1
 8001070:	421a      	tst	r2, r3
 8001072:	d10d      	bne.n	8001090 <__aeabi_fsub+0x198>
 8001074:	2d00      	cmp	r5, #0
 8001076:	d060      	beq.n	800113a <__aeabi_fsub+0x242>
 8001078:	4663      	mov	r3, ip
 800107a:	2b00      	cmp	r3, #0
 800107c:	d000      	beq.n	8001080 <__aeabi_fsub+0x188>
 800107e:	e120      	b.n	80012c2 <__aeabi_fsub+0x3ca>
 8001080:	2900      	cmp	r1, #0
 8001082:	d000      	beq.n	8001086 <__aeabi_fsub+0x18e>
 8001084:	e128      	b.n	80012d8 <__aeabi_fsub+0x3e0>
 8001086:	2280      	movs	r2, #128	@ 0x80
 8001088:	2400      	movs	r4, #0
 800108a:	20ff      	movs	r0, #255	@ 0xff
 800108c:	03d2      	lsls	r2, r2, #15
 800108e:	e78f      	b.n	8000fb0 <__aeabi_fsub+0xb8>
 8001090:	4663      	mov	r3, ip
 8001092:	1a5f      	subs	r7, r3, r1
 8001094:	017b      	lsls	r3, r7, #5
 8001096:	d500      	bpl.n	800109a <__aeabi_fsub+0x1a2>
 8001098:	e0fe      	b.n	8001298 <__aeabi_fsub+0x3a0>
 800109a:	2f00      	cmp	r7, #0
 800109c:	d000      	beq.n	80010a0 <__aeabi_fsub+0x1a8>
 800109e:	e765      	b.n	8000f6c <__aeabi_fsub+0x74>
 80010a0:	2400      	movs	r4, #0
 80010a2:	2000      	movs	r0, #0
 80010a4:	2200      	movs	r2, #0
 80010a6:	e783      	b.n	8000fb0 <__aeabi_fsub+0xb8>
 80010a8:	4663      	mov	r3, ip
 80010aa:	1a59      	subs	r1, r3, r1
 80010ac:	014b      	lsls	r3, r1, #5
 80010ae:	d400      	bmi.n	80010b2 <__aeabi_fsub+0x1ba>
 80010b0:	e119      	b.n	80012e6 <__aeabi_fsub+0x3ee>
 80010b2:	018f      	lsls	r7, r1, #6
 80010b4:	09bf      	lsrs	r7, r7, #6
 80010b6:	0038      	movs	r0, r7
 80010b8:	f002 f98a 	bl	80033d0 <__clzsi2>
 80010bc:	003b      	movs	r3, r7
 80010be:	3805      	subs	r0, #5
 80010c0:	4083      	lsls	r3, r0
 80010c2:	2501      	movs	r5, #1
 80010c4:	2220      	movs	r2, #32
 80010c6:	1b40      	subs	r0, r0, r5
 80010c8:	3001      	adds	r0, #1
 80010ca:	1a12      	subs	r2, r2, r0
 80010cc:	0019      	movs	r1, r3
 80010ce:	4093      	lsls	r3, r2
 80010d0:	40c1      	lsrs	r1, r0
 80010d2:	1e5a      	subs	r2, r3, #1
 80010d4:	4193      	sbcs	r3, r2
 80010d6:	4319      	orrs	r1, r3
 80010d8:	468c      	mov	ip, r1
 80010da:	1e0b      	subs	r3, r1, #0
 80010dc:	d0e1      	beq.n	80010a2 <__aeabi_fsub+0x1aa>
 80010de:	075b      	lsls	r3, r3, #29
 80010e0:	d100      	bne.n	80010e4 <__aeabi_fsub+0x1ec>
 80010e2:	e152      	b.n	800138a <__aeabi_fsub+0x492>
 80010e4:	230f      	movs	r3, #15
 80010e6:	2500      	movs	r5, #0
 80010e8:	400b      	ands	r3, r1
 80010ea:	2b04      	cmp	r3, #4
 80010ec:	d000      	beq.n	80010f0 <__aeabi_fsub+0x1f8>
 80010ee:	e752      	b.n	8000f96 <__aeabi_fsub+0x9e>
 80010f0:	2001      	movs	r0, #1
 80010f2:	014a      	lsls	r2, r1, #5
 80010f4:	d400      	bmi.n	80010f8 <__aeabi_fsub+0x200>
 80010f6:	e092      	b.n	800121e <__aeabi_fsub+0x326>
 80010f8:	b2c0      	uxtb	r0, r0
 80010fa:	4663      	mov	r3, ip
 80010fc:	019a      	lsls	r2, r3, #6
 80010fe:	0a52      	lsrs	r2, r2, #9
 8001100:	e756      	b.n	8000fb0 <__aeabi_fsub+0xb8>
 8001102:	4663      	mov	r3, ip
 8001104:	075b      	lsls	r3, r3, #29
 8001106:	d005      	beq.n	8001114 <__aeabi_fsub+0x21c>
 8001108:	230f      	movs	r3, #15
 800110a:	4662      	mov	r2, ip
 800110c:	4013      	ands	r3, r2
 800110e:	2b04      	cmp	r3, #4
 8001110:	d000      	beq.n	8001114 <__aeabi_fsub+0x21c>
 8001112:	e740      	b.n	8000f96 <__aeabi_fsub+0x9e>
 8001114:	002b      	movs	r3, r5
 8001116:	e765      	b.n	8000fe4 <__aeabi_fsub+0xec>
 8001118:	0007      	movs	r7, r0
 800111a:	2f00      	cmp	r7, #0
 800111c:	d100      	bne.n	8001120 <__aeabi_fsub+0x228>
 800111e:	e745      	b.n	8000fac <__aeabi_fsub+0xb4>
 8001120:	2280      	movs	r2, #128	@ 0x80
 8001122:	03d2      	lsls	r2, r2, #15
 8001124:	433a      	orrs	r2, r7
 8001126:	0252      	lsls	r2, r2, #9
 8001128:	20ff      	movs	r0, #255	@ 0xff
 800112a:	0a52      	lsrs	r2, r2, #9
 800112c:	e740      	b.n	8000fb0 <__aeabi_fsub+0xb8>
 800112e:	2b00      	cmp	r3, #0
 8001130:	d179      	bne.n	8001226 <__aeabi_fsub+0x32e>
 8001132:	22fe      	movs	r2, #254	@ 0xfe
 8001134:	1c6b      	adds	r3, r5, #1
 8001136:	421a      	tst	r2, r3
 8001138:	d1aa      	bne.n	8001090 <__aeabi_fsub+0x198>
 800113a:	4663      	mov	r3, ip
 800113c:	2b00      	cmp	r3, #0
 800113e:	d100      	bne.n	8001142 <__aeabi_fsub+0x24a>
 8001140:	e0f5      	b.n	800132e <__aeabi_fsub+0x436>
 8001142:	2900      	cmp	r1, #0
 8001144:	d100      	bne.n	8001148 <__aeabi_fsub+0x250>
 8001146:	e0d1      	b.n	80012ec <__aeabi_fsub+0x3f4>
 8001148:	1a5f      	subs	r7, r3, r1
 800114a:	2380      	movs	r3, #128	@ 0x80
 800114c:	04db      	lsls	r3, r3, #19
 800114e:	421f      	tst	r7, r3
 8001150:	d100      	bne.n	8001154 <__aeabi_fsub+0x25c>
 8001152:	e10e      	b.n	8001372 <__aeabi_fsub+0x47a>
 8001154:	4662      	mov	r2, ip
 8001156:	2401      	movs	r4, #1
 8001158:	1a8a      	subs	r2, r1, r2
 800115a:	4694      	mov	ip, r2
 800115c:	2000      	movs	r0, #0
 800115e:	4034      	ands	r4, r6
 8001160:	2a00      	cmp	r2, #0
 8001162:	d100      	bne.n	8001166 <__aeabi_fsub+0x26e>
 8001164:	e724      	b.n	8000fb0 <__aeabi_fsub+0xb8>
 8001166:	2001      	movs	r0, #1
 8001168:	421a      	tst	r2, r3
 800116a:	d1c6      	bne.n	80010fa <__aeabi_fsub+0x202>
 800116c:	2300      	movs	r3, #0
 800116e:	08d7      	lsrs	r7, r2, #3
 8001170:	e73d      	b.n	8000fee <__aeabi_fsub+0xf6>
 8001172:	2b00      	cmp	r3, #0
 8001174:	d017      	beq.n	80011a6 <__aeabi_fsub+0x2ae>
 8001176:	2d00      	cmp	r5, #0
 8001178:	d000      	beq.n	800117c <__aeabi_fsub+0x284>
 800117a:	e0af      	b.n	80012dc <__aeabi_fsub+0x3e4>
 800117c:	23ff      	movs	r3, #255	@ 0xff
 800117e:	4665      	mov	r5, ip
 8001180:	2d00      	cmp	r5, #0
 8001182:	d100      	bne.n	8001186 <__aeabi_fsub+0x28e>
 8001184:	e0ad      	b.n	80012e2 <__aeabi_fsub+0x3ea>
 8001186:	1e5e      	subs	r6, r3, #1
 8001188:	2b01      	cmp	r3, #1
 800118a:	d100      	bne.n	800118e <__aeabi_fsub+0x296>
 800118c:	e089      	b.n	80012a2 <__aeabi_fsub+0x3aa>
 800118e:	2bff      	cmp	r3, #255	@ 0xff
 8001190:	d0c2      	beq.n	8001118 <__aeabi_fsub+0x220>
 8001192:	2e1b      	cmp	r6, #27
 8001194:	dc00      	bgt.n	8001198 <__aeabi_fsub+0x2a0>
 8001196:	e0ab      	b.n	80012f0 <__aeabi_fsub+0x3f8>
 8001198:	1d4b      	adds	r3, r1, #5
 800119a:	469c      	mov	ip, r3
 800119c:	0013      	movs	r3, r2
 800119e:	e721      	b.n	8000fe4 <__aeabi_fsub+0xec>
 80011a0:	464b      	mov	r3, r9
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d170      	bne.n	8001288 <__aeabi_fsub+0x390>
 80011a6:	22fe      	movs	r2, #254	@ 0xfe
 80011a8:	1c6b      	adds	r3, r5, #1
 80011aa:	421a      	tst	r2, r3
 80011ac:	d15e      	bne.n	800126c <__aeabi_fsub+0x374>
 80011ae:	2d00      	cmp	r5, #0
 80011b0:	d000      	beq.n	80011b4 <__aeabi_fsub+0x2bc>
 80011b2:	e0c3      	b.n	800133c <__aeabi_fsub+0x444>
 80011b4:	4663      	mov	r3, ip
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d100      	bne.n	80011bc <__aeabi_fsub+0x2c4>
 80011ba:	e0d0      	b.n	800135e <__aeabi_fsub+0x466>
 80011bc:	2900      	cmp	r1, #0
 80011be:	d100      	bne.n	80011c2 <__aeabi_fsub+0x2ca>
 80011c0:	e094      	b.n	80012ec <__aeabi_fsub+0x3f4>
 80011c2:	000a      	movs	r2, r1
 80011c4:	4462      	add	r2, ip
 80011c6:	0153      	lsls	r3, r2, #5
 80011c8:	d400      	bmi.n	80011cc <__aeabi_fsub+0x2d4>
 80011ca:	e0d8      	b.n	800137e <__aeabi_fsub+0x486>
 80011cc:	0192      	lsls	r2, r2, #6
 80011ce:	2001      	movs	r0, #1
 80011d0:	0a52      	lsrs	r2, r2, #9
 80011d2:	e6ed      	b.n	8000fb0 <__aeabi_fsub+0xb8>
 80011d4:	0008      	movs	r0, r1
 80011d6:	2220      	movs	r2, #32
 80011d8:	40d8      	lsrs	r0, r3
 80011da:	1ad3      	subs	r3, r2, r3
 80011dc:	4099      	lsls	r1, r3
 80011de:	000b      	movs	r3, r1
 80011e0:	1e5a      	subs	r2, r3, #1
 80011e2:	4193      	sbcs	r3, r2
 80011e4:	4303      	orrs	r3, r0
 80011e6:	449c      	add	ip, r3
 80011e8:	4663      	mov	r3, ip
 80011ea:	015b      	lsls	r3, r3, #5
 80011ec:	d589      	bpl.n	8001102 <__aeabi_fsub+0x20a>
 80011ee:	3501      	adds	r5, #1
 80011f0:	2dff      	cmp	r5, #255	@ 0xff
 80011f2:	d100      	bne.n	80011f6 <__aeabi_fsub+0x2fe>
 80011f4:	e6da      	b.n	8000fac <__aeabi_fsub+0xb4>
 80011f6:	4662      	mov	r2, ip
 80011f8:	2301      	movs	r3, #1
 80011fa:	4919      	ldr	r1, [pc, #100]	@ (8001260 <__aeabi_fsub+0x368>)
 80011fc:	4013      	ands	r3, r2
 80011fe:	0852      	lsrs	r2, r2, #1
 8001200:	400a      	ands	r2, r1
 8001202:	431a      	orrs	r2, r3
 8001204:	0013      	movs	r3, r2
 8001206:	4694      	mov	ip, r2
 8001208:	075b      	lsls	r3, r3, #29
 800120a:	d004      	beq.n	8001216 <__aeabi_fsub+0x31e>
 800120c:	230f      	movs	r3, #15
 800120e:	4013      	ands	r3, r2
 8001210:	2b04      	cmp	r3, #4
 8001212:	d000      	beq.n	8001216 <__aeabi_fsub+0x31e>
 8001214:	e6bf      	b.n	8000f96 <__aeabi_fsub+0x9e>
 8001216:	4663      	mov	r3, ip
 8001218:	015b      	lsls	r3, r3, #5
 800121a:	d500      	bpl.n	800121e <__aeabi_fsub+0x326>
 800121c:	e6c2      	b.n	8000fa4 <__aeabi_fsub+0xac>
 800121e:	4663      	mov	r3, ip
 8001220:	08df      	lsrs	r7, r3, #3
 8001222:	002b      	movs	r3, r5
 8001224:	e6e3      	b.n	8000fee <__aeabi_fsub+0xf6>
 8001226:	1b53      	subs	r3, r2, r5
 8001228:	2d00      	cmp	r5, #0
 800122a:	d100      	bne.n	800122e <__aeabi_fsub+0x336>
 800122c:	e6f4      	b.n	8001018 <__aeabi_fsub+0x120>
 800122e:	2080      	movs	r0, #128	@ 0x80
 8001230:	4664      	mov	r4, ip
 8001232:	04c0      	lsls	r0, r0, #19
 8001234:	4304      	orrs	r4, r0
 8001236:	46a4      	mov	ip, r4
 8001238:	0034      	movs	r4, r6
 800123a:	2001      	movs	r0, #1
 800123c:	2b1b      	cmp	r3, #27
 800123e:	dc09      	bgt.n	8001254 <__aeabi_fsub+0x35c>
 8001240:	2520      	movs	r5, #32
 8001242:	4660      	mov	r0, ip
 8001244:	40d8      	lsrs	r0, r3
 8001246:	1aeb      	subs	r3, r5, r3
 8001248:	4665      	mov	r5, ip
 800124a:	409d      	lsls	r5, r3
 800124c:	002b      	movs	r3, r5
 800124e:	1e5d      	subs	r5, r3, #1
 8001250:	41ab      	sbcs	r3, r5
 8001252:	4318      	orrs	r0, r3
 8001254:	1a0b      	subs	r3, r1, r0
 8001256:	469c      	mov	ip, r3
 8001258:	0015      	movs	r5, r2
 800125a:	e680      	b.n	8000f5e <__aeabi_fsub+0x66>
 800125c:	fbffffff 	.word	0xfbffffff
 8001260:	7dffffff 	.word	0x7dffffff
 8001264:	22fe      	movs	r2, #254	@ 0xfe
 8001266:	1c6b      	adds	r3, r5, #1
 8001268:	4213      	tst	r3, r2
 800126a:	d0a3      	beq.n	80011b4 <__aeabi_fsub+0x2bc>
 800126c:	2bff      	cmp	r3, #255	@ 0xff
 800126e:	d100      	bne.n	8001272 <__aeabi_fsub+0x37a>
 8001270:	e69c      	b.n	8000fac <__aeabi_fsub+0xb4>
 8001272:	4461      	add	r1, ip
 8001274:	0849      	lsrs	r1, r1, #1
 8001276:	074a      	lsls	r2, r1, #29
 8001278:	d049      	beq.n	800130e <__aeabi_fsub+0x416>
 800127a:	220f      	movs	r2, #15
 800127c:	400a      	ands	r2, r1
 800127e:	2a04      	cmp	r2, #4
 8001280:	d045      	beq.n	800130e <__aeabi_fsub+0x416>
 8001282:	1d0a      	adds	r2, r1, #4
 8001284:	4694      	mov	ip, r2
 8001286:	e6ad      	b.n	8000fe4 <__aeabi_fsub+0xec>
 8001288:	2d00      	cmp	r5, #0
 800128a:	d100      	bne.n	800128e <__aeabi_fsub+0x396>
 800128c:	e776      	b.n	800117c <__aeabi_fsub+0x284>
 800128e:	e68d      	b.n	8000fac <__aeabi_fsub+0xb4>
 8001290:	0034      	movs	r4, r6
 8001292:	20ff      	movs	r0, #255	@ 0xff
 8001294:	2200      	movs	r2, #0
 8001296:	e68b      	b.n	8000fb0 <__aeabi_fsub+0xb8>
 8001298:	4663      	mov	r3, ip
 800129a:	2401      	movs	r4, #1
 800129c:	1acf      	subs	r7, r1, r3
 800129e:	4034      	ands	r4, r6
 80012a0:	e664      	b.n	8000f6c <__aeabi_fsub+0x74>
 80012a2:	4461      	add	r1, ip
 80012a4:	014b      	lsls	r3, r1, #5
 80012a6:	d56d      	bpl.n	8001384 <__aeabi_fsub+0x48c>
 80012a8:	0848      	lsrs	r0, r1, #1
 80012aa:	4944      	ldr	r1, [pc, #272]	@ (80013bc <__aeabi_fsub+0x4c4>)
 80012ac:	4001      	ands	r1, r0
 80012ae:	0743      	lsls	r3, r0, #29
 80012b0:	d02c      	beq.n	800130c <__aeabi_fsub+0x414>
 80012b2:	230f      	movs	r3, #15
 80012b4:	4003      	ands	r3, r0
 80012b6:	2b04      	cmp	r3, #4
 80012b8:	d028      	beq.n	800130c <__aeabi_fsub+0x414>
 80012ba:	1d0b      	adds	r3, r1, #4
 80012bc:	469c      	mov	ip, r3
 80012be:	2302      	movs	r3, #2
 80012c0:	e690      	b.n	8000fe4 <__aeabi_fsub+0xec>
 80012c2:	2900      	cmp	r1, #0
 80012c4:	d100      	bne.n	80012c8 <__aeabi_fsub+0x3d0>
 80012c6:	e72b      	b.n	8001120 <__aeabi_fsub+0x228>
 80012c8:	2380      	movs	r3, #128	@ 0x80
 80012ca:	03db      	lsls	r3, r3, #15
 80012cc:	429f      	cmp	r7, r3
 80012ce:	d200      	bcs.n	80012d2 <__aeabi_fsub+0x3da>
 80012d0:	e726      	b.n	8001120 <__aeabi_fsub+0x228>
 80012d2:	4298      	cmp	r0, r3
 80012d4:	d300      	bcc.n	80012d8 <__aeabi_fsub+0x3e0>
 80012d6:	e723      	b.n	8001120 <__aeabi_fsub+0x228>
 80012d8:	2401      	movs	r4, #1
 80012da:	4034      	ands	r4, r6
 80012dc:	0007      	movs	r7, r0
 80012de:	e71f      	b.n	8001120 <__aeabi_fsub+0x228>
 80012e0:	0034      	movs	r4, r6
 80012e2:	468c      	mov	ip, r1
 80012e4:	e67e      	b.n	8000fe4 <__aeabi_fsub+0xec>
 80012e6:	2301      	movs	r3, #1
 80012e8:	08cf      	lsrs	r7, r1, #3
 80012ea:	e680      	b.n	8000fee <__aeabi_fsub+0xf6>
 80012ec:	2300      	movs	r3, #0
 80012ee:	e67e      	b.n	8000fee <__aeabi_fsub+0xf6>
 80012f0:	2020      	movs	r0, #32
 80012f2:	4665      	mov	r5, ip
 80012f4:	1b80      	subs	r0, r0, r6
 80012f6:	4085      	lsls	r5, r0
 80012f8:	4663      	mov	r3, ip
 80012fa:	0028      	movs	r0, r5
 80012fc:	40f3      	lsrs	r3, r6
 80012fe:	1e45      	subs	r5, r0, #1
 8001300:	41a8      	sbcs	r0, r5
 8001302:	4303      	orrs	r3, r0
 8001304:	469c      	mov	ip, r3
 8001306:	0015      	movs	r5, r2
 8001308:	448c      	add	ip, r1
 800130a:	e76d      	b.n	80011e8 <__aeabi_fsub+0x2f0>
 800130c:	2302      	movs	r3, #2
 800130e:	08cf      	lsrs	r7, r1, #3
 8001310:	e66d      	b.n	8000fee <__aeabi_fsub+0xf6>
 8001312:	1b0f      	subs	r7, r1, r4
 8001314:	017b      	lsls	r3, r7, #5
 8001316:	d528      	bpl.n	800136a <__aeabi_fsub+0x472>
 8001318:	01bf      	lsls	r7, r7, #6
 800131a:	09bf      	lsrs	r7, r7, #6
 800131c:	0038      	movs	r0, r7
 800131e:	f002 f857 	bl	80033d0 <__clzsi2>
 8001322:	003b      	movs	r3, r7
 8001324:	3805      	subs	r0, #5
 8001326:	4083      	lsls	r3, r0
 8001328:	0034      	movs	r4, r6
 800132a:	2501      	movs	r5, #1
 800132c:	e6ca      	b.n	80010c4 <__aeabi_fsub+0x1cc>
 800132e:	2900      	cmp	r1, #0
 8001330:	d100      	bne.n	8001334 <__aeabi_fsub+0x43c>
 8001332:	e6b5      	b.n	80010a0 <__aeabi_fsub+0x1a8>
 8001334:	2401      	movs	r4, #1
 8001336:	0007      	movs	r7, r0
 8001338:	4034      	ands	r4, r6
 800133a:	e658      	b.n	8000fee <__aeabi_fsub+0xf6>
 800133c:	4663      	mov	r3, ip
 800133e:	2b00      	cmp	r3, #0
 8001340:	d100      	bne.n	8001344 <__aeabi_fsub+0x44c>
 8001342:	e6e9      	b.n	8001118 <__aeabi_fsub+0x220>
 8001344:	2900      	cmp	r1, #0
 8001346:	d100      	bne.n	800134a <__aeabi_fsub+0x452>
 8001348:	e6ea      	b.n	8001120 <__aeabi_fsub+0x228>
 800134a:	2380      	movs	r3, #128	@ 0x80
 800134c:	03db      	lsls	r3, r3, #15
 800134e:	429f      	cmp	r7, r3
 8001350:	d200      	bcs.n	8001354 <__aeabi_fsub+0x45c>
 8001352:	e6e5      	b.n	8001120 <__aeabi_fsub+0x228>
 8001354:	4298      	cmp	r0, r3
 8001356:	d300      	bcc.n	800135a <__aeabi_fsub+0x462>
 8001358:	e6e2      	b.n	8001120 <__aeabi_fsub+0x228>
 800135a:	0007      	movs	r7, r0
 800135c:	e6e0      	b.n	8001120 <__aeabi_fsub+0x228>
 800135e:	2900      	cmp	r1, #0
 8001360:	d100      	bne.n	8001364 <__aeabi_fsub+0x46c>
 8001362:	e69e      	b.n	80010a2 <__aeabi_fsub+0x1aa>
 8001364:	2300      	movs	r3, #0
 8001366:	08cf      	lsrs	r7, r1, #3
 8001368:	e641      	b.n	8000fee <__aeabi_fsub+0xf6>
 800136a:	0034      	movs	r4, r6
 800136c:	2301      	movs	r3, #1
 800136e:	08ff      	lsrs	r7, r7, #3
 8001370:	e63d      	b.n	8000fee <__aeabi_fsub+0xf6>
 8001372:	2f00      	cmp	r7, #0
 8001374:	d100      	bne.n	8001378 <__aeabi_fsub+0x480>
 8001376:	e693      	b.n	80010a0 <__aeabi_fsub+0x1a8>
 8001378:	2300      	movs	r3, #0
 800137a:	08ff      	lsrs	r7, r7, #3
 800137c:	e637      	b.n	8000fee <__aeabi_fsub+0xf6>
 800137e:	2300      	movs	r3, #0
 8001380:	08d7      	lsrs	r7, r2, #3
 8001382:	e634      	b.n	8000fee <__aeabi_fsub+0xf6>
 8001384:	2301      	movs	r3, #1
 8001386:	08cf      	lsrs	r7, r1, #3
 8001388:	e631      	b.n	8000fee <__aeabi_fsub+0xf6>
 800138a:	2280      	movs	r2, #128	@ 0x80
 800138c:	000b      	movs	r3, r1
 800138e:	04d2      	lsls	r2, r2, #19
 8001390:	2001      	movs	r0, #1
 8001392:	4013      	ands	r3, r2
 8001394:	4211      	tst	r1, r2
 8001396:	d000      	beq.n	800139a <__aeabi_fsub+0x4a2>
 8001398:	e6ae      	b.n	80010f8 <__aeabi_fsub+0x200>
 800139a:	08cf      	lsrs	r7, r1, #3
 800139c:	e627      	b.n	8000fee <__aeabi_fsub+0xf6>
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d100      	bne.n	80013a4 <__aeabi_fsub+0x4ac>
 80013a2:	e75f      	b.n	8001264 <__aeabi_fsub+0x36c>
 80013a4:	1b56      	subs	r6, r2, r5
 80013a6:	2d00      	cmp	r5, #0
 80013a8:	d101      	bne.n	80013ae <__aeabi_fsub+0x4b6>
 80013aa:	0033      	movs	r3, r6
 80013ac:	e6e7      	b.n	800117e <__aeabi_fsub+0x286>
 80013ae:	2380      	movs	r3, #128	@ 0x80
 80013b0:	4660      	mov	r0, ip
 80013b2:	04db      	lsls	r3, r3, #19
 80013b4:	4318      	orrs	r0, r3
 80013b6:	4684      	mov	ip, r0
 80013b8:	e6eb      	b.n	8001192 <__aeabi_fsub+0x29a>
 80013ba:	46c0      	nop			@ (mov r8, r8)
 80013bc:	7dffffff 	.word	0x7dffffff

080013c0 <__aeabi_f2iz>:
 80013c0:	0241      	lsls	r1, r0, #9
 80013c2:	0042      	lsls	r2, r0, #1
 80013c4:	0fc3      	lsrs	r3, r0, #31
 80013c6:	0a49      	lsrs	r1, r1, #9
 80013c8:	2000      	movs	r0, #0
 80013ca:	0e12      	lsrs	r2, r2, #24
 80013cc:	2a7e      	cmp	r2, #126	@ 0x7e
 80013ce:	dd03      	ble.n	80013d8 <__aeabi_f2iz+0x18>
 80013d0:	2a9d      	cmp	r2, #157	@ 0x9d
 80013d2:	dd02      	ble.n	80013da <__aeabi_f2iz+0x1a>
 80013d4:	4a09      	ldr	r2, [pc, #36]	@ (80013fc <__aeabi_f2iz+0x3c>)
 80013d6:	1898      	adds	r0, r3, r2
 80013d8:	4770      	bx	lr
 80013da:	2080      	movs	r0, #128	@ 0x80
 80013dc:	0400      	lsls	r0, r0, #16
 80013de:	4301      	orrs	r1, r0
 80013e0:	2a95      	cmp	r2, #149	@ 0x95
 80013e2:	dc07      	bgt.n	80013f4 <__aeabi_f2iz+0x34>
 80013e4:	2096      	movs	r0, #150	@ 0x96
 80013e6:	1a82      	subs	r2, r0, r2
 80013e8:	40d1      	lsrs	r1, r2
 80013ea:	4248      	negs	r0, r1
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d1f3      	bne.n	80013d8 <__aeabi_f2iz+0x18>
 80013f0:	0008      	movs	r0, r1
 80013f2:	e7f1      	b.n	80013d8 <__aeabi_f2iz+0x18>
 80013f4:	3a96      	subs	r2, #150	@ 0x96
 80013f6:	4091      	lsls	r1, r2
 80013f8:	e7f7      	b.n	80013ea <__aeabi_f2iz+0x2a>
 80013fa:	46c0      	nop			@ (mov r8, r8)
 80013fc:	7fffffff 	.word	0x7fffffff

08001400 <__aeabi_dadd>:
 8001400:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001402:	464f      	mov	r7, r9
 8001404:	4646      	mov	r6, r8
 8001406:	46d6      	mov	lr, sl
 8001408:	b5c0      	push	{r6, r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	9000      	str	r0, [sp, #0]
 800140e:	9101      	str	r1, [sp, #4]
 8001410:	030e      	lsls	r6, r1, #12
 8001412:	004c      	lsls	r4, r1, #1
 8001414:	0fcd      	lsrs	r5, r1, #31
 8001416:	0a71      	lsrs	r1, r6, #9
 8001418:	9e00      	ldr	r6, [sp, #0]
 800141a:	005f      	lsls	r7, r3, #1
 800141c:	0f76      	lsrs	r6, r6, #29
 800141e:	430e      	orrs	r6, r1
 8001420:	9900      	ldr	r1, [sp, #0]
 8001422:	9200      	str	r2, [sp, #0]
 8001424:	9301      	str	r3, [sp, #4]
 8001426:	00c9      	lsls	r1, r1, #3
 8001428:	4689      	mov	r9, r1
 800142a:	0319      	lsls	r1, r3, #12
 800142c:	0d7b      	lsrs	r3, r7, #21
 800142e:	4698      	mov	r8, r3
 8001430:	9b01      	ldr	r3, [sp, #4]
 8001432:	0a49      	lsrs	r1, r1, #9
 8001434:	0fdb      	lsrs	r3, r3, #31
 8001436:	469c      	mov	ip, r3
 8001438:	9b00      	ldr	r3, [sp, #0]
 800143a:	9a00      	ldr	r2, [sp, #0]
 800143c:	0f5b      	lsrs	r3, r3, #29
 800143e:	430b      	orrs	r3, r1
 8001440:	4641      	mov	r1, r8
 8001442:	0d64      	lsrs	r4, r4, #21
 8001444:	00d2      	lsls	r2, r2, #3
 8001446:	1a61      	subs	r1, r4, r1
 8001448:	4565      	cmp	r5, ip
 800144a:	d100      	bne.n	800144e <__aeabi_dadd+0x4e>
 800144c:	e0a6      	b.n	800159c <__aeabi_dadd+0x19c>
 800144e:	2900      	cmp	r1, #0
 8001450:	dd72      	ble.n	8001538 <__aeabi_dadd+0x138>
 8001452:	4647      	mov	r7, r8
 8001454:	2f00      	cmp	r7, #0
 8001456:	d100      	bne.n	800145a <__aeabi_dadd+0x5a>
 8001458:	e0dd      	b.n	8001616 <__aeabi_dadd+0x216>
 800145a:	4fcc      	ldr	r7, [pc, #816]	@ (800178c <__aeabi_dadd+0x38c>)
 800145c:	42bc      	cmp	r4, r7
 800145e:	d100      	bne.n	8001462 <__aeabi_dadd+0x62>
 8001460:	e19a      	b.n	8001798 <__aeabi_dadd+0x398>
 8001462:	2701      	movs	r7, #1
 8001464:	2938      	cmp	r1, #56	@ 0x38
 8001466:	dc17      	bgt.n	8001498 <__aeabi_dadd+0x98>
 8001468:	2780      	movs	r7, #128	@ 0x80
 800146a:	043f      	lsls	r7, r7, #16
 800146c:	433b      	orrs	r3, r7
 800146e:	291f      	cmp	r1, #31
 8001470:	dd00      	ble.n	8001474 <__aeabi_dadd+0x74>
 8001472:	e1dd      	b.n	8001830 <__aeabi_dadd+0x430>
 8001474:	2720      	movs	r7, #32
 8001476:	1a78      	subs	r0, r7, r1
 8001478:	001f      	movs	r7, r3
 800147a:	4087      	lsls	r7, r0
 800147c:	46ba      	mov	sl, r7
 800147e:	0017      	movs	r7, r2
 8001480:	40cf      	lsrs	r7, r1
 8001482:	4684      	mov	ip, r0
 8001484:	0038      	movs	r0, r7
 8001486:	4657      	mov	r7, sl
 8001488:	4307      	orrs	r7, r0
 800148a:	4660      	mov	r0, ip
 800148c:	4082      	lsls	r2, r0
 800148e:	40cb      	lsrs	r3, r1
 8001490:	1e50      	subs	r0, r2, #1
 8001492:	4182      	sbcs	r2, r0
 8001494:	1af6      	subs	r6, r6, r3
 8001496:	4317      	orrs	r7, r2
 8001498:	464b      	mov	r3, r9
 800149a:	1bdf      	subs	r7, r3, r7
 800149c:	45b9      	cmp	r9, r7
 800149e:	4180      	sbcs	r0, r0
 80014a0:	4240      	negs	r0, r0
 80014a2:	1a36      	subs	r6, r6, r0
 80014a4:	0233      	lsls	r3, r6, #8
 80014a6:	d400      	bmi.n	80014aa <__aeabi_dadd+0xaa>
 80014a8:	e0ff      	b.n	80016aa <__aeabi_dadd+0x2aa>
 80014aa:	0276      	lsls	r6, r6, #9
 80014ac:	0a76      	lsrs	r6, r6, #9
 80014ae:	2e00      	cmp	r6, #0
 80014b0:	d100      	bne.n	80014b4 <__aeabi_dadd+0xb4>
 80014b2:	e13c      	b.n	800172e <__aeabi_dadd+0x32e>
 80014b4:	0030      	movs	r0, r6
 80014b6:	f001 ff8b 	bl	80033d0 <__clzsi2>
 80014ba:	0003      	movs	r3, r0
 80014bc:	3b08      	subs	r3, #8
 80014be:	2120      	movs	r1, #32
 80014c0:	0038      	movs	r0, r7
 80014c2:	1aca      	subs	r2, r1, r3
 80014c4:	40d0      	lsrs	r0, r2
 80014c6:	409e      	lsls	r6, r3
 80014c8:	0002      	movs	r2, r0
 80014ca:	409f      	lsls	r7, r3
 80014cc:	4332      	orrs	r2, r6
 80014ce:	429c      	cmp	r4, r3
 80014d0:	dd00      	ble.n	80014d4 <__aeabi_dadd+0xd4>
 80014d2:	e1a6      	b.n	8001822 <__aeabi_dadd+0x422>
 80014d4:	1b18      	subs	r0, r3, r4
 80014d6:	3001      	adds	r0, #1
 80014d8:	1a09      	subs	r1, r1, r0
 80014da:	003e      	movs	r6, r7
 80014dc:	408f      	lsls	r7, r1
 80014de:	40c6      	lsrs	r6, r0
 80014e0:	1e7b      	subs	r3, r7, #1
 80014e2:	419f      	sbcs	r7, r3
 80014e4:	0013      	movs	r3, r2
 80014e6:	408b      	lsls	r3, r1
 80014e8:	4337      	orrs	r7, r6
 80014ea:	431f      	orrs	r7, r3
 80014ec:	40c2      	lsrs	r2, r0
 80014ee:	003b      	movs	r3, r7
 80014f0:	0016      	movs	r6, r2
 80014f2:	2400      	movs	r4, #0
 80014f4:	4313      	orrs	r3, r2
 80014f6:	d100      	bne.n	80014fa <__aeabi_dadd+0xfa>
 80014f8:	e1df      	b.n	80018ba <__aeabi_dadd+0x4ba>
 80014fa:	077b      	lsls	r3, r7, #29
 80014fc:	d100      	bne.n	8001500 <__aeabi_dadd+0x100>
 80014fe:	e332      	b.n	8001b66 <__aeabi_dadd+0x766>
 8001500:	230f      	movs	r3, #15
 8001502:	003a      	movs	r2, r7
 8001504:	403b      	ands	r3, r7
 8001506:	2b04      	cmp	r3, #4
 8001508:	d004      	beq.n	8001514 <__aeabi_dadd+0x114>
 800150a:	1d3a      	adds	r2, r7, #4
 800150c:	42ba      	cmp	r2, r7
 800150e:	41bf      	sbcs	r7, r7
 8001510:	427f      	negs	r7, r7
 8001512:	19f6      	adds	r6, r6, r7
 8001514:	0233      	lsls	r3, r6, #8
 8001516:	d400      	bmi.n	800151a <__aeabi_dadd+0x11a>
 8001518:	e323      	b.n	8001b62 <__aeabi_dadd+0x762>
 800151a:	4b9c      	ldr	r3, [pc, #624]	@ (800178c <__aeabi_dadd+0x38c>)
 800151c:	3401      	adds	r4, #1
 800151e:	429c      	cmp	r4, r3
 8001520:	d100      	bne.n	8001524 <__aeabi_dadd+0x124>
 8001522:	e0b4      	b.n	800168e <__aeabi_dadd+0x28e>
 8001524:	4b9a      	ldr	r3, [pc, #616]	@ (8001790 <__aeabi_dadd+0x390>)
 8001526:	0564      	lsls	r4, r4, #21
 8001528:	401e      	ands	r6, r3
 800152a:	0d64      	lsrs	r4, r4, #21
 800152c:	0777      	lsls	r7, r6, #29
 800152e:	08d2      	lsrs	r2, r2, #3
 8001530:	0276      	lsls	r6, r6, #9
 8001532:	4317      	orrs	r7, r2
 8001534:	0b36      	lsrs	r6, r6, #12
 8001536:	e0ac      	b.n	8001692 <__aeabi_dadd+0x292>
 8001538:	2900      	cmp	r1, #0
 800153a:	d100      	bne.n	800153e <__aeabi_dadd+0x13e>
 800153c:	e07e      	b.n	800163c <__aeabi_dadd+0x23c>
 800153e:	4641      	mov	r1, r8
 8001540:	1b09      	subs	r1, r1, r4
 8001542:	2c00      	cmp	r4, #0
 8001544:	d000      	beq.n	8001548 <__aeabi_dadd+0x148>
 8001546:	e160      	b.n	800180a <__aeabi_dadd+0x40a>
 8001548:	0034      	movs	r4, r6
 800154a:	4648      	mov	r0, r9
 800154c:	4304      	orrs	r4, r0
 800154e:	d100      	bne.n	8001552 <__aeabi_dadd+0x152>
 8001550:	e1c9      	b.n	80018e6 <__aeabi_dadd+0x4e6>
 8001552:	1e4c      	subs	r4, r1, #1
 8001554:	2901      	cmp	r1, #1
 8001556:	d100      	bne.n	800155a <__aeabi_dadd+0x15a>
 8001558:	e22e      	b.n	80019b8 <__aeabi_dadd+0x5b8>
 800155a:	4d8c      	ldr	r5, [pc, #560]	@ (800178c <__aeabi_dadd+0x38c>)
 800155c:	42a9      	cmp	r1, r5
 800155e:	d100      	bne.n	8001562 <__aeabi_dadd+0x162>
 8001560:	e224      	b.n	80019ac <__aeabi_dadd+0x5ac>
 8001562:	2701      	movs	r7, #1
 8001564:	2c38      	cmp	r4, #56	@ 0x38
 8001566:	dc11      	bgt.n	800158c <__aeabi_dadd+0x18c>
 8001568:	0021      	movs	r1, r4
 800156a:	291f      	cmp	r1, #31
 800156c:	dd00      	ble.n	8001570 <__aeabi_dadd+0x170>
 800156e:	e20b      	b.n	8001988 <__aeabi_dadd+0x588>
 8001570:	2420      	movs	r4, #32
 8001572:	0037      	movs	r7, r6
 8001574:	4648      	mov	r0, r9
 8001576:	1a64      	subs	r4, r4, r1
 8001578:	40a7      	lsls	r7, r4
 800157a:	40c8      	lsrs	r0, r1
 800157c:	4307      	orrs	r7, r0
 800157e:	4648      	mov	r0, r9
 8001580:	40a0      	lsls	r0, r4
 8001582:	40ce      	lsrs	r6, r1
 8001584:	1e44      	subs	r4, r0, #1
 8001586:	41a0      	sbcs	r0, r4
 8001588:	1b9b      	subs	r3, r3, r6
 800158a:	4307      	orrs	r7, r0
 800158c:	1bd7      	subs	r7, r2, r7
 800158e:	42ba      	cmp	r2, r7
 8001590:	4192      	sbcs	r2, r2
 8001592:	4252      	negs	r2, r2
 8001594:	4665      	mov	r5, ip
 8001596:	4644      	mov	r4, r8
 8001598:	1a9e      	subs	r6, r3, r2
 800159a:	e783      	b.n	80014a4 <__aeabi_dadd+0xa4>
 800159c:	2900      	cmp	r1, #0
 800159e:	dc00      	bgt.n	80015a2 <__aeabi_dadd+0x1a2>
 80015a0:	e09c      	b.n	80016dc <__aeabi_dadd+0x2dc>
 80015a2:	4647      	mov	r7, r8
 80015a4:	2f00      	cmp	r7, #0
 80015a6:	d167      	bne.n	8001678 <__aeabi_dadd+0x278>
 80015a8:	001f      	movs	r7, r3
 80015aa:	4317      	orrs	r7, r2
 80015ac:	d100      	bne.n	80015b0 <__aeabi_dadd+0x1b0>
 80015ae:	e0e4      	b.n	800177a <__aeabi_dadd+0x37a>
 80015b0:	1e48      	subs	r0, r1, #1
 80015b2:	2901      	cmp	r1, #1
 80015b4:	d100      	bne.n	80015b8 <__aeabi_dadd+0x1b8>
 80015b6:	e19b      	b.n	80018f0 <__aeabi_dadd+0x4f0>
 80015b8:	4f74      	ldr	r7, [pc, #464]	@ (800178c <__aeabi_dadd+0x38c>)
 80015ba:	42b9      	cmp	r1, r7
 80015bc:	d100      	bne.n	80015c0 <__aeabi_dadd+0x1c0>
 80015be:	e0eb      	b.n	8001798 <__aeabi_dadd+0x398>
 80015c0:	2701      	movs	r7, #1
 80015c2:	0001      	movs	r1, r0
 80015c4:	2838      	cmp	r0, #56	@ 0x38
 80015c6:	dc11      	bgt.n	80015ec <__aeabi_dadd+0x1ec>
 80015c8:	291f      	cmp	r1, #31
 80015ca:	dd00      	ble.n	80015ce <__aeabi_dadd+0x1ce>
 80015cc:	e1c7      	b.n	800195e <__aeabi_dadd+0x55e>
 80015ce:	2720      	movs	r7, #32
 80015d0:	1a78      	subs	r0, r7, r1
 80015d2:	001f      	movs	r7, r3
 80015d4:	4684      	mov	ip, r0
 80015d6:	4087      	lsls	r7, r0
 80015d8:	0010      	movs	r0, r2
 80015da:	40c8      	lsrs	r0, r1
 80015dc:	4307      	orrs	r7, r0
 80015de:	4660      	mov	r0, ip
 80015e0:	4082      	lsls	r2, r0
 80015e2:	40cb      	lsrs	r3, r1
 80015e4:	1e50      	subs	r0, r2, #1
 80015e6:	4182      	sbcs	r2, r0
 80015e8:	18f6      	adds	r6, r6, r3
 80015ea:	4317      	orrs	r7, r2
 80015ec:	444f      	add	r7, r9
 80015ee:	454f      	cmp	r7, r9
 80015f0:	4180      	sbcs	r0, r0
 80015f2:	4240      	negs	r0, r0
 80015f4:	1836      	adds	r6, r6, r0
 80015f6:	0233      	lsls	r3, r6, #8
 80015f8:	d557      	bpl.n	80016aa <__aeabi_dadd+0x2aa>
 80015fa:	4b64      	ldr	r3, [pc, #400]	@ (800178c <__aeabi_dadd+0x38c>)
 80015fc:	3401      	adds	r4, #1
 80015fe:	429c      	cmp	r4, r3
 8001600:	d045      	beq.n	800168e <__aeabi_dadd+0x28e>
 8001602:	2101      	movs	r1, #1
 8001604:	4b62      	ldr	r3, [pc, #392]	@ (8001790 <__aeabi_dadd+0x390>)
 8001606:	087a      	lsrs	r2, r7, #1
 8001608:	401e      	ands	r6, r3
 800160a:	4039      	ands	r1, r7
 800160c:	430a      	orrs	r2, r1
 800160e:	07f7      	lsls	r7, r6, #31
 8001610:	4317      	orrs	r7, r2
 8001612:	0876      	lsrs	r6, r6, #1
 8001614:	e771      	b.n	80014fa <__aeabi_dadd+0xfa>
 8001616:	001f      	movs	r7, r3
 8001618:	4317      	orrs	r7, r2
 800161a:	d100      	bne.n	800161e <__aeabi_dadd+0x21e>
 800161c:	e0ad      	b.n	800177a <__aeabi_dadd+0x37a>
 800161e:	1e4f      	subs	r7, r1, #1
 8001620:	46bc      	mov	ip, r7
 8001622:	2901      	cmp	r1, #1
 8001624:	d100      	bne.n	8001628 <__aeabi_dadd+0x228>
 8001626:	e182      	b.n	800192e <__aeabi_dadd+0x52e>
 8001628:	4f58      	ldr	r7, [pc, #352]	@ (800178c <__aeabi_dadd+0x38c>)
 800162a:	42b9      	cmp	r1, r7
 800162c:	d100      	bne.n	8001630 <__aeabi_dadd+0x230>
 800162e:	e190      	b.n	8001952 <__aeabi_dadd+0x552>
 8001630:	4661      	mov	r1, ip
 8001632:	2701      	movs	r7, #1
 8001634:	2938      	cmp	r1, #56	@ 0x38
 8001636:	dd00      	ble.n	800163a <__aeabi_dadd+0x23a>
 8001638:	e72e      	b.n	8001498 <__aeabi_dadd+0x98>
 800163a:	e718      	b.n	800146e <__aeabi_dadd+0x6e>
 800163c:	4f55      	ldr	r7, [pc, #340]	@ (8001794 <__aeabi_dadd+0x394>)
 800163e:	1c61      	adds	r1, r4, #1
 8001640:	4239      	tst	r1, r7
 8001642:	d000      	beq.n	8001646 <__aeabi_dadd+0x246>
 8001644:	e0d0      	b.n	80017e8 <__aeabi_dadd+0x3e8>
 8001646:	0031      	movs	r1, r6
 8001648:	4648      	mov	r0, r9
 800164a:	001f      	movs	r7, r3
 800164c:	4301      	orrs	r1, r0
 800164e:	4317      	orrs	r7, r2
 8001650:	2c00      	cmp	r4, #0
 8001652:	d000      	beq.n	8001656 <__aeabi_dadd+0x256>
 8001654:	e13d      	b.n	80018d2 <__aeabi_dadd+0x4d2>
 8001656:	2900      	cmp	r1, #0
 8001658:	d100      	bne.n	800165c <__aeabi_dadd+0x25c>
 800165a:	e1bc      	b.n	80019d6 <__aeabi_dadd+0x5d6>
 800165c:	2f00      	cmp	r7, #0
 800165e:	d000      	beq.n	8001662 <__aeabi_dadd+0x262>
 8001660:	e1bf      	b.n	80019e2 <__aeabi_dadd+0x5e2>
 8001662:	464b      	mov	r3, r9
 8001664:	2100      	movs	r1, #0
 8001666:	08d8      	lsrs	r0, r3, #3
 8001668:	0777      	lsls	r7, r6, #29
 800166a:	4307      	orrs	r7, r0
 800166c:	08f0      	lsrs	r0, r6, #3
 800166e:	0306      	lsls	r6, r0, #12
 8001670:	054c      	lsls	r4, r1, #21
 8001672:	0b36      	lsrs	r6, r6, #12
 8001674:	0d64      	lsrs	r4, r4, #21
 8001676:	e00c      	b.n	8001692 <__aeabi_dadd+0x292>
 8001678:	4f44      	ldr	r7, [pc, #272]	@ (800178c <__aeabi_dadd+0x38c>)
 800167a:	42bc      	cmp	r4, r7
 800167c:	d100      	bne.n	8001680 <__aeabi_dadd+0x280>
 800167e:	e08b      	b.n	8001798 <__aeabi_dadd+0x398>
 8001680:	2701      	movs	r7, #1
 8001682:	2938      	cmp	r1, #56	@ 0x38
 8001684:	dcb2      	bgt.n	80015ec <__aeabi_dadd+0x1ec>
 8001686:	2780      	movs	r7, #128	@ 0x80
 8001688:	043f      	lsls	r7, r7, #16
 800168a:	433b      	orrs	r3, r7
 800168c:	e79c      	b.n	80015c8 <__aeabi_dadd+0x1c8>
 800168e:	2600      	movs	r6, #0
 8001690:	2700      	movs	r7, #0
 8001692:	0524      	lsls	r4, r4, #20
 8001694:	4334      	orrs	r4, r6
 8001696:	07ed      	lsls	r5, r5, #31
 8001698:	432c      	orrs	r4, r5
 800169a:	0038      	movs	r0, r7
 800169c:	0021      	movs	r1, r4
 800169e:	b002      	add	sp, #8
 80016a0:	bce0      	pop	{r5, r6, r7}
 80016a2:	46ba      	mov	sl, r7
 80016a4:	46b1      	mov	r9, r6
 80016a6:	46a8      	mov	r8, r5
 80016a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016aa:	077b      	lsls	r3, r7, #29
 80016ac:	d004      	beq.n	80016b8 <__aeabi_dadd+0x2b8>
 80016ae:	230f      	movs	r3, #15
 80016b0:	403b      	ands	r3, r7
 80016b2:	2b04      	cmp	r3, #4
 80016b4:	d000      	beq.n	80016b8 <__aeabi_dadd+0x2b8>
 80016b6:	e728      	b.n	800150a <__aeabi_dadd+0x10a>
 80016b8:	08f8      	lsrs	r0, r7, #3
 80016ba:	4b34      	ldr	r3, [pc, #208]	@ (800178c <__aeabi_dadd+0x38c>)
 80016bc:	0777      	lsls	r7, r6, #29
 80016be:	4307      	orrs	r7, r0
 80016c0:	08f0      	lsrs	r0, r6, #3
 80016c2:	429c      	cmp	r4, r3
 80016c4:	d000      	beq.n	80016c8 <__aeabi_dadd+0x2c8>
 80016c6:	e24a      	b.n	8001b5e <__aeabi_dadd+0x75e>
 80016c8:	003b      	movs	r3, r7
 80016ca:	4303      	orrs	r3, r0
 80016cc:	d059      	beq.n	8001782 <__aeabi_dadd+0x382>
 80016ce:	2680      	movs	r6, #128	@ 0x80
 80016d0:	0336      	lsls	r6, r6, #12
 80016d2:	4306      	orrs	r6, r0
 80016d4:	0336      	lsls	r6, r6, #12
 80016d6:	4c2d      	ldr	r4, [pc, #180]	@ (800178c <__aeabi_dadd+0x38c>)
 80016d8:	0b36      	lsrs	r6, r6, #12
 80016da:	e7da      	b.n	8001692 <__aeabi_dadd+0x292>
 80016dc:	2900      	cmp	r1, #0
 80016de:	d061      	beq.n	80017a4 <__aeabi_dadd+0x3a4>
 80016e0:	4641      	mov	r1, r8
 80016e2:	1b09      	subs	r1, r1, r4
 80016e4:	2c00      	cmp	r4, #0
 80016e6:	d100      	bne.n	80016ea <__aeabi_dadd+0x2ea>
 80016e8:	e0b9      	b.n	800185e <__aeabi_dadd+0x45e>
 80016ea:	4c28      	ldr	r4, [pc, #160]	@ (800178c <__aeabi_dadd+0x38c>)
 80016ec:	45a0      	cmp	r8, r4
 80016ee:	d100      	bne.n	80016f2 <__aeabi_dadd+0x2f2>
 80016f0:	e1a5      	b.n	8001a3e <__aeabi_dadd+0x63e>
 80016f2:	2701      	movs	r7, #1
 80016f4:	2938      	cmp	r1, #56	@ 0x38
 80016f6:	dc13      	bgt.n	8001720 <__aeabi_dadd+0x320>
 80016f8:	2480      	movs	r4, #128	@ 0x80
 80016fa:	0424      	lsls	r4, r4, #16
 80016fc:	4326      	orrs	r6, r4
 80016fe:	291f      	cmp	r1, #31
 8001700:	dd00      	ble.n	8001704 <__aeabi_dadd+0x304>
 8001702:	e1c8      	b.n	8001a96 <__aeabi_dadd+0x696>
 8001704:	2420      	movs	r4, #32
 8001706:	0037      	movs	r7, r6
 8001708:	4648      	mov	r0, r9
 800170a:	1a64      	subs	r4, r4, r1
 800170c:	40a7      	lsls	r7, r4
 800170e:	40c8      	lsrs	r0, r1
 8001710:	4307      	orrs	r7, r0
 8001712:	4648      	mov	r0, r9
 8001714:	40a0      	lsls	r0, r4
 8001716:	40ce      	lsrs	r6, r1
 8001718:	1e44      	subs	r4, r0, #1
 800171a:	41a0      	sbcs	r0, r4
 800171c:	199b      	adds	r3, r3, r6
 800171e:	4307      	orrs	r7, r0
 8001720:	18bf      	adds	r7, r7, r2
 8001722:	4297      	cmp	r7, r2
 8001724:	4192      	sbcs	r2, r2
 8001726:	4252      	negs	r2, r2
 8001728:	4644      	mov	r4, r8
 800172a:	18d6      	adds	r6, r2, r3
 800172c:	e763      	b.n	80015f6 <__aeabi_dadd+0x1f6>
 800172e:	0038      	movs	r0, r7
 8001730:	f001 fe4e 	bl	80033d0 <__clzsi2>
 8001734:	0003      	movs	r3, r0
 8001736:	3318      	adds	r3, #24
 8001738:	2b1f      	cmp	r3, #31
 800173a:	dc00      	bgt.n	800173e <__aeabi_dadd+0x33e>
 800173c:	e6bf      	b.n	80014be <__aeabi_dadd+0xbe>
 800173e:	003a      	movs	r2, r7
 8001740:	3808      	subs	r0, #8
 8001742:	4082      	lsls	r2, r0
 8001744:	429c      	cmp	r4, r3
 8001746:	dd00      	ble.n	800174a <__aeabi_dadd+0x34a>
 8001748:	e083      	b.n	8001852 <__aeabi_dadd+0x452>
 800174a:	1b1b      	subs	r3, r3, r4
 800174c:	1c58      	adds	r0, r3, #1
 800174e:	281f      	cmp	r0, #31
 8001750:	dc00      	bgt.n	8001754 <__aeabi_dadd+0x354>
 8001752:	e1b4      	b.n	8001abe <__aeabi_dadd+0x6be>
 8001754:	0017      	movs	r7, r2
 8001756:	3b1f      	subs	r3, #31
 8001758:	40df      	lsrs	r7, r3
 800175a:	2820      	cmp	r0, #32
 800175c:	d005      	beq.n	800176a <__aeabi_dadd+0x36a>
 800175e:	2340      	movs	r3, #64	@ 0x40
 8001760:	1a1b      	subs	r3, r3, r0
 8001762:	409a      	lsls	r2, r3
 8001764:	1e53      	subs	r3, r2, #1
 8001766:	419a      	sbcs	r2, r3
 8001768:	4317      	orrs	r7, r2
 800176a:	2400      	movs	r4, #0
 800176c:	2f00      	cmp	r7, #0
 800176e:	d00a      	beq.n	8001786 <__aeabi_dadd+0x386>
 8001770:	077b      	lsls	r3, r7, #29
 8001772:	d000      	beq.n	8001776 <__aeabi_dadd+0x376>
 8001774:	e6c4      	b.n	8001500 <__aeabi_dadd+0x100>
 8001776:	0026      	movs	r6, r4
 8001778:	e79e      	b.n	80016b8 <__aeabi_dadd+0x2b8>
 800177a:	464b      	mov	r3, r9
 800177c:	000c      	movs	r4, r1
 800177e:	08d8      	lsrs	r0, r3, #3
 8001780:	e79b      	b.n	80016ba <__aeabi_dadd+0x2ba>
 8001782:	2700      	movs	r7, #0
 8001784:	4c01      	ldr	r4, [pc, #4]	@ (800178c <__aeabi_dadd+0x38c>)
 8001786:	2600      	movs	r6, #0
 8001788:	e783      	b.n	8001692 <__aeabi_dadd+0x292>
 800178a:	46c0      	nop			@ (mov r8, r8)
 800178c:	000007ff 	.word	0x000007ff
 8001790:	ff7fffff 	.word	0xff7fffff
 8001794:	000007fe 	.word	0x000007fe
 8001798:	464b      	mov	r3, r9
 800179a:	0777      	lsls	r7, r6, #29
 800179c:	08d8      	lsrs	r0, r3, #3
 800179e:	4307      	orrs	r7, r0
 80017a0:	08f0      	lsrs	r0, r6, #3
 80017a2:	e791      	b.n	80016c8 <__aeabi_dadd+0x2c8>
 80017a4:	4fcd      	ldr	r7, [pc, #820]	@ (8001adc <__aeabi_dadd+0x6dc>)
 80017a6:	1c61      	adds	r1, r4, #1
 80017a8:	4239      	tst	r1, r7
 80017aa:	d16b      	bne.n	8001884 <__aeabi_dadd+0x484>
 80017ac:	0031      	movs	r1, r6
 80017ae:	4648      	mov	r0, r9
 80017b0:	4301      	orrs	r1, r0
 80017b2:	2c00      	cmp	r4, #0
 80017b4:	d000      	beq.n	80017b8 <__aeabi_dadd+0x3b8>
 80017b6:	e14b      	b.n	8001a50 <__aeabi_dadd+0x650>
 80017b8:	001f      	movs	r7, r3
 80017ba:	4317      	orrs	r7, r2
 80017bc:	2900      	cmp	r1, #0
 80017be:	d100      	bne.n	80017c2 <__aeabi_dadd+0x3c2>
 80017c0:	e181      	b.n	8001ac6 <__aeabi_dadd+0x6c6>
 80017c2:	2f00      	cmp	r7, #0
 80017c4:	d100      	bne.n	80017c8 <__aeabi_dadd+0x3c8>
 80017c6:	e74c      	b.n	8001662 <__aeabi_dadd+0x262>
 80017c8:	444a      	add	r2, r9
 80017ca:	454a      	cmp	r2, r9
 80017cc:	4180      	sbcs	r0, r0
 80017ce:	18f6      	adds	r6, r6, r3
 80017d0:	4240      	negs	r0, r0
 80017d2:	1836      	adds	r6, r6, r0
 80017d4:	0233      	lsls	r3, r6, #8
 80017d6:	d500      	bpl.n	80017da <__aeabi_dadd+0x3da>
 80017d8:	e1b0      	b.n	8001b3c <__aeabi_dadd+0x73c>
 80017da:	0017      	movs	r7, r2
 80017dc:	4691      	mov	r9, r2
 80017de:	4337      	orrs	r7, r6
 80017e0:	d000      	beq.n	80017e4 <__aeabi_dadd+0x3e4>
 80017e2:	e73e      	b.n	8001662 <__aeabi_dadd+0x262>
 80017e4:	2600      	movs	r6, #0
 80017e6:	e754      	b.n	8001692 <__aeabi_dadd+0x292>
 80017e8:	4649      	mov	r1, r9
 80017ea:	1a89      	subs	r1, r1, r2
 80017ec:	4688      	mov	r8, r1
 80017ee:	45c1      	cmp	r9, r8
 80017f0:	41bf      	sbcs	r7, r7
 80017f2:	1af1      	subs	r1, r6, r3
 80017f4:	427f      	negs	r7, r7
 80017f6:	1bc9      	subs	r1, r1, r7
 80017f8:	020f      	lsls	r7, r1, #8
 80017fa:	d461      	bmi.n	80018c0 <__aeabi_dadd+0x4c0>
 80017fc:	4647      	mov	r7, r8
 80017fe:	430f      	orrs	r7, r1
 8001800:	d100      	bne.n	8001804 <__aeabi_dadd+0x404>
 8001802:	e0bd      	b.n	8001980 <__aeabi_dadd+0x580>
 8001804:	000e      	movs	r6, r1
 8001806:	4647      	mov	r7, r8
 8001808:	e651      	b.n	80014ae <__aeabi_dadd+0xae>
 800180a:	4cb5      	ldr	r4, [pc, #724]	@ (8001ae0 <__aeabi_dadd+0x6e0>)
 800180c:	45a0      	cmp	r8, r4
 800180e:	d100      	bne.n	8001812 <__aeabi_dadd+0x412>
 8001810:	e100      	b.n	8001a14 <__aeabi_dadd+0x614>
 8001812:	2701      	movs	r7, #1
 8001814:	2938      	cmp	r1, #56	@ 0x38
 8001816:	dd00      	ble.n	800181a <__aeabi_dadd+0x41a>
 8001818:	e6b8      	b.n	800158c <__aeabi_dadd+0x18c>
 800181a:	2480      	movs	r4, #128	@ 0x80
 800181c:	0424      	lsls	r4, r4, #16
 800181e:	4326      	orrs	r6, r4
 8001820:	e6a3      	b.n	800156a <__aeabi_dadd+0x16a>
 8001822:	4eb0      	ldr	r6, [pc, #704]	@ (8001ae4 <__aeabi_dadd+0x6e4>)
 8001824:	1ae4      	subs	r4, r4, r3
 8001826:	4016      	ands	r6, r2
 8001828:	077b      	lsls	r3, r7, #29
 800182a:	d000      	beq.n	800182e <__aeabi_dadd+0x42e>
 800182c:	e73f      	b.n	80016ae <__aeabi_dadd+0x2ae>
 800182e:	e743      	b.n	80016b8 <__aeabi_dadd+0x2b8>
 8001830:	000f      	movs	r7, r1
 8001832:	0018      	movs	r0, r3
 8001834:	3f20      	subs	r7, #32
 8001836:	40f8      	lsrs	r0, r7
 8001838:	4684      	mov	ip, r0
 800183a:	2920      	cmp	r1, #32
 800183c:	d003      	beq.n	8001846 <__aeabi_dadd+0x446>
 800183e:	2740      	movs	r7, #64	@ 0x40
 8001840:	1a79      	subs	r1, r7, r1
 8001842:	408b      	lsls	r3, r1
 8001844:	431a      	orrs	r2, r3
 8001846:	1e53      	subs	r3, r2, #1
 8001848:	419a      	sbcs	r2, r3
 800184a:	4663      	mov	r3, ip
 800184c:	0017      	movs	r7, r2
 800184e:	431f      	orrs	r7, r3
 8001850:	e622      	b.n	8001498 <__aeabi_dadd+0x98>
 8001852:	48a4      	ldr	r0, [pc, #656]	@ (8001ae4 <__aeabi_dadd+0x6e4>)
 8001854:	1ae1      	subs	r1, r4, r3
 8001856:	4010      	ands	r0, r2
 8001858:	0747      	lsls	r7, r0, #29
 800185a:	08c0      	lsrs	r0, r0, #3
 800185c:	e707      	b.n	800166e <__aeabi_dadd+0x26e>
 800185e:	0034      	movs	r4, r6
 8001860:	4648      	mov	r0, r9
 8001862:	4304      	orrs	r4, r0
 8001864:	d100      	bne.n	8001868 <__aeabi_dadd+0x468>
 8001866:	e0fa      	b.n	8001a5e <__aeabi_dadd+0x65e>
 8001868:	1e4c      	subs	r4, r1, #1
 800186a:	2901      	cmp	r1, #1
 800186c:	d100      	bne.n	8001870 <__aeabi_dadd+0x470>
 800186e:	e0d7      	b.n	8001a20 <__aeabi_dadd+0x620>
 8001870:	4f9b      	ldr	r7, [pc, #620]	@ (8001ae0 <__aeabi_dadd+0x6e0>)
 8001872:	42b9      	cmp	r1, r7
 8001874:	d100      	bne.n	8001878 <__aeabi_dadd+0x478>
 8001876:	e0e2      	b.n	8001a3e <__aeabi_dadd+0x63e>
 8001878:	2701      	movs	r7, #1
 800187a:	2c38      	cmp	r4, #56	@ 0x38
 800187c:	dd00      	ble.n	8001880 <__aeabi_dadd+0x480>
 800187e:	e74f      	b.n	8001720 <__aeabi_dadd+0x320>
 8001880:	0021      	movs	r1, r4
 8001882:	e73c      	b.n	80016fe <__aeabi_dadd+0x2fe>
 8001884:	4c96      	ldr	r4, [pc, #600]	@ (8001ae0 <__aeabi_dadd+0x6e0>)
 8001886:	42a1      	cmp	r1, r4
 8001888:	d100      	bne.n	800188c <__aeabi_dadd+0x48c>
 800188a:	e0dd      	b.n	8001a48 <__aeabi_dadd+0x648>
 800188c:	444a      	add	r2, r9
 800188e:	454a      	cmp	r2, r9
 8001890:	4180      	sbcs	r0, r0
 8001892:	18f3      	adds	r3, r6, r3
 8001894:	4240      	negs	r0, r0
 8001896:	1818      	adds	r0, r3, r0
 8001898:	07c7      	lsls	r7, r0, #31
 800189a:	0852      	lsrs	r2, r2, #1
 800189c:	4317      	orrs	r7, r2
 800189e:	0846      	lsrs	r6, r0, #1
 80018a0:	0752      	lsls	r2, r2, #29
 80018a2:	d005      	beq.n	80018b0 <__aeabi_dadd+0x4b0>
 80018a4:	220f      	movs	r2, #15
 80018a6:	000c      	movs	r4, r1
 80018a8:	403a      	ands	r2, r7
 80018aa:	2a04      	cmp	r2, #4
 80018ac:	d000      	beq.n	80018b0 <__aeabi_dadd+0x4b0>
 80018ae:	e62c      	b.n	800150a <__aeabi_dadd+0x10a>
 80018b0:	0776      	lsls	r6, r6, #29
 80018b2:	08ff      	lsrs	r7, r7, #3
 80018b4:	4337      	orrs	r7, r6
 80018b6:	0900      	lsrs	r0, r0, #4
 80018b8:	e6d9      	b.n	800166e <__aeabi_dadd+0x26e>
 80018ba:	2700      	movs	r7, #0
 80018bc:	2600      	movs	r6, #0
 80018be:	e6e8      	b.n	8001692 <__aeabi_dadd+0x292>
 80018c0:	4649      	mov	r1, r9
 80018c2:	1a57      	subs	r7, r2, r1
 80018c4:	42ba      	cmp	r2, r7
 80018c6:	4192      	sbcs	r2, r2
 80018c8:	1b9e      	subs	r6, r3, r6
 80018ca:	4252      	negs	r2, r2
 80018cc:	4665      	mov	r5, ip
 80018ce:	1ab6      	subs	r6, r6, r2
 80018d0:	e5ed      	b.n	80014ae <__aeabi_dadd+0xae>
 80018d2:	2900      	cmp	r1, #0
 80018d4:	d000      	beq.n	80018d8 <__aeabi_dadd+0x4d8>
 80018d6:	e0c6      	b.n	8001a66 <__aeabi_dadd+0x666>
 80018d8:	2f00      	cmp	r7, #0
 80018da:	d167      	bne.n	80019ac <__aeabi_dadd+0x5ac>
 80018dc:	2680      	movs	r6, #128	@ 0x80
 80018de:	2500      	movs	r5, #0
 80018e0:	4c7f      	ldr	r4, [pc, #508]	@ (8001ae0 <__aeabi_dadd+0x6e0>)
 80018e2:	0336      	lsls	r6, r6, #12
 80018e4:	e6d5      	b.n	8001692 <__aeabi_dadd+0x292>
 80018e6:	4665      	mov	r5, ip
 80018e8:	000c      	movs	r4, r1
 80018ea:	001e      	movs	r6, r3
 80018ec:	08d0      	lsrs	r0, r2, #3
 80018ee:	e6e4      	b.n	80016ba <__aeabi_dadd+0x2ba>
 80018f0:	444a      	add	r2, r9
 80018f2:	454a      	cmp	r2, r9
 80018f4:	4180      	sbcs	r0, r0
 80018f6:	18f3      	adds	r3, r6, r3
 80018f8:	4240      	negs	r0, r0
 80018fa:	1818      	adds	r0, r3, r0
 80018fc:	0011      	movs	r1, r2
 80018fe:	0203      	lsls	r3, r0, #8
 8001900:	d400      	bmi.n	8001904 <__aeabi_dadd+0x504>
 8001902:	e096      	b.n	8001a32 <__aeabi_dadd+0x632>
 8001904:	4b77      	ldr	r3, [pc, #476]	@ (8001ae4 <__aeabi_dadd+0x6e4>)
 8001906:	0849      	lsrs	r1, r1, #1
 8001908:	4018      	ands	r0, r3
 800190a:	07c3      	lsls	r3, r0, #31
 800190c:	430b      	orrs	r3, r1
 800190e:	0844      	lsrs	r4, r0, #1
 8001910:	0749      	lsls	r1, r1, #29
 8001912:	d100      	bne.n	8001916 <__aeabi_dadd+0x516>
 8001914:	e129      	b.n	8001b6a <__aeabi_dadd+0x76a>
 8001916:	220f      	movs	r2, #15
 8001918:	401a      	ands	r2, r3
 800191a:	2a04      	cmp	r2, #4
 800191c:	d100      	bne.n	8001920 <__aeabi_dadd+0x520>
 800191e:	e0ea      	b.n	8001af6 <__aeabi_dadd+0x6f6>
 8001920:	1d1f      	adds	r7, r3, #4
 8001922:	429f      	cmp	r7, r3
 8001924:	41b6      	sbcs	r6, r6
 8001926:	4276      	negs	r6, r6
 8001928:	1936      	adds	r6, r6, r4
 800192a:	2402      	movs	r4, #2
 800192c:	e6c4      	b.n	80016b8 <__aeabi_dadd+0x2b8>
 800192e:	4649      	mov	r1, r9
 8001930:	1a8f      	subs	r7, r1, r2
 8001932:	45b9      	cmp	r9, r7
 8001934:	4180      	sbcs	r0, r0
 8001936:	1af6      	subs	r6, r6, r3
 8001938:	4240      	negs	r0, r0
 800193a:	1a36      	subs	r6, r6, r0
 800193c:	0233      	lsls	r3, r6, #8
 800193e:	d406      	bmi.n	800194e <__aeabi_dadd+0x54e>
 8001940:	0773      	lsls	r3, r6, #29
 8001942:	08ff      	lsrs	r7, r7, #3
 8001944:	2101      	movs	r1, #1
 8001946:	431f      	orrs	r7, r3
 8001948:	08f0      	lsrs	r0, r6, #3
 800194a:	e690      	b.n	800166e <__aeabi_dadd+0x26e>
 800194c:	4665      	mov	r5, ip
 800194e:	2401      	movs	r4, #1
 8001950:	e5ab      	b.n	80014aa <__aeabi_dadd+0xaa>
 8001952:	464b      	mov	r3, r9
 8001954:	0777      	lsls	r7, r6, #29
 8001956:	08d8      	lsrs	r0, r3, #3
 8001958:	4307      	orrs	r7, r0
 800195a:	08f0      	lsrs	r0, r6, #3
 800195c:	e6b4      	b.n	80016c8 <__aeabi_dadd+0x2c8>
 800195e:	000f      	movs	r7, r1
 8001960:	0018      	movs	r0, r3
 8001962:	3f20      	subs	r7, #32
 8001964:	40f8      	lsrs	r0, r7
 8001966:	4684      	mov	ip, r0
 8001968:	2920      	cmp	r1, #32
 800196a:	d003      	beq.n	8001974 <__aeabi_dadd+0x574>
 800196c:	2740      	movs	r7, #64	@ 0x40
 800196e:	1a79      	subs	r1, r7, r1
 8001970:	408b      	lsls	r3, r1
 8001972:	431a      	orrs	r2, r3
 8001974:	1e53      	subs	r3, r2, #1
 8001976:	419a      	sbcs	r2, r3
 8001978:	4663      	mov	r3, ip
 800197a:	0017      	movs	r7, r2
 800197c:	431f      	orrs	r7, r3
 800197e:	e635      	b.n	80015ec <__aeabi_dadd+0x1ec>
 8001980:	2500      	movs	r5, #0
 8001982:	2400      	movs	r4, #0
 8001984:	2600      	movs	r6, #0
 8001986:	e684      	b.n	8001692 <__aeabi_dadd+0x292>
 8001988:	000c      	movs	r4, r1
 800198a:	0035      	movs	r5, r6
 800198c:	3c20      	subs	r4, #32
 800198e:	40e5      	lsrs	r5, r4
 8001990:	2920      	cmp	r1, #32
 8001992:	d005      	beq.n	80019a0 <__aeabi_dadd+0x5a0>
 8001994:	2440      	movs	r4, #64	@ 0x40
 8001996:	1a61      	subs	r1, r4, r1
 8001998:	408e      	lsls	r6, r1
 800199a:	4649      	mov	r1, r9
 800199c:	4331      	orrs	r1, r6
 800199e:	4689      	mov	r9, r1
 80019a0:	4648      	mov	r0, r9
 80019a2:	1e41      	subs	r1, r0, #1
 80019a4:	4188      	sbcs	r0, r1
 80019a6:	0007      	movs	r7, r0
 80019a8:	432f      	orrs	r7, r5
 80019aa:	e5ef      	b.n	800158c <__aeabi_dadd+0x18c>
 80019ac:	08d2      	lsrs	r2, r2, #3
 80019ae:	075f      	lsls	r7, r3, #29
 80019b0:	4665      	mov	r5, ip
 80019b2:	4317      	orrs	r7, r2
 80019b4:	08d8      	lsrs	r0, r3, #3
 80019b6:	e687      	b.n	80016c8 <__aeabi_dadd+0x2c8>
 80019b8:	1a17      	subs	r7, r2, r0
 80019ba:	42ba      	cmp	r2, r7
 80019bc:	4192      	sbcs	r2, r2
 80019be:	1b9e      	subs	r6, r3, r6
 80019c0:	4252      	negs	r2, r2
 80019c2:	1ab6      	subs	r6, r6, r2
 80019c4:	0233      	lsls	r3, r6, #8
 80019c6:	d4c1      	bmi.n	800194c <__aeabi_dadd+0x54c>
 80019c8:	0773      	lsls	r3, r6, #29
 80019ca:	08ff      	lsrs	r7, r7, #3
 80019cc:	4665      	mov	r5, ip
 80019ce:	2101      	movs	r1, #1
 80019d0:	431f      	orrs	r7, r3
 80019d2:	08f0      	lsrs	r0, r6, #3
 80019d4:	e64b      	b.n	800166e <__aeabi_dadd+0x26e>
 80019d6:	2f00      	cmp	r7, #0
 80019d8:	d07b      	beq.n	8001ad2 <__aeabi_dadd+0x6d2>
 80019da:	4665      	mov	r5, ip
 80019dc:	001e      	movs	r6, r3
 80019de:	4691      	mov	r9, r2
 80019e0:	e63f      	b.n	8001662 <__aeabi_dadd+0x262>
 80019e2:	1a81      	subs	r1, r0, r2
 80019e4:	4688      	mov	r8, r1
 80019e6:	45c1      	cmp	r9, r8
 80019e8:	41a4      	sbcs	r4, r4
 80019ea:	1af1      	subs	r1, r6, r3
 80019ec:	4264      	negs	r4, r4
 80019ee:	1b09      	subs	r1, r1, r4
 80019f0:	2480      	movs	r4, #128	@ 0x80
 80019f2:	0424      	lsls	r4, r4, #16
 80019f4:	4221      	tst	r1, r4
 80019f6:	d077      	beq.n	8001ae8 <__aeabi_dadd+0x6e8>
 80019f8:	1a10      	subs	r0, r2, r0
 80019fa:	4282      	cmp	r2, r0
 80019fc:	4192      	sbcs	r2, r2
 80019fe:	0007      	movs	r7, r0
 8001a00:	1b9e      	subs	r6, r3, r6
 8001a02:	4252      	negs	r2, r2
 8001a04:	1ab6      	subs	r6, r6, r2
 8001a06:	4337      	orrs	r7, r6
 8001a08:	d000      	beq.n	8001a0c <__aeabi_dadd+0x60c>
 8001a0a:	e0a0      	b.n	8001b4e <__aeabi_dadd+0x74e>
 8001a0c:	4665      	mov	r5, ip
 8001a0e:	2400      	movs	r4, #0
 8001a10:	2600      	movs	r6, #0
 8001a12:	e63e      	b.n	8001692 <__aeabi_dadd+0x292>
 8001a14:	075f      	lsls	r7, r3, #29
 8001a16:	08d2      	lsrs	r2, r2, #3
 8001a18:	4665      	mov	r5, ip
 8001a1a:	4317      	orrs	r7, r2
 8001a1c:	08d8      	lsrs	r0, r3, #3
 8001a1e:	e653      	b.n	80016c8 <__aeabi_dadd+0x2c8>
 8001a20:	1881      	adds	r1, r0, r2
 8001a22:	4291      	cmp	r1, r2
 8001a24:	4192      	sbcs	r2, r2
 8001a26:	18f0      	adds	r0, r6, r3
 8001a28:	4252      	negs	r2, r2
 8001a2a:	1880      	adds	r0, r0, r2
 8001a2c:	0203      	lsls	r3, r0, #8
 8001a2e:	d500      	bpl.n	8001a32 <__aeabi_dadd+0x632>
 8001a30:	e768      	b.n	8001904 <__aeabi_dadd+0x504>
 8001a32:	0747      	lsls	r7, r0, #29
 8001a34:	08c9      	lsrs	r1, r1, #3
 8001a36:	430f      	orrs	r7, r1
 8001a38:	08c0      	lsrs	r0, r0, #3
 8001a3a:	2101      	movs	r1, #1
 8001a3c:	e617      	b.n	800166e <__aeabi_dadd+0x26e>
 8001a3e:	08d2      	lsrs	r2, r2, #3
 8001a40:	075f      	lsls	r7, r3, #29
 8001a42:	4317      	orrs	r7, r2
 8001a44:	08d8      	lsrs	r0, r3, #3
 8001a46:	e63f      	b.n	80016c8 <__aeabi_dadd+0x2c8>
 8001a48:	000c      	movs	r4, r1
 8001a4a:	2600      	movs	r6, #0
 8001a4c:	2700      	movs	r7, #0
 8001a4e:	e620      	b.n	8001692 <__aeabi_dadd+0x292>
 8001a50:	2900      	cmp	r1, #0
 8001a52:	d156      	bne.n	8001b02 <__aeabi_dadd+0x702>
 8001a54:	075f      	lsls	r7, r3, #29
 8001a56:	08d2      	lsrs	r2, r2, #3
 8001a58:	4317      	orrs	r7, r2
 8001a5a:	08d8      	lsrs	r0, r3, #3
 8001a5c:	e634      	b.n	80016c8 <__aeabi_dadd+0x2c8>
 8001a5e:	000c      	movs	r4, r1
 8001a60:	001e      	movs	r6, r3
 8001a62:	08d0      	lsrs	r0, r2, #3
 8001a64:	e629      	b.n	80016ba <__aeabi_dadd+0x2ba>
 8001a66:	08c1      	lsrs	r1, r0, #3
 8001a68:	0770      	lsls	r0, r6, #29
 8001a6a:	4301      	orrs	r1, r0
 8001a6c:	08f0      	lsrs	r0, r6, #3
 8001a6e:	2f00      	cmp	r7, #0
 8001a70:	d062      	beq.n	8001b38 <__aeabi_dadd+0x738>
 8001a72:	2480      	movs	r4, #128	@ 0x80
 8001a74:	0324      	lsls	r4, r4, #12
 8001a76:	4220      	tst	r0, r4
 8001a78:	d007      	beq.n	8001a8a <__aeabi_dadd+0x68a>
 8001a7a:	08de      	lsrs	r6, r3, #3
 8001a7c:	4226      	tst	r6, r4
 8001a7e:	d104      	bne.n	8001a8a <__aeabi_dadd+0x68a>
 8001a80:	4665      	mov	r5, ip
 8001a82:	0030      	movs	r0, r6
 8001a84:	08d1      	lsrs	r1, r2, #3
 8001a86:	075b      	lsls	r3, r3, #29
 8001a88:	4319      	orrs	r1, r3
 8001a8a:	0f4f      	lsrs	r7, r1, #29
 8001a8c:	00c9      	lsls	r1, r1, #3
 8001a8e:	08c9      	lsrs	r1, r1, #3
 8001a90:	077f      	lsls	r7, r7, #29
 8001a92:	430f      	orrs	r7, r1
 8001a94:	e618      	b.n	80016c8 <__aeabi_dadd+0x2c8>
 8001a96:	000c      	movs	r4, r1
 8001a98:	0030      	movs	r0, r6
 8001a9a:	3c20      	subs	r4, #32
 8001a9c:	40e0      	lsrs	r0, r4
 8001a9e:	4684      	mov	ip, r0
 8001aa0:	2920      	cmp	r1, #32
 8001aa2:	d005      	beq.n	8001ab0 <__aeabi_dadd+0x6b0>
 8001aa4:	2440      	movs	r4, #64	@ 0x40
 8001aa6:	1a61      	subs	r1, r4, r1
 8001aa8:	408e      	lsls	r6, r1
 8001aaa:	4649      	mov	r1, r9
 8001aac:	4331      	orrs	r1, r6
 8001aae:	4689      	mov	r9, r1
 8001ab0:	4648      	mov	r0, r9
 8001ab2:	1e41      	subs	r1, r0, #1
 8001ab4:	4188      	sbcs	r0, r1
 8001ab6:	4661      	mov	r1, ip
 8001ab8:	0007      	movs	r7, r0
 8001aba:	430f      	orrs	r7, r1
 8001abc:	e630      	b.n	8001720 <__aeabi_dadd+0x320>
 8001abe:	2120      	movs	r1, #32
 8001ac0:	2700      	movs	r7, #0
 8001ac2:	1a09      	subs	r1, r1, r0
 8001ac4:	e50e      	b.n	80014e4 <__aeabi_dadd+0xe4>
 8001ac6:	001e      	movs	r6, r3
 8001ac8:	2f00      	cmp	r7, #0
 8001aca:	d000      	beq.n	8001ace <__aeabi_dadd+0x6ce>
 8001acc:	e522      	b.n	8001514 <__aeabi_dadd+0x114>
 8001ace:	2400      	movs	r4, #0
 8001ad0:	e758      	b.n	8001984 <__aeabi_dadd+0x584>
 8001ad2:	2500      	movs	r5, #0
 8001ad4:	2400      	movs	r4, #0
 8001ad6:	2600      	movs	r6, #0
 8001ad8:	e5db      	b.n	8001692 <__aeabi_dadd+0x292>
 8001ada:	46c0      	nop			@ (mov r8, r8)
 8001adc:	000007fe 	.word	0x000007fe
 8001ae0:	000007ff 	.word	0x000007ff
 8001ae4:	ff7fffff 	.word	0xff7fffff
 8001ae8:	4647      	mov	r7, r8
 8001aea:	430f      	orrs	r7, r1
 8001aec:	d100      	bne.n	8001af0 <__aeabi_dadd+0x6f0>
 8001aee:	e747      	b.n	8001980 <__aeabi_dadd+0x580>
 8001af0:	000e      	movs	r6, r1
 8001af2:	46c1      	mov	r9, r8
 8001af4:	e5b5      	b.n	8001662 <__aeabi_dadd+0x262>
 8001af6:	08df      	lsrs	r7, r3, #3
 8001af8:	0764      	lsls	r4, r4, #29
 8001afa:	2102      	movs	r1, #2
 8001afc:	4327      	orrs	r7, r4
 8001afe:	0900      	lsrs	r0, r0, #4
 8001b00:	e5b5      	b.n	800166e <__aeabi_dadd+0x26e>
 8001b02:	0019      	movs	r1, r3
 8001b04:	08c0      	lsrs	r0, r0, #3
 8001b06:	0777      	lsls	r7, r6, #29
 8001b08:	4307      	orrs	r7, r0
 8001b0a:	4311      	orrs	r1, r2
 8001b0c:	08f0      	lsrs	r0, r6, #3
 8001b0e:	2900      	cmp	r1, #0
 8001b10:	d100      	bne.n	8001b14 <__aeabi_dadd+0x714>
 8001b12:	e5d9      	b.n	80016c8 <__aeabi_dadd+0x2c8>
 8001b14:	2180      	movs	r1, #128	@ 0x80
 8001b16:	0309      	lsls	r1, r1, #12
 8001b18:	4208      	tst	r0, r1
 8001b1a:	d007      	beq.n	8001b2c <__aeabi_dadd+0x72c>
 8001b1c:	08dc      	lsrs	r4, r3, #3
 8001b1e:	420c      	tst	r4, r1
 8001b20:	d104      	bne.n	8001b2c <__aeabi_dadd+0x72c>
 8001b22:	08d2      	lsrs	r2, r2, #3
 8001b24:	075b      	lsls	r3, r3, #29
 8001b26:	431a      	orrs	r2, r3
 8001b28:	0017      	movs	r7, r2
 8001b2a:	0020      	movs	r0, r4
 8001b2c:	0f7b      	lsrs	r3, r7, #29
 8001b2e:	00ff      	lsls	r7, r7, #3
 8001b30:	08ff      	lsrs	r7, r7, #3
 8001b32:	075b      	lsls	r3, r3, #29
 8001b34:	431f      	orrs	r7, r3
 8001b36:	e5c7      	b.n	80016c8 <__aeabi_dadd+0x2c8>
 8001b38:	000f      	movs	r7, r1
 8001b3a:	e5c5      	b.n	80016c8 <__aeabi_dadd+0x2c8>
 8001b3c:	4b12      	ldr	r3, [pc, #72]	@ (8001b88 <__aeabi_dadd+0x788>)
 8001b3e:	08d2      	lsrs	r2, r2, #3
 8001b40:	4033      	ands	r3, r6
 8001b42:	075f      	lsls	r7, r3, #29
 8001b44:	025b      	lsls	r3, r3, #9
 8001b46:	2401      	movs	r4, #1
 8001b48:	4317      	orrs	r7, r2
 8001b4a:	0b1e      	lsrs	r6, r3, #12
 8001b4c:	e5a1      	b.n	8001692 <__aeabi_dadd+0x292>
 8001b4e:	4226      	tst	r6, r4
 8001b50:	d012      	beq.n	8001b78 <__aeabi_dadd+0x778>
 8001b52:	4b0d      	ldr	r3, [pc, #52]	@ (8001b88 <__aeabi_dadd+0x788>)
 8001b54:	4665      	mov	r5, ip
 8001b56:	0002      	movs	r2, r0
 8001b58:	2401      	movs	r4, #1
 8001b5a:	401e      	ands	r6, r3
 8001b5c:	e4e6      	b.n	800152c <__aeabi_dadd+0x12c>
 8001b5e:	0021      	movs	r1, r4
 8001b60:	e585      	b.n	800166e <__aeabi_dadd+0x26e>
 8001b62:	0017      	movs	r7, r2
 8001b64:	e5a8      	b.n	80016b8 <__aeabi_dadd+0x2b8>
 8001b66:	003a      	movs	r2, r7
 8001b68:	e4d4      	b.n	8001514 <__aeabi_dadd+0x114>
 8001b6a:	08db      	lsrs	r3, r3, #3
 8001b6c:	0764      	lsls	r4, r4, #29
 8001b6e:	431c      	orrs	r4, r3
 8001b70:	0027      	movs	r7, r4
 8001b72:	2102      	movs	r1, #2
 8001b74:	0900      	lsrs	r0, r0, #4
 8001b76:	e57a      	b.n	800166e <__aeabi_dadd+0x26e>
 8001b78:	08c0      	lsrs	r0, r0, #3
 8001b7a:	0777      	lsls	r7, r6, #29
 8001b7c:	4307      	orrs	r7, r0
 8001b7e:	4665      	mov	r5, ip
 8001b80:	2100      	movs	r1, #0
 8001b82:	08f0      	lsrs	r0, r6, #3
 8001b84:	e573      	b.n	800166e <__aeabi_dadd+0x26e>
 8001b86:	46c0      	nop			@ (mov r8, r8)
 8001b88:	ff7fffff 	.word	0xff7fffff

08001b8c <__aeabi_ddiv>:
 8001b8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b8e:	46de      	mov	lr, fp
 8001b90:	4645      	mov	r5, r8
 8001b92:	4657      	mov	r7, sl
 8001b94:	464e      	mov	r6, r9
 8001b96:	b5e0      	push	{r5, r6, r7, lr}
 8001b98:	b087      	sub	sp, #28
 8001b9a:	9200      	str	r2, [sp, #0]
 8001b9c:	9301      	str	r3, [sp, #4]
 8001b9e:	030b      	lsls	r3, r1, #12
 8001ba0:	0b1b      	lsrs	r3, r3, #12
 8001ba2:	469b      	mov	fp, r3
 8001ba4:	0fca      	lsrs	r2, r1, #31
 8001ba6:	004b      	lsls	r3, r1, #1
 8001ba8:	0004      	movs	r4, r0
 8001baa:	4680      	mov	r8, r0
 8001bac:	0d5b      	lsrs	r3, r3, #21
 8001bae:	9202      	str	r2, [sp, #8]
 8001bb0:	d100      	bne.n	8001bb4 <__aeabi_ddiv+0x28>
 8001bb2:	e098      	b.n	8001ce6 <__aeabi_ddiv+0x15a>
 8001bb4:	4a7c      	ldr	r2, [pc, #496]	@ (8001da8 <__aeabi_ddiv+0x21c>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d037      	beq.n	8001c2a <__aeabi_ddiv+0x9e>
 8001bba:	4659      	mov	r1, fp
 8001bbc:	0f42      	lsrs	r2, r0, #29
 8001bbe:	00c9      	lsls	r1, r1, #3
 8001bc0:	430a      	orrs	r2, r1
 8001bc2:	2180      	movs	r1, #128	@ 0x80
 8001bc4:	0409      	lsls	r1, r1, #16
 8001bc6:	4311      	orrs	r1, r2
 8001bc8:	00c2      	lsls	r2, r0, #3
 8001bca:	4690      	mov	r8, r2
 8001bcc:	4a77      	ldr	r2, [pc, #476]	@ (8001dac <__aeabi_ddiv+0x220>)
 8001bce:	4689      	mov	r9, r1
 8001bd0:	4692      	mov	sl, r2
 8001bd2:	449a      	add	sl, r3
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	2400      	movs	r4, #0
 8001bd8:	9303      	str	r3, [sp, #12]
 8001bda:	9e00      	ldr	r6, [sp, #0]
 8001bdc:	9f01      	ldr	r7, [sp, #4]
 8001bde:	033b      	lsls	r3, r7, #12
 8001be0:	0b1b      	lsrs	r3, r3, #12
 8001be2:	469b      	mov	fp, r3
 8001be4:	007b      	lsls	r3, r7, #1
 8001be6:	0030      	movs	r0, r6
 8001be8:	0d5b      	lsrs	r3, r3, #21
 8001bea:	0ffd      	lsrs	r5, r7, #31
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d059      	beq.n	8001ca4 <__aeabi_ddiv+0x118>
 8001bf0:	4a6d      	ldr	r2, [pc, #436]	@ (8001da8 <__aeabi_ddiv+0x21c>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d048      	beq.n	8001c88 <__aeabi_ddiv+0xfc>
 8001bf6:	4659      	mov	r1, fp
 8001bf8:	0f72      	lsrs	r2, r6, #29
 8001bfa:	00c9      	lsls	r1, r1, #3
 8001bfc:	430a      	orrs	r2, r1
 8001bfe:	2180      	movs	r1, #128	@ 0x80
 8001c00:	0409      	lsls	r1, r1, #16
 8001c02:	4311      	orrs	r1, r2
 8001c04:	468b      	mov	fp, r1
 8001c06:	4969      	ldr	r1, [pc, #420]	@ (8001dac <__aeabi_ddiv+0x220>)
 8001c08:	00f2      	lsls	r2, r6, #3
 8001c0a:	468c      	mov	ip, r1
 8001c0c:	4651      	mov	r1, sl
 8001c0e:	4463      	add	r3, ip
 8001c10:	1acb      	subs	r3, r1, r3
 8001c12:	469a      	mov	sl, r3
 8001c14:	2100      	movs	r1, #0
 8001c16:	9e02      	ldr	r6, [sp, #8]
 8001c18:	406e      	eors	r6, r5
 8001c1a:	b2f6      	uxtb	r6, r6
 8001c1c:	2c0f      	cmp	r4, #15
 8001c1e:	d900      	bls.n	8001c22 <__aeabi_ddiv+0x96>
 8001c20:	e0ce      	b.n	8001dc0 <__aeabi_ddiv+0x234>
 8001c22:	4b63      	ldr	r3, [pc, #396]	@ (8001db0 <__aeabi_ddiv+0x224>)
 8001c24:	00a4      	lsls	r4, r4, #2
 8001c26:	591b      	ldr	r3, [r3, r4]
 8001c28:	469f      	mov	pc, r3
 8001c2a:	465a      	mov	r2, fp
 8001c2c:	4302      	orrs	r2, r0
 8001c2e:	4691      	mov	r9, r2
 8001c30:	d000      	beq.n	8001c34 <__aeabi_ddiv+0xa8>
 8001c32:	e090      	b.n	8001d56 <__aeabi_ddiv+0x1ca>
 8001c34:	469a      	mov	sl, r3
 8001c36:	2302      	movs	r3, #2
 8001c38:	4690      	mov	r8, r2
 8001c3a:	2408      	movs	r4, #8
 8001c3c:	9303      	str	r3, [sp, #12]
 8001c3e:	e7cc      	b.n	8001bda <__aeabi_ddiv+0x4e>
 8001c40:	46cb      	mov	fp, r9
 8001c42:	4642      	mov	r2, r8
 8001c44:	9d02      	ldr	r5, [sp, #8]
 8001c46:	9903      	ldr	r1, [sp, #12]
 8001c48:	2902      	cmp	r1, #2
 8001c4a:	d100      	bne.n	8001c4e <__aeabi_ddiv+0xc2>
 8001c4c:	e1de      	b.n	800200c <__aeabi_ddiv+0x480>
 8001c4e:	2903      	cmp	r1, #3
 8001c50:	d100      	bne.n	8001c54 <__aeabi_ddiv+0xc8>
 8001c52:	e08d      	b.n	8001d70 <__aeabi_ddiv+0x1e4>
 8001c54:	2901      	cmp	r1, #1
 8001c56:	d000      	beq.n	8001c5a <__aeabi_ddiv+0xce>
 8001c58:	e179      	b.n	8001f4e <__aeabi_ddiv+0x3c2>
 8001c5a:	002e      	movs	r6, r5
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	2300      	movs	r3, #0
 8001c60:	2400      	movs	r4, #0
 8001c62:	4690      	mov	r8, r2
 8001c64:	051b      	lsls	r3, r3, #20
 8001c66:	4323      	orrs	r3, r4
 8001c68:	07f6      	lsls	r6, r6, #31
 8001c6a:	4333      	orrs	r3, r6
 8001c6c:	4640      	mov	r0, r8
 8001c6e:	0019      	movs	r1, r3
 8001c70:	b007      	add	sp, #28
 8001c72:	bcf0      	pop	{r4, r5, r6, r7}
 8001c74:	46bb      	mov	fp, r7
 8001c76:	46b2      	mov	sl, r6
 8001c78:	46a9      	mov	r9, r5
 8001c7a:	46a0      	mov	r8, r4
 8001c7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c7e:	2200      	movs	r2, #0
 8001c80:	2400      	movs	r4, #0
 8001c82:	4690      	mov	r8, r2
 8001c84:	4b48      	ldr	r3, [pc, #288]	@ (8001da8 <__aeabi_ddiv+0x21c>)
 8001c86:	e7ed      	b.n	8001c64 <__aeabi_ddiv+0xd8>
 8001c88:	465a      	mov	r2, fp
 8001c8a:	9b00      	ldr	r3, [sp, #0]
 8001c8c:	431a      	orrs	r2, r3
 8001c8e:	4b49      	ldr	r3, [pc, #292]	@ (8001db4 <__aeabi_ddiv+0x228>)
 8001c90:	469c      	mov	ip, r3
 8001c92:	44e2      	add	sl, ip
 8001c94:	2a00      	cmp	r2, #0
 8001c96:	d159      	bne.n	8001d4c <__aeabi_ddiv+0x1c0>
 8001c98:	2302      	movs	r3, #2
 8001c9a:	431c      	orrs	r4, r3
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	2102      	movs	r1, #2
 8001ca0:	469b      	mov	fp, r3
 8001ca2:	e7b8      	b.n	8001c16 <__aeabi_ddiv+0x8a>
 8001ca4:	465a      	mov	r2, fp
 8001ca6:	9b00      	ldr	r3, [sp, #0]
 8001ca8:	431a      	orrs	r2, r3
 8001caa:	d049      	beq.n	8001d40 <__aeabi_ddiv+0x1b4>
 8001cac:	465b      	mov	r3, fp
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d100      	bne.n	8001cb4 <__aeabi_ddiv+0x128>
 8001cb2:	e19c      	b.n	8001fee <__aeabi_ddiv+0x462>
 8001cb4:	4658      	mov	r0, fp
 8001cb6:	f001 fb8b 	bl	80033d0 <__clzsi2>
 8001cba:	0002      	movs	r2, r0
 8001cbc:	0003      	movs	r3, r0
 8001cbe:	3a0b      	subs	r2, #11
 8001cc0:	271d      	movs	r7, #29
 8001cc2:	9e00      	ldr	r6, [sp, #0]
 8001cc4:	1aba      	subs	r2, r7, r2
 8001cc6:	0019      	movs	r1, r3
 8001cc8:	4658      	mov	r0, fp
 8001cca:	40d6      	lsrs	r6, r2
 8001ccc:	3908      	subs	r1, #8
 8001cce:	4088      	lsls	r0, r1
 8001cd0:	0032      	movs	r2, r6
 8001cd2:	4302      	orrs	r2, r0
 8001cd4:	4693      	mov	fp, r2
 8001cd6:	9a00      	ldr	r2, [sp, #0]
 8001cd8:	408a      	lsls	r2, r1
 8001cda:	4937      	ldr	r1, [pc, #220]	@ (8001db8 <__aeabi_ddiv+0x22c>)
 8001cdc:	4453      	add	r3, sl
 8001cde:	468a      	mov	sl, r1
 8001ce0:	2100      	movs	r1, #0
 8001ce2:	449a      	add	sl, r3
 8001ce4:	e797      	b.n	8001c16 <__aeabi_ddiv+0x8a>
 8001ce6:	465b      	mov	r3, fp
 8001ce8:	4303      	orrs	r3, r0
 8001cea:	4699      	mov	r9, r3
 8001cec:	d021      	beq.n	8001d32 <__aeabi_ddiv+0x1a6>
 8001cee:	465b      	mov	r3, fp
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d100      	bne.n	8001cf6 <__aeabi_ddiv+0x16a>
 8001cf4:	e169      	b.n	8001fca <__aeabi_ddiv+0x43e>
 8001cf6:	4658      	mov	r0, fp
 8001cf8:	f001 fb6a 	bl	80033d0 <__clzsi2>
 8001cfc:	230b      	movs	r3, #11
 8001cfe:	425b      	negs	r3, r3
 8001d00:	469c      	mov	ip, r3
 8001d02:	0002      	movs	r2, r0
 8001d04:	4484      	add	ip, r0
 8001d06:	4666      	mov	r6, ip
 8001d08:	231d      	movs	r3, #29
 8001d0a:	1b9b      	subs	r3, r3, r6
 8001d0c:	0026      	movs	r6, r4
 8001d0e:	0011      	movs	r1, r2
 8001d10:	4658      	mov	r0, fp
 8001d12:	40de      	lsrs	r6, r3
 8001d14:	3908      	subs	r1, #8
 8001d16:	4088      	lsls	r0, r1
 8001d18:	0033      	movs	r3, r6
 8001d1a:	4303      	orrs	r3, r0
 8001d1c:	4699      	mov	r9, r3
 8001d1e:	0023      	movs	r3, r4
 8001d20:	408b      	lsls	r3, r1
 8001d22:	4698      	mov	r8, r3
 8001d24:	4b25      	ldr	r3, [pc, #148]	@ (8001dbc <__aeabi_ddiv+0x230>)
 8001d26:	2400      	movs	r4, #0
 8001d28:	1a9b      	subs	r3, r3, r2
 8001d2a:	469a      	mov	sl, r3
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	9303      	str	r3, [sp, #12]
 8001d30:	e753      	b.n	8001bda <__aeabi_ddiv+0x4e>
 8001d32:	2300      	movs	r3, #0
 8001d34:	4698      	mov	r8, r3
 8001d36:	469a      	mov	sl, r3
 8001d38:	3301      	adds	r3, #1
 8001d3a:	2404      	movs	r4, #4
 8001d3c:	9303      	str	r3, [sp, #12]
 8001d3e:	e74c      	b.n	8001bda <__aeabi_ddiv+0x4e>
 8001d40:	2301      	movs	r3, #1
 8001d42:	431c      	orrs	r4, r3
 8001d44:	2300      	movs	r3, #0
 8001d46:	2101      	movs	r1, #1
 8001d48:	469b      	mov	fp, r3
 8001d4a:	e764      	b.n	8001c16 <__aeabi_ddiv+0x8a>
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	0032      	movs	r2, r6
 8001d50:	2103      	movs	r1, #3
 8001d52:	431c      	orrs	r4, r3
 8001d54:	e75f      	b.n	8001c16 <__aeabi_ddiv+0x8a>
 8001d56:	469a      	mov	sl, r3
 8001d58:	2303      	movs	r3, #3
 8001d5a:	46d9      	mov	r9, fp
 8001d5c:	240c      	movs	r4, #12
 8001d5e:	9303      	str	r3, [sp, #12]
 8001d60:	e73b      	b.n	8001bda <__aeabi_ddiv+0x4e>
 8001d62:	2300      	movs	r3, #0
 8001d64:	2480      	movs	r4, #128	@ 0x80
 8001d66:	4698      	mov	r8, r3
 8001d68:	2600      	movs	r6, #0
 8001d6a:	4b0f      	ldr	r3, [pc, #60]	@ (8001da8 <__aeabi_ddiv+0x21c>)
 8001d6c:	0324      	lsls	r4, r4, #12
 8001d6e:	e779      	b.n	8001c64 <__aeabi_ddiv+0xd8>
 8001d70:	2480      	movs	r4, #128	@ 0x80
 8001d72:	465b      	mov	r3, fp
 8001d74:	0324      	lsls	r4, r4, #12
 8001d76:	431c      	orrs	r4, r3
 8001d78:	0324      	lsls	r4, r4, #12
 8001d7a:	002e      	movs	r6, r5
 8001d7c:	4690      	mov	r8, r2
 8001d7e:	4b0a      	ldr	r3, [pc, #40]	@ (8001da8 <__aeabi_ddiv+0x21c>)
 8001d80:	0b24      	lsrs	r4, r4, #12
 8001d82:	e76f      	b.n	8001c64 <__aeabi_ddiv+0xd8>
 8001d84:	2480      	movs	r4, #128	@ 0x80
 8001d86:	464b      	mov	r3, r9
 8001d88:	0324      	lsls	r4, r4, #12
 8001d8a:	4223      	tst	r3, r4
 8001d8c:	d002      	beq.n	8001d94 <__aeabi_ddiv+0x208>
 8001d8e:	465b      	mov	r3, fp
 8001d90:	4223      	tst	r3, r4
 8001d92:	d0f0      	beq.n	8001d76 <__aeabi_ddiv+0x1ea>
 8001d94:	2480      	movs	r4, #128	@ 0x80
 8001d96:	464b      	mov	r3, r9
 8001d98:	0324      	lsls	r4, r4, #12
 8001d9a:	431c      	orrs	r4, r3
 8001d9c:	0324      	lsls	r4, r4, #12
 8001d9e:	9e02      	ldr	r6, [sp, #8]
 8001da0:	4b01      	ldr	r3, [pc, #4]	@ (8001da8 <__aeabi_ddiv+0x21c>)
 8001da2:	0b24      	lsrs	r4, r4, #12
 8001da4:	e75e      	b.n	8001c64 <__aeabi_ddiv+0xd8>
 8001da6:	46c0      	nop			@ (mov r8, r8)
 8001da8:	000007ff 	.word	0x000007ff
 8001dac:	fffffc01 	.word	0xfffffc01
 8001db0:	0800b8ac 	.word	0x0800b8ac
 8001db4:	fffff801 	.word	0xfffff801
 8001db8:	000003f3 	.word	0x000003f3
 8001dbc:	fffffc0d 	.word	0xfffffc0d
 8001dc0:	45cb      	cmp	fp, r9
 8001dc2:	d200      	bcs.n	8001dc6 <__aeabi_ddiv+0x23a>
 8001dc4:	e0f8      	b.n	8001fb8 <__aeabi_ddiv+0x42c>
 8001dc6:	d100      	bne.n	8001dca <__aeabi_ddiv+0x23e>
 8001dc8:	e0f3      	b.n	8001fb2 <__aeabi_ddiv+0x426>
 8001dca:	2301      	movs	r3, #1
 8001dcc:	425b      	negs	r3, r3
 8001dce:	469c      	mov	ip, r3
 8001dd0:	4644      	mov	r4, r8
 8001dd2:	4648      	mov	r0, r9
 8001dd4:	2500      	movs	r5, #0
 8001dd6:	44e2      	add	sl, ip
 8001dd8:	465b      	mov	r3, fp
 8001dda:	0e17      	lsrs	r7, r2, #24
 8001ddc:	021b      	lsls	r3, r3, #8
 8001dde:	431f      	orrs	r7, r3
 8001de0:	0c19      	lsrs	r1, r3, #16
 8001de2:	043b      	lsls	r3, r7, #16
 8001de4:	0212      	lsls	r2, r2, #8
 8001de6:	9700      	str	r7, [sp, #0]
 8001de8:	0c1f      	lsrs	r7, r3, #16
 8001dea:	4691      	mov	r9, r2
 8001dec:	9102      	str	r1, [sp, #8]
 8001dee:	9703      	str	r7, [sp, #12]
 8001df0:	f7fe fa2a 	bl	8000248 <__aeabi_uidivmod>
 8001df4:	0002      	movs	r2, r0
 8001df6:	437a      	muls	r2, r7
 8001df8:	040b      	lsls	r3, r1, #16
 8001dfa:	0c21      	lsrs	r1, r4, #16
 8001dfc:	4680      	mov	r8, r0
 8001dfe:	4319      	orrs	r1, r3
 8001e00:	428a      	cmp	r2, r1
 8001e02:	d909      	bls.n	8001e18 <__aeabi_ddiv+0x28c>
 8001e04:	9f00      	ldr	r7, [sp, #0]
 8001e06:	2301      	movs	r3, #1
 8001e08:	46bc      	mov	ip, r7
 8001e0a:	425b      	negs	r3, r3
 8001e0c:	4461      	add	r1, ip
 8001e0e:	469c      	mov	ip, r3
 8001e10:	44e0      	add	r8, ip
 8001e12:	428f      	cmp	r7, r1
 8001e14:	d800      	bhi.n	8001e18 <__aeabi_ddiv+0x28c>
 8001e16:	e15c      	b.n	80020d2 <__aeabi_ddiv+0x546>
 8001e18:	1a88      	subs	r0, r1, r2
 8001e1a:	9902      	ldr	r1, [sp, #8]
 8001e1c:	f7fe fa14 	bl	8000248 <__aeabi_uidivmod>
 8001e20:	9a03      	ldr	r2, [sp, #12]
 8001e22:	0424      	lsls	r4, r4, #16
 8001e24:	4342      	muls	r2, r0
 8001e26:	0409      	lsls	r1, r1, #16
 8001e28:	0c24      	lsrs	r4, r4, #16
 8001e2a:	0003      	movs	r3, r0
 8001e2c:	430c      	orrs	r4, r1
 8001e2e:	42a2      	cmp	r2, r4
 8001e30:	d906      	bls.n	8001e40 <__aeabi_ddiv+0x2b4>
 8001e32:	9900      	ldr	r1, [sp, #0]
 8001e34:	3b01      	subs	r3, #1
 8001e36:	468c      	mov	ip, r1
 8001e38:	4464      	add	r4, ip
 8001e3a:	42a1      	cmp	r1, r4
 8001e3c:	d800      	bhi.n	8001e40 <__aeabi_ddiv+0x2b4>
 8001e3e:	e142      	b.n	80020c6 <__aeabi_ddiv+0x53a>
 8001e40:	1aa0      	subs	r0, r4, r2
 8001e42:	4642      	mov	r2, r8
 8001e44:	0412      	lsls	r2, r2, #16
 8001e46:	431a      	orrs	r2, r3
 8001e48:	4693      	mov	fp, r2
 8001e4a:	464b      	mov	r3, r9
 8001e4c:	4659      	mov	r1, fp
 8001e4e:	0c1b      	lsrs	r3, r3, #16
 8001e50:	001f      	movs	r7, r3
 8001e52:	9304      	str	r3, [sp, #16]
 8001e54:	040b      	lsls	r3, r1, #16
 8001e56:	4649      	mov	r1, r9
 8001e58:	0409      	lsls	r1, r1, #16
 8001e5a:	0c09      	lsrs	r1, r1, #16
 8001e5c:	000c      	movs	r4, r1
 8001e5e:	0c1b      	lsrs	r3, r3, #16
 8001e60:	435c      	muls	r4, r3
 8001e62:	0c12      	lsrs	r2, r2, #16
 8001e64:	437b      	muls	r3, r7
 8001e66:	4688      	mov	r8, r1
 8001e68:	4351      	muls	r1, r2
 8001e6a:	437a      	muls	r2, r7
 8001e6c:	0c27      	lsrs	r7, r4, #16
 8001e6e:	46bc      	mov	ip, r7
 8001e70:	185b      	adds	r3, r3, r1
 8001e72:	4463      	add	r3, ip
 8001e74:	4299      	cmp	r1, r3
 8001e76:	d903      	bls.n	8001e80 <__aeabi_ddiv+0x2f4>
 8001e78:	2180      	movs	r1, #128	@ 0x80
 8001e7a:	0249      	lsls	r1, r1, #9
 8001e7c:	468c      	mov	ip, r1
 8001e7e:	4462      	add	r2, ip
 8001e80:	0c19      	lsrs	r1, r3, #16
 8001e82:	0424      	lsls	r4, r4, #16
 8001e84:	041b      	lsls	r3, r3, #16
 8001e86:	0c24      	lsrs	r4, r4, #16
 8001e88:	188a      	adds	r2, r1, r2
 8001e8a:	191c      	adds	r4, r3, r4
 8001e8c:	4290      	cmp	r0, r2
 8001e8e:	d302      	bcc.n	8001e96 <__aeabi_ddiv+0x30a>
 8001e90:	d116      	bne.n	8001ec0 <__aeabi_ddiv+0x334>
 8001e92:	42a5      	cmp	r5, r4
 8001e94:	d214      	bcs.n	8001ec0 <__aeabi_ddiv+0x334>
 8001e96:	465b      	mov	r3, fp
 8001e98:	9f00      	ldr	r7, [sp, #0]
 8001e9a:	3b01      	subs	r3, #1
 8001e9c:	444d      	add	r5, r9
 8001e9e:	9305      	str	r3, [sp, #20]
 8001ea0:	454d      	cmp	r5, r9
 8001ea2:	419b      	sbcs	r3, r3
 8001ea4:	46bc      	mov	ip, r7
 8001ea6:	425b      	negs	r3, r3
 8001ea8:	4463      	add	r3, ip
 8001eaa:	18c0      	adds	r0, r0, r3
 8001eac:	4287      	cmp	r7, r0
 8001eae:	d300      	bcc.n	8001eb2 <__aeabi_ddiv+0x326>
 8001eb0:	e102      	b.n	80020b8 <__aeabi_ddiv+0x52c>
 8001eb2:	4282      	cmp	r2, r0
 8001eb4:	d900      	bls.n	8001eb8 <__aeabi_ddiv+0x32c>
 8001eb6:	e129      	b.n	800210c <__aeabi_ddiv+0x580>
 8001eb8:	d100      	bne.n	8001ebc <__aeabi_ddiv+0x330>
 8001eba:	e124      	b.n	8002106 <__aeabi_ddiv+0x57a>
 8001ebc:	9b05      	ldr	r3, [sp, #20]
 8001ebe:	469b      	mov	fp, r3
 8001ec0:	1b2c      	subs	r4, r5, r4
 8001ec2:	42a5      	cmp	r5, r4
 8001ec4:	41ad      	sbcs	r5, r5
 8001ec6:	9b00      	ldr	r3, [sp, #0]
 8001ec8:	1a80      	subs	r0, r0, r2
 8001eca:	426d      	negs	r5, r5
 8001ecc:	1b40      	subs	r0, r0, r5
 8001ece:	4283      	cmp	r3, r0
 8001ed0:	d100      	bne.n	8001ed4 <__aeabi_ddiv+0x348>
 8001ed2:	e10f      	b.n	80020f4 <__aeabi_ddiv+0x568>
 8001ed4:	9902      	ldr	r1, [sp, #8]
 8001ed6:	f7fe f9b7 	bl	8000248 <__aeabi_uidivmod>
 8001eda:	9a03      	ldr	r2, [sp, #12]
 8001edc:	040b      	lsls	r3, r1, #16
 8001ede:	4342      	muls	r2, r0
 8001ee0:	0c21      	lsrs	r1, r4, #16
 8001ee2:	0005      	movs	r5, r0
 8001ee4:	4319      	orrs	r1, r3
 8001ee6:	428a      	cmp	r2, r1
 8001ee8:	d900      	bls.n	8001eec <__aeabi_ddiv+0x360>
 8001eea:	e0cb      	b.n	8002084 <__aeabi_ddiv+0x4f8>
 8001eec:	1a88      	subs	r0, r1, r2
 8001eee:	9902      	ldr	r1, [sp, #8]
 8001ef0:	f7fe f9aa 	bl	8000248 <__aeabi_uidivmod>
 8001ef4:	9a03      	ldr	r2, [sp, #12]
 8001ef6:	0424      	lsls	r4, r4, #16
 8001ef8:	4342      	muls	r2, r0
 8001efa:	0409      	lsls	r1, r1, #16
 8001efc:	0c24      	lsrs	r4, r4, #16
 8001efe:	0003      	movs	r3, r0
 8001f00:	430c      	orrs	r4, r1
 8001f02:	42a2      	cmp	r2, r4
 8001f04:	d900      	bls.n	8001f08 <__aeabi_ddiv+0x37c>
 8001f06:	e0ca      	b.n	800209e <__aeabi_ddiv+0x512>
 8001f08:	4641      	mov	r1, r8
 8001f0a:	1aa4      	subs	r4, r4, r2
 8001f0c:	042a      	lsls	r2, r5, #16
 8001f0e:	431a      	orrs	r2, r3
 8001f10:	9f04      	ldr	r7, [sp, #16]
 8001f12:	0413      	lsls	r3, r2, #16
 8001f14:	0c1b      	lsrs	r3, r3, #16
 8001f16:	4359      	muls	r1, r3
 8001f18:	4640      	mov	r0, r8
 8001f1a:	437b      	muls	r3, r7
 8001f1c:	469c      	mov	ip, r3
 8001f1e:	0c15      	lsrs	r5, r2, #16
 8001f20:	4368      	muls	r0, r5
 8001f22:	0c0b      	lsrs	r3, r1, #16
 8001f24:	4484      	add	ip, r0
 8001f26:	4463      	add	r3, ip
 8001f28:	437d      	muls	r5, r7
 8001f2a:	4298      	cmp	r0, r3
 8001f2c:	d903      	bls.n	8001f36 <__aeabi_ddiv+0x3aa>
 8001f2e:	2080      	movs	r0, #128	@ 0x80
 8001f30:	0240      	lsls	r0, r0, #9
 8001f32:	4684      	mov	ip, r0
 8001f34:	4465      	add	r5, ip
 8001f36:	0c18      	lsrs	r0, r3, #16
 8001f38:	0409      	lsls	r1, r1, #16
 8001f3a:	041b      	lsls	r3, r3, #16
 8001f3c:	0c09      	lsrs	r1, r1, #16
 8001f3e:	1940      	adds	r0, r0, r5
 8001f40:	185b      	adds	r3, r3, r1
 8001f42:	4284      	cmp	r4, r0
 8001f44:	d327      	bcc.n	8001f96 <__aeabi_ddiv+0x40a>
 8001f46:	d023      	beq.n	8001f90 <__aeabi_ddiv+0x404>
 8001f48:	2301      	movs	r3, #1
 8001f4a:	0035      	movs	r5, r6
 8001f4c:	431a      	orrs	r2, r3
 8001f4e:	4b94      	ldr	r3, [pc, #592]	@ (80021a0 <__aeabi_ddiv+0x614>)
 8001f50:	4453      	add	r3, sl
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	dd60      	ble.n	8002018 <__aeabi_ddiv+0x48c>
 8001f56:	0751      	lsls	r1, r2, #29
 8001f58:	d000      	beq.n	8001f5c <__aeabi_ddiv+0x3d0>
 8001f5a:	e086      	b.n	800206a <__aeabi_ddiv+0x4de>
 8001f5c:	002e      	movs	r6, r5
 8001f5e:	08d1      	lsrs	r1, r2, #3
 8001f60:	465a      	mov	r2, fp
 8001f62:	01d2      	lsls	r2, r2, #7
 8001f64:	d506      	bpl.n	8001f74 <__aeabi_ddiv+0x3e8>
 8001f66:	465a      	mov	r2, fp
 8001f68:	4b8e      	ldr	r3, [pc, #568]	@ (80021a4 <__aeabi_ddiv+0x618>)
 8001f6a:	401a      	ands	r2, r3
 8001f6c:	2380      	movs	r3, #128	@ 0x80
 8001f6e:	4693      	mov	fp, r2
 8001f70:	00db      	lsls	r3, r3, #3
 8001f72:	4453      	add	r3, sl
 8001f74:	4a8c      	ldr	r2, [pc, #560]	@ (80021a8 <__aeabi_ddiv+0x61c>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	dd00      	ble.n	8001f7c <__aeabi_ddiv+0x3f0>
 8001f7a:	e680      	b.n	8001c7e <__aeabi_ddiv+0xf2>
 8001f7c:	465a      	mov	r2, fp
 8001f7e:	0752      	lsls	r2, r2, #29
 8001f80:	430a      	orrs	r2, r1
 8001f82:	4690      	mov	r8, r2
 8001f84:	465a      	mov	r2, fp
 8001f86:	055b      	lsls	r3, r3, #21
 8001f88:	0254      	lsls	r4, r2, #9
 8001f8a:	0b24      	lsrs	r4, r4, #12
 8001f8c:	0d5b      	lsrs	r3, r3, #21
 8001f8e:	e669      	b.n	8001c64 <__aeabi_ddiv+0xd8>
 8001f90:	0035      	movs	r5, r6
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d0db      	beq.n	8001f4e <__aeabi_ddiv+0x3c2>
 8001f96:	9d00      	ldr	r5, [sp, #0]
 8001f98:	1e51      	subs	r1, r2, #1
 8001f9a:	46ac      	mov	ip, r5
 8001f9c:	4464      	add	r4, ip
 8001f9e:	42ac      	cmp	r4, r5
 8001fa0:	d200      	bcs.n	8001fa4 <__aeabi_ddiv+0x418>
 8001fa2:	e09e      	b.n	80020e2 <__aeabi_ddiv+0x556>
 8001fa4:	4284      	cmp	r4, r0
 8001fa6:	d200      	bcs.n	8001faa <__aeabi_ddiv+0x41e>
 8001fa8:	e0e1      	b.n	800216e <__aeabi_ddiv+0x5e2>
 8001faa:	d100      	bne.n	8001fae <__aeabi_ddiv+0x422>
 8001fac:	e0ee      	b.n	800218c <__aeabi_ddiv+0x600>
 8001fae:	000a      	movs	r2, r1
 8001fb0:	e7ca      	b.n	8001f48 <__aeabi_ddiv+0x3bc>
 8001fb2:	4542      	cmp	r2, r8
 8001fb4:	d900      	bls.n	8001fb8 <__aeabi_ddiv+0x42c>
 8001fb6:	e708      	b.n	8001dca <__aeabi_ddiv+0x23e>
 8001fb8:	464b      	mov	r3, r9
 8001fba:	07dc      	lsls	r4, r3, #31
 8001fbc:	0858      	lsrs	r0, r3, #1
 8001fbe:	4643      	mov	r3, r8
 8001fc0:	085b      	lsrs	r3, r3, #1
 8001fc2:	431c      	orrs	r4, r3
 8001fc4:	4643      	mov	r3, r8
 8001fc6:	07dd      	lsls	r5, r3, #31
 8001fc8:	e706      	b.n	8001dd8 <__aeabi_ddiv+0x24c>
 8001fca:	f001 fa01 	bl	80033d0 <__clzsi2>
 8001fce:	2315      	movs	r3, #21
 8001fd0:	469c      	mov	ip, r3
 8001fd2:	4484      	add	ip, r0
 8001fd4:	0002      	movs	r2, r0
 8001fd6:	4663      	mov	r3, ip
 8001fd8:	3220      	adds	r2, #32
 8001fda:	2b1c      	cmp	r3, #28
 8001fdc:	dc00      	bgt.n	8001fe0 <__aeabi_ddiv+0x454>
 8001fde:	e692      	b.n	8001d06 <__aeabi_ddiv+0x17a>
 8001fe0:	0023      	movs	r3, r4
 8001fe2:	3808      	subs	r0, #8
 8001fe4:	4083      	lsls	r3, r0
 8001fe6:	4699      	mov	r9, r3
 8001fe8:	2300      	movs	r3, #0
 8001fea:	4698      	mov	r8, r3
 8001fec:	e69a      	b.n	8001d24 <__aeabi_ddiv+0x198>
 8001fee:	f001 f9ef 	bl	80033d0 <__clzsi2>
 8001ff2:	0002      	movs	r2, r0
 8001ff4:	0003      	movs	r3, r0
 8001ff6:	3215      	adds	r2, #21
 8001ff8:	3320      	adds	r3, #32
 8001ffa:	2a1c      	cmp	r2, #28
 8001ffc:	dc00      	bgt.n	8002000 <__aeabi_ddiv+0x474>
 8001ffe:	e65f      	b.n	8001cc0 <__aeabi_ddiv+0x134>
 8002000:	9900      	ldr	r1, [sp, #0]
 8002002:	3808      	subs	r0, #8
 8002004:	4081      	lsls	r1, r0
 8002006:	2200      	movs	r2, #0
 8002008:	468b      	mov	fp, r1
 800200a:	e666      	b.n	8001cda <__aeabi_ddiv+0x14e>
 800200c:	2200      	movs	r2, #0
 800200e:	002e      	movs	r6, r5
 8002010:	2400      	movs	r4, #0
 8002012:	4690      	mov	r8, r2
 8002014:	4b65      	ldr	r3, [pc, #404]	@ (80021ac <__aeabi_ddiv+0x620>)
 8002016:	e625      	b.n	8001c64 <__aeabi_ddiv+0xd8>
 8002018:	002e      	movs	r6, r5
 800201a:	2101      	movs	r1, #1
 800201c:	1ac9      	subs	r1, r1, r3
 800201e:	2938      	cmp	r1, #56	@ 0x38
 8002020:	dd00      	ble.n	8002024 <__aeabi_ddiv+0x498>
 8002022:	e61b      	b.n	8001c5c <__aeabi_ddiv+0xd0>
 8002024:	291f      	cmp	r1, #31
 8002026:	dc7e      	bgt.n	8002126 <__aeabi_ddiv+0x59a>
 8002028:	4861      	ldr	r0, [pc, #388]	@ (80021b0 <__aeabi_ddiv+0x624>)
 800202a:	0014      	movs	r4, r2
 800202c:	4450      	add	r0, sl
 800202e:	465b      	mov	r3, fp
 8002030:	4082      	lsls	r2, r0
 8002032:	4083      	lsls	r3, r0
 8002034:	40cc      	lsrs	r4, r1
 8002036:	1e50      	subs	r0, r2, #1
 8002038:	4182      	sbcs	r2, r0
 800203a:	4323      	orrs	r3, r4
 800203c:	431a      	orrs	r2, r3
 800203e:	465b      	mov	r3, fp
 8002040:	40cb      	lsrs	r3, r1
 8002042:	0751      	lsls	r1, r2, #29
 8002044:	d009      	beq.n	800205a <__aeabi_ddiv+0x4ce>
 8002046:	210f      	movs	r1, #15
 8002048:	4011      	ands	r1, r2
 800204a:	2904      	cmp	r1, #4
 800204c:	d005      	beq.n	800205a <__aeabi_ddiv+0x4ce>
 800204e:	1d11      	adds	r1, r2, #4
 8002050:	4291      	cmp	r1, r2
 8002052:	4192      	sbcs	r2, r2
 8002054:	4252      	negs	r2, r2
 8002056:	189b      	adds	r3, r3, r2
 8002058:	000a      	movs	r2, r1
 800205a:	0219      	lsls	r1, r3, #8
 800205c:	d400      	bmi.n	8002060 <__aeabi_ddiv+0x4d4>
 800205e:	e09b      	b.n	8002198 <__aeabi_ddiv+0x60c>
 8002060:	2200      	movs	r2, #0
 8002062:	2301      	movs	r3, #1
 8002064:	2400      	movs	r4, #0
 8002066:	4690      	mov	r8, r2
 8002068:	e5fc      	b.n	8001c64 <__aeabi_ddiv+0xd8>
 800206a:	210f      	movs	r1, #15
 800206c:	4011      	ands	r1, r2
 800206e:	2904      	cmp	r1, #4
 8002070:	d100      	bne.n	8002074 <__aeabi_ddiv+0x4e8>
 8002072:	e773      	b.n	8001f5c <__aeabi_ddiv+0x3d0>
 8002074:	1d11      	adds	r1, r2, #4
 8002076:	4291      	cmp	r1, r2
 8002078:	4192      	sbcs	r2, r2
 800207a:	4252      	negs	r2, r2
 800207c:	002e      	movs	r6, r5
 800207e:	08c9      	lsrs	r1, r1, #3
 8002080:	4493      	add	fp, r2
 8002082:	e76d      	b.n	8001f60 <__aeabi_ddiv+0x3d4>
 8002084:	9b00      	ldr	r3, [sp, #0]
 8002086:	3d01      	subs	r5, #1
 8002088:	469c      	mov	ip, r3
 800208a:	4461      	add	r1, ip
 800208c:	428b      	cmp	r3, r1
 800208e:	d900      	bls.n	8002092 <__aeabi_ddiv+0x506>
 8002090:	e72c      	b.n	8001eec <__aeabi_ddiv+0x360>
 8002092:	428a      	cmp	r2, r1
 8002094:	d800      	bhi.n	8002098 <__aeabi_ddiv+0x50c>
 8002096:	e729      	b.n	8001eec <__aeabi_ddiv+0x360>
 8002098:	1e85      	subs	r5, r0, #2
 800209a:	4461      	add	r1, ip
 800209c:	e726      	b.n	8001eec <__aeabi_ddiv+0x360>
 800209e:	9900      	ldr	r1, [sp, #0]
 80020a0:	3b01      	subs	r3, #1
 80020a2:	468c      	mov	ip, r1
 80020a4:	4464      	add	r4, ip
 80020a6:	42a1      	cmp	r1, r4
 80020a8:	d900      	bls.n	80020ac <__aeabi_ddiv+0x520>
 80020aa:	e72d      	b.n	8001f08 <__aeabi_ddiv+0x37c>
 80020ac:	42a2      	cmp	r2, r4
 80020ae:	d800      	bhi.n	80020b2 <__aeabi_ddiv+0x526>
 80020b0:	e72a      	b.n	8001f08 <__aeabi_ddiv+0x37c>
 80020b2:	1e83      	subs	r3, r0, #2
 80020b4:	4464      	add	r4, ip
 80020b6:	e727      	b.n	8001f08 <__aeabi_ddiv+0x37c>
 80020b8:	4287      	cmp	r7, r0
 80020ba:	d000      	beq.n	80020be <__aeabi_ddiv+0x532>
 80020bc:	e6fe      	b.n	8001ebc <__aeabi_ddiv+0x330>
 80020be:	45a9      	cmp	r9, r5
 80020c0:	d900      	bls.n	80020c4 <__aeabi_ddiv+0x538>
 80020c2:	e6fb      	b.n	8001ebc <__aeabi_ddiv+0x330>
 80020c4:	e6f5      	b.n	8001eb2 <__aeabi_ddiv+0x326>
 80020c6:	42a2      	cmp	r2, r4
 80020c8:	d800      	bhi.n	80020cc <__aeabi_ddiv+0x540>
 80020ca:	e6b9      	b.n	8001e40 <__aeabi_ddiv+0x2b4>
 80020cc:	1e83      	subs	r3, r0, #2
 80020ce:	4464      	add	r4, ip
 80020d0:	e6b6      	b.n	8001e40 <__aeabi_ddiv+0x2b4>
 80020d2:	428a      	cmp	r2, r1
 80020d4:	d800      	bhi.n	80020d8 <__aeabi_ddiv+0x54c>
 80020d6:	e69f      	b.n	8001e18 <__aeabi_ddiv+0x28c>
 80020d8:	46bc      	mov	ip, r7
 80020da:	1e83      	subs	r3, r0, #2
 80020dc:	4698      	mov	r8, r3
 80020de:	4461      	add	r1, ip
 80020e0:	e69a      	b.n	8001e18 <__aeabi_ddiv+0x28c>
 80020e2:	000a      	movs	r2, r1
 80020e4:	4284      	cmp	r4, r0
 80020e6:	d000      	beq.n	80020ea <__aeabi_ddiv+0x55e>
 80020e8:	e72e      	b.n	8001f48 <__aeabi_ddiv+0x3bc>
 80020ea:	454b      	cmp	r3, r9
 80020ec:	d000      	beq.n	80020f0 <__aeabi_ddiv+0x564>
 80020ee:	e72b      	b.n	8001f48 <__aeabi_ddiv+0x3bc>
 80020f0:	0035      	movs	r5, r6
 80020f2:	e72c      	b.n	8001f4e <__aeabi_ddiv+0x3c2>
 80020f4:	4b2a      	ldr	r3, [pc, #168]	@ (80021a0 <__aeabi_ddiv+0x614>)
 80020f6:	4a2f      	ldr	r2, [pc, #188]	@ (80021b4 <__aeabi_ddiv+0x628>)
 80020f8:	4453      	add	r3, sl
 80020fa:	4592      	cmp	sl, r2
 80020fc:	db43      	blt.n	8002186 <__aeabi_ddiv+0x5fa>
 80020fe:	2201      	movs	r2, #1
 8002100:	2100      	movs	r1, #0
 8002102:	4493      	add	fp, r2
 8002104:	e72c      	b.n	8001f60 <__aeabi_ddiv+0x3d4>
 8002106:	42ac      	cmp	r4, r5
 8002108:	d800      	bhi.n	800210c <__aeabi_ddiv+0x580>
 800210a:	e6d7      	b.n	8001ebc <__aeabi_ddiv+0x330>
 800210c:	2302      	movs	r3, #2
 800210e:	425b      	negs	r3, r3
 8002110:	469c      	mov	ip, r3
 8002112:	9900      	ldr	r1, [sp, #0]
 8002114:	444d      	add	r5, r9
 8002116:	454d      	cmp	r5, r9
 8002118:	419b      	sbcs	r3, r3
 800211a:	44e3      	add	fp, ip
 800211c:	468c      	mov	ip, r1
 800211e:	425b      	negs	r3, r3
 8002120:	4463      	add	r3, ip
 8002122:	18c0      	adds	r0, r0, r3
 8002124:	e6cc      	b.n	8001ec0 <__aeabi_ddiv+0x334>
 8002126:	201f      	movs	r0, #31
 8002128:	4240      	negs	r0, r0
 800212a:	1ac3      	subs	r3, r0, r3
 800212c:	4658      	mov	r0, fp
 800212e:	40d8      	lsrs	r0, r3
 8002130:	2920      	cmp	r1, #32
 8002132:	d004      	beq.n	800213e <__aeabi_ddiv+0x5b2>
 8002134:	4659      	mov	r1, fp
 8002136:	4b20      	ldr	r3, [pc, #128]	@ (80021b8 <__aeabi_ddiv+0x62c>)
 8002138:	4453      	add	r3, sl
 800213a:	4099      	lsls	r1, r3
 800213c:	430a      	orrs	r2, r1
 800213e:	1e53      	subs	r3, r2, #1
 8002140:	419a      	sbcs	r2, r3
 8002142:	2307      	movs	r3, #7
 8002144:	0019      	movs	r1, r3
 8002146:	4302      	orrs	r2, r0
 8002148:	2400      	movs	r4, #0
 800214a:	4011      	ands	r1, r2
 800214c:	4213      	tst	r3, r2
 800214e:	d009      	beq.n	8002164 <__aeabi_ddiv+0x5d8>
 8002150:	3308      	adds	r3, #8
 8002152:	4013      	ands	r3, r2
 8002154:	2b04      	cmp	r3, #4
 8002156:	d01d      	beq.n	8002194 <__aeabi_ddiv+0x608>
 8002158:	1d13      	adds	r3, r2, #4
 800215a:	4293      	cmp	r3, r2
 800215c:	4189      	sbcs	r1, r1
 800215e:	001a      	movs	r2, r3
 8002160:	4249      	negs	r1, r1
 8002162:	0749      	lsls	r1, r1, #29
 8002164:	08d2      	lsrs	r2, r2, #3
 8002166:	430a      	orrs	r2, r1
 8002168:	4690      	mov	r8, r2
 800216a:	2300      	movs	r3, #0
 800216c:	e57a      	b.n	8001c64 <__aeabi_ddiv+0xd8>
 800216e:	4649      	mov	r1, r9
 8002170:	9f00      	ldr	r7, [sp, #0]
 8002172:	004d      	lsls	r5, r1, #1
 8002174:	454d      	cmp	r5, r9
 8002176:	4189      	sbcs	r1, r1
 8002178:	46bc      	mov	ip, r7
 800217a:	4249      	negs	r1, r1
 800217c:	4461      	add	r1, ip
 800217e:	46a9      	mov	r9, r5
 8002180:	3a02      	subs	r2, #2
 8002182:	1864      	adds	r4, r4, r1
 8002184:	e7ae      	b.n	80020e4 <__aeabi_ddiv+0x558>
 8002186:	2201      	movs	r2, #1
 8002188:	4252      	negs	r2, r2
 800218a:	e746      	b.n	800201a <__aeabi_ddiv+0x48e>
 800218c:	4599      	cmp	r9, r3
 800218e:	d3ee      	bcc.n	800216e <__aeabi_ddiv+0x5e2>
 8002190:	000a      	movs	r2, r1
 8002192:	e7aa      	b.n	80020ea <__aeabi_ddiv+0x55e>
 8002194:	2100      	movs	r1, #0
 8002196:	e7e5      	b.n	8002164 <__aeabi_ddiv+0x5d8>
 8002198:	0759      	lsls	r1, r3, #29
 800219a:	025b      	lsls	r3, r3, #9
 800219c:	0b1c      	lsrs	r4, r3, #12
 800219e:	e7e1      	b.n	8002164 <__aeabi_ddiv+0x5d8>
 80021a0:	000003ff 	.word	0x000003ff
 80021a4:	feffffff 	.word	0xfeffffff
 80021a8:	000007fe 	.word	0x000007fe
 80021ac:	000007ff 	.word	0x000007ff
 80021b0:	0000041e 	.word	0x0000041e
 80021b4:	fffffc02 	.word	0xfffffc02
 80021b8:	0000043e 	.word	0x0000043e

080021bc <__eqdf2>:
 80021bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021be:	4657      	mov	r7, sl
 80021c0:	46de      	mov	lr, fp
 80021c2:	464e      	mov	r6, r9
 80021c4:	4645      	mov	r5, r8
 80021c6:	b5e0      	push	{r5, r6, r7, lr}
 80021c8:	000d      	movs	r5, r1
 80021ca:	0004      	movs	r4, r0
 80021cc:	0fe8      	lsrs	r0, r5, #31
 80021ce:	4683      	mov	fp, r0
 80021d0:	0309      	lsls	r1, r1, #12
 80021d2:	0fd8      	lsrs	r0, r3, #31
 80021d4:	0b09      	lsrs	r1, r1, #12
 80021d6:	4682      	mov	sl, r0
 80021d8:	4819      	ldr	r0, [pc, #100]	@ (8002240 <__eqdf2+0x84>)
 80021da:	468c      	mov	ip, r1
 80021dc:	031f      	lsls	r7, r3, #12
 80021de:	0069      	lsls	r1, r5, #1
 80021e0:	005e      	lsls	r6, r3, #1
 80021e2:	0d49      	lsrs	r1, r1, #21
 80021e4:	0b3f      	lsrs	r7, r7, #12
 80021e6:	0d76      	lsrs	r6, r6, #21
 80021e8:	4281      	cmp	r1, r0
 80021ea:	d018      	beq.n	800221e <__eqdf2+0x62>
 80021ec:	4286      	cmp	r6, r0
 80021ee:	d00f      	beq.n	8002210 <__eqdf2+0x54>
 80021f0:	2001      	movs	r0, #1
 80021f2:	42b1      	cmp	r1, r6
 80021f4:	d10d      	bne.n	8002212 <__eqdf2+0x56>
 80021f6:	45bc      	cmp	ip, r7
 80021f8:	d10b      	bne.n	8002212 <__eqdf2+0x56>
 80021fa:	4294      	cmp	r4, r2
 80021fc:	d109      	bne.n	8002212 <__eqdf2+0x56>
 80021fe:	45d3      	cmp	fp, sl
 8002200:	d01c      	beq.n	800223c <__eqdf2+0x80>
 8002202:	2900      	cmp	r1, #0
 8002204:	d105      	bne.n	8002212 <__eqdf2+0x56>
 8002206:	4660      	mov	r0, ip
 8002208:	4320      	orrs	r0, r4
 800220a:	1e43      	subs	r3, r0, #1
 800220c:	4198      	sbcs	r0, r3
 800220e:	e000      	b.n	8002212 <__eqdf2+0x56>
 8002210:	2001      	movs	r0, #1
 8002212:	bcf0      	pop	{r4, r5, r6, r7}
 8002214:	46bb      	mov	fp, r7
 8002216:	46b2      	mov	sl, r6
 8002218:	46a9      	mov	r9, r5
 800221a:	46a0      	mov	r8, r4
 800221c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800221e:	2001      	movs	r0, #1
 8002220:	428e      	cmp	r6, r1
 8002222:	d1f6      	bne.n	8002212 <__eqdf2+0x56>
 8002224:	4661      	mov	r1, ip
 8002226:	4339      	orrs	r1, r7
 8002228:	000f      	movs	r7, r1
 800222a:	4317      	orrs	r7, r2
 800222c:	4327      	orrs	r7, r4
 800222e:	d1f0      	bne.n	8002212 <__eqdf2+0x56>
 8002230:	465b      	mov	r3, fp
 8002232:	4652      	mov	r2, sl
 8002234:	1a98      	subs	r0, r3, r2
 8002236:	1e43      	subs	r3, r0, #1
 8002238:	4198      	sbcs	r0, r3
 800223a:	e7ea      	b.n	8002212 <__eqdf2+0x56>
 800223c:	2000      	movs	r0, #0
 800223e:	e7e8      	b.n	8002212 <__eqdf2+0x56>
 8002240:	000007ff 	.word	0x000007ff

08002244 <__gedf2>:
 8002244:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002246:	4657      	mov	r7, sl
 8002248:	464e      	mov	r6, r9
 800224a:	4645      	mov	r5, r8
 800224c:	46de      	mov	lr, fp
 800224e:	b5e0      	push	{r5, r6, r7, lr}
 8002250:	000d      	movs	r5, r1
 8002252:	030e      	lsls	r6, r1, #12
 8002254:	0049      	lsls	r1, r1, #1
 8002256:	0d49      	lsrs	r1, r1, #21
 8002258:	468a      	mov	sl, r1
 800225a:	0fdf      	lsrs	r7, r3, #31
 800225c:	0fe9      	lsrs	r1, r5, #31
 800225e:	46bc      	mov	ip, r7
 8002260:	b083      	sub	sp, #12
 8002262:	4f2f      	ldr	r7, [pc, #188]	@ (8002320 <__gedf2+0xdc>)
 8002264:	0004      	movs	r4, r0
 8002266:	4680      	mov	r8, r0
 8002268:	9101      	str	r1, [sp, #4]
 800226a:	0058      	lsls	r0, r3, #1
 800226c:	0319      	lsls	r1, r3, #12
 800226e:	4691      	mov	r9, r2
 8002270:	0b36      	lsrs	r6, r6, #12
 8002272:	0b09      	lsrs	r1, r1, #12
 8002274:	0d40      	lsrs	r0, r0, #21
 8002276:	45ba      	cmp	sl, r7
 8002278:	d01d      	beq.n	80022b6 <__gedf2+0x72>
 800227a:	42b8      	cmp	r0, r7
 800227c:	d00d      	beq.n	800229a <__gedf2+0x56>
 800227e:	4657      	mov	r7, sl
 8002280:	2f00      	cmp	r7, #0
 8002282:	d12a      	bne.n	80022da <__gedf2+0x96>
 8002284:	4334      	orrs	r4, r6
 8002286:	2800      	cmp	r0, #0
 8002288:	d124      	bne.n	80022d4 <__gedf2+0x90>
 800228a:	430a      	orrs	r2, r1
 800228c:	d036      	beq.n	80022fc <__gedf2+0xb8>
 800228e:	2c00      	cmp	r4, #0
 8002290:	d141      	bne.n	8002316 <__gedf2+0xd2>
 8002292:	4663      	mov	r3, ip
 8002294:	0058      	lsls	r0, r3, #1
 8002296:	3801      	subs	r0, #1
 8002298:	e015      	b.n	80022c6 <__gedf2+0x82>
 800229a:	4311      	orrs	r1, r2
 800229c:	d138      	bne.n	8002310 <__gedf2+0xcc>
 800229e:	4653      	mov	r3, sl
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d101      	bne.n	80022a8 <__gedf2+0x64>
 80022a4:	4326      	orrs	r6, r4
 80022a6:	d0f4      	beq.n	8002292 <__gedf2+0x4e>
 80022a8:	9b01      	ldr	r3, [sp, #4]
 80022aa:	4563      	cmp	r3, ip
 80022ac:	d107      	bne.n	80022be <__gedf2+0x7a>
 80022ae:	9b01      	ldr	r3, [sp, #4]
 80022b0:	0058      	lsls	r0, r3, #1
 80022b2:	3801      	subs	r0, #1
 80022b4:	e007      	b.n	80022c6 <__gedf2+0x82>
 80022b6:	4326      	orrs	r6, r4
 80022b8:	d12a      	bne.n	8002310 <__gedf2+0xcc>
 80022ba:	4550      	cmp	r0, sl
 80022bc:	d021      	beq.n	8002302 <__gedf2+0xbe>
 80022be:	2001      	movs	r0, #1
 80022c0:	9b01      	ldr	r3, [sp, #4]
 80022c2:	425f      	negs	r7, r3
 80022c4:	4338      	orrs	r0, r7
 80022c6:	b003      	add	sp, #12
 80022c8:	bcf0      	pop	{r4, r5, r6, r7}
 80022ca:	46bb      	mov	fp, r7
 80022cc:	46b2      	mov	sl, r6
 80022ce:	46a9      	mov	r9, r5
 80022d0:	46a0      	mov	r8, r4
 80022d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022d4:	2c00      	cmp	r4, #0
 80022d6:	d0dc      	beq.n	8002292 <__gedf2+0x4e>
 80022d8:	e7e6      	b.n	80022a8 <__gedf2+0x64>
 80022da:	2800      	cmp	r0, #0
 80022dc:	d0ef      	beq.n	80022be <__gedf2+0x7a>
 80022de:	9b01      	ldr	r3, [sp, #4]
 80022e0:	4563      	cmp	r3, ip
 80022e2:	d1ec      	bne.n	80022be <__gedf2+0x7a>
 80022e4:	4582      	cmp	sl, r0
 80022e6:	dcea      	bgt.n	80022be <__gedf2+0x7a>
 80022e8:	dbe1      	blt.n	80022ae <__gedf2+0x6a>
 80022ea:	428e      	cmp	r6, r1
 80022ec:	d8e7      	bhi.n	80022be <__gedf2+0x7a>
 80022ee:	d1de      	bne.n	80022ae <__gedf2+0x6a>
 80022f0:	45c8      	cmp	r8, r9
 80022f2:	d8e4      	bhi.n	80022be <__gedf2+0x7a>
 80022f4:	2000      	movs	r0, #0
 80022f6:	45c8      	cmp	r8, r9
 80022f8:	d2e5      	bcs.n	80022c6 <__gedf2+0x82>
 80022fa:	e7d8      	b.n	80022ae <__gedf2+0x6a>
 80022fc:	2c00      	cmp	r4, #0
 80022fe:	d0e2      	beq.n	80022c6 <__gedf2+0x82>
 8002300:	e7dd      	b.n	80022be <__gedf2+0x7a>
 8002302:	4311      	orrs	r1, r2
 8002304:	d104      	bne.n	8002310 <__gedf2+0xcc>
 8002306:	9b01      	ldr	r3, [sp, #4]
 8002308:	4563      	cmp	r3, ip
 800230a:	d1d8      	bne.n	80022be <__gedf2+0x7a>
 800230c:	2000      	movs	r0, #0
 800230e:	e7da      	b.n	80022c6 <__gedf2+0x82>
 8002310:	2002      	movs	r0, #2
 8002312:	4240      	negs	r0, r0
 8002314:	e7d7      	b.n	80022c6 <__gedf2+0x82>
 8002316:	9b01      	ldr	r3, [sp, #4]
 8002318:	4563      	cmp	r3, ip
 800231a:	d0e6      	beq.n	80022ea <__gedf2+0xa6>
 800231c:	e7cf      	b.n	80022be <__gedf2+0x7a>
 800231e:	46c0      	nop			@ (mov r8, r8)
 8002320:	000007ff 	.word	0x000007ff

08002324 <__ledf2>:
 8002324:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002326:	4657      	mov	r7, sl
 8002328:	464e      	mov	r6, r9
 800232a:	4645      	mov	r5, r8
 800232c:	46de      	mov	lr, fp
 800232e:	b5e0      	push	{r5, r6, r7, lr}
 8002330:	000d      	movs	r5, r1
 8002332:	030e      	lsls	r6, r1, #12
 8002334:	0049      	lsls	r1, r1, #1
 8002336:	0d49      	lsrs	r1, r1, #21
 8002338:	468a      	mov	sl, r1
 800233a:	0fdf      	lsrs	r7, r3, #31
 800233c:	0fe9      	lsrs	r1, r5, #31
 800233e:	46bc      	mov	ip, r7
 8002340:	b083      	sub	sp, #12
 8002342:	4f2e      	ldr	r7, [pc, #184]	@ (80023fc <__ledf2+0xd8>)
 8002344:	0004      	movs	r4, r0
 8002346:	4680      	mov	r8, r0
 8002348:	9101      	str	r1, [sp, #4]
 800234a:	0058      	lsls	r0, r3, #1
 800234c:	0319      	lsls	r1, r3, #12
 800234e:	4691      	mov	r9, r2
 8002350:	0b36      	lsrs	r6, r6, #12
 8002352:	0b09      	lsrs	r1, r1, #12
 8002354:	0d40      	lsrs	r0, r0, #21
 8002356:	45ba      	cmp	sl, r7
 8002358:	d01e      	beq.n	8002398 <__ledf2+0x74>
 800235a:	42b8      	cmp	r0, r7
 800235c:	d00d      	beq.n	800237a <__ledf2+0x56>
 800235e:	4657      	mov	r7, sl
 8002360:	2f00      	cmp	r7, #0
 8002362:	d127      	bne.n	80023b4 <__ledf2+0x90>
 8002364:	4334      	orrs	r4, r6
 8002366:	2800      	cmp	r0, #0
 8002368:	d133      	bne.n	80023d2 <__ledf2+0xae>
 800236a:	430a      	orrs	r2, r1
 800236c:	d034      	beq.n	80023d8 <__ledf2+0xb4>
 800236e:	2c00      	cmp	r4, #0
 8002370:	d140      	bne.n	80023f4 <__ledf2+0xd0>
 8002372:	4663      	mov	r3, ip
 8002374:	0058      	lsls	r0, r3, #1
 8002376:	3801      	subs	r0, #1
 8002378:	e015      	b.n	80023a6 <__ledf2+0x82>
 800237a:	4311      	orrs	r1, r2
 800237c:	d112      	bne.n	80023a4 <__ledf2+0x80>
 800237e:	4653      	mov	r3, sl
 8002380:	2b00      	cmp	r3, #0
 8002382:	d101      	bne.n	8002388 <__ledf2+0x64>
 8002384:	4326      	orrs	r6, r4
 8002386:	d0f4      	beq.n	8002372 <__ledf2+0x4e>
 8002388:	9b01      	ldr	r3, [sp, #4]
 800238a:	4563      	cmp	r3, ip
 800238c:	d01d      	beq.n	80023ca <__ledf2+0xa6>
 800238e:	2001      	movs	r0, #1
 8002390:	9b01      	ldr	r3, [sp, #4]
 8002392:	425f      	negs	r7, r3
 8002394:	4338      	orrs	r0, r7
 8002396:	e006      	b.n	80023a6 <__ledf2+0x82>
 8002398:	4326      	orrs	r6, r4
 800239a:	d103      	bne.n	80023a4 <__ledf2+0x80>
 800239c:	4550      	cmp	r0, sl
 800239e:	d1f6      	bne.n	800238e <__ledf2+0x6a>
 80023a0:	4311      	orrs	r1, r2
 80023a2:	d01c      	beq.n	80023de <__ledf2+0xba>
 80023a4:	2002      	movs	r0, #2
 80023a6:	b003      	add	sp, #12
 80023a8:	bcf0      	pop	{r4, r5, r6, r7}
 80023aa:	46bb      	mov	fp, r7
 80023ac:	46b2      	mov	sl, r6
 80023ae:	46a9      	mov	r9, r5
 80023b0:	46a0      	mov	r8, r4
 80023b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023b4:	2800      	cmp	r0, #0
 80023b6:	d0ea      	beq.n	800238e <__ledf2+0x6a>
 80023b8:	9b01      	ldr	r3, [sp, #4]
 80023ba:	4563      	cmp	r3, ip
 80023bc:	d1e7      	bne.n	800238e <__ledf2+0x6a>
 80023be:	4582      	cmp	sl, r0
 80023c0:	dce5      	bgt.n	800238e <__ledf2+0x6a>
 80023c2:	db02      	blt.n	80023ca <__ledf2+0xa6>
 80023c4:	428e      	cmp	r6, r1
 80023c6:	d8e2      	bhi.n	800238e <__ledf2+0x6a>
 80023c8:	d00e      	beq.n	80023e8 <__ledf2+0xc4>
 80023ca:	9b01      	ldr	r3, [sp, #4]
 80023cc:	0058      	lsls	r0, r3, #1
 80023ce:	3801      	subs	r0, #1
 80023d0:	e7e9      	b.n	80023a6 <__ledf2+0x82>
 80023d2:	2c00      	cmp	r4, #0
 80023d4:	d0cd      	beq.n	8002372 <__ledf2+0x4e>
 80023d6:	e7d7      	b.n	8002388 <__ledf2+0x64>
 80023d8:	2c00      	cmp	r4, #0
 80023da:	d0e4      	beq.n	80023a6 <__ledf2+0x82>
 80023dc:	e7d7      	b.n	800238e <__ledf2+0x6a>
 80023de:	9b01      	ldr	r3, [sp, #4]
 80023e0:	2000      	movs	r0, #0
 80023e2:	4563      	cmp	r3, ip
 80023e4:	d0df      	beq.n	80023a6 <__ledf2+0x82>
 80023e6:	e7d2      	b.n	800238e <__ledf2+0x6a>
 80023e8:	45c8      	cmp	r8, r9
 80023ea:	d8d0      	bhi.n	800238e <__ledf2+0x6a>
 80023ec:	2000      	movs	r0, #0
 80023ee:	45c8      	cmp	r8, r9
 80023f0:	d2d9      	bcs.n	80023a6 <__ledf2+0x82>
 80023f2:	e7ea      	b.n	80023ca <__ledf2+0xa6>
 80023f4:	9b01      	ldr	r3, [sp, #4]
 80023f6:	4563      	cmp	r3, ip
 80023f8:	d0e4      	beq.n	80023c4 <__ledf2+0xa0>
 80023fa:	e7c8      	b.n	800238e <__ledf2+0x6a>
 80023fc:	000007ff 	.word	0x000007ff

08002400 <__aeabi_dmul>:
 8002400:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002402:	4657      	mov	r7, sl
 8002404:	464e      	mov	r6, r9
 8002406:	46de      	mov	lr, fp
 8002408:	4645      	mov	r5, r8
 800240a:	b5e0      	push	{r5, r6, r7, lr}
 800240c:	001f      	movs	r7, r3
 800240e:	030b      	lsls	r3, r1, #12
 8002410:	0b1b      	lsrs	r3, r3, #12
 8002412:	0016      	movs	r6, r2
 8002414:	469a      	mov	sl, r3
 8002416:	0fca      	lsrs	r2, r1, #31
 8002418:	004b      	lsls	r3, r1, #1
 800241a:	0004      	movs	r4, r0
 800241c:	4691      	mov	r9, r2
 800241e:	b085      	sub	sp, #20
 8002420:	0d5b      	lsrs	r3, r3, #21
 8002422:	d100      	bne.n	8002426 <__aeabi_dmul+0x26>
 8002424:	e1cf      	b.n	80027c6 <__aeabi_dmul+0x3c6>
 8002426:	4acd      	ldr	r2, [pc, #820]	@ (800275c <__aeabi_dmul+0x35c>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d055      	beq.n	80024d8 <__aeabi_dmul+0xd8>
 800242c:	4651      	mov	r1, sl
 800242e:	0f42      	lsrs	r2, r0, #29
 8002430:	00c9      	lsls	r1, r1, #3
 8002432:	430a      	orrs	r2, r1
 8002434:	2180      	movs	r1, #128	@ 0x80
 8002436:	0409      	lsls	r1, r1, #16
 8002438:	4311      	orrs	r1, r2
 800243a:	00c2      	lsls	r2, r0, #3
 800243c:	4690      	mov	r8, r2
 800243e:	4ac8      	ldr	r2, [pc, #800]	@ (8002760 <__aeabi_dmul+0x360>)
 8002440:	468a      	mov	sl, r1
 8002442:	4693      	mov	fp, r2
 8002444:	449b      	add	fp, r3
 8002446:	2300      	movs	r3, #0
 8002448:	2500      	movs	r5, #0
 800244a:	9302      	str	r3, [sp, #8]
 800244c:	033c      	lsls	r4, r7, #12
 800244e:	007b      	lsls	r3, r7, #1
 8002450:	0ffa      	lsrs	r2, r7, #31
 8002452:	9601      	str	r6, [sp, #4]
 8002454:	0b24      	lsrs	r4, r4, #12
 8002456:	0d5b      	lsrs	r3, r3, #21
 8002458:	9200      	str	r2, [sp, #0]
 800245a:	d100      	bne.n	800245e <__aeabi_dmul+0x5e>
 800245c:	e188      	b.n	8002770 <__aeabi_dmul+0x370>
 800245e:	4abf      	ldr	r2, [pc, #764]	@ (800275c <__aeabi_dmul+0x35c>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d100      	bne.n	8002466 <__aeabi_dmul+0x66>
 8002464:	e092      	b.n	800258c <__aeabi_dmul+0x18c>
 8002466:	4abe      	ldr	r2, [pc, #760]	@ (8002760 <__aeabi_dmul+0x360>)
 8002468:	4694      	mov	ip, r2
 800246a:	4463      	add	r3, ip
 800246c:	449b      	add	fp, r3
 800246e:	2d0a      	cmp	r5, #10
 8002470:	dc42      	bgt.n	80024f8 <__aeabi_dmul+0xf8>
 8002472:	00e4      	lsls	r4, r4, #3
 8002474:	0f73      	lsrs	r3, r6, #29
 8002476:	4323      	orrs	r3, r4
 8002478:	2480      	movs	r4, #128	@ 0x80
 800247a:	4649      	mov	r1, r9
 800247c:	0424      	lsls	r4, r4, #16
 800247e:	431c      	orrs	r4, r3
 8002480:	00f3      	lsls	r3, r6, #3
 8002482:	9301      	str	r3, [sp, #4]
 8002484:	9b00      	ldr	r3, [sp, #0]
 8002486:	2000      	movs	r0, #0
 8002488:	4059      	eors	r1, r3
 800248a:	b2cb      	uxtb	r3, r1
 800248c:	9303      	str	r3, [sp, #12]
 800248e:	2d02      	cmp	r5, #2
 8002490:	dc00      	bgt.n	8002494 <__aeabi_dmul+0x94>
 8002492:	e094      	b.n	80025be <__aeabi_dmul+0x1be>
 8002494:	2301      	movs	r3, #1
 8002496:	40ab      	lsls	r3, r5
 8002498:	001d      	movs	r5, r3
 800249a:	23a6      	movs	r3, #166	@ 0xa6
 800249c:	002a      	movs	r2, r5
 800249e:	00db      	lsls	r3, r3, #3
 80024a0:	401a      	ands	r2, r3
 80024a2:	421d      	tst	r5, r3
 80024a4:	d000      	beq.n	80024a8 <__aeabi_dmul+0xa8>
 80024a6:	e229      	b.n	80028fc <__aeabi_dmul+0x4fc>
 80024a8:	2390      	movs	r3, #144	@ 0x90
 80024aa:	009b      	lsls	r3, r3, #2
 80024ac:	421d      	tst	r5, r3
 80024ae:	d100      	bne.n	80024b2 <__aeabi_dmul+0xb2>
 80024b0:	e24d      	b.n	800294e <__aeabi_dmul+0x54e>
 80024b2:	2300      	movs	r3, #0
 80024b4:	2480      	movs	r4, #128	@ 0x80
 80024b6:	4699      	mov	r9, r3
 80024b8:	0324      	lsls	r4, r4, #12
 80024ba:	4ba8      	ldr	r3, [pc, #672]	@ (800275c <__aeabi_dmul+0x35c>)
 80024bc:	0010      	movs	r0, r2
 80024be:	464a      	mov	r2, r9
 80024c0:	051b      	lsls	r3, r3, #20
 80024c2:	4323      	orrs	r3, r4
 80024c4:	07d2      	lsls	r2, r2, #31
 80024c6:	4313      	orrs	r3, r2
 80024c8:	0019      	movs	r1, r3
 80024ca:	b005      	add	sp, #20
 80024cc:	bcf0      	pop	{r4, r5, r6, r7}
 80024ce:	46bb      	mov	fp, r7
 80024d0:	46b2      	mov	sl, r6
 80024d2:	46a9      	mov	r9, r5
 80024d4:	46a0      	mov	r8, r4
 80024d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024d8:	4652      	mov	r2, sl
 80024da:	4302      	orrs	r2, r0
 80024dc:	4690      	mov	r8, r2
 80024de:	d000      	beq.n	80024e2 <__aeabi_dmul+0xe2>
 80024e0:	e1ac      	b.n	800283c <__aeabi_dmul+0x43c>
 80024e2:	469b      	mov	fp, r3
 80024e4:	2302      	movs	r3, #2
 80024e6:	4692      	mov	sl, r2
 80024e8:	2508      	movs	r5, #8
 80024ea:	9302      	str	r3, [sp, #8]
 80024ec:	e7ae      	b.n	800244c <__aeabi_dmul+0x4c>
 80024ee:	9b00      	ldr	r3, [sp, #0]
 80024f0:	46a2      	mov	sl, r4
 80024f2:	4699      	mov	r9, r3
 80024f4:	9b01      	ldr	r3, [sp, #4]
 80024f6:	4698      	mov	r8, r3
 80024f8:	9b02      	ldr	r3, [sp, #8]
 80024fa:	2b02      	cmp	r3, #2
 80024fc:	d100      	bne.n	8002500 <__aeabi_dmul+0x100>
 80024fe:	e1ca      	b.n	8002896 <__aeabi_dmul+0x496>
 8002500:	2b03      	cmp	r3, #3
 8002502:	d100      	bne.n	8002506 <__aeabi_dmul+0x106>
 8002504:	e192      	b.n	800282c <__aeabi_dmul+0x42c>
 8002506:	2b01      	cmp	r3, #1
 8002508:	d110      	bne.n	800252c <__aeabi_dmul+0x12c>
 800250a:	2300      	movs	r3, #0
 800250c:	2400      	movs	r4, #0
 800250e:	2200      	movs	r2, #0
 8002510:	e7d4      	b.n	80024bc <__aeabi_dmul+0xbc>
 8002512:	2201      	movs	r2, #1
 8002514:	087b      	lsrs	r3, r7, #1
 8002516:	403a      	ands	r2, r7
 8002518:	4313      	orrs	r3, r2
 800251a:	4652      	mov	r2, sl
 800251c:	07d2      	lsls	r2, r2, #31
 800251e:	4313      	orrs	r3, r2
 8002520:	4698      	mov	r8, r3
 8002522:	4653      	mov	r3, sl
 8002524:	085b      	lsrs	r3, r3, #1
 8002526:	469a      	mov	sl, r3
 8002528:	9b03      	ldr	r3, [sp, #12]
 800252a:	4699      	mov	r9, r3
 800252c:	465b      	mov	r3, fp
 800252e:	1c58      	adds	r0, r3, #1
 8002530:	2380      	movs	r3, #128	@ 0x80
 8002532:	00db      	lsls	r3, r3, #3
 8002534:	445b      	add	r3, fp
 8002536:	2b00      	cmp	r3, #0
 8002538:	dc00      	bgt.n	800253c <__aeabi_dmul+0x13c>
 800253a:	e1b1      	b.n	80028a0 <__aeabi_dmul+0x4a0>
 800253c:	4642      	mov	r2, r8
 800253e:	0752      	lsls	r2, r2, #29
 8002540:	d00b      	beq.n	800255a <__aeabi_dmul+0x15a>
 8002542:	220f      	movs	r2, #15
 8002544:	4641      	mov	r1, r8
 8002546:	400a      	ands	r2, r1
 8002548:	2a04      	cmp	r2, #4
 800254a:	d006      	beq.n	800255a <__aeabi_dmul+0x15a>
 800254c:	4642      	mov	r2, r8
 800254e:	1d11      	adds	r1, r2, #4
 8002550:	4541      	cmp	r1, r8
 8002552:	4192      	sbcs	r2, r2
 8002554:	4688      	mov	r8, r1
 8002556:	4252      	negs	r2, r2
 8002558:	4492      	add	sl, r2
 800255a:	4652      	mov	r2, sl
 800255c:	01d2      	lsls	r2, r2, #7
 800255e:	d506      	bpl.n	800256e <__aeabi_dmul+0x16e>
 8002560:	4652      	mov	r2, sl
 8002562:	4b80      	ldr	r3, [pc, #512]	@ (8002764 <__aeabi_dmul+0x364>)
 8002564:	401a      	ands	r2, r3
 8002566:	2380      	movs	r3, #128	@ 0x80
 8002568:	4692      	mov	sl, r2
 800256a:	00db      	lsls	r3, r3, #3
 800256c:	18c3      	adds	r3, r0, r3
 800256e:	4a7e      	ldr	r2, [pc, #504]	@ (8002768 <__aeabi_dmul+0x368>)
 8002570:	4293      	cmp	r3, r2
 8002572:	dd00      	ble.n	8002576 <__aeabi_dmul+0x176>
 8002574:	e18f      	b.n	8002896 <__aeabi_dmul+0x496>
 8002576:	4642      	mov	r2, r8
 8002578:	08d1      	lsrs	r1, r2, #3
 800257a:	4652      	mov	r2, sl
 800257c:	0752      	lsls	r2, r2, #29
 800257e:	430a      	orrs	r2, r1
 8002580:	4651      	mov	r1, sl
 8002582:	055b      	lsls	r3, r3, #21
 8002584:	024c      	lsls	r4, r1, #9
 8002586:	0b24      	lsrs	r4, r4, #12
 8002588:	0d5b      	lsrs	r3, r3, #21
 800258a:	e797      	b.n	80024bc <__aeabi_dmul+0xbc>
 800258c:	4b73      	ldr	r3, [pc, #460]	@ (800275c <__aeabi_dmul+0x35c>)
 800258e:	4326      	orrs	r6, r4
 8002590:	469c      	mov	ip, r3
 8002592:	44e3      	add	fp, ip
 8002594:	2e00      	cmp	r6, #0
 8002596:	d100      	bne.n	800259a <__aeabi_dmul+0x19a>
 8002598:	e16f      	b.n	800287a <__aeabi_dmul+0x47a>
 800259a:	2303      	movs	r3, #3
 800259c:	4649      	mov	r1, r9
 800259e:	431d      	orrs	r5, r3
 80025a0:	9b00      	ldr	r3, [sp, #0]
 80025a2:	4059      	eors	r1, r3
 80025a4:	b2cb      	uxtb	r3, r1
 80025a6:	9303      	str	r3, [sp, #12]
 80025a8:	2d0a      	cmp	r5, #10
 80025aa:	dd00      	ble.n	80025ae <__aeabi_dmul+0x1ae>
 80025ac:	e133      	b.n	8002816 <__aeabi_dmul+0x416>
 80025ae:	2301      	movs	r3, #1
 80025b0:	40ab      	lsls	r3, r5
 80025b2:	001d      	movs	r5, r3
 80025b4:	2303      	movs	r3, #3
 80025b6:	9302      	str	r3, [sp, #8]
 80025b8:	2288      	movs	r2, #136	@ 0x88
 80025ba:	422a      	tst	r2, r5
 80025bc:	d197      	bne.n	80024ee <__aeabi_dmul+0xee>
 80025be:	4642      	mov	r2, r8
 80025c0:	4643      	mov	r3, r8
 80025c2:	0412      	lsls	r2, r2, #16
 80025c4:	0c12      	lsrs	r2, r2, #16
 80025c6:	0016      	movs	r6, r2
 80025c8:	9801      	ldr	r0, [sp, #4]
 80025ca:	0c1d      	lsrs	r5, r3, #16
 80025cc:	0c03      	lsrs	r3, r0, #16
 80025ce:	0400      	lsls	r0, r0, #16
 80025d0:	0c00      	lsrs	r0, r0, #16
 80025d2:	4346      	muls	r6, r0
 80025d4:	46b4      	mov	ip, r6
 80025d6:	001e      	movs	r6, r3
 80025d8:	436e      	muls	r6, r5
 80025da:	9600      	str	r6, [sp, #0]
 80025dc:	0016      	movs	r6, r2
 80025de:	0007      	movs	r7, r0
 80025e0:	435e      	muls	r6, r3
 80025e2:	4661      	mov	r1, ip
 80025e4:	46b0      	mov	r8, r6
 80025e6:	436f      	muls	r7, r5
 80025e8:	0c0e      	lsrs	r6, r1, #16
 80025ea:	44b8      	add	r8, r7
 80025ec:	4446      	add	r6, r8
 80025ee:	42b7      	cmp	r7, r6
 80025f0:	d905      	bls.n	80025fe <__aeabi_dmul+0x1fe>
 80025f2:	2180      	movs	r1, #128	@ 0x80
 80025f4:	0249      	lsls	r1, r1, #9
 80025f6:	4688      	mov	r8, r1
 80025f8:	9f00      	ldr	r7, [sp, #0]
 80025fa:	4447      	add	r7, r8
 80025fc:	9700      	str	r7, [sp, #0]
 80025fe:	4661      	mov	r1, ip
 8002600:	0409      	lsls	r1, r1, #16
 8002602:	0c09      	lsrs	r1, r1, #16
 8002604:	0c37      	lsrs	r7, r6, #16
 8002606:	0436      	lsls	r6, r6, #16
 8002608:	468c      	mov	ip, r1
 800260a:	0031      	movs	r1, r6
 800260c:	4461      	add	r1, ip
 800260e:	9101      	str	r1, [sp, #4]
 8002610:	0011      	movs	r1, r2
 8002612:	0c26      	lsrs	r6, r4, #16
 8002614:	0424      	lsls	r4, r4, #16
 8002616:	0c24      	lsrs	r4, r4, #16
 8002618:	4361      	muls	r1, r4
 800261a:	468c      	mov	ip, r1
 800261c:	0021      	movs	r1, r4
 800261e:	4369      	muls	r1, r5
 8002620:	4689      	mov	r9, r1
 8002622:	4661      	mov	r1, ip
 8002624:	0c09      	lsrs	r1, r1, #16
 8002626:	4688      	mov	r8, r1
 8002628:	4372      	muls	r2, r6
 800262a:	444a      	add	r2, r9
 800262c:	4442      	add	r2, r8
 800262e:	4375      	muls	r5, r6
 8002630:	4591      	cmp	r9, r2
 8002632:	d903      	bls.n	800263c <__aeabi_dmul+0x23c>
 8002634:	2180      	movs	r1, #128	@ 0x80
 8002636:	0249      	lsls	r1, r1, #9
 8002638:	4688      	mov	r8, r1
 800263a:	4445      	add	r5, r8
 800263c:	0c11      	lsrs	r1, r2, #16
 800263e:	4688      	mov	r8, r1
 8002640:	4661      	mov	r1, ip
 8002642:	0409      	lsls	r1, r1, #16
 8002644:	0c09      	lsrs	r1, r1, #16
 8002646:	468c      	mov	ip, r1
 8002648:	0412      	lsls	r2, r2, #16
 800264a:	4462      	add	r2, ip
 800264c:	18b9      	adds	r1, r7, r2
 800264e:	9102      	str	r1, [sp, #8]
 8002650:	4651      	mov	r1, sl
 8002652:	0c09      	lsrs	r1, r1, #16
 8002654:	468c      	mov	ip, r1
 8002656:	4651      	mov	r1, sl
 8002658:	040f      	lsls	r7, r1, #16
 800265a:	0c3f      	lsrs	r7, r7, #16
 800265c:	0039      	movs	r1, r7
 800265e:	4341      	muls	r1, r0
 8002660:	4445      	add	r5, r8
 8002662:	4688      	mov	r8, r1
 8002664:	4661      	mov	r1, ip
 8002666:	4341      	muls	r1, r0
 8002668:	468a      	mov	sl, r1
 800266a:	4641      	mov	r1, r8
 800266c:	4660      	mov	r0, ip
 800266e:	0c09      	lsrs	r1, r1, #16
 8002670:	4689      	mov	r9, r1
 8002672:	4358      	muls	r0, r3
 8002674:	437b      	muls	r3, r7
 8002676:	4453      	add	r3, sl
 8002678:	444b      	add	r3, r9
 800267a:	459a      	cmp	sl, r3
 800267c:	d903      	bls.n	8002686 <__aeabi_dmul+0x286>
 800267e:	2180      	movs	r1, #128	@ 0x80
 8002680:	0249      	lsls	r1, r1, #9
 8002682:	4689      	mov	r9, r1
 8002684:	4448      	add	r0, r9
 8002686:	0c19      	lsrs	r1, r3, #16
 8002688:	4689      	mov	r9, r1
 800268a:	4641      	mov	r1, r8
 800268c:	0409      	lsls	r1, r1, #16
 800268e:	0c09      	lsrs	r1, r1, #16
 8002690:	4688      	mov	r8, r1
 8002692:	0039      	movs	r1, r7
 8002694:	4361      	muls	r1, r4
 8002696:	041b      	lsls	r3, r3, #16
 8002698:	4443      	add	r3, r8
 800269a:	4688      	mov	r8, r1
 800269c:	4661      	mov	r1, ip
 800269e:	434c      	muls	r4, r1
 80026a0:	4371      	muls	r1, r6
 80026a2:	468c      	mov	ip, r1
 80026a4:	4641      	mov	r1, r8
 80026a6:	4377      	muls	r7, r6
 80026a8:	0c0e      	lsrs	r6, r1, #16
 80026aa:	193f      	adds	r7, r7, r4
 80026ac:	19f6      	adds	r6, r6, r7
 80026ae:	4448      	add	r0, r9
 80026b0:	42b4      	cmp	r4, r6
 80026b2:	d903      	bls.n	80026bc <__aeabi_dmul+0x2bc>
 80026b4:	2180      	movs	r1, #128	@ 0x80
 80026b6:	0249      	lsls	r1, r1, #9
 80026b8:	4689      	mov	r9, r1
 80026ba:	44cc      	add	ip, r9
 80026bc:	9902      	ldr	r1, [sp, #8]
 80026be:	9f00      	ldr	r7, [sp, #0]
 80026c0:	4689      	mov	r9, r1
 80026c2:	0431      	lsls	r1, r6, #16
 80026c4:	444f      	add	r7, r9
 80026c6:	4689      	mov	r9, r1
 80026c8:	4641      	mov	r1, r8
 80026ca:	4297      	cmp	r7, r2
 80026cc:	4192      	sbcs	r2, r2
 80026ce:	040c      	lsls	r4, r1, #16
 80026d0:	0c24      	lsrs	r4, r4, #16
 80026d2:	444c      	add	r4, r9
 80026d4:	18ff      	adds	r7, r7, r3
 80026d6:	4252      	negs	r2, r2
 80026d8:	1964      	adds	r4, r4, r5
 80026da:	18a1      	adds	r1, r4, r2
 80026dc:	429f      	cmp	r7, r3
 80026de:	419b      	sbcs	r3, r3
 80026e0:	4688      	mov	r8, r1
 80026e2:	4682      	mov	sl, r0
 80026e4:	425b      	negs	r3, r3
 80026e6:	4699      	mov	r9, r3
 80026e8:	4590      	cmp	r8, r2
 80026ea:	4192      	sbcs	r2, r2
 80026ec:	42ac      	cmp	r4, r5
 80026ee:	41a4      	sbcs	r4, r4
 80026f0:	44c2      	add	sl, r8
 80026f2:	44d1      	add	r9, sl
 80026f4:	4252      	negs	r2, r2
 80026f6:	4264      	negs	r4, r4
 80026f8:	4314      	orrs	r4, r2
 80026fa:	4599      	cmp	r9, r3
 80026fc:	419b      	sbcs	r3, r3
 80026fe:	4582      	cmp	sl, r0
 8002700:	4192      	sbcs	r2, r2
 8002702:	425b      	negs	r3, r3
 8002704:	4252      	negs	r2, r2
 8002706:	4313      	orrs	r3, r2
 8002708:	464a      	mov	r2, r9
 800270a:	0c36      	lsrs	r6, r6, #16
 800270c:	19a4      	adds	r4, r4, r6
 800270e:	18e3      	adds	r3, r4, r3
 8002710:	4463      	add	r3, ip
 8002712:	025b      	lsls	r3, r3, #9
 8002714:	0dd2      	lsrs	r2, r2, #23
 8002716:	431a      	orrs	r2, r3
 8002718:	9901      	ldr	r1, [sp, #4]
 800271a:	4692      	mov	sl, r2
 800271c:	027a      	lsls	r2, r7, #9
 800271e:	430a      	orrs	r2, r1
 8002720:	1e50      	subs	r0, r2, #1
 8002722:	4182      	sbcs	r2, r0
 8002724:	0dff      	lsrs	r7, r7, #23
 8002726:	4317      	orrs	r7, r2
 8002728:	464a      	mov	r2, r9
 800272a:	0252      	lsls	r2, r2, #9
 800272c:	4317      	orrs	r7, r2
 800272e:	46b8      	mov	r8, r7
 8002730:	01db      	lsls	r3, r3, #7
 8002732:	d500      	bpl.n	8002736 <__aeabi_dmul+0x336>
 8002734:	e6ed      	b.n	8002512 <__aeabi_dmul+0x112>
 8002736:	4b0d      	ldr	r3, [pc, #52]	@ (800276c <__aeabi_dmul+0x36c>)
 8002738:	9a03      	ldr	r2, [sp, #12]
 800273a:	445b      	add	r3, fp
 800273c:	4691      	mov	r9, r2
 800273e:	2b00      	cmp	r3, #0
 8002740:	dc00      	bgt.n	8002744 <__aeabi_dmul+0x344>
 8002742:	e0ac      	b.n	800289e <__aeabi_dmul+0x49e>
 8002744:	003a      	movs	r2, r7
 8002746:	0752      	lsls	r2, r2, #29
 8002748:	d100      	bne.n	800274c <__aeabi_dmul+0x34c>
 800274a:	e710      	b.n	800256e <__aeabi_dmul+0x16e>
 800274c:	220f      	movs	r2, #15
 800274e:	4658      	mov	r0, fp
 8002750:	403a      	ands	r2, r7
 8002752:	2a04      	cmp	r2, #4
 8002754:	d000      	beq.n	8002758 <__aeabi_dmul+0x358>
 8002756:	e6f9      	b.n	800254c <__aeabi_dmul+0x14c>
 8002758:	e709      	b.n	800256e <__aeabi_dmul+0x16e>
 800275a:	46c0      	nop			@ (mov r8, r8)
 800275c:	000007ff 	.word	0x000007ff
 8002760:	fffffc01 	.word	0xfffffc01
 8002764:	feffffff 	.word	0xfeffffff
 8002768:	000007fe 	.word	0x000007fe
 800276c:	000003ff 	.word	0x000003ff
 8002770:	0022      	movs	r2, r4
 8002772:	4332      	orrs	r2, r6
 8002774:	d06f      	beq.n	8002856 <__aeabi_dmul+0x456>
 8002776:	2c00      	cmp	r4, #0
 8002778:	d100      	bne.n	800277c <__aeabi_dmul+0x37c>
 800277a:	e0c2      	b.n	8002902 <__aeabi_dmul+0x502>
 800277c:	0020      	movs	r0, r4
 800277e:	f000 fe27 	bl	80033d0 <__clzsi2>
 8002782:	0002      	movs	r2, r0
 8002784:	0003      	movs	r3, r0
 8002786:	3a0b      	subs	r2, #11
 8002788:	201d      	movs	r0, #29
 800278a:	1a82      	subs	r2, r0, r2
 800278c:	0030      	movs	r0, r6
 800278e:	0019      	movs	r1, r3
 8002790:	40d0      	lsrs	r0, r2
 8002792:	3908      	subs	r1, #8
 8002794:	408c      	lsls	r4, r1
 8002796:	0002      	movs	r2, r0
 8002798:	4322      	orrs	r2, r4
 800279a:	0034      	movs	r4, r6
 800279c:	408c      	lsls	r4, r1
 800279e:	4659      	mov	r1, fp
 80027a0:	1acb      	subs	r3, r1, r3
 80027a2:	4986      	ldr	r1, [pc, #536]	@ (80029bc <__aeabi_dmul+0x5bc>)
 80027a4:	468b      	mov	fp, r1
 80027a6:	449b      	add	fp, r3
 80027a8:	2d0a      	cmp	r5, #10
 80027aa:	dd00      	ble.n	80027ae <__aeabi_dmul+0x3ae>
 80027ac:	e6a4      	b.n	80024f8 <__aeabi_dmul+0xf8>
 80027ae:	4649      	mov	r1, r9
 80027b0:	9b00      	ldr	r3, [sp, #0]
 80027b2:	9401      	str	r4, [sp, #4]
 80027b4:	4059      	eors	r1, r3
 80027b6:	b2cb      	uxtb	r3, r1
 80027b8:	0014      	movs	r4, r2
 80027ba:	2000      	movs	r0, #0
 80027bc:	9303      	str	r3, [sp, #12]
 80027be:	2d02      	cmp	r5, #2
 80027c0:	dd00      	ble.n	80027c4 <__aeabi_dmul+0x3c4>
 80027c2:	e667      	b.n	8002494 <__aeabi_dmul+0x94>
 80027c4:	e6fb      	b.n	80025be <__aeabi_dmul+0x1be>
 80027c6:	4653      	mov	r3, sl
 80027c8:	4303      	orrs	r3, r0
 80027ca:	4698      	mov	r8, r3
 80027cc:	d03c      	beq.n	8002848 <__aeabi_dmul+0x448>
 80027ce:	4653      	mov	r3, sl
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d100      	bne.n	80027d6 <__aeabi_dmul+0x3d6>
 80027d4:	e0a3      	b.n	800291e <__aeabi_dmul+0x51e>
 80027d6:	4650      	mov	r0, sl
 80027d8:	f000 fdfa 	bl	80033d0 <__clzsi2>
 80027dc:	230b      	movs	r3, #11
 80027de:	425b      	negs	r3, r3
 80027e0:	469c      	mov	ip, r3
 80027e2:	0002      	movs	r2, r0
 80027e4:	4484      	add	ip, r0
 80027e6:	0011      	movs	r1, r2
 80027e8:	4650      	mov	r0, sl
 80027ea:	3908      	subs	r1, #8
 80027ec:	4088      	lsls	r0, r1
 80027ee:	231d      	movs	r3, #29
 80027f0:	4680      	mov	r8, r0
 80027f2:	4660      	mov	r0, ip
 80027f4:	1a1b      	subs	r3, r3, r0
 80027f6:	0020      	movs	r0, r4
 80027f8:	40d8      	lsrs	r0, r3
 80027fa:	0003      	movs	r3, r0
 80027fc:	4640      	mov	r0, r8
 80027fe:	4303      	orrs	r3, r0
 8002800:	469a      	mov	sl, r3
 8002802:	0023      	movs	r3, r4
 8002804:	408b      	lsls	r3, r1
 8002806:	4698      	mov	r8, r3
 8002808:	4b6c      	ldr	r3, [pc, #432]	@ (80029bc <__aeabi_dmul+0x5bc>)
 800280a:	2500      	movs	r5, #0
 800280c:	1a9b      	subs	r3, r3, r2
 800280e:	469b      	mov	fp, r3
 8002810:	2300      	movs	r3, #0
 8002812:	9302      	str	r3, [sp, #8]
 8002814:	e61a      	b.n	800244c <__aeabi_dmul+0x4c>
 8002816:	2d0f      	cmp	r5, #15
 8002818:	d000      	beq.n	800281c <__aeabi_dmul+0x41c>
 800281a:	e0c9      	b.n	80029b0 <__aeabi_dmul+0x5b0>
 800281c:	2380      	movs	r3, #128	@ 0x80
 800281e:	4652      	mov	r2, sl
 8002820:	031b      	lsls	r3, r3, #12
 8002822:	421a      	tst	r2, r3
 8002824:	d002      	beq.n	800282c <__aeabi_dmul+0x42c>
 8002826:	421c      	tst	r4, r3
 8002828:	d100      	bne.n	800282c <__aeabi_dmul+0x42c>
 800282a:	e092      	b.n	8002952 <__aeabi_dmul+0x552>
 800282c:	2480      	movs	r4, #128	@ 0x80
 800282e:	4653      	mov	r3, sl
 8002830:	0324      	lsls	r4, r4, #12
 8002832:	431c      	orrs	r4, r3
 8002834:	0324      	lsls	r4, r4, #12
 8002836:	4642      	mov	r2, r8
 8002838:	0b24      	lsrs	r4, r4, #12
 800283a:	e63e      	b.n	80024ba <__aeabi_dmul+0xba>
 800283c:	469b      	mov	fp, r3
 800283e:	2303      	movs	r3, #3
 8002840:	4680      	mov	r8, r0
 8002842:	250c      	movs	r5, #12
 8002844:	9302      	str	r3, [sp, #8]
 8002846:	e601      	b.n	800244c <__aeabi_dmul+0x4c>
 8002848:	2300      	movs	r3, #0
 800284a:	469a      	mov	sl, r3
 800284c:	469b      	mov	fp, r3
 800284e:	3301      	adds	r3, #1
 8002850:	2504      	movs	r5, #4
 8002852:	9302      	str	r3, [sp, #8]
 8002854:	e5fa      	b.n	800244c <__aeabi_dmul+0x4c>
 8002856:	2101      	movs	r1, #1
 8002858:	430d      	orrs	r5, r1
 800285a:	2d0a      	cmp	r5, #10
 800285c:	dd00      	ble.n	8002860 <__aeabi_dmul+0x460>
 800285e:	e64b      	b.n	80024f8 <__aeabi_dmul+0xf8>
 8002860:	4649      	mov	r1, r9
 8002862:	9800      	ldr	r0, [sp, #0]
 8002864:	4041      	eors	r1, r0
 8002866:	b2c9      	uxtb	r1, r1
 8002868:	9103      	str	r1, [sp, #12]
 800286a:	2d02      	cmp	r5, #2
 800286c:	dc00      	bgt.n	8002870 <__aeabi_dmul+0x470>
 800286e:	e096      	b.n	800299e <__aeabi_dmul+0x59e>
 8002870:	2300      	movs	r3, #0
 8002872:	2400      	movs	r4, #0
 8002874:	2001      	movs	r0, #1
 8002876:	9301      	str	r3, [sp, #4]
 8002878:	e60c      	b.n	8002494 <__aeabi_dmul+0x94>
 800287a:	4649      	mov	r1, r9
 800287c:	2302      	movs	r3, #2
 800287e:	9a00      	ldr	r2, [sp, #0]
 8002880:	432b      	orrs	r3, r5
 8002882:	4051      	eors	r1, r2
 8002884:	b2ca      	uxtb	r2, r1
 8002886:	9203      	str	r2, [sp, #12]
 8002888:	2b0a      	cmp	r3, #10
 800288a:	dd00      	ble.n	800288e <__aeabi_dmul+0x48e>
 800288c:	e634      	b.n	80024f8 <__aeabi_dmul+0xf8>
 800288e:	2d00      	cmp	r5, #0
 8002890:	d157      	bne.n	8002942 <__aeabi_dmul+0x542>
 8002892:	9b03      	ldr	r3, [sp, #12]
 8002894:	4699      	mov	r9, r3
 8002896:	2400      	movs	r4, #0
 8002898:	2200      	movs	r2, #0
 800289a:	4b49      	ldr	r3, [pc, #292]	@ (80029c0 <__aeabi_dmul+0x5c0>)
 800289c:	e60e      	b.n	80024bc <__aeabi_dmul+0xbc>
 800289e:	4658      	mov	r0, fp
 80028a0:	2101      	movs	r1, #1
 80028a2:	1ac9      	subs	r1, r1, r3
 80028a4:	2938      	cmp	r1, #56	@ 0x38
 80028a6:	dd00      	ble.n	80028aa <__aeabi_dmul+0x4aa>
 80028a8:	e62f      	b.n	800250a <__aeabi_dmul+0x10a>
 80028aa:	291f      	cmp	r1, #31
 80028ac:	dd56      	ble.n	800295c <__aeabi_dmul+0x55c>
 80028ae:	221f      	movs	r2, #31
 80028b0:	4654      	mov	r4, sl
 80028b2:	4252      	negs	r2, r2
 80028b4:	1ad3      	subs	r3, r2, r3
 80028b6:	40dc      	lsrs	r4, r3
 80028b8:	2920      	cmp	r1, #32
 80028ba:	d007      	beq.n	80028cc <__aeabi_dmul+0x4cc>
 80028bc:	4b41      	ldr	r3, [pc, #260]	@ (80029c4 <__aeabi_dmul+0x5c4>)
 80028be:	4642      	mov	r2, r8
 80028c0:	469c      	mov	ip, r3
 80028c2:	4653      	mov	r3, sl
 80028c4:	4460      	add	r0, ip
 80028c6:	4083      	lsls	r3, r0
 80028c8:	431a      	orrs	r2, r3
 80028ca:	4690      	mov	r8, r2
 80028cc:	4642      	mov	r2, r8
 80028ce:	2107      	movs	r1, #7
 80028d0:	1e53      	subs	r3, r2, #1
 80028d2:	419a      	sbcs	r2, r3
 80028d4:	000b      	movs	r3, r1
 80028d6:	4322      	orrs	r2, r4
 80028d8:	4013      	ands	r3, r2
 80028da:	2400      	movs	r4, #0
 80028dc:	4211      	tst	r1, r2
 80028de:	d009      	beq.n	80028f4 <__aeabi_dmul+0x4f4>
 80028e0:	230f      	movs	r3, #15
 80028e2:	4013      	ands	r3, r2
 80028e4:	2b04      	cmp	r3, #4
 80028e6:	d05d      	beq.n	80029a4 <__aeabi_dmul+0x5a4>
 80028e8:	1d11      	adds	r1, r2, #4
 80028ea:	4291      	cmp	r1, r2
 80028ec:	419b      	sbcs	r3, r3
 80028ee:	000a      	movs	r2, r1
 80028f0:	425b      	negs	r3, r3
 80028f2:	075b      	lsls	r3, r3, #29
 80028f4:	08d2      	lsrs	r2, r2, #3
 80028f6:	431a      	orrs	r2, r3
 80028f8:	2300      	movs	r3, #0
 80028fa:	e5df      	b.n	80024bc <__aeabi_dmul+0xbc>
 80028fc:	9b03      	ldr	r3, [sp, #12]
 80028fe:	4699      	mov	r9, r3
 8002900:	e5fa      	b.n	80024f8 <__aeabi_dmul+0xf8>
 8002902:	9801      	ldr	r0, [sp, #4]
 8002904:	f000 fd64 	bl	80033d0 <__clzsi2>
 8002908:	0002      	movs	r2, r0
 800290a:	0003      	movs	r3, r0
 800290c:	3215      	adds	r2, #21
 800290e:	3320      	adds	r3, #32
 8002910:	2a1c      	cmp	r2, #28
 8002912:	dc00      	bgt.n	8002916 <__aeabi_dmul+0x516>
 8002914:	e738      	b.n	8002788 <__aeabi_dmul+0x388>
 8002916:	9a01      	ldr	r2, [sp, #4]
 8002918:	3808      	subs	r0, #8
 800291a:	4082      	lsls	r2, r0
 800291c:	e73f      	b.n	800279e <__aeabi_dmul+0x39e>
 800291e:	f000 fd57 	bl	80033d0 <__clzsi2>
 8002922:	2315      	movs	r3, #21
 8002924:	469c      	mov	ip, r3
 8002926:	4484      	add	ip, r0
 8002928:	0002      	movs	r2, r0
 800292a:	4663      	mov	r3, ip
 800292c:	3220      	adds	r2, #32
 800292e:	2b1c      	cmp	r3, #28
 8002930:	dc00      	bgt.n	8002934 <__aeabi_dmul+0x534>
 8002932:	e758      	b.n	80027e6 <__aeabi_dmul+0x3e6>
 8002934:	2300      	movs	r3, #0
 8002936:	4698      	mov	r8, r3
 8002938:	0023      	movs	r3, r4
 800293a:	3808      	subs	r0, #8
 800293c:	4083      	lsls	r3, r0
 800293e:	469a      	mov	sl, r3
 8002940:	e762      	b.n	8002808 <__aeabi_dmul+0x408>
 8002942:	001d      	movs	r5, r3
 8002944:	2300      	movs	r3, #0
 8002946:	2400      	movs	r4, #0
 8002948:	2002      	movs	r0, #2
 800294a:	9301      	str	r3, [sp, #4]
 800294c:	e5a2      	b.n	8002494 <__aeabi_dmul+0x94>
 800294e:	9002      	str	r0, [sp, #8]
 8002950:	e632      	b.n	80025b8 <__aeabi_dmul+0x1b8>
 8002952:	431c      	orrs	r4, r3
 8002954:	9b00      	ldr	r3, [sp, #0]
 8002956:	9a01      	ldr	r2, [sp, #4]
 8002958:	4699      	mov	r9, r3
 800295a:	e5ae      	b.n	80024ba <__aeabi_dmul+0xba>
 800295c:	4b1a      	ldr	r3, [pc, #104]	@ (80029c8 <__aeabi_dmul+0x5c8>)
 800295e:	4652      	mov	r2, sl
 8002960:	18c3      	adds	r3, r0, r3
 8002962:	4640      	mov	r0, r8
 8002964:	409a      	lsls	r2, r3
 8002966:	40c8      	lsrs	r0, r1
 8002968:	4302      	orrs	r2, r0
 800296a:	4640      	mov	r0, r8
 800296c:	4098      	lsls	r0, r3
 800296e:	0003      	movs	r3, r0
 8002970:	1e58      	subs	r0, r3, #1
 8002972:	4183      	sbcs	r3, r0
 8002974:	4654      	mov	r4, sl
 8002976:	431a      	orrs	r2, r3
 8002978:	40cc      	lsrs	r4, r1
 800297a:	0753      	lsls	r3, r2, #29
 800297c:	d009      	beq.n	8002992 <__aeabi_dmul+0x592>
 800297e:	230f      	movs	r3, #15
 8002980:	4013      	ands	r3, r2
 8002982:	2b04      	cmp	r3, #4
 8002984:	d005      	beq.n	8002992 <__aeabi_dmul+0x592>
 8002986:	1d13      	adds	r3, r2, #4
 8002988:	4293      	cmp	r3, r2
 800298a:	4192      	sbcs	r2, r2
 800298c:	4252      	negs	r2, r2
 800298e:	18a4      	adds	r4, r4, r2
 8002990:	001a      	movs	r2, r3
 8002992:	0223      	lsls	r3, r4, #8
 8002994:	d508      	bpl.n	80029a8 <__aeabi_dmul+0x5a8>
 8002996:	2301      	movs	r3, #1
 8002998:	2400      	movs	r4, #0
 800299a:	2200      	movs	r2, #0
 800299c:	e58e      	b.n	80024bc <__aeabi_dmul+0xbc>
 800299e:	4689      	mov	r9, r1
 80029a0:	2400      	movs	r4, #0
 80029a2:	e58b      	b.n	80024bc <__aeabi_dmul+0xbc>
 80029a4:	2300      	movs	r3, #0
 80029a6:	e7a5      	b.n	80028f4 <__aeabi_dmul+0x4f4>
 80029a8:	0763      	lsls	r3, r4, #29
 80029aa:	0264      	lsls	r4, r4, #9
 80029ac:	0b24      	lsrs	r4, r4, #12
 80029ae:	e7a1      	b.n	80028f4 <__aeabi_dmul+0x4f4>
 80029b0:	9b00      	ldr	r3, [sp, #0]
 80029b2:	46a2      	mov	sl, r4
 80029b4:	4699      	mov	r9, r3
 80029b6:	9b01      	ldr	r3, [sp, #4]
 80029b8:	4698      	mov	r8, r3
 80029ba:	e737      	b.n	800282c <__aeabi_dmul+0x42c>
 80029bc:	fffffc0d 	.word	0xfffffc0d
 80029c0:	000007ff 	.word	0x000007ff
 80029c4:	0000043e 	.word	0x0000043e
 80029c8:	0000041e 	.word	0x0000041e

080029cc <__aeabi_dsub>:
 80029cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029ce:	4657      	mov	r7, sl
 80029d0:	464e      	mov	r6, r9
 80029d2:	4645      	mov	r5, r8
 80029d4:	46de      	mov	lr, fp
 80029d6:	b5e0      	push	{r5, r6, r7, lr}
 80029d8:	b083      	sub	sp, #12
 80029da:	9000      	str	r0, [sp, #0]
 80029dc:	9101      	str	r1, [sp, #4]
 80029de:	030c      	lsls	r4, r1, #12
 80029e0:	004d      	lsls	r5, r1, #1
 80029e2:	0fce      	lsrs	r6, r1, #31
 80029e4:	0a61      	lsrs	r1, r4, #9
 80029e6:	9c00      	ldr	r4, [sp, #0]
 80029e8:	005f      	lsls	r7, r3, #1
 80029ea:	0f64      	lsrs	r4, r4, #29
 80029ec:	430c      	orrs	r4, r1
 80029ee:	9900      	ldr	r1, [sp, #0]
 80029f0:	9200      	str	r2, [sp, #0]
 80029f2:	9301      	str	r3, [sp, #4]
 80029f4:	00c8      	lsls	r0, r1, #3
 80029f6:	0319      	lsls	r1, r3, #12
 80029f8:	0d7b      	lsrs	r3, r7, #21
 80029fa:	4699      	mov	r9, r3
 80029fc:	9b01      	ldr	r3, [sp, #4]
 80029fe:	4fcc      	ldr	r7, [pc, #816]	@ (8002d30 <__aeabi_dsub+0x364>)
 8002a00:	0fdb      	lsrs	r3, r3, #31
 8002a02:	469c      	mov	ip, r3
 8002a04:	0a4b      	lsrs	r3, r1, #9
 8002a06:	9900      	ldr	r1, [sp, #0]
 8002a08:	4680      	mov	r8, r0
 8002a0a:	0f49      	lsrs	r1, r1, #29
 8002a0c:	4319      	orrs	r1, r3
 8002a0e:	9b00      	ldr	r3, [sp, #0]
 8002a10:	468b      	mov	fp, r1
 8002a12:	00da      	lsls	r2, r3, #3
 8002a14:	4692      	mov	sl, r2
 8002a16:	0d6d      	lsrs	r5, r5, #21
 8002a18:	45b9      	cmp	r9, r7
 8002a1a:	d100      	bne.n	8002a1e <__aeabi_dsub+0x52>
 8002a1c:	e0bf      	b.n	8002b9e <__aeabi_dsub+0x1d2>
 8002a1e:	2301      	movs	r3, #1
 8002a20:	4661      	mov	r1, ip
 8002a22:	4059      	eors	r1, r3
 8002a24:	464b      	mov	r3, r9
 8002a26:	468c      	mov	ip, r1
 8002a28:	1aeb      	subs	r3, r5, r3
 8002a2a:	428e      	cmp	r6, r1
 8002a2c:	d075      	beq.n	8002b1a <__aeabi_dsub+0x14e>
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	dc00      	bgt.n	8002a34 <__aeabi_dsub+0x68>
 8002a32:	e2a3      	b.n	8002f7c <__aeabi_dsub+0x5b0>
 8002a34:	4649      	mov	r1, r9
 8002a36:	2900      	cmp	r1, #0
 8002a38:	d100      	bne.n	8002a3c <__aeabi_dsub+0x70>
 8002a3a:	e0ce      	b.n	8002bda <__aeabi_dsub+0x20e>
 8002a3c:	42bd      	cmp	r5, r7
 8002a3e:	d100      	bne.n	8002a42 <__aeabi_dsub+0x76>
 8002a40:	e200      	b.n	8002e44 <__aeabi_dsub+0x478>
 8002a42:	2701      	movs	r7, #1
 8002a44:	2b38      	cmp	r3, #56	@ 0x38
 8002a46:	dc19      	bgt.n	8002a7c <__aeabi_dsub+0xb0>
 8002a48:	2780      	movs	r7, #128	@ 0x80
 8002a4a:	4659      	mov	r1, fp
 8002a4c:	043f      	lsls	r7, r7, #16
 8002a4e:	4339      	orrs	r1, r7
 8002a50:	468b      	mov	fp, r1
 8002a52:	2b1f      	cmp	r3, #31
 8002a54:	dd00      	ble.n	8002a58 <__aeabi_dsub+0x8c>
 8002a56:	e1fa      	b.n	8002e4e <__aeabi_dsub+0x482>
 8002a58:	2720      	movs	r7, #32
 8002a5a:	1af9      	subs	r1, r7, r3
 8002a5c:	468c      	mov	ip, r1
 8002a5e:	4659      	mov	r1, fp
 8002a60:	4667      	mov	r7, ip
 8002a62:	40b9      	lsls	r1, r7
 8002a64:	000f      	movs	r7, r1
 8002a66:	0011      	movs	r1, r2
 8002a68:	40d9      	lsrs	r1, r3
 8002a6a:	430f      	orrs	r7, r1
 8002a6c:	4661      	mov	r1, ip
 8002a6e:	408a      	lsls	r2, r1
 8002a70:	1e51      	subs	r1, r2, #1
 8002a72:	418a      	sbcs	r2, r1
 8002a74:	4659      	mov	r1, fp
 8002a76:	40d9      	lsrs	r1, r3
 8002a78:	4317      	orrs	r7, r2
 8002a7a:	1a64      	subs	r4, r4, r1
 8002a7c:	1bc7      	subs	r7, r0, r7
 8002a7e:	42b8      	cmp	r0, r7
 8002a80:	4180      	sbcs	r0, r0
 8002a82:	4240      	negs	r0, r0
 8002a84:	1a24      	subs	r4, r4, r0
 8002a86:	0223      	lsls	r3, r4, #8
 8002a88:	d400      	bmi.n	8002a8c <__aeabi_dsub+0xc0>
 8002a8a:	e140      	b.n	8002d0e <__aeabi_dsub+0x342>
 8002a8c:	0264      	lsls	r4, r4, #9
 8002a8e:	0a64      	lsrs	r4, r4, #9
 8002a90:	2c00      	cmp	r4, #0
 8002a92:	d100      	bne.n	8002a96 <__aeabi_dsub+0xca>
 8002a94:	e154      	b.n	8002d40 <__aeabi_dsub+0x374>
 8002a96:	0020      	movs	r0, r4
 8002a98:	f000 fc9a 	bl	80033d0 <__clzsi2>
 8002a9c:	0003      	movs	r3, r0
 8002a9e:	3b08      	subs	r3, #8
 8002aa0:	2120      	movs	r1, #32
 8002aa2:	0038      	movs	r0, r7
 8002aa4:	1aca      	subs	r2, r1, r3
 8002aa6:	40d0      	lsrs	r0, r2
 8002aa8:	409c      	lsls	r4, r3
 8002aaa:	0002      	movs	r2, r0
 8002aac:	409f      	lsls	r7, r3
 8002aae:	4322      	orrs	r2, r4
 8002ab0:	429d      	cmp	r5, r3
 8002ab2:	dd00      	ble.n	8002ab6 <__aeabi_dsub+0xea>
 8002ab4:	e1a6      	b.n	8002e04 <__aeabi_dsub+0x438>
 8002ab6:	1b58      	subs	r0, r3, r5
 8002ab8:	3001      	adds	r0, #1
 8002aba:	1a09      	subs	r1, r1, r0
 8002abc:	003c      	movs	r4, r7
 8002abe:	408f      	lsls	r7, r1
 8002ac0:	40c4      	lsrs	r4, r0
 8002ac2:	1e7b      	subs	r3, r7, #1
 8002ac4:	419f      	sbcs	r7, r3
 8002ac6:	0013      	movs	r3, r2
 8002ac8:	408b      	lsls	r3, r1
 8002aca:	4327      	orrs	r7, r4
 8002acc:	431f      	orrs	r7, r3
 8002ace:	40c2      	lsrs	r2, r0
 8002ad0:	003b      	movs	r3, r7
 8002ad2:	0014      	movs	r4, r2
 8002ad4:	2500      	movs	r5, #0
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	d100      	bne.n	8002adc <__aeabi_dsub+0x110>
 8002ada:	e1f7      	b.n	8002ecc <__aeabi_dsub+0x500>
 8002adc:	077b      	lsls	r3, r7, #29
 8002ade:	d100      	bne.n	8002ae2 <__aeabi_dsub+0x116>
 8002ae0:	e377      	b.n	80031d2 <__aeabi_dsub+0x806>
 8002ae2:	230f      	movs	r3, #15
 8002ae4:	0038      	movs	r0, r7
 8002ae6:	403b      	ands	r3, r7
 8002ae8:	2b04      	cmp	r3, #4
 8002aea:	d004      	beq.n	8002af6 <__aeabi_dsub+0x12a>
 8002aec:	1d38      	adds	r0, r7, #4
 8002aee:	42b8      	cmp	r0, r7
 8002af0:	41bf      	sbcs	r7, r7
 8002af2:	427f      	negs	r7, r7
 8002af4:	19e4      	adds	r4, r4, r7
 8002af6:	0223      	lsls	r3, r4, #8
 8002af8:	d400      	bmi.n	8002afc <__aeabi_dsub+0x130>
 8002afa:	e368      	b.n	80031ce <__aeabi_dsub+0x802>
 8002afc:	4b8c      	ldr	r3, [pc, #560]	@ (8002d30 <__aeabi_dsub+0x364>)
 8002afe:	3501      	adds	r5, #1
 8002b00:	429d      	cmp	r5, r3
 8002b02:	d100      	bne.n	8002b06 <__aeabi_dsub+0x13a>
 8002b04:	e0f4      	b.n	8002cf0 <__aeabi_dsub+0x324>
 8002b06:	4b8b      	ldr	r3, [pc, #556]	@ (8002d34 <__aeabi_dsub+0x368>)
 8002b08:	056d      	lsls	r5, r5, #21
 8002b0a:	401c      	ands	r4, r3
 8002b0c:	0d6d      	lsrs	r5, r5, #21
 8002b0e:	0767      	lsls	r7, r4, #29
 8002b10:	08c0      	lsrs	r0, r0, #3
 8002b12:	0264      	lsls	r4, r4, #9
 8002b14:	4307      	orrs	r7, r0
 8002b16:	0b24      	lsrs	r4, r4, #12
 8002b18:	e0ec      	b.n	8002cf4 <__aeabi_dsub+0x328>
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	dc00      	bgt.n	8002b20 <__aeabi_dsub+0x154>
 8002b1e:	e329      	b.n	8003174 <__aeabi_dsub+0x7a8>
 8002b20:	4649      	mov	r1, r9
 8002b22:	2900      	cmp	r1, #0
 8002b24:	d000      	beq.n	8002b28 <__aeabi_dsub+0x15c>
 8002b26:	e0d6      	b.n	8002cd6 <__aeabi_dsub+0x30a>
 8002b28:	4659      	mov	r1, fp
 8002b2a:	4311      	orrs	r1, r2
 8002b2c:	d100      	bne.n	8002b30 <__aeabi_dsub+0x164>
 8002b2e:	e12e      	b.n	8002d8e <__aeabi_dsub+0x3c2>
 8002b30:	1e59      	subs	r1, r3, #1
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d100      	bne.n	8002b38 <__aeabi_dsub+0x16c>
 8002b36:	e1e6      	b.n	8002f06 <__aeabi_dsub+0x53a>
 8002b38:	42bb      	cmp	r3, r7
 8002b3a:	d100      	bne.n	8002b3e <__aeabi_dsub+0x172>
 8002b3c:	e182      	b.n	8002e44 <__aeabi_dsub+0x478>
 8002b3e:	2701      	movs	r7, #1
 8002b40:	000b      	movs	r3, r1
 8002b42:	2938      	cmp	r1, #56	@ 0x38
 8002b44:	dc14      	bgt.n	8002b70 <__aeabi_dsub+0x1a4>
 8002b46:	2b1f      	cmp	r3, #31
 8002b48:	dd00      	ble.n	8002b4c <__aeabi_dsub+0x180>
 8002b4a:	e23c      	b.n	8002fc6 <__aeabi_dsub+0x5fa>
 8002b4c:	2720      	movs	r7, #32
 8002b4e:	1af9      	subs	r1, r7, r3
 8002b50:	468c      	mov	ip, r1
 8002b52:	4659      	mov	r1, fp
 8002b54:	4667      	mov	r7, ip
 8002b56:	40b9      	lsls	r1, r7
 8002b58:	000f      	movs	r7, r1
 8002b5a:	0011      	movs	r1, r2
 8002b5c:	40d9      	lsrs	r1, r3
 8002b5e:	430f      	orrs	r7, r1
 8002b60:	4661      	mov	r1, ip
 8002b62:	408a      	lsls	r2, r1
 8002b64:	1e51      	subs	r1, r2, #1
 8002b66:	418a      	sbcs	r2, r1
 8002b68:	4659      	mov	r1, fp
 8002b6a:	40d9      	lsrs	r1, r3
 8002b6c:	4317      	orrs	r7, r2
 8002b6e:	1864      	adds	r4, r4, r1
 8002b70:	183f      	adds	r7, r7, r0
 8002b72:	4287      	cmp	r7, r0
 8002b74:	4180      	sbcs	r0, r0
 8002b76:	4240      	negs	r0, r0
 8002b78:	1824      	adds	r4, r4, r0
 8002b7a:	0223      	lsls	r3, r4, #8
 8002b7c:	d400      	bmi.n	8002b80 <__aeabi_dsub+0x1b4>
 8002b7e:	e0c6      	b.n	8002d0e <__aeabi_dsub+0x342>
 8002b80:	4b6b      	ldr	r3, [pc, #428]	@ (8002d30 <__aeabi_dsub+0x364>)
 8002b82:	3501      	adds	r5, #1
 8002b84:	429d      	cmp	r5, r3
 8002b86:	d100      	bne.n	8002b8a <__aeabi_dsub+0x1be>
 8002b88:	e0b2      	b.n	8002cf0 <__aeabi_dsub+0x324>
 8002b8a:	2101      	movs	r1, #1
 8002b8c:	4b69      	ldr	r3, [pc, #420]	@ (8002d34 <__aeabi_dsub+0x368>)
 8002b8e:	087a      	lsrs	r2, r7, #1
 8002b90:	401c      	ands	r4, r3
 8002b92:	4039      	ands	r1, r7
 8002b94:	430a      	orrs	r2, r1
 8002b96:	07e7      	lsls	r7, r4, #31
 8002b98:	4317      	orrs	r7, r2
 8002b9a:	0864      	lsrs	r4, r4, #1
 8002b9c:	e79e      	b.n	8002adc <__aeabi_dsub+0x110>
 8002b9e:	4b66      	ldr	r3, [pc, #408]	@ (8002d38 <__aeabi_dsub+0x36c>)
 8002ba0:	4311      	orrs	r1, r2
 8002ba2:	468a      	mov	sl, r1
 8002ba4:	18eb      	adds	r3, r5, r3
 8002ba6:	2900      	cmp	r1, #0
 8002ba8:	d028      	beq.n	8002bfc <__aeabi_dsub+0x230>
 8002baa:	4566      	cmp	r6, ip
 8002bac:	d02c      	beq.n	8002c08 <__aeabi_dsub+0x23c>
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d05b      	beq.n	8002c6a <__aeabi_dsub+0x29e>
 8002bb2:	2d00      	cmp	r5, #0
 8002bb4:	d100      	bne.n	8002bb8 <__aeabi_dsub+0x1ec>
 8002bb6:	e12c      	b.n	8002e12 <__aeabi_dsub+0x446>
 8002bb8:	465b      	mov	r3, fp
 8002bba:	4666      	mov	r6, ip
 8002bbc:	075f      	lsls	r7, r3, #29
 8002bbe:	08d2      	lsrs	r2, r2, #3
 8002bc0:	4317      	orrs	r7, r2
 8002bc2:	08dd      	lsrs	r5, r3, #3
 8002bc4:	003b      	movs	r3, r7
 8002bc6:	432b      	orrs	r3, r5
 8002bc8:	d100      	bne.n	8002bcc <__aeabi_dsub+0x200>
 8002bca:	e0e2      	b.n	8002d92 <__aeabi_dsub+0x3c6>
 8002bcc:	2480      	movs	r4, #128	@ 0x80
 8002bce:	0324      	lsls	r4, r4, #12
 8002bd0:	432c      	orrs	r4, r5
 8002bd2:	0324      	lsls	r4, r4, #12
 8002bd4:	4d56      	ldr	r5, [pc, #344]	@ (8002d30 <__aeabi_dsub+0x364>)
 8002bd6:	0b24      	lsrs	r4, r4, #12
 8002bd8:	e08c      	b.n	8002cf4 <__aeabi_dsub+0x328>
 8002bda:	4659      	mov	r1, fp
 8002bdc:	4311      	orrs	r1, r2
 8002bde:	d100      	bne.n	8002be2 <__aeabi_dsub+0x216>
 8002be0:	e0d5      	b.n	8002d8e <__aeabi_dsub+0x3c2>
 8002be2:	1e59      	subs	r1, r3, #1
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d100      	bne.n	8002bea <__aeabi_dsub+0x21e>
 8002be8:	e1b9      	b.n	8002f5e <__aeabi_dsub+0x592>
 8002bea:	42bb      	cmp	r3, r7
 8002bec:	d100      	bne.n	8002bf0 <__aeabi_dsub+0x224>
 8002bee:	e1b1      	b.n	8002f54 <__aeabi_dsub+0x588>
 8002bf0:	2701      	movs	r7, #1
 8002bf2:	000b      	movs	r3, r1
 8002bf4:	2938      	cmp	r1, #56	@ 0x38
 8002bf6:	dd00      	ble.n	8002bfa <__aeabi_dsub+0x22e>
 8002bf8:	e740      	b.n	8002a7c <__aeabi_dsub+0xb0>
 8002bfa:	e72a      	b.n	8002a52 <__aeabi_dsub+0x86>
 8002bfc:	4661      	mov	r1, ip
 8002bfe:	2701      	movs	r7, #1
 8002c00:	4079      	eors	r1, r7
 8002c02:	468c      	mov	ip, r1
 8002c04:	4566      	cmp	r6, ip
 8002c06:	d1d2      	bne.n	8002bae <__aeabi_dsub+0x1e2>
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d100      	bne.n	8002c0e <__aeabi_dsub+0x242>
 8002c0c:	e0c5      	b.n	8002d9a <__aeabi_dsub+0x3ce>
 8002c0e:	2d00      	cmp	r5, #0
 8002c10:	d000      	beq.n	8002c14 <__aeabi_dsub+0x248>
 8002c12:	e155      	b.n	8002ec0 <__aeabi_dsub+0x4f4>
 8002c14:	464b      	mov	r3, r9
 8002c16:	0025      	movs	r5, r4
 8002c18:	4305      	orrs	r5, r0
 8002c1a:	d100      	bne.n	8002c1e <__aeabi_dsub+0x252>
 8002c1c:	e212      	b.n	8003044 <__aeabi_dsub+0x678>
 8002c1e:	1e59      	subs	r1, r3, #1
 8002c20:	468c      	mov	ip, r1
 8002c22:	2b01      	cmp	r3, #1
 8002c24:	d100      	bne.n	8002c28 <__aeabi_dsub+0x25c>
 8002c26:	e249      	b.n	80030bc <__aeabi_dsub+0x6f0>
 8002c28:	4d41      	ldr	r5, [pc, #260]	@ (8002d30 <__aeabi_dsub+0x364>)
 8002c2a:	42ab      	cmp	r3, r5
 8002c2c:	d100      	bne.n	8002c30 <__aeabi_dsub+0x264>
 8002c2e:	e28f      	b.n	8003150 <__aeabi_dsub+0x784>
 8002c30:	2701      	movs	r7, #1
 8002c32:	2938      	cmp	r1, #56	@ 0x38
 8002c34:	dc11      	bgt.n	8002c5a <__aeabi_dsub+0x28e>
 8002c36:	4663      	mov	r3, ip
 8002c38:	2b1f      	cmp	r3, #31
 8002c3a:	dd00      	ble.n	8002c3e <__aeabi_dsub+0x272>
 8002c3c:	e25b      	b.n	80030f6 <__aeabi_dsub+0x72a>
 8002c3e:	4661      	mov	r1, ip
 8002c40:	2320      	movs	r3, #32
 8002c42:	0027      	movs	r7, r4
 8002c44:	1a5b      	subs	r3, r3, r1
 8002c46:	0005      	movs	r5, r0
 8002c48:	4098      	lsls	r0, r3
 8002c4a:	409f      	lsls	r7, r3
 8002c4c:	40cd      	lsrs	r5, r1
 8002c4e:	1e43      	subs	r3, r0, #1
 8002c50:	4198      	sbcs	r0, r3
 8002c52:	40cc      	lsrs	r4, r1
 8002c54:	432f      	orrs	r7, r5
 8002c56:	4307      	orrs	r7, r0
 8002c58:	44a3      	add	fp, r4
 8002c5a:	18bf      	adds	r7, r7, r2
 8002c5c:	4297      	cmp	r7, r2
 8002c5e:	4192      	sbcs	r2, r2
 8002c60:	4252      	negs	r2, r2
 8002c62:	445a      	add	r2, fp
 8002c64:	0014      	movs	r4, r2
 8002c66:	464d      	mov	r5, r9
 8002c68:	e787      	b.n	8002b7a <__aeabi_dsub+0x1ae>
 8002c6a:	4f34      	ldr	r7, [pc, #208]	@ (8002d3c <__aeabi_dsub+0x370>)
 8002c6c:	1c6b      	adds	r3, r5, #1
 8002c6e:	423b      	tst	r3, r7
 8002c70:	d000      	beq.n	8002c74 <__aeabi_dsub+0x2a8>
 8002c72:	e0b6      	b.n	8002de2 <__aeabi_dsub+0x416>
 8002c74:	4659      	mov	r1, fp
 8002c76:	0023      	movs	r3, r4
 8002c78:	4311      	orrs	r1, r2
 8002c7a:	000f      	movs	r7, r1
 8002c7c:	4303      	orrs	r3, r0
 8002c7e:	2d00      	cmp	r5, #0
 8002c80:	d000      	beq.n	8002c84 <__aeabi_dsub+0x2b8>
 8002c82:	e126      	b.n	8002ed2 <__aeabi_dsub+0x506>
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d100      	bne.n	8002c8a <__aeabi_dsub+0x2be>
 8002c88:	e1c0      	b.n	800300c <__aeabi_dsub+0x640>
 8002c8a:	2900      	cmp	r1, #0
 8002c8c:	d100      	bne.n	8002c90 <__aeabi_dsub+0x2c4>
 8002c8e:	e0a1      	b.n	8002dd4 <__aeabi_dsub+0x408>
 8002c90:	1a83      	subs	r3, r0, r2
 8002c92:	4698      	mov	r8, r3
 8002c94:	465b      	mov	r3, fp
 8002c96:	4540      	cmp	r0, r8
 8002c98:	41ad      	sbcs	r5, r5
 8002c9a:	1ae3      	subs	r3, r4, r3
 8002c9c:	426d      	negs	r5, r5
 8002c9e:	1b5b      	subs	r3, r3, r5
 8002ca0:	2580      	movs	r5, #128	@ 0x80
 8002ca2:	042d      	lsls	r5, r5, #16
 8002ca4:	422b      	tst	r3, r5
 8002ca6:	d100      	bne.n	8002caa <__aeabi_dsub+0x2de>
 8002ca8:	e14b      	b.n	8002f42 <__aeabi_dsub+0x576>
 8002caa:	465b      	mov	r3, fp
 8002cac:	1a10      	subs	r0, r2, r0
 8002cae:	4282      	cmp	r2, r0
 8002cb0:	4192      	sbcs	r2, r2
 8002cb2:	1b1c      	subs	r4, r3, r4
 8002cb4:	0007      	movs	r7, r0
 8002cb6:	2601      	movs	r6, #1
 8002cb8:	4663      	mov	r3, ip
 8002cba:	4252      	negs	r2, r2
 8002cbc:	1aa4      	subs	r4, r4, r2
 8002cbe:	4327      	orrs	r7, r4
 8002cc0:	401e      	ands	r6, r3
 8002cc2:	2f00      	cmp	r7, #0
 8002cc4:	d100      	bne.n	8002cc8 <__aeabi_dsub+0x2fc>
 8002cc6:	e142      	b.n	8002f4e <__aeabi_dsub+0x582>
 8002cc8:	422c      	tst	r4, r5
 8002cca:	d100      	bne.n	8002cce <__aeabi_dsub+0x302>
 8002ccc:	e26d      	b.n	80031aa <__aeabi_dsub+0x7de>
 8002cce:	4b19      	ldr	r3, [pc, #100]	@ (8002d34 <__aeabi_dsub+0x368>)
 8002cd0:	2501      	movs	r5, #1
 8002cd2:	401c      	ands	r4, r3
 8002cd4:	e71b      	b.n	8002b0e <__aeabi_dsub+0x142>
 8002cd6:	42bd      	cmp	r5, r7
 8002cd8:	d100      	bne.n	8002cdc <__aeabi_dsub+0x310>
 8002cda:	e13b      	b.n	8002f54 <__aeabi_dsub+0x588>
 8002cdc:	2701      	movs	r7, #1
 8002cde:	2b38      	cmp	r3, #56	@ 0x38
 8002ce0:	dd00      	ble.n	8002ce4 <__aeabi_dsub+0x318>
 8002ce2:	e745      	b.n	8002b70 <__aeabi_dsub+0x1a4>
 8002ce4:	2780      	movs	r7, #128	@ 0x80
 8002ce6:	4659      	mov	r1, fp
 8002ce8:	043f      	lsls	r7, r7, #16
 8002cea:	4339      	orrs	r1, r7
 8002cec:	468b      	mov	fp, r1
 8002cee:	e72a      	b.n	8002b46 <__aeabi_dsub+0x17a>
 8002cf0:	2400      	movs	r4, #0
 8002cf2:	2700      	movs	r7, #0
 8002cf4:	052d      	lsls	r5, r5, #20
 8002cf6:	4325      	orrs	r5, r4
 8002cf8:	07f6      	lsls	r6, r6, #31
 8002cfa:	4335      	orrs	r5, r6
 8002cfc:	0038      	movs	r0, r7
 8002cfe:	0029      	movs	r1, r5
 8002d00:	b003      	add	sp, #12
 8002d02:	bcf0      	pop	{r4, r5, r6, r7}
 8002d04:	46bb      	mov	fp, r7
 8002d06:	46b2      	mov	sl, r6
 8002d08:	46a9      	mov	r9, r5
 8002d0a:	46a0      	mov	r8, r4
 8002d0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d0e:	077b      	lsls	r3, r7, #29
 8002d10:	d004      	beq.n	8002d1c <__aeabi_dsub+0x350>
 8002d12:	230f      	movs	r3, #15
 8002d14:	403b      	ands	r3, r7
 8002d16:	2b04      	cmp	r3, #4
 8002d18:	d000      	beq.n	8002d1c <__aeabi_dsub+0x350>
 8002d1a:	e6e7      	b.n	8002aec <__aeabi_dsub+0x120>
 8002d1c:	002b      	movs	r3, r5
 8002d1e:	08f8      	lsrs	r0, r7, #3
 8002d20:	4a03      	ldr	r2, [pc, #12]	@ (8002d30 <__aeabi_dsub+0x364>)
 8002d22:	0767      	lsls	r7, r4, #29
 8002d24:	4307      	orrs	r7, r0
 8002d26:	08e5      	lsrs	r5, r4, #3
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d100      	bne.n	8002d2e <__aeabi_dsub+0x362>
 8002d2c:	e74a      	b.n	8002bc4 <__aeabi_dsub+0x1f8>
 8002d2e:	e0a5      	b.n	8002e7c <__aeabi_dsub+0x4b0>
 8002d30:	000007ff 	.word	0x000007ff
 8002d34:	ff7fffff 	.word	0xff7fffff
 8002d38:	fffff801 	.word	0xfffff801
 8002d3c:	000007fe 	.word	0x000007fe
 8002d40:	0038      	movs	r0, r7
 8002d42:	f000 fb45 	bl	80033d0 <__clzsi2>
 8002d46:	0003      	movs	r3, r0
 8002d48:	3318      	adds	r3, #24
 8002d4a:	2b1f      	cmp	r3, #31
 8002d4c:	dc00      	bgt.n	8002d50 <__aeabi_dsub+0x384>
 8002d4e:	e6a7      	b.n	8002aa0 <__aeabi_dsub+0xd4>
 8002d50:	003a      	movs	r2, r7
 8002d52:	3808      	subs	r0, #8
 8002d54:	4082      	lsls	r2, r0
 8002d56:	429d      	cmp	r5, r3
 8002d58:	dd00      	ble.n	8002d5c <__aeabi_dsub+0x390>
 8002d5a:	e08a      	b.n	8002e72 <__aeabi_dsub+0x4a6>
 8002d5c:	1b5b      	subs	r3, r3, r5
 8002d5e:	1c58      	adds	r0, r3, #1
 8002d60:	281f      	cmp	r0, #31
 8002d62:	dc00      	bgt.n	8002d66 <__aeabi_dsub+0x39a>
 8002d64:	e1d8      	b.n	8003118 <__aeabi_dsub+0x74c>
 8002d66:	0017      	movs	r7, r2
 8002d68:	3b1f      	subs	r3, #31
 8002d6a:	40df      	lsrs	r7, r3
 8002d6c:	2820      	cmp	r0, #32
 8002d6e:	d005      	beq.n	8002d7c <__aeabi_dsub+0x3b0>
 8002d70:	2340      	movs	r3, #64	@ 0x40
 8002d72:	1a1b      	subs	r3, r3, r0
 8002d74:	409a      	lsls	r2, r3
 8002d76:	1e53      	subs	r3, r2, #1
 8002d78:	419a      	sbcs	r2, r3
 8002d7a:	4317      	orrs	r7, r2
 8002d7c:	2500      	movs	r5, #0
 8002d7e:	2f00      	cmp	r7, #0
 8002d80:	d100      	bne.n	8002d84 <__aeabi_dsub+0x3b8>
 8002d82:	e0e5      	b.n	8002f50 <__aeabi_dsub+0x584>
 8002d84:	077b      	lsls	r3, r7, #29
 8002d86:	d000      	beq.n	8002d8a <__aeabi_dsub+0x3be>
 8002d88:	e6ab      	b.n	8002ae2 <__aeabi_dsub+0x116>
 8002d8a:	002c      	movs	r4, r5
 8002d8c:	e7c6      	b.n	8002d1c <__aeabi_dsub+0x350>
 8002d8e:	08c0      	lsrs	r0, r0, #3
 8002d90:	e7c6      	b.n	8002d20 <__aeabi_dsub+0x354>
 8002d92:	2700      	movs	r7, #0
 8002d94:	2400      	movs	r4, #0
 8002d96:	4dd1      	ldr	r5, [pc, #836]	@ (80030dc <__aeabi_dsub+0x710>)
 8002d98:	e7ac      	b.n	8002cf4 <__aeabi_dsub+0x328>
 8002d9a:	4fd1      	ldr	r7, [pc, #836]	@ (80030e0 <__aeabi_dsub+0x714>)
 8002d9c:	1c6b      	adds	r3, r5, #1
 8002d9e:	423b      	tst	r3, r7
 8002da0:	d171      	bne.n	8002e86 <__aeabi_dsub+0x4ba>
 8002da2:	0023      	movs	r3, r4
 8002da4:	4303      	orrs	r3, r0
 8002da6:	2d00      	cmp	r5, #0
 8002da8:	d000      	beq.n	8002dac <__aeabi_dsub+0x3e0>
 8002daa:	e14e      	b.n	800304a <__aeabi_dsub+0x67e>
 8002dac:	4657      	mov	r7, sl
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d100      	bne.n	8002db4 <__aeabi_dsub+0x3e8>
 8002db2:	e1b5      	b.n	8003120 <__aeabi_dsub+0x754>
 8002db4:	2f00      	cmp	r7, #0
 8002db6:	d00d      	beq.n	8002dd4 <__aeabi_dsub+0x408>
 8002db8:	1883      	adds	r3, r0, r2
 8002dba:	4283      	cmp	r3, r0
 8002dbc:	4180      	sbcs	r0, r0
 8002dbe:	445c      	add	r4, fp
 8002dc0:	4240      	negs	r0, r0
 8002dc2:	1824      	adds	r4, r4, r0
 8002dc4:	0222      	lsls	r2, r4, #8
 8002dc6:	d500      	bpl.n	8002dca <__aeabi_dsub+0x3fe>
 8002dc8:	e1c8      	b.n	800315c <__aeabi_dsub+0x790>
 8002dca:	001f      	movs	r7, r3
 8002dcc:	4698      	mov	r8, r3
 8002dce:	4327      	orrs	r7, r4
 8002dd0:	d100      	bne.n	8002dd4 <__aeabi_dsub+0x408>
 8002dd2:	e0bc      	b.n	8002f4e <__aeabi_dsub+0x582>
 8002dd4:	4643      	mov	r3, r8
 8002dd6:	0767      	lsls	r7, r4, #29
 8002dd8:	08db      	lsrs	r3, r3, #3
 8002dda:	431f      	orrs	r7, r3
 8002ddc:	08e5      	lsrs	r5, r4, #3
 8002dde:	2300      	movs	r3, #0
 8002de0:	e04c      	b.n	8002e7c <__aeabi_dsub+0x4b0>
 8002de2:	1a83      	subs	r3, r0, r2
 8002de4:	4698      	mov	r8, r3
 8002de6:	465b      	mov	r3, fp
 8002de8:	4540      	cmp	r0, r8
 8002dea:	41bf      	sbcs	r7, r7
 8002dec:	1ae3      	subs	r3, r4, r3
 8002dee:	427f      	negs	r7, r7
 8002df0:	1bdb      	subs	r3, r3, r7
 8002df2:	021f      	lsls	r7, r3, #8
 8002df4:	d47c      	bmi.n	8002ef0 <__aeabi_dsub+0x524>
 8002df6:	4647      	mov	r7, r8
 8002df8:	431f      	orrs	r7, r3
 8002dfa:	d100      	bne.n	8002dfe <__aeabi_dsub+0x432>
 8002dfc:	e0a6      	b.n	8002f4c <__aeabi_dsub+0x580>
 8002dfe:	001c      	movs	r4, r3
 8002e00:	4647      	mov	r7, r8
 8002e02:	e645      	b.n	8002a90 <__aeabi_dsub+0xc4>
 8002e04:	4cb7      	ldr	r4, [pc, #732]	@ (80030e4 <__aeabi_dsub+0x718>)
 8002e06:	1aed      	subs	r5, r5, r3
 8002e08:	4014      	ands	r4, r2
 8002e0a:	077b      	lsls	r3, r7, #29
 8002e0c:	d000      	beq.n	8002e10 <__aeabi_dsub+0x444>
 8002e0e:	e780      	b.n	8002d12 <__aeabi_dsub+0x346>
 8002e10:	e784      	b.n	8002d1c <__aeabi_dsub+0x350>
 8002e12:	464b      	mov	r3, r9
 8002e14:	0025      	movs	r5, r4
 8002e16:	4305      	orrs	r5, r0
 8002e18:	d066      	beq.n	8002ee8 <__aeabi_dsub+0x51c>
 8002e1a:	1e5f      	subs	r7, r3, #1
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d100      	bne.n	8002e22 <__aeabi_dsub+0x456>
 8002e20:	e0fc      	b.n	800301c <__aeabi_dsub+0x650>
 8002e22:	4dae      	ldr	r5, [pc, #696]	@ (80030dc <__aeabi_dsub+0x710>)
 8002e24:	42ab      	cmp	r3, r5
 8002e26:	d100      	bne.n	8002e2a <__aeabi_dsub+0x45e>
 8002e28:	e15e      	b.n	80030e8 <__aeabi_dsub+0x71c>
 8002e2a:	4666      	mov	r6, ip
 8002e2c:	2f38      	cmp	r7, #56	@ 0x38
 8002e2e:	dc00      	bgt.n	8002e32 <__aeabi_dsub+0x466>
 8002e30:	e0b4      	b.n	8002f9c <__aeabi_dsub+0x5d0>
 8002e32:	2001      	movs	r0, #1
 8002e34:	1a17      	subs	r7, r2, r0
 8002e36:	42ba      	cmp	r2, r7
 8002e38:	4192      	sbcs	r2, r2
 8002e3a:	465b      	mov	r3, fp
 8002e3c:	4252      	negs	r2, r2
 8002e3e:	464d      	mov	r5, r9
 8002e40:	1a9c      	subs	r4, r3, r2
 8002e42:	e620      	b.n	8002a86 <__aeabi_dsub+0xba>
 8002e44:	0767      	lsls	r7, r4, #29
 8002e46:	08c0      	lsrs	r0, r0, #3
 8002e48:	4307      	orrs	r7, r0
 8002e4a:	08e5      	lsrs	r5, r4, #3
 8002e4c:	e6ba      	b.n	8002bc4 <__aeabi_dsub+0x1f8>
 8002e4e:	001f      	movs	r7, r3
 8002e50:	4659      	mov	r1, fp
 8002e52:	3f20      	subs	r7, #32
 8002e54:	40f9      	lsrs	r1, r7
 8002e56:	000f      	movs	r7, r1
 8002e58:	2b20      	cmp	r3, #32
 8002e5a:	d005      	beq.n	8002e68 <__aeabi_dsub+0x49c>
 8002e5c:	2140      	movs	r1, #64	@ 0x40
 8002e5e:	1acb      	subs	r3, r1, r3
 8002e60:	4659      	mov	r1, fp
 8002e62:	4099      	lsls	r1, r3
 8002e64:	430a      	orrs	r2, r1
 8002e66:	4692      	mov	sl, r2
 8002e68:	4653      	mov	r3, sl
 8002e6a:	1e5a      	subs	r2, r3, #1
 8002e6c:	4193      	sbcs	r3, r2
 8002e6e:	431f      	orrs	r7, r3
 8002e70:	e604      	b.n	8002a7c <__aeabi_dsub+0xb0>
 8002e72:	1aeb      	subs	r3, r5, r3
 8002e74:	4d9b      	ldr	r5, [pc, #620]	@ (80030e4 <__aeabi_dsub+0x718>)
 8002e76:	4015      	ands	r5, r2
 8002e78:	076f      	lsls	r7, r5, #29
 8002e7a:	08ed      	lsrs	r5, r5, #3
 8002e7c:	032c      	lsls	r4, r5, #12
 8002e7e:	055d      	lsls	r5, r3, #21
 8002e80:	0b24      	lsrs	r4, r4, #12
 8002e82:	0d6d      	lsrs	r5, r5, #21
 8002e84:	e736      	b.n	8002cf4 <__aeabi_dsub+0x328>
 8002e86:	4d95      	ldr	r5, [pc, #596]	@ (80030dc <__aeabi_dsub+0x710>)
 8002e88:	42ab      	cmp	r3, r5
 8002e8a:	d100      	bne.n	8002e8e <__aeabi_dsub+0x4c2>
 8002e8c:	e0d6      	b.n	800303c <__aeabi_dsub+0x670>
 8002e8e:	1882      	adds	r2, r0, r2
 8002e90:	0021      	movs	r1, r4
 8002e92:	4282      	cmp	r2, r0
 8002e94:	4180      	sbcs	r0, r0
 8002e96:	4459      	add	r1, fp
 8002e98:	4240      	negs	r0, r0
 8002e9a:	1808      	adds	r0, r1, r0
 8002e9c:	07c7      	lsls	r7, r0, #31
 8002e9e:	0852      	lsrs	r2, r2, #1
 8002ea0:	4317      	orrs	r7, r2
 8002ea2:	0844      	lsrs	r4, r0, #1
 8002ea4:	0752      	lsls	r2, r2, #29
 8002ea6:	d400      	bmi.n	8002eaa <__aeabi_dsub+0x4de>
 8002ea8:	e185      	b.n	80031b6 <__aeabi_dsub+0x7ea>
 8002eaa:	220f      	movs	r2, #15
 8002eac:	001d      	movs	r5, r3
 8002eae:	403a      	ands	r2, r7
 8002eb0:	2a04      	cmp	r2, #4
 8002eb2:	d000      	beq.n	8002eb6 <__aeabi_dsub+0x4ea>
 8002eb4:	e61a      	b.n	8002aec <__aeabi_dsub+0x120>
 8002eb6:	08ff      	lsrs	r7, r7, #3
 8002eb8:	0764      	lsls	r4, r4, #29
 8002eba:	4327      	orrs	r7, r4
 8002ebc:	0905      	lsrs	r5, r0, #4
 8002ebe:	e7dd      	b.n	8002e7c <__aeabi_dsub+0x4b0>
 8002ec0:	465b      	mov	r3, fp
 8002ec2:	08d2      	lsrs	r2, r2, #3
 8002ec4:	075f      	lsls	r7, r3, #29
 8002ec6:	4317      	orrs	r7, r2
 8002ec8:	08dd      	lsrs	r5, r3, #3
 8002eca:	e67b      	b.n	8002bc4 <__aeabi_dsub+0x1f8>
 8002ecc:	2700      	movs	r7, #0
 8002ece:	2400      	movs	r4, #0
 8002ed0:	e710      	b.n	8002cf4 <__aeabi_dsub+0x328>
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d000      	beq.n	8002ed8 <__aeabi_dsub+0x50c>
 8002ed6:	e0d6      	b.n	8003086 <__aeabi_dsub+0x6ba>
 8002ed8:	2900      	cmp	r1, #0
 8002eda:	d000      	beq.n	8002ede <__aeabi_dsub+0x512>
 8002edc:	e12f      	b.n	800313e <__aeabi_dsub+0x772>
 8002ede:	2480      	movs	r4, #128	@ 0x80
 8002ee0:	2600      	movs	r6, #0
 8002ee2:	4d7e      	ldr	r5, [pc, #504]	@ (80030dc <__aeabi_dsub+0x710>)
 8002ee4:	0324      	lsls	r4, r4, #12
 8002ee6:	e705      	b.n	8002cf4 <__aeabi_dsub+0x328>
 8002ee8:	4666      	mov	r6, ip
 8002eea:	465c      	mov	r4, fp
 8002eec:	08d0      	lsrs	r0, r2, #3
 8002eee:	e717      	b.n	8002d20 <__aeabi_dsub+0x354>
 8002ef0:	465b      	mov	r3, fp
 8002ef2:	1a17      	subs	r7, r2, r0
 8002ef4:	42ba      	cmp	r2, r7
 8002ef6:	4192      	sbcs	r2, r2
 8002ef8:	1b1c      	subs	r4, r3, r4
 8002efa:	2601      	movs	r6, #1
 8002efc:	4663      	mov	r3, ip
 8002efe:	4252      	negs	r2, r2
 8002f00:	1aa4      	subs	r4, r4, r2
 8002f02:	401e      	ands	r6, r3
 8002f04:	e5c4      	b.n	8002a90 <__aeabi_dsub+0xc4>
 8002f06:	1883      	adds	r3, r0, r2
 8002f08:	4283      	cmp	r3, r0
 8002f0a:	4180      	sbcs	r0, r0
 8002f0c:	445c      	add	r4, fp
 8002f0e:	4240      	negs	r0, r0
 8002f10:	1825      	adds	r5, r4, r0
 8002f12:	022a      	lsls	r2, r5, #8
 8002f14:	d400      	bmi.n	8002f18 <__aeabi_dsub+0x54c>
 8002f16:	e0da      	b.n	80030ce <__aeabi_dsub+0x702>
 8002f18:	4a72      	ldr	r2, [pc, #456]	@ (80030e4 <__aeabi_dsub+0x718>)
 8002f1a:	085b      	lsrs	r3, r3, #1
 8002f1c:	4015      	ands	r5, r2
 8002f1e:	07ea      	lsls	r2, r5, #31
 8002f20:	431a      	orrs	r2, r3
 8002f22:	0869      	lsrs	r1, r5, #1
 8002f24:	075b      	lsls	r3, r3, #29
 8002f26:	d400      	bmi.n	8002f2a <__aeabi_dsub+0x55e>
 8002f28:	e14a      	b.n	80031c0 <__aeabi_dsub+0x7f4>
 8002f2a:	230f      	movs	r3, #15
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	2b04      	cmp	r3, #4
 8002f30:	d100      	bne.n	8002f34 <__aeabi_dsub+0x568>
 8002f32:	e0fc      	b.n	800312e <__aeabi_dsub+0x762>
 8002f34:	1d17      	adds	r7, r2, #4
 8002f36:	4297      	cmp	r7, r2
 8002f38:	41a4      	sbcs	r4, r4
 8002f3a:	4264      	negs	r4, r4
 8002f3c:	2502      	movs	r5, #2
 8002f3e:	1864      	adds	r4, r4, r1
 8002f40:	e6ec      	b.n	8002d1c <__aeabi_dsub+0x350>
 8002f42:	4647      	mov	r7, r8
 8002f44:	001c      	movs	r4, r3
 8002f46:	431f      	orrs	r7, r3
 8002f48:	d000      	beq.n	8002f4c <__aeabi_dsub+0x580>
 8002f4a:	e743      	b.n	8002dd4 <__aeabi_dsub+0x408>
 8002f4c:	2600      	movs	r6, #0
 8002f4e:	2500      	movs	r5, #0
 8002f50:	2400      	movs	r4, #0
 8002f52:	e6cf      	b.n	8002cf4 <__aeabi_dsub+0x328>
 8002f54:	08c0      	lsrs	r0, r0, #3
 8002f56:	0767      	lsls	r7, r4, #29
 8002f58:	4307      	orrs	r7, r0
 8002f5a:	08e5      	lsrs	r5, r4, #3
 8002f5c:	e632      	b.n	8002bc4 <__aeabi_dsub+0x1f8>
 8002f5e:	1a87      	subs	r7, r0, r2
 8002f60:	465b      	mov	r3, fp
 8002f62:	42b8      	cmp	r0, r7
 8002f64:	4180      	sbcs	r0, r0
 8002f66:	1ae4      	subs	r4, r4, r3
 8002f68:	4240      	negs	r0, r0
 8002f6a:	1a24      	subs	r4, r4, r0
 8002f6c:	0223      	lsls	r3, r4, #8
 8002f6e:	d428      	bmi.n	8002fc2 <__aeabi_dsub+0x5f6>
 8002f70:	0763      	lsls	r3, r4, #29
 8002f72:	08ff      	lsrs	r7, r7, #3
 8002f74:	431f      	orrs	r7, r3
 8002f76:	08e5      	lsrs	r5, r4, #3
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e77f      	b.n	8002e7c <__aeabi_dsub+0x4b0>
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d100      	bne.n	8002f82 <__aeabi_dsub+0x5b6>
 8002f80:	e673      	b.n	8002c6a <__aeabi_dsub+0x29e>
 8002f82:	464b      	mov	r3, r9
 8002f84:	1b5f      	subs	r7, r3, r5
 8002f86:	003b      	movs	r3, r7
 8002f88:	2d00      	cmp	r5, #0
 8002f8a:	d100      	bne.n	8002f8e <__aeabi_dsub+0x5c2>
 8002f8c:	e742      	b.n	8002e14 <__aeabi_dsub+0x448>
 8002f8e:	2f38      	cmp	r7, #56	@ 0x38
 8002f90:	dd00      	ble.n	8002f94 <__aeabi_dsub+0x5c8>
 8002f92:	e0ec      	b.n	800316e <__aeabi_dsub+0x7a2>
 8002f94:	2380      	movs	r3, #128	@ 0x80
 8002f96:	000e      	movs	r6, r1
 8002f98:	041b      	lsls	r3, r3, #16
 8002f9a:	431c      	orrs	r4, r3
 8002f9c:	2f1f      	cmp	r7, #31
 8002f9e:	dc25      	bgt.n	8002fec <__aeabi_dsub+0x620>
 8002fa0:	2520      	movs	r5, #32
 8002fa2:	0023      	movs	r3, r4
 8002fa4:	1bed      	subs	r5, r5, r7
 8002fa6:	0001      	movs	r1, r0
 8002fa8:	40a8      	lsls	r0, r5
 8002faa:	40ab      	lsls	r3, r5
 8002fac:	40f9      	lsrs	r1, r7
 8002fae:	1e45      	subs	r5, r0, #1
 8002fb0:	41a8      	sbcs	r0, r5
 8002fb2:	430b      	orrs	r3, r1
 8002fb4:	40fc      	lsrs	r4, r7
 8002fb6:	4318      	orrs	r0, r3
 8002fb8:	465b      	mov	r3, fp
 8002fba:	1b1b      	subs	r3, r3, r4
 8002fbc:	469b      	mov	fp, r3
 8002fbe:	e739      	b.n	8002e34 <__aeabi_dsub+0x468>
 8002fc0:	4666      	mov	r6, ip
 8002fc2:	2501      	movs	r5, #1
 8002fc4:	e562      	b.n	8002a8c <__aeabi_dsub+0xc0>
 8002fc6:	001f      	movs	r7, r3
 8002fc8:	4659      	mov	r1, fp
 8002fca:	3f20      	subs	r7, #32
 8002fcc:	40f9      	lsrs	r1, r7
 8002fce:	468c      	mov	ip, r1
 8002fd0:	2b20      	cmp	r3, #32
 8002fd2:	d005      	beq.n	8002fe0 <__aeabi_dsub+0x614>
 8002fd4:	2740      	movs	r7, #64	@ 0x40
 8002fd6:	4659      	mov	r1, fp
 8002fd8:	1afb      	subs	r3, r7, r3
 8002fda:	4099      	lsls	r1, r3
 8002fdc:	430a      	orrs	r2, r1
 8002fde:	4692      	mov	sl, r2
 8002fe0:	4657      	mov	r7, sl
 8002fe2:	1e7b      	subs	r3, r7, #1
 8002fe4:	419f      	sbcs	r7, r3
 8002fe6:	4663      	mov	r3, ip
 8002fe8:	431f      	orrs	r7, r3
 8002fea:	e5c1      	b.n	8002b70 <__aeabi_dsub+0x1a4>
 8002fec:	003b      	movs	r3, r7
 8002fee:	0025      	movs	r5, r4
 8002ff0:	3b20      	subs	r3, #32
 8002ff2:	40dd      	lsrs	r5, r3
 8002ff4:	2f20      	cmp	r7, #32
 8002ff6:	d004      	beq.n	8003002 <__aeabi_dsub+0x636>
 8002ff8:	2340      	movs	r3, #64	@ 0x40
 8002ffa:	1bdb      	subs	r3, r3, r7
 8002ffc:	409c      	lsls	r4, r3
 8002ffe:	4320      	orrs	r0, r4
 8003000:	4680      	mov	r8, r0
 8003002:	4640      	mov	r0, r8
 8003004:	1e43      	subs	r3, r0, #1
 8003006:	4198      	sbcs	r0, r3
 8003008:	4328      	orrs	r0, r5
 800300a:	e713      	b.n	8002e34 <__aeabi_dsub+0x468>
 800300c:	2900      	cmp	r1, #0
 800300e:	d09d      	beq.n	8002f4c <__aeabi_dsub+0x580>
 8003010:	2601      	movs	r6, #1
 8003012:	4663      	mov	r3, ip
 8003014:	465c      	mov	r4, fp
 8003016:	4690      	mov	r8, r2
 8003018:	401e      	ands	r6, r3
 800301a:	e6db      	b.n	8002dd4 <__aeabi_dsub+0x408>
 800301c:	1a17      	subs	r7, r2, r0
 800301e:	465b      	mov	r3, fp
 8003020:	42ba      	cmp	r2, r7
 8003022:	4192      	sbcs	r2, r2
 8003024:	1b1c      	subs	r4, r3, r4
 8003026:	4252      	negs	r2, r2
 8003028:	1aa4      	subs	r4, r4, r2
 800302a:	0223      	lsls	r3, r4, #8
 800302c:	d4c8      	bmi.n	8002fc0 <__aeabi_dsub+0x5f4>
 800302e:	0763      	lsls	r3, r4, #29
 8003030:	08ff      	lsrs	r7, r7, #3
 8003032:	431f      	orrs	r7, r3
 8003034:	4666      	mov	r6, ip
 8003036:	2301      	movs	r3, #1
 8003038:	08e5      	lsrs	r5, r4, #3
 800303a:	e71f      	b.n	8002e7c <__aeabi_dsub+0x4b0>
 800303c:	001d      	movs	r5, r3
 800303e:	2400      	movs	r4, #0
 8003040:	2700      	movs	r7, #0
 8003042:	e657      	b.n	8002cf4 <__aeabi_dsub+0x328>
 8003044:	465c      	mov	r4, fp
 8003046:	08d0      	lsrs	r0, r2, #3
 8003048:	e66a      	b.n	8002d20 <__aeabi_dsub+0x354>
 800304a:	2b00      	cmp	r3, #0
 800304c:	d100      	bne.n	8003050 <__aeabi_dsub+0x684>
 800304e:	e737      	b.n	8002ec0 <__aeabi_dsub+0x4f4>
 8003050:	4653      	mov	r3, sl
 8003052:	08c0      	lsrs	r0, r0, #3
 8003054:	0767      	lsls	r7, r4, #29
 8003056:	4307      	orrs	r7, r0
 8003058:	08e5      	lsrs	r5, r4, #3
 800305a:	2b00      	cmp	r3, #0
 800305c:	d100      	bne.n	8003060 <__aeabi_dsub+0x694>
 800305e:	e5b1      	b.n	8002bc4 <__aeabi_dsub+0x1f8>
 8003060:	2380      	movs	r3, #128	@ 0x80
 8003062:	031b      	lsls	r3, r3, #12
 8003064:	421d      	tst	r5, r3
 8003066:	d008      	beq.n	800307a <__aeabi_dsub+0x6ae>
 8003068:	4659      	mov	r1, fp
 800306a:	08c8      	lsrs	r0, r1, #3
 800306c:	4218      	tst	r0, r3
 800306e:	d104      	bne.n	800307a <__aeabi_dsub+0x6ae>
 8003070:	08d2      	lsrs	r2, r2, #3
 8003072:	0749      	lsls	r1, r1, #29
 8003074:	430a      	orrs	r2, r1
 8003076:	0017      	movs	r7, r2
 8003078:	0005      	movs	r5, r0
 800307a:	0f7b      	lsrs	r3, r7, #29
 800307c:	00ff      	lsls	r7, r7, #3
 800307e:	08ff      	lsrs	r7, r7, #3
 8003080:	075b      	lsls	r3, r3, #29
 8003082:	431f      	orrs	r7, r3
 8003084:	e59e      	b.n	8002bc4 <__aeabi_dsub+0x1f8>
 8003086:	08c0      	lsrs	r0, r0, #3
 8003088:	0763      	lsls	r3, r4, #29
 800308a:	4318      	orrs	r0, r3
 800308c:	08e5      	lsrs	r5, r4, #3
 800308e:	2900      	cmp	r1, #0
 8003090:	d053      	beq.n	800313a <__aeabi_dsub+0x76e>
 8003092:	2380      	movs	r3, #128	@ 0x80
 8003094:	031b      	lsls	r3, r3, #12
 8003096:	421d      	tst	r5, r3
 8003098:	d00a      	beq.n	80030b0 <__aeabi_dsub+0x6e4>
 800309a:	4659      	mov	r1, fp
 800309c:	08cc      	lsrs	r4, r1, #3
 800309e:	421c      	tst	r4, r3
 80030a0:	d106      	bne.n	80030b0 <__aeabi_dsub+0x6e4>
 80030a2:	2601      	movs	r6, #1
 80030a4:	4663      	mov	r3, ip
 80030a6:	0025      	movs	r5, r4
 80030a8:	08d0      	lsrs	r0, r2, #3
 80030aa:	0749      	lsls	r1, r1, #29
 80030ac:	4308      	orrs	r0, r1
 80030ae:	401e      	ands	r6, r3
 80030b0:	0f47      	lsrs	r7, r0, #29
 80030b2:	00c0      	lsls	r0, r0, #3
 80030b4:	08c0      	lsrs	r0, r0, #3
 80030b6:	077f      	lsls	r7, r7, #29
 80030b8:	4307      	orrs	r7, r0
 80030ba:	e583      	b.n	8002bc4 <__aeabi_dsub+0x1f8>
 80030bc:	1883      	adds	r3, r0, r2
 80030be:	4293      	cmp	r3, r2
 80030c0:	4192      	sbcs	r2, r2
 80030c2:	445c      	add	r4, fp
 80030c4:	4252      	negs	r2, r2
 80030c6:	18a5      	adds	r5, r4, r2
 80030c8:	022a      	lsls	r2, r5, #8
 80030ca:	d500      	bpl.n	80030ce <__aeabi_dsub+0x702>
 80030cc:	e724      	b.n	8002f18 <__aeabi_dsub+0x54c>
 80030ce:	076f      	lsls	r7, r5, #29
 80030d0:	08db      	lsrs	r3, r3, #3
 80030d2:	431f      	orrs	r7, r3
 80030d4:	08ed      	lsrs	r5, r5, #3
 80030d6:	2301      	movs	r3, #1
 80030d8:	e6d0      	b.n	8002e7c <__aeabi_dsub+0x4b0>
 80030da:	46c0      	nop			@ (mov r8, r8)
 80030dc:	000007ff 	.word	0x000007ff
 80030e0:	000007fe 	.word	0x000007fe
 80030e4:	ff7fffff 	.word	0xff7fffff
 80030e8:	465b      	mov	r3, fp
 80030ea:	08d2      	lsrs	r2, r2, #3
 80030ec:	075f      	lsls	r7, r3, #29
 80030ee:	4666      	mov	r6, ip
 80030f0:	4317      	orrs	r7, r2
 80030f2:	08dd      	lsrs	r5, r3, #3
 80030f4:	e566      	b.n	8002bc4 <__aeabi_dsub+0x1f8>
 80030f6:	0025      	movs	r5, r4
 80030f8:	3b20      	subs	r3, #32
 80030fa:	40dd      	lsrs	r5, r3
 80030fc:	4663      	mov	r3, ip
 80030fe:	2b20      	cmp	r3, #32
 8003100:	d005      	beq.n	800310e <__aeabi_dsub+0x742>
 8003102:	2340      	movs	r3, #64	@ 0x40
 8003104:	4661      	mov	r1, ip
 8003106:	1a5b      	subs	r3, r3, r1
 8003108:	409c      	lsls	r4, r3
 800310a:	4320      	orrs	r0, r4
 800310c:	4680      	mov	r8, r0
 800310e:	4647      	mov	r7, r8
 8003110:	1e7b      	subs	r3, r7, #1
 8003112:	419f      	sbcs	r7, r3
 8003114:	432f      	orrs	r7, r5
 8003116:	e5a0      	b.n	8002c5a <__aeabi_dsub+0x28e>
 8003118:	2120      	movs	r1, #32
 800311a:	2700      	movs	r7, #0
 800311c:	1a09      	subs	r1, r1, r0
 800311e:	e4d2      	b.n	8002ac6 <__aeabi_dsub+0xfa>
 8003120:	2f00      	cmp	r7, #0
 8003122:	d100      	bne.n	8003126 <__aeabi_dsub+0x75a>
 8003124:	e713      	b.n	8002f4e <__aeabi_dsub+0x582>
 8003126:	465c      	mov	r4, fp
 8003128:	0017      	movs	r7, r2
 800312a:	2500      	movs	r5, #0
 800312c:	e5f6      	b.n	8002d1c <__aeabi_dsub+0x350>
 800312e:	08d7      	lsrs	r7, r2, #3
 8003130:	0749      	lsls	r1, r1, #29
 8003132:	2302      	movs	r3, #2
 8003134:	430f      	orrs	r7, r1
 8003136:	092d      	lsrs	r5, r5, #4
 8003138:	e6a0      	b.n	8002e7c <__aeabi_dsub+0x4b0>
 800313a:	0007      	movs	r7, r0
 800313c:	e542      	b.n	8002bc4 <__aeabi_dsub+0x1f8>
 800313e:	465b      	mov	r3, fp
 8003140:	2601      	movs	r6, #1
 8003142:	075f      	lsls	r7, r3, #29
 8003144:	08dd      	lsrs	r5, r3, #3
 8003146:	4663      	mov	r3, ip
 8003148:	08d2      	lsrs	r2, r2, #3
 800314a:	4317      	orrs	r7, r2
 800314c:	401e      	ands	r6, r3
 800314e:	e539      	b.n	8002bc4 <__aeabi_dsub+0x1f8>
 8003150:	465b      	mov	r3, fp
 8003152:	08d2      	lsrs	r2, r2, #3
 8003154:	075f      	lsls	r7, r3, #29
 8003156:	4317      	orrs	r7, r2
 8003158:	08dd      	lsrs	r5, r3, #3
 800315a:	e533      	b.n	8002bc4 <__aeabi_dsub+0x1f8>
 800315c:	4a1e      	ldr	r2, [pc, #120]	@ (80031d8 <__aeabi_dsub+0x80c>)
 800315e:	08db      	lsrs	r3, r3, #3
 8003160:	4022      	ands	r2, r4
 8003162:	0757      	lsls	r7, r2, #29
 8003164:	0252      	lsls	r2, r2, #9
 8003166:	2501      	movs	r5, #1
 8003168:	431f      	orrs	r7, r3
 800316a:	0b14      	lsrs	r4, r2, #12
 800316c:	e5c2      	b.n	8002cf4 <__aeabi_dsub+0x328>
 800316e:	000e      	movs	r6, r1
 8003170:	2001      	movs	r0, #1
 8003172:	e65f      	b.n	8002e34 <__aeabi_dsub+0x468>
 8003174:	2b00      	cmp	r3, #0
 8003176:	d00d      	beq.n	8003194 <__aeabi_dsub+0x7c8>
 8003178:	464b      	mov	r3, r9
 800317a:	1b5b      	subs	r3, r3, r5
 800317c:	469c      	mov	ip, r3
 800317e:	2d00      	cmp	r5, #0
 8003180:	d100      	bne.n	8003184 <__aeabi_dsub+0x7b8>
 8003182:	e548      	b.n	8002c16 <__aeabi_dsub+0x24a>
 8003184:	2701      	movs	r7, #1
 8003186:	2b38      	cmp	r3, #56	@ 0x38
 8003188:	dd00      	ble.n	800318c <__aeabi_dsub+0x7c0>
 800318a:	e566      	b.n	8002c5a <__aeabi_dsub+0x28e>
 800318c:	2380      	movs	r3, #128	@ 0x80
 800318e:	041b      	lsls	r3, r3, #16
 8003190:	431c      	orrs	r4, r3
 8003192:	e550      	b.n	8002c36 <__aeabi_dsub+0x26a>
 8003194:	1c6b      	adds	r3, r5, #1
 8003196:	4d11      	ldr	r5, [pc, #68]	@ (80031dc <__aeabi_dsub+0x810>)
 8003198:	422b      	tst	r3, r5
 800319a:	d000      	beq.n	800319e <__aeabi_dsub+0x7d2>
 800319c:	e673      	b.n	8002e86 <__aeabi_dsub+0x4ba>
 800319e:	4659      	mov	r1, fp
 80031a0:	0023      	movs	r3, r4
 80031a2:	4311      	orrs	r1, r2
 80031a4:	468a      	mov	sl, r1
 80031a6:	4303      	orrs	r3, r0
 80031a8:	e600      	b.n	8002dac <__aeabi_dsub+0x3e0>
 80031aa:	0767      	lsls	r7, r4, #29
 80031ac:	08c0      	lsrs	r0, r0, #3
 80031ae:	2300      	movs	r3, #0
 80031b0:	4307      	orrs	r7, r0
 80031b2:	08e5      	lsrs	r5, r4, #3
 80031b4:	e662      	b.n	8002e7c <__aeabi_dsub+0x4b0>
 80031b6:	0764      	lsls	r4, r4, #29
 80031b8:	08ff      	lsrs	r7, r7, #3
 80031ba:	4327      	orrs	r7, r4
 80031bc:	0905      	lsrs	r5, r0, #4
 80031be:	e65d      	b.n	8002e7c <__aeabi_dsub+0x4b0>
 80031c0:	08d2      	lsrs	r2, r2, #3
 80031c2:	0749      	lsls	r1, r1, #29
 80031c4:	4311      	orrs	r1, r2
 80031c6:	000f      	movs	r7, r1
 80031c8:	2302      	movs	r3, #2
 80031ca:	092d      	lsrs	r5, r5, #4
 80031cc:	e656      	b.n	8002e7c <__aeabi_dsub+0x4b0>
 80031ce:	0007      	movs	r7, r0
 80031d0:	e5a4      	b.n	8002d1c <__aeabi_dsub+0x350>
 80031d2:	0038      	movs	r0, r7
 80031d4:	e48f      	b.n	8002af6 <__aeabi_dsub+0x12a>
 80031d6:	46c0      	nop			@ (mov r8, r8)
 80031d8:	ff7fffff 	.word	0xff7fffff
 80031dc:	000007fe 	.word	0x000007fe

080031e0 <__aeabi_dcmpun>:
 80031e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80031e2:	46c6      	mov	lr, r8
 80031e4:	031e      	lsls	r6, r3, #12
 80031e6:	0b36      	lsrs	r6, r6, #12
 80031e8:	46b0      	mov	r8, r6
 80031ea:	4e0d      	ldr	r6, [pc, #52]	@ (8003220 <__aeabi_dcmpun+0x40>)
 80031ec:	030c      	lsls	r4, r1, #12
 80031ee:	004d      	lsls	r5, r1, #1
 80031f0:	005f      	lsls	r7, r3, #1
 80031f2:	b500      	push	{lr}
 80031f4:	0b24      	lsrs	r4, r4, #12
 80031f6:	0d6d      	lsrs	r5, r5, #21
 80031f8:	0d7f      	lsrs	r7, r7, #21
 80031fa:	42b5      	cmp	r5, r6
 80031fc:	d00b      	beq.n	8003216 <__aeabi_dcmpun+0x36>
 80031fe:	4908      	ldr	r1, [pc, #32]	@ (8003220 <__aeabi_dcmpun+0x40>)
 8003200:	2000      	movs	r0, #0
 8003202:	428f      	cmp	r7, r1
 8003204:	d104      	bne.n	8003210 <__aeabi_dcmpun+0x30>
 8003206:	4646      	mov	r6, r8
 8003208:	4316      	orrs	r6, r2
 800320a:	0030      	movs	r0, r6
 800320c:	1e43      	subs	r3, r0, #1
 800320e:	4198      	sbcs	r0, r3
 8003210:	bc80      	pop	{r7}
 8003212:	46b8      	mov	r8, r7
 8003214:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003216:	4304      	orrs	r4, r0
 8003218:	2001      	movs	r0, #1
 800321a:	2c00      	cmp	r4, #0
 800321c:	d1f8      	bne.n	8003210 <__aeabi_dcmpun+0x30>
 800321e:	e7ee      	b.n	80031fe <__aeabi_dcmpun+0x1e>
 8003220:	000007ff 	.word	0x000007ff

08003224 <__aeabi_d2iz>:
 8003224:	000b      	movs	r3, r1
 8003226:	0002      	movs	r2, r0
 8003228:	b570      	push	{r4, r5, r6, lr}
 800322a:	4d16      	ldr	r5, [pc, #88]	@ (8003284 <__aeabi_d2iz+0x60>)
 800322c:	030c      	lsls	r4, r1, #12
 800322e:	b082      	sub	sp, #8
 8003230:	0049      	lsls	r1, r1, #1
 8003232:	2000      	movs	r0, #0
 8003234:	9200      	str	r2, [sp, #0]
 8003236:	9301      	str	r3, [sp, #4]
 8003238:	0b24      	lsrs	r4, r4, #12
 800323a:	0d49      	lsrs	r1, r1, #21
 800323c:	0fde      	lsrs	r6, r3, #31
 800323e:	42a9      	cmp	r1, r5
 8003240:	dd04      	ble.n	800324c <__aeabi_d2iz+0x28>
 8003242:	4811      	ldr	r0, [pc, #68]	@ (8003288 <__aeabi_d2iz+0x64>)
 8003244:	4281      	cmp	r1, r0
 8003246:	dd03      	ble.n	8003250 <__aeabi_d2iz+0x2c>
 8003248:	4b10      	ldr	r3, [pc, #64]	@ (800328c <__aeabi_d2iz+0x68>)
 800324a:	18f0      	adds	r0, r6, r3
 800324c:	b002      	add	sp, #8
 800324e:	bd70      	pop	{r4, r5, r6, pc}
 8003250:	2080      	movs	r0, #128	@ 0x80
 8003252:	0340      	lsls	r0, r0, #13
 8003254:	4320      	orrs	r0, r4
 8003256:	4c0e      	ldr	r4, [pc, #56]	@ (8003290 <__aeabi_d2iz+0x6c>)
 8003258:	1a64      	subs	r4, r4, r1
 800325a:	2c1f      	cmp	r4, #31
 800325c:	dd08      	ble.n	8003270 <__aeabi_d2iz+0x4c>
 800325e:	4b0d      	ldr	r3, [pc, #52]	@ (8003294 <__aeabi_d2iz+0x70>)
 8003260:	1a5b      	subs	r3, r3, r1
 8003262:	40d8      	lsrs	r0, r3
 8003264:	0003      	movs	r3, r0
 8003266:	4258      	negs	r0, r3
 8003268:	2e00      	cmp	r6, #0
 800326a:	d1ef      	bne.n	800324c <__aeabi_d2iz+0x28>
 800326c:	0018      	movs	r0, r3
 800326e:	e7ed      	b.n	800324c <__aeabi_d2iz+0x28>
 8003270:	4b09      	ldr	r3, [pc, #36]	@ (8003298 <__aeabi_d2iz+0x74>)
 8003272:	9a00      	ldr	r2, [sp, #0]
 8003274:	469c      	mov	ip, r3
 8003276:	0003      	movs	r3, r0
 8003278:	4461      	add	r1, ip
 800327a:	408b      	lsls	r3, r1
 800327c:	40e2      	lsrs	r2, r4
 800327e:	4313      	orrs	r3, r2
 8003280:	e7f1      	b.n	8003266 <__aeabi_d2iz+0x42>
 8003282:	46c0      	nop			@ (mov r8, r8)
 8003284:	000003fe 	.word	0x000003fe
 8003288:	0000041d 	.word	0x0000041d
 800328c:	7fffffff 	.word	0x7fffffff
 8003290:	00000433 	.word	0x00000433
 8003294:	00000413 	.word	0x00000413
 8003298:	fffffbed 	.word	0xfffffbed

0800329c <__aeabi_i2d>:
 800329c:	b570      	push	{r4, r5, r6, lr}
 800329e:	2800      	cmp	r0, #0
 80032a0:	d016      	beq.n	80032d0 <__aeabi_i2d+0x34>
 80032a2:	17c3      	asrs	r3, r0, #31
 80032a4:	18c5      	adds	r5, r0, r3
 80032a6:	405d      	eors	r5, r3
 80032a8:	0fc4      	lsrs	r4, r0, #31
 80032aa:	0028      	movs	r0, r5
 80032ac:	f000 f890 	bl	80033d0 <__clzsi2>
 80032b0:	4b10      	ldr	r3, [pc, #64]	@ (80032f4 <__aeabi_i2d+0x58>)
 80032b2:	1a1b      	subs	r3, r3, r0
 80032b4:	055b      	lsls	r3, r3, #21
 80032b6:	0d5b      	lsrs	r3, r3, #21
 80032b8:	280a      	cmp	r0, #10
 80032ba:	dc14      	bgt.n	80032e6 <__aeabi_i2d+0x4a>
 80032bc:	0002      	movs	r2, r0
 80032be:	002e      	movs	r6, r5
 80032c0:	3215      	adds	r2, #21
 80032c2:	4096      	lsls	r6, r2
 80032c4:	220b      	movs	r2, #11
 80032c6:	1a12      	subs	r2, r2, r0
 80032c8:	40d5      	lsrs	r5, r2
 80032ca:	032d      	lsls	r5, r5, #12
 80032cc:	0b2d      	lsrs	r5, r5, #12
 80032ce:	e003      	b.n	80032d8 <__aeabi_i2d+0x3c>
 80032d0:	2400      	movs	r4, #0
 80032d2:	2300      	movs	r3, #0
 80032d4:	2500      	movs	r5, #0
 80032d6:	2600      	movs	r6, #0
 80032d8:	051b      	lsls	r3, r3, #20
 80032da:	432b      	orrs	r3, r5
 80032dc:	07e4      	lsls	r4, r4, #31
 80032de:	4323      	orrs	r3, r4
 80032e0:	0030      	movs	r0, r6
 80032e2:	0019      	movs	r1, r3
 80032e4:	bd70      	pop	{r4, r5, r6, pc}
 80032e6:	380b      	subs	r0, #11
 80032e8:	4085      	lsls	r5, r0
 80032ea:	032d      	lsls	r5, r5, #12
 80032ec:	2600      	movs	r6, #0
 80032ee:	0b2d      	lsrs	r5, r5, #12
 80032f0:	e7f2      	b.n	80032d8 <__aeabi_i2d+0x3c>
 80032f2:	46c0      	nop			@ (mov r8, r8)
 80032f4:	0000041e 	.word	0x0000041e

080032f8 <__aeabi_ui2d>:
 80032f8:	b510      	push	{r4, lr}
 80032fa:	1e04      	subs	r4, r0, #0
 80032fc:	d010      	beq.n	8003320 <__aeabi_ui2d+0x28>
 80032fe:	f000 f867 	bl	80033d0 <__clzsi2>
 8003302:	4b0e      	ldr	r3, [pc, #56]	@ (800333c <__aeabi_ui2d+0x44>)
 8003304:	1a1b      	subs	r3, r3, r0
 8003306:	055b      	lsls	r3, r3, #21
 8003308:	0d5b      	lsrs	r3, r3, #21
 800330a:	280a      	cmp	r0, #10
 800330c:	dc0f      	bgt.n	800332e <__aeabi_ui2d+0x36>
 800330e:	220b      	movs	r2, #11
 8003310:	0021      	movs	r1, r4
 8003312:	1a12      	subs	r2, r2, r0
 8003314:	40d1      	lsrs	r1, r2
 8003316:	3015      	adds	r0, #21
 8003318:	030a      	lsls	r2, r1, #12
 800331a:	4084      	lsls	r4, r0
 800331c:	0b12      	lsrs	r2, r2, #12
 800331e:	e001      	b.n	8003324 <__aeabi_ui2d+0x2c>
 8003320:	2300      	movs	r3, #0
 8003322:	2200      	movs	r2, #0
 8003324:	051b      	lsls	r3, r3, #20
 8003326:	4313      	orrs	r3, r2
 8003328:	0020      	movs	r0, r4
 800332a:	0019      	movs	r1, r3
 800332c:	bd10      	pop	{r4, pc}
 800332e:	0022      	movs	r2, r4
 8003330:	380b      	subs	r0, #11
 8003332:	4082      	lsls	r2, r0
 8003334:	0312      	lsls	r2, r2, #12
 8003336:	2400      	movs	r4, #0
 8003338:	0b12      	lsrs	r2, r2, #12
 800333a:	e7f3      	b.n	8003324 <__aeabi_ui2d+0x2c>
 800333c:	0000041e 	.word	0x0000041e

08003340 <__aeabi_f2d>:
 8003340:	b570      	push	{r4, r5, r6, lr}
 8003342:	0242      	lsls	r2, r0, #9
 8003344:	0043      	lsls	r3, r0, #1
 8003346:	0fc4      	lsrs	r4, r0, #31
 8003348:	20fe      	movs	r0, #254	@ 0xfe
 800334a:	0e1b      	lsrs	r3, r3, #24
 800334c:	1c59      	adds	r1, r3, #1
 800334e:	0a55      	lsrs	r5, r2, #9
 8003350:	4208      	tst	r0, r1
 8003352:	d00c      	beq.n	800336e <__aeabi_f2d+0x2e>
 8003354:	21e0      	movs	r1, #224	@ 0xe0
 8003356:	0089      	lsls	r1, r1, #2
 8003358:	468c      	mov	ip, r1
 800335a:	076d      	lsls	r5, r5, #29
 800335c:	0b12      	lsrs	r2, r2, #12
 800335e:	4463      	add	r3, ip
 8003360:	051b      	lsls	r3, r3, #20
 8003362:	4313      	orrs	r3, r2
 8003364:	07e4      	lsls	r4, r4, #31
 8003366:	4323      	orrs	r3, r4
 8003368:	0028      	movs	r0, r5
 800336a:	0019      	movs	r1, r3
 800336c:	bd70      	pop	{r4, r5, r6, pc}
 800336e:	2b00      	cmp	r3, #0
 8003370:	d114      	bne.n	800339c <__aeabi_f2d+0x5c>
 8003372:	2d00      	cmp	r5, #0
 8003374:	d01b      	beq.n	80033ae <__aeabi_f2d+0x6e>
 8003376:	0028      	movs	r0, r5
 8003378:	f000 f82a 	bl	80033d0 <__clzsi2>
 800337c:	280a      	cmp	r0, #10
 800337e:	dc1c      	bgt.n	80033ba <__aeabi_f2d+0x7a>
 8003380:	230b      	movs	r3, #11
 8003382:	002a      	movs	r2, r5
 8003384:	1a1b      	subs	r3, r3, r0
 8003386:	40da      	lsrs	r2, r3
 8003388:	0003      	movs	r3, r0
 800338a:	3315      	adds	r3, #21
 800338c:	409d      	lsls	r5, r3
 800338e:	4b0e      	ldr	r3, [pc, #56]	@ (80033c8 <__aeabi_f2d+0x88>)
 8003390:	0312      	lsls	r2, r2, #12
 8003392:	1a1b      	subs	r3, r3, r0
 8003394:	055b      	lsls	r3, r3, #21
 8003396:	0b12      	lsrs	r2, r2, #12
 8003398:	0d5b      	lsrs	r3, r3, #21
 800339a:	e7e1      	b.n	8003360 <__aeabi_f2d+0x20>
 800339c:	2d00      	cmp	r5, #0
 800339e:	d009      	beq.n	80033b4 <__aeabi_f2d+0x74>
 80033a0:	0b13      	lsrs	r3, r2, #12
 80033a2:	2280      	movs	r2, #128	@ 0x80
 80033a4:	0312      	lsls	r2, r2, #12
 80033a6:	431a      	orrs	r2, r3
 80033a8:	076d      	lsls	r5, r5, #29
 80033aa:	4b08      	ldr	r3, [pc, #32]	@ (80033cc <__aeabi_f2d+0x8c>)
 80033ac:	e7d8      	b.n	8003360 <__aeabi_f2d+0x20>
 80033ae:	2300      	movs	r3, #0
 80033b0:	2200      	movs	r2, #0
 80033b2:	e7d5      	b.n	8003360 <__aeabi_f2d+0x20>
 80033b4:	2200      	movs	r2, #0
 80033b6:	4b05      	ldr	r3, [pc, #20]	@ (80033cc <__aeabi_f2d+0x8c>)
 80033b8:	e7d2      	b.n	8003360 <__aeabi_f2d+0x20>
 80033ba:	0003      	movs	r3, r0
 80033bc:	002a      	movs	r2, r5
 80033be:	3b0b      	subs	r3, #11
 80033c0:	409a      	lsls	r2, r3
 80033c2:	2500      	movs	r5, #0
 80033c4:	e7e3      	b.n	800338e <__aeabi_f2d+0x4e>
 80033c6:	46c0      	nop			@ (mov r8, r8)
 80033c8:	00000389 	.word	0x00000389
 80033cc:	000007ff 	.word	0x000007ff

080033d0 <__clzsi2>:
 80033d0:	211c      	movs	r1, #28
 80033d2:	2301      	movs	r3, #1
 80033d4:	041b      	lsls	r3, r3, #16
 80033d6:	4298      	cmp	r0, r3
 80033d8:	d301      	bcc.n	80033de <__clzsi2+0xe>
 80033da:	0c00      	lsrs	r0, r0, #16
 80033dc:	3910      	subs	r1, #16
 80033de:	0a1b      	lsrs	r3, r3, #8
 80033e0:	4298      	cmp	r0, r3
 80033e2:	d301      	bcc.n	80033e8 <__clzsi2+0x18>
 80033e4:	0a00      	lsrs	r0, r0, #8
 80033e6:	3908      	subs	r1, #8
 80033e8:	091b      	lsrs	r3, r3, #4
 80033ea:	4298      	cmp	r0, r3
 80033ec:	d301      	bcc.n	80033f2 <__clzsi2+0x22>
 80033ee:	0900      	lsrs	r0, r0, #4
 80033f0:	3904      	subs	r1, #4
 80033f2:	a202      	add	r2, pc, #8	@ (adr r2, 80033fc <__clzsi2+0x2c>)
 80033f4:	5c10      	ldrb	r0, [r2, r0]
 80033f6:	1840      	adds	r0, r0, r1
 80033f8:	4770      	bx	lr
 80033fa:	46c0      	nop			@ (mov r8, r8)
 80033fc:	02020304 	.word	0x02020304
 8003400:	01010101 	.word	0x01010101
	...

0800340c <__clzdi2>:
 800340c:	b510      	push	{r4, lr}
 800340e:	2900      	cmp	r1, #0
 8003410:	d103      	bne.n	800341a <__clzdi2+0xe>
 8003412:	f7ff ffdd 	bl	80033d0 <__clzsi2>
 8003416:	3020      	adds	r0, #32
 8003418:	e002      	b.n	8003420 <__clzdi2+0x14>
 800341a:	0008      	movs	r0, r1
 800341c:	f7ff ffd8 	bl	80033d0 <__clzsi2>
 8003420:	bd10      	pop	{r4, pc}
 8003422:	46c0      	nop			@ (mov r8, r8)

08003424 <_write>:
static void MX_GPIO_Init(void);
static void MX_TIM2_Init(void);
static void MX_USART2_UART_Init(void);
/* USER CODE BEGIN PFP */
int _write(int fd, char * ptr, int len)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b084      	sub	sp, #16
 8003428:	af00      	add	r7, sp, #0
 800342a:	60f8      	str	r0, [r7, #12]
 800342c:	60b9      	str	r1, [r7, #8]
 800342e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *) ptr, len,    HAL_MAX_DELAY);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	b29a      	uxth	r2, r3
 8003434:	2301      	movs	r3, #1
 8003436:	425b      	negs	r3, r3
 8003438:	68b9      	ldr	r1, [r7, #8]
 800343a:	4804      	ldr	r0, [pc, #16]	@ (800344c <_write+0x28>)
 800343c:	f002 fdde 	bl	8005ffc <HAL_UART_Transmit>
	return len;
 8003440:	687b      	ldr	r3, [r7, #4]
}
 8003442:	0018      	movs	r0, r3
 8003444:	46bd      	mov	sp, r7
 8003446:	b004      	add	sp, #16
 8003448:	bd80      	pop	{r7, pc}
 800344a:	46c0      	nop			@ (mov r8, r8)
 800344c:	200008c4 	.word	0x200008c4

08003450 <AI_Init>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void AI_Init(void)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b082      	sub	sp, #8
 8003454:	af00      	add	r7, sp, #0
	ai_error err;

	/* Create a local array with the addresses of the activations buffers */
	const ai_handle act_addr[] = { activations };
 8003456:	4b18      	ldr	r3, [pc, #96]	@ (80034b8 <AI_Init+0x68>)
 8003458:	603b      	str	r3, [r7, #0]
	/* Create an instance of the model */
	err = ai_network_create_and_init(&network, act_addr, NULL);
 800345a:	0039      	movs	r1, r7
 800345c:	4b17      	ldr	r3, [pc, #92]	@ (80034bc <AI_Init+0x6c>)
 800345e:	2200      	movs	r2, #0
 8003460:	0018      	movs	r0, r3
 8003462:	f003 fd9f 	bl	8006fa4 <ai_network_create_and_init>
 8003466:	0003      	movs	r3, r0
 8003468:	607b      	str	r3, [r7, #4]
	if (err.type != AI_ERROR_NONE) {
 800346a:	1d3b      	adds	r3, r7, #4
 800346c:	781b      	ldrb	r3, [r3, #0]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d00b      	beq.n	800348a <AI_Init+0x3a>
		printf("ai_network_create error - type=%d code=%d\r\n", err.type, err.code);
 8003472:	1d3b      	adds	r3, r7, #4
 8003474:	781b      	ldrb	r3, [r3, #0]
 8003476:	0019      	movs	r1, r3
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	0a1b      	lsrs	r3, r3, #8
 800347c:	001a      	movs	r2, r3
 800347e:	4b10      	ldr	r3, [pc, #64]	@ (80034c0 <AI_Init+0x70>)
 8003480:	0018      	movs	r0, r3
 8003482:	f006 f9e5 	bl	8009850 <iprintf>
		Error_Handler();
 8003486:	f000 fa13 	bl	80038b0 <Error_Handler>
	}
	ai_input = ai_network_inputs_get(network, NULL);
 800348a:	4b0c      	ldr	r3, [pc, #48]	@ (80034bc <AI_Init+0x6c>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	2100      	movs	r1, #0
 8003490:	0018      	movs	r0, r3
 8003492:	f003 fe13 	bl	80070bc <ai_network_inputs_get>
 8003496:	0002      	movs	r2, r0
 8003498:	4b0a      	ldr	r3, [pc, #40]	@ (80034c4 <AI_Init+0x74>)
 800349a:	601a      	str	r2, [r3, #0]
	ai_output = ai_network_outputs_get(network, NULL);
 800349c:	4b07      	ldr	r3, [pc, #28]	@ (80034bc <AI_Init+0x6c>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	2100      	movs	r1, #0
 80034a2:	0018      	movs	r0, r3
 80034a4:	f003 fe26 	bl	80070f4 <ai_network_outputs_get>
 80034a8:	0002      	movs	r2, r0
 80034aa:	4b07      	ldr	r3, [pc, #28]	@ (80034c8 <AI_Init+0x78>)
 80034ac:	601a      	str	r2, [r3, #0]
}
 80034ae:	46c0      	nop			@ (mov r8, r8)
 80034b0:	46bd      	mov	sp, r7
 80034b2:	b002      	add	sp, #8
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	46c0      	nop			@ (mov r8, r8)
 80034b8:	20000964 	.word	0x20000964
 80034bc:	20000958 	.word	0x20000958
 80034c0:	0800b7e0 	.word	0x0800b7e0
 80034c4:	20000b64 	.word	0x20000b64
 80034c8:	20000b68 	.word	0x20000b68

080034cc <AI_Run>:

static void AI_Run(float *pIn, float *pOut)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b084      	sub	sp, #16
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
 80034d4:	6039      	str	r1, [r7, #0]
	ai_i32 batch;
	ai_error err;

	/* Update IO handlers with the data payload */
	ai_input[0].data = AI_HANDLE_PTR(pIn);
 80034d6:	4b17      	ldr	r3, [pc, #92]	@ (8003534 <AI_Run+0x68>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	605a      	str	r2, [r3, #4]
	ai_output[0].data = AI_HANDLE_PTR(pOut);
 80034de:	4b16      	ldr	r3, [pc, #88]	@ (8003538 <AI_Run+0x6c>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	683a      	ldr	r2, [r7, #0]
 80034e4:	605a      	str	r2, [r3, #4]

	batch = ai_network_run(network, ai_input, ai_output);
 80034e6:	4b15      	ldr	r3, [pc, #84]	@ (800353c <AI_Run+0x70>)
 80034e8:	6818      	ldr	r0, [r3, #0]
 80034ea:	4b12      	ldr	r3, [pc, #72]	@ (8003534 <AI_Run+0x68>)
 80034ec:	6819      	ldr	r1, [r3, #0]
 80034ee:	4b12      	ldr	r3, [pc, #72]	@ (8003538 <AI_Run+0x6c>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	001a      	movs	r2, r3
 80034f4:	f003 fe62 	bl	80071bc <ai_network_run>
 80034f8:	0003      	movs	r3, r0
 80034fa:	60fb      	str	r3, [r7, #12]
	if (batch != 1) {
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2b01      	cmp	r3, #1
 8003500:	d013      	beq.n	800352a <AI_Run+0x5e>
		err = ai_network_get_error(network);
 8003502:	4b0e      	ldr	r3, [pc, #56]	@ (800353c <AI_Run+0x70>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	0018      	movs	r0, r3
 8003508:	f003 fd28 	bl	8006f5c <ai_network_get_error>
 800350c:	0003      	movs	r3, r0
 800350e:	60bb      	str	r3, [r7, #8]
		printf("AI ai_network_run error - type=%d code=%d\r\n", err.type, err.code);
 8003510:	2308      	movs	r3, #8
 8003512:	18fb      	adds	r3, r7, r3
 8003514:	781b      	ldrb	r3, [r3, #0]
 8003516:	0019      	movs	r1, r3
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	0a1b      	lsrs	r3, r3, #8
 800351c:	001a      	movs	r2, r3
 800351e:	4b08      	ldr	r3, [pc, #32]	@ (8003540 <AI_Run+0x74>)
 8003520:	0018      	movs	r0, r3
 8003522:	f006 f995 	bl	8009850 <iprintf>
		Error_Handler();
 8003526:	f000 f9c3 	bl	80038b0 <Error_Handler>
	}
}
 800352a:	46c0      	nop			@ (mov r8, r8)
 800352c:	46bd      	mov	sp, r7
 800352e:	b004      	add	sp, #16
 8003530:	bd80      	pop	{r7, pc}
 8003532:	46c0      	nop			@ (mov r8, r8)
 8003534:	20000b64 	.word	0x20000b64
 8003538:	20000b68 	.word	0x20000b68
 800353c:	20000958 	.word	0x20000958
 8003540:	0800b80c 	.word	0x0800b80c

08003544 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8003544:	b5b0      	push	{r4, r5, r7, lr}
 8003546:	b086      	sub	sp, #24
 8003548:	af02      	add	r7, sp, #8

	/* USER CODE BEGIN 1 */
	float x_pos = 0.0f;
 800354a:	2300      	movs	r3, #0
 800354c:	60fb      	str	r3, [r7, #12]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800354e:	f000 fb7d 	bl	8003c4c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8003552:	f000 f86d 	bl	8003630 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8003556:	f000 f995 	bl	8003884 <MX_GPIO_Init>
	MX_TIM2_Init();
 800355a:	f000 f8c7 	bl	80036ec <MX_TIM2_Init>
	MX_USART2_UART_Init();
 800355e:	f000 f943 	bl	80037e8 <MX_USART2_UART_Init>
	//MX_X_CUBE_AI_Init();
	/* USER CODE BEGIN 2 */
	AI_Init();
 8003562:	f7ff ff75 	bl	8003450 <AI_Init>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8003566:	4b29      	ldr	r3, [pc, #164]	@ (800360c <main+0xc8>)
 8003568:	2100      	movs	r1, #0
 800356a:	0018      	movs	r0, r3
 800356c:	f001 fdb0 	bl	80050d0 <HAL_TIM_PWM_Start>
	{
		/* USER CODE END WHILE */

		//MX_X_CUBE_AI_Process();
		/* USER CODE BEGIN 3 */
		aiInData[0] = x_pos;
 8003570:	4b27      	ldr	r3, [pc, #156]	@ (8003610 <main+0xcc>)
 8003572:	68fa      	ldr	r2, [r7, #12]
 8003574:	601a      	str	r2, [r3, #0]
		printf("Running inference\r\n");
 8003576:	4b27      	ldr	r3, [pc, #156]	@ (8003614 <main+0xd0>)
 8003578:	0018      	movs	r0, r3
 800357a:	f006 f9cf 	bl	800991c <puts>
		AI_Run(aiInData, aiOutData);
 800357e:	4a26      	ldr	r2, [pc, #152]	@ (8003618 <main+0xd4>)
 8003580:	4b23      	ldr	r3, [pc, #140]	@ (8003610 <main+0xcc>)
 8003582:	0011      	movs	r1, r2
 8003584:	0018      	movs	r0, r3
 8003586:	f7ff ffa1 	bl	80034cc <AI_Run>
		/* Output results */
		printf("Input: %8.6f. Calculated sine value: %8.6f \r\n", x_pos, aiOutData[0]);
 800358a:	68f8      	ldr	r0, [r7, #12]
 800358c:	f7ff fed8 	bl	8003340 <__aeabi_f2d>
 8003590:	0004      	movs	r4, r0
 8003592:	000d      	movs	r5, r1
 8003594:	4b20      	ldr	r3, [pc, #128]	@ (8003618 <main+0xd4>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	1c18      	adds	r0, r3, #0
 800359a:	f7ff fed1 	bl	8003340 <__aeabi_f2d>
 800359e:	0002      	movs	r2, r0
 80035a0:	000b      	movs	r3, r1
 80035a2:	491e      	ldr	r1, [pc, #120]	@ (800361c <main+0xd8>)
 80035a4:	9200      	str	r2, [sp, #0]
 80035a6:	9301      	str	r3, [sp, #4]
 80035a8:	0022      	movs	r2, r4
 80035aa:	002b      	movs	r3, r5
 80035ac:	0008      	movs	r0, r1
 80035ae:	f006 f94f 	bl	8009850 <iprintf>

		prediction = aiOutData[0];
 80035b2:	4b19      	ldr	r3, [pc, #100]	@ (8003618 <main+0xd4>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	60bb      	str	r3, [r7, #8]
		int pwm_val = (int)((prediction + 1.0f) * 127.5f); // Map to 0-255
 80035b8:	21fe      	movs	r1, #254	@ 0xfe
 80035ba:	0589      	lsls	r1, r1, #22
 80035bc:	68b8      	ldr	r0, [r7, #8]
 80035be:	f7fd f897 	bl	80006f0 <__aeabi_fadd>
 80035c2:	1c03      	adds	r3, r0, #0
 80035c4:	4916      	ldr	r1, [pc, #88]	@ (8003620 <main+0xdc>)
 80035c6:	1c18      	adds	r0, r3, #0
 80035c8:	f7fd fb3c 	bl	8000c44 <__aeabi_fmul>
 80035cc:	1c03      	adds	r3, r0, #0
 80035ce:	1c18      	adds	r0, r3, #0
 80035d0:	f7fd fef6 	bl	80013c0 <__aeabi_f2iz>
 80035d4:	0003      	movs	r3, r0
 80035d6:	607b      	str	r3, [r7, #4]
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pwm_val);
 80035d8:	4b0c      	ldr	r3, [pc, #48]	@ (800360c <main+0xc8>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	687a      	ldr	r2, [r7, #4]
 80035de:	635a      	str	r2, [r3, #52]	@ 0x34
		x_pos += 0.05f;
 80035e0:	4910      	ldr	r1, [pc, #64]	@ (8003624 <main+0xe0>)
 80035e2:	68f8      	ldr	r0, [r7, #12]
 80035e4:	f7fd f884 	bl	80006f0 <__aeabi_fadd>
 80035e8:	1c03      	adds	r3, r0, #0
 80035ea:	60fb      	str	r3, [r7, #12]
		if (x_pos > (2.0f * 3.141516)) x_pos = 0;
 80035ec:	68f8      	ldr	r0, [r7, #12]
 80035ee:	f7ff fea7 	bl	8003340 <__aeabi_f2d>
 80035f2:	4a0d      	ldr	r2, [pc, #52]	@ (8003628 <main+0xe4>)
 80035f4:	4b0d      	ldr	r3, [pc, #52]	@ (800362c <main+0xe8>)
 80035f6:	f7fc ff41 	bl	800047c <__aeabi_dcmpgt>
 80035fa:	1e03      	subs	r3, r0, #0
 80035fc:	d001      	beq.n	8003602 <main+0xbe>
 80035fe:	2300      	movs	r3, #0
 8003600:	60fb      	str	r3, [r7, #12]
		HAL_Delay(20);
 8003602:	2014      	movs	r0, #20
 8003604:	f000 fba8 	bl	8003d58 <HAL_Delay>
	{
 8003608:	e7b2      	b.n	8003570 <main+0x2c>
 800360a:	46c0      	nop			@ (mov r8, r8)
 800360c:	20000878 	.word	0x20000878
 8003610:	2000095c 	.word	0x2000095c
 8003614:	0800b838 	.word	0x0800b838
 8003618:	20000960 	.word	0x20000960
 800361c:	0800b84c 	.word	0x0800b84c
 8003620:	42ff0000 	.word	0x42ff0000
 8003624:	3d4ccccd 	.word	0x3d4ccccd
 8003628:	23fee2ca 	.word	0x23fee2ca
 800362c:	401921d3 	.word	0x401921d3

08003630 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8003630:	b590      	push	{r4, r7, lr}
 8003632:	b093      	sub	sp, #76	@ 0x4c
 8003634:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003636:	2410      	movs	r4, #16
 8003638:	193b      	adds	r3, r7, r4
 800363a:	0018      	movs	r0, r3
 800363c:	2338      	movs	r3, #56	@ 0x38
 800363e:	001a      	movs	r2, r3
 8003640:	2100      	movs	r1, #0
 8003642:	f006 fa61 	bl	8009b08 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003646:	003b      	movs	r3, r7
 8003648:	0018      	movs	r0, r3
 800364a:	2310      	movs	r3, #16
 800364c:	001a      	movs	r2, r3
 800364e:	2100      	movs	r1, #0
 8003650:	f006 fa5a 	bl	8009b08 <memset>

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003654:	2380      	movs	r3, #128	@ 0x80
 8003656:	009b      	lsls	r3, r3, #2
 8003658:	0018      	movs	r0, r3
 800365a:	f000 fdb9 	bl	80041d0 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800365e:	193b      	adds	r3, r7, r4
 8003660:	2202      	movs	r2, #2
 8003662:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003664:	193b      	adds	r3, r7, r4
 8003666:	2280      	movs	r2, #128	@ 0x80
 8003668:	0052      	lsls	r2, r2, #1
 800366a:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800366c:	0021      	movs	r1, r4
 800366e:	187b      	adds	r3, r7, r1
 8003670:	2200      	movs	r2, #0
 8003672:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003674:	187b      	adds	r3, r7, r1
 8003676:	2240      	movs	r2, #64	@ 0x40
 8003678:	615a      	str	r2, [r3, #20]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800367a:	187b      	adds	r3, r7, r1
 800367c:	2202      	movs	r2, #2
 800367e:	61da      	str	r2, [r3, #28]
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003680:	187b      	adds	r3, r7, r1
 8003682:	2202      	movs	r2, #2
 8003684:	621a      	str	r2, [r3, #32]
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8003686:	187b      	adds	r3, r7, r1
 8003688:	2200      	movs	r2, #0
 800368a:	625a      	str	r2, [r3, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLN = 8;
 800368c:	187b      	adds	r3, r7, r1
 800368e:	2208      	movs	r2, #8
 8003690:	629a      	str	r2, [r3, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003692:	187b      	adds	r3, r7, r1
 8003694:	2280      	movs	r2, #128	@ 0x80
 8003696:	0292      	lsls	r2, r2, #10
 8003698:	62da      	str	r2, [r3, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800369a:	187b      	adds	r3, r7, r1
 800369c:	2280      	movs	r2, #128	@ 0x80
 800369e:	0492      	lsls	r2, r2, #18
 80036a0:	631a      	str	r2, [r3, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80036a2:	187b      	adds	r3, r7, r1
 80036a4:	2280      	movs	r2, #128	@ 0x80
 80036a6:	0592      	lsls	r2, r2, #22
 80036a8:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80036aa:	187b      	adds	r3, r7, r1
 80036ac:	0018      	movs	r0, r3
 80036ae:	f000 fddb 	bl	8004268 <HAL_RCC_OscConfig>
 80036b2:	1e03      	subs	r3, r0, #0
 80036b4:	d001      	beq.n	80036ba <SystemClock_Config+0x8a>
	{
		Error_Handler();
 80036b6:	f000 f8fb 	bl	80038b0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80036ba:	003b      	movs	r3, r7
 80036bc:	2207      	movs	r2, #7
 80036be:	601a      	str	r2, [r3, #0]
			|RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80036c0:	003b      	movs	r3, r7
 80036c2:	2202      	movs	r2, #2
 80036c4:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80036c6:	003b      	movs	r3, r7
 80036c8:	2200      	movs	r2, #0
 80036ca:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80036cc:	003b      	movs	r3, r7
 80036ce:	2200      	movs	r2, #0
 80036d0:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80036d2:	003b      	movs	r3, r7
 80036d4:	2102      	movs	r1, #2
 80036d6:	0018      	movs	r0, r3
 80036d8:	f001 f8e0 	bl	800489c <HAL_RCC_ClockConfig>
 80036dc:	1e03      	subs	r3, r0, #0
 80036de:	d001      	beq.n	80036e4 <SystemClock_Config+0xb4>
	{
		Error_Handler();
 80036e0:	f000 f8e6 	bl	80038b0 <Error_Handler>
	}
}
 80036e4:	46c0      	nop			@ (mov r8, r8)
 80036e6:	46bd      	mov	sp, r7
 80036e8:	b013      	add	sp, #76	@ 0x4c
 80036ea:	bd90      	pop	{r4, r7, pc}

080036ec <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b08e      	sub	sp, #56	@ 0x38
 80036f0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80036f2:	2328      	movs	r3, #40	@ 0x28
 80036f4:	18fb      	adds	r3, r7, r3
 80036f6:	0018      	movs	r0, r3
 80036f8:	2310      	movs	r3, #16
 80036fa:	001a      	movs	r2, r3
 80036fc:	2100      	movs	r1, #0
 80036fe:	f006 fa03 	bl	8009b08 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003702:	231c      	movs	r3, #28
 8003704:	18fb      	adds	r3, r7, r3
 8003706:	0018      	movs	r0, r3
 8003708:	230c      	movs	r3, #12
 800370a:	001a      	movs	r2, r3
 800370c:	2100      	movs	r1, #0
 800370e:	f006 f9fb 	bl	8009b08 <memset>
	TIM_OC_InitTypeDef sConfigOC = {0};
 8003712:	003b      	movs	r3, r7
 8003714:	0018      	movs	r0, r3
 8003716:	231c      	movs	r3, #28
 8003718:	001a      	movs	r2, r3
 800371a:	2100      	movs	r1, #0
 800371c:	f006 f9f4 	bl	8009b08 <memset>

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8003720:	4b30      	ldr	r3, [pc, #192]	@ (80037e4 <MX_TIM2_Init+0xf8>)
 8003722:	2280      	movs	r2, #128	@ 0x80
 8003724:	05d2      	lsls	r2, r2, #23
 8003726:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8003728:	4b2e      	ldr	r3, [pc, #184]	@ (80037e4 <MX_TIM2_Init+0xf8>)
 800372a:	2200      	movs	r2, #0
 800372c:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800372e:	4b2d      	ldr	r3, [pc, #180]	@ (80037e4 <MX_TIM2_Init+0xf8>)
 8003730:	2200      	movs	r2, #0
 8003732:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 255;
 8003734:	4b2b      	ldr	r3, [pc, #172]	@ (80037e4 <MX_TIM2_Init+0xf8>)
 8003736:	22ff      	movs	r2, #255	@ 0xff
 8003738:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800373a:	4b2a      	ldr	r3, [pc, #168]	@ (80037e4 <MX_TIM2_Init+0xf8>)
 800373c:	2200      	movs	r2, #0
 800373e:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003740:	4b28      	ldr	r3, [pc, #160]	@ (80037e4 <MX_TIM2_Init+0xf8>)
 8003742:	2200      	movs	r2, #0
 8003744:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003746:	4b27      	ldr	r3, [pc, #156]	@ (80037e4 <MX_TIM2_Init+0xf8>)
 8003748:	0018      	movs	r0, r3
 800374a:	f001 fc09 	bl	8004f60 <HAL_TIM_Base_Init>
 800374e:	1e03      	subs	r3, r0, #0
 8003750:	d001      	beq.n	8003756 <MX_TIM2_Init+0x6a>
	{
		Error_Handler();
 8003752:	f000 f8ad 	bl	80038b0 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003756:	2128      	movs	r1, #40	@ 0x28
 8003758:	187b      	adds	r3, r7, r1
 800375a:	2280      	movs	r2, #128	@ 0x80
 800375c:	0152      	lsls	r2, r2, #5
 800375e:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003760:	187a      	adds	r2, r7, r1
 8003762:	4b20      	ldr	r3, [pc, #128]	@ (80037e4 <MX_TIM2_Init+0xf8>)
 8003764:	0011      	movs	r1, r2
 8003766:	0018      	movs	r0, r3
 8003768:	f001 fe9c 	bl	80054a4 <HAL_TIM_ConfigClockSource>
 800376c:	1e03      	subs	r3, r0, #0
 800376e:	d001      	beq.n	8003774 <MX_TIM2_Init+0x88>
	{
		Error_Handler();
 8003770:	f000 f89e 	bl	80038b0 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003774:	4b1b      	ldr	r3, [pc, #108]	@ (80037e4 <MX_TIM2_Init+0xf8>)
 8003776:	0018      	movs	r0, r3
 8003778:	f001 fc4a 	bl	8005010 <HAL_TIM_PWM_Init>
 800377c:	1e03      	subs	r3, r0, #0
 800377e:	d001      	beq.n	8003784 <MX_TIM2_Init+0x98>
	{
		Error_Handler();
 8003780:	f000 f896 	bl	80038b0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003784:	211c      	movs	r1, #28
 8003786:	187b      	adds	r3, r7, r1
 8003788:	2200      	movs	r2, #0
 800378a:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800378c:	187b      	adds	r3, r7, r1
 800378e:	2200      	movs	r2, #0
 8003790:	609a      	str	r2, [r3, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003792:	187a      	adds	r2, r7, r1
 8003794:	4b13      	ldr	r3, [pc, #76]	@ (80037e4 <MX_TIM2_Init+0xf8>)
 8003796:	0011      	movs	r1, r2
 8003798:	0018      	movs	r0, r3
 800379a:	f002 fb6b 	bl	8005e74 <HAL_TIMEx_MasterConfigSynchronization>
 800379e:	1e03      	subs	r3, r0, #0
 80037a0:	d001      	beq.n	80037a6 <MX_TIM2_Init+0xba>
	{
		Error_Handler();
 80037a2:	f000 f885 	bl	80038b0 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80037a6:	003b      	movs	r3, r7
 80037a8:	2260      	movs	r2, #96	@ 0x60
 80037aa:	601a      	str	r2, [r3, #0]
	sConfigOC.Pulse = 0;
 80037ac:	003b      	movs	r3, r7
 80037ae:	2200      	movs	r2, #0
 80037b0:	605a      	str	r2, [r3, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80037b2:	003b      	movs	r3, r7
 80037b4:	2200      	movs	r2, #0
 80037b6:	609a      	str	r2, [r3, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80037b8:	003b      	movs	r3, r7
 80037ba:	2200      	movs	r2, #0
 80037bc:	611a      	str	r2, [r3, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80037be:	0039      	movs	r1, r7
 80037c0:	4b08      	ldr	r3, [pc, #32]	@ (80037e4 <MX_TIM2_Init+0xf8>)
 80037c2:	2200      	movs	r2, #0
 80037c4:	0018      	movs	r0, r3
 80037c6:	f001 fd6d 	bl	80052a4 <HAL_TIM_PWM_ConfigChannel>
 80037ca:	1e03      	subs	r3, r0, #0
 80037cc:	d001      	beq.n	80037d2 <MX_TIM2_Init+0xe6>
	{
		Error_Handler();
 80037ce:	f000 f86f 	bl	80038b0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 80037d2:	4b04      	ldr	r3, [pc, #16]	@ (80037e4 <MX_TIM2_Init+0xf8>)
 80037d4:	0018      	movs	r0, r3
 80037d6:	f000 f8b1 	bl	800393c <HAL_TIM_MspPostInit>

}
 80037da:	46c0      	nop			@ (mov r8, r8)
 80037dc:	46bd      	mov	sp, r7
 80037de:	b00e      	add	sp, #56	@ 0x38
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	46c0      	nop			@ (mov r8, r8)
 80037e4:	20000878 	.word	0x20000878

080037e8 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80037ec:	4b23      	ldr	r3, [pc, #140]	@ (800387c <MX_USART2_UART_Init+0x94>)
 80037ee:	4a24      	ldr	r2, [pc, #144]	@ (8003880 <MX_USART2_UART_Init+0x98>)
 80037f0:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80037f2:	4b22      	ldr	r3, [pc, #136]	@ (800387c <MX_USART2_UART_Init+0x94>)
 80037f4:	22e1      	movs	r2, #225	@ 0xe1
 80037f6:	0252      	lsls	r2, r2, #9
 80037f8:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80037fa:	4b20      	ldr	r3, [pc, #128]	@ (800387c <MX_USART2_UART_Init+0x94>)
 80037fc:	2200      	movs	r2, #0
 80037fe:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8003800:	4b1e      	ldr	r3, [pc, #120]	@ (800387c <MX_USART2_UART_Init+0x94>)
 8003802:	2200      	movs	r2, #0
 8003804:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8003806:	4b1d      	ldr	r3, [pc, #116]	@ (800387c <MX_USART2_UART_Init+0x94>)
 8003808:	2200      	movs	r2, #0
 800380a:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800380c:	4b1b      	ldr	r3, [pc, #108]	@ (800387c <MX_USART2_UART_Init+0x94>)
 800380e:	220c      	movs	r2, #12
 8003810:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003812:	4b1a      	ldr	r3, [pc, #104]	@ (800387c <MX_USART2_UART_Init+0x94>)
 8003814:	2200      	movs	r2, #0
 8003816:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003818:	4b18      	ldr	r3, [pc, #96]	@ (800387c <MX_USART2_UART_Init+0x94>)
 800381a:	2200      	movs	r2, #0
 800381c:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800381e:	4b17      	ldr	r3, [pc, #92]	@ (800387c <MX_USART2_UART_Init+0x94>)
 8003820:	2200      	movs	r2, #0
 8003822:	621a      	str	r2, [r3, #32]
	huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003824:	4b15      	ldr	r3, [pc, #84]	@ (800387c <MX_USART2_UART_Init+0x94>)
 8003826:	2200      	movs	r2, #0
 8003828:	625a      	str	r2, [r3, #36]	@ 0x24
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800382a:	4b14      	ldr	r3, [pc, #80]	@ (800387c <MX_USART2_UART_Init+0x94>)
 800382c:	2200      	movs	r2, #0
 800382e:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8003830:	4b12      	ldr	r3, [pc, #72]	@ (800387c <MX_USART2_UART_Init+0x94>)
 8003832:	0018      	movs	r0, r3
 8003834:	f002 fb8c 	bl	8005f50 <HAL_UART_Init>
 8003838:	1e03      	subs	r3, r0, #0
 800383a:	d001      	beq.n	8003840 <MX_USART2_UART_Init+0x58>
	{
		Error_Handler();
 800383c:	f000 f838 	bl	80038b0 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003840:	4b0e      	ldr	r3, [pc, #56]	@ (800387c <MX_USART2_UART_Init+0x94>)
 8003842:	2100      	movs	r1, #0
 8003844:	0018      	movs	r0, r3
 8003846:	f003 f9a9 	bl	8006b9c <HAL_UARTEx_SetTxFifoThreshold>
 800384a:	1e03      	subs	r3, r0, #0
 800384c:	d001      	beq.n	8003852 <MX_USART2_UART_Init+0x6a>
	{
		Error_Handler();
 800384e:	f000 f82f 	bl	80038b0 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003852:	4b0a      	ldr	r3, [pc, #40]	@ (800387c <MX_USART2_UART_Init+0x94>)
 8003854:	2100      	movs	r1, #0
 8003856:	0018      	movs	r0, r3
 8003858:	f003 f9e0 	bl	8006c1c <HAL_UARTEx_SetRxFifoThreshold>
 800385c:	1e03      	subs	r3, r0, #0
 800385e:	d001      	beq.n	8003864 <MX_USART2_UART_Init+0x7c>
	{
		Error_Handler();
 8003860:	f000 f826 	bl	80038b0 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8003864:	4b05      	ldr	r3, [pc, #20]	@ (800387c <MX_USART2_UART_Init+0x94>)
 8003866:	0018      	movs	r0, r3
 8003868:	f003 f95e 	bl	8006b28 <HAL_UARTEx_DisableFifoMode>
 800386c:	1e03      	subs	r3, r0, #0
 800386e:	d001      	beq.n	8003874 <MX_USART2_UART_Init+0x8c>
	{
		Error_Handler();
 8003870:	f000 f81e 	bl	80038b0 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8003874:	46c0      	nop			@ (mov r8, r8)
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
 800387a:	46c0      	nop			@ (mov r8, r8)
 800387c:	200008c4 	.word	0x200008c4
 8003880:	40004400 	.word	0x40004400

08003884 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800388a:	4b08      	ldr	r3, [pc, #32]	@ (80038ac <MX_GPIO_Init+0x28>)
 800388c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800388e:	4b07      	ldr	r3, [pc, #28]	@ (80038ac <MX_GPIO_Init+0x28>)
 8003890:	2101      	movs	r1, #1
 8003892:	430a      	orrs	r2, r1
 8003894:	635a      	str	r2, [r3, #52]	@ 0x34
 8003896:	4b05      	ldr	r3, [pc, #20]	@ (80038ac <MX_GPIO_Init+0x28>)
 8003898:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800389a:	2201      	movs	r2, #1
 800389c:	4013      	ands	r3, r2
 800389e:	607b      	str	r3, [r7, #4]
 80038a0:	687b      	ldr	r3, [r7, #4]

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 80038a2:	46c0      	nop			@ (mov r8, r8)
 80038a4:	46bd      	mov	sp, r7
 80038a6:	b002      	add	sp, #8
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	46c0      	nop			@ (mov r8, r8)
 80038ac:	40021000 	.word	0x40021000

080038b0 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80038b4:	b672      	cpsid	i
}
 80038b6:	46c0      	nop			@ (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80038b8:	46c0      	nop			@ (mov r8, r8)
 80038ba:	e7fd      	b.n	80038b8 <Error_Handler+0x8>

080038bc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038c2:	4b0f      	ldr	r3, [pc, #60]	@ (8003900 <HAL_MspInit+0x44>)
 80038c4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80038c6:	4b0e      	ldr	r3, [pc, #56]	@ (8003900 <HAL_MspInit+0x44>)
 80038c8:	2101      	movs	r1, #1
 80038ca:	430a      	orrs	r2, r1
 80038cc:	641a      	str	r2, [r3, #64]	@ 0x40
 80038ce:	4b0c      	ldr	r3, [pc, #48]	@ (8003900 <HAL_MspInit+0x44>)
 80038d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038d2:	2201      	movs	r2, #1
 80038d4:	4013      	ands	r3, r2
 80038d6:	607b      	str	r3, [r7, #4]
 80038d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80038da:	4b09      	ldr	r3, [pc, #36]	@ (8003900 <HAL_MspInit+0x44>)
 80038dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80038de:	4b08      	ldr	r3, [pc, #32]	@ (8003900 <HAL_MspInit+0x44>)
 80038e0:	2180      	movs	r1, #128	@ 0x80
 80038e2:	0549      	lsls	r1, r1, #21
 80038e4:	430a      	orrs	r2, r1
 80038e6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80038e8:	4b05      	ldr	r3, [pc, #20]	@ (8003900 <HAL_MspInit+0x44>)
 80038ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80038ec:	2380      	movs	r3, #128	@ 0x80
 80038ee:	055b      	lsls	r3, r3, #21
 80038f0:	4013      	ands	r3, r2
 80038f2:	603b      	str	r3, [r7, #0]
 80038f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80038f6:	46c0      	nop			@ (mov r8, r8)
 80038f8:	46bd      	mov	sp, r7
 80038fa:	b002      	add	sp, #8
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	46c0      	nop			@ (mov r8, r8)
 8003900:	40021000 	.word	0x40021000

08003904 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	2380      	movs	r3, #128	@ 0x80
 8003912:	05db      	lsls	r3, r3, #23
 8003914:	429a      	cmp	r2, r3
 8003916:	d10b      	bne.n	8003930 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003918:	4b07      	ldr	r3, [pc, #28]	@ (8003938 <HAL_TIM_Base_MspInit+0x34>)
 800391a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800391c:	4b06      	ldr	r3, [pc, #24]	@ (8003938 <HAL_TIM_Base_MspInit+0x34>)
 800391e:	2101      	movs	r1, #1
 8003920:	430a      	orrs	r2, r1
 8003922:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003924:	4b04      	ldr	r3, [pc, #16]	@ (8003938 <HAL_TIM_Base_MspInit+0x34>)
 8003926:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003928:	2201      	movs	r2, #1
 800392a:	4013      	ands	r3, r2
 800392c:	60fb      	str	r3, [r7, #12]
 800392e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8003930:	46c0      	nop			@ (mov r8, r8)
 8003932:	46bd      	mov	sp, r7
 8003934:	b004      	add	sp, #16
 8003936:	bd80      	pop	{r7, pc}
 8003938:	40021000 	.word	0x40021000

0800393c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800393c:	b590      	push	{r4, r7, lr}
 800393e:	b089      	sub	sp, #36	@ 0x24
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003944:	240c      	movs	r4, #12
 8003946:	193b      	adds	r3, r7, r4
 8003948:	0018      	movs	r0, r3
 800394a:	2314      	movs	r3, #20
 800394c:	001a      	movs	r2, r3
 800394e:	2100      	movs	r1, #0
 8003950:	f006 f8da 	bl	8009b08 <memset>
  if(htim->Instance==TIM2)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	2380      	movs	r3, #128	@ 0x80
 800395a:	05db      	lsls	r3, r3, #23
 800395c:	429a      	cmp	r2, r3
 800395e:	d122      	bne.n	80039a6 <HAL_TIM_MspPostInit+0x6a>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003960:	4b13      	ldr	r3, [pc, #76]	@ (80039b0 <HAL_TIM_MspPostInit+0x74>)
 8003962:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003964:	4b12      	ldr	r3, [pc, #72]	@ (80039b0 <HAL_TIM_MspPostInit+0x74>)
 8003966:	2101      	movs	r1, #1
 8003968:	430a      	orrs	r2, r1
 800396a:	635a      	str	r2, [r3, #52]	@ 0x34
 800396c:	4b10      	ldr	r3, [pc, #64]	@ (80039b0 <HAL_TIM_MspPostInit+0x74>)
 800396e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003970:	2201      	movs	r2, #1
 8003972:	4013      	ands	r3, r2
 8003974:	60bb      	str	r3, [r7, #8]
 8003976:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003978:	0021      	movs	r1, r4
 800397a:	187b      	adds	r3, r7, r1
 800397c:	2220      	movs	r2, #32
 800397e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003980:	187b      	adds	r3, r7, r1
 8003982:	2202      	movs	r2, #2
 8003984:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003986:	187b      	adds	r3, r7, r1
 8003988:	2200      	movs	r2, #0
 800398a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800398c:	187b      	adds	r3, r7, r1
 800398e:	2200      	movs	r2, #0
 8003990:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8003992:	187b      	adds	r3, r7, r1
 8003994:	2202      	movs	r2, #2
 8003996:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003998:	187a      	adds	r2, r7, r1
 800399a:	23a0      	movs	r3, #160	@ 0xa0
 800399c:	05db      	lsls	r3, r3, #23
 800399e:	0011      	movs	r1, r2
 80039a0:	0018      	movs	r0, r3
 80039a2:	f000 fab1 	bl	8003f08 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80039a6:	46c0      	nop			@ (mov r8, r8)
 80039a8:	46bd      	mov	sp, r7
 80039aa:	b009      	add	sp, #36	@ 0x24
 80039ac:	bd90      	pop	{r4, r7, pc}
 80039ae:	46c0      	nop			@ (mov r8, r8)
 80039b0:	40021000 	.word	0x40021000

080039b4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80039b4:	b590      	push	{r4, r7, lr}
 80039b6:	b097      	sub	sp, #92	@ 0x5c
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039bc:	2344      	movs	r3, #68	@ 0x44
 80039be:	18fb      	adds	r3, r7, r3
 80039c0:	0018      	movs	r0, r3
 80039c2:	2314      	movs	r3, #20
 80039c4:	001a      	movs	r2, r3
 80039c6:	2100      	movs	r1, #0
 80039c8:	f006 f89e 	bl	8009b08 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80039cc:	2410      	movs	r4, #16
 80039ce:	193b      	adds	r3, r7, r4
 80039d0:	0018      	movs	r0, r3
 80039d2:	2334      	movs	r3, #52	@ 0x34
 80039d4:	001a      	movs	r2, r3
 80039d6:	2100      	movs	r1, #0
 80039d8:	f006 f896 	bl	8009b08 <memset>
  if(huart->Instance==USART2)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a22      	ldr	r2, [pc, #136]	@ (8003a6c <HAL_UART_MspInit+0xb8>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d13e      	bne.n	8003a64 <HAL_UART_MspInit+0xb0>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80039e6:	193b      	adds	r3, r7, r4
 80039e8:	2202      	movs	r2, #2
 80039ea:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80039ec:	193b      	adds	r3, r7, r4
 80039ee:	2200      	movs	r2, #0
 80039f0:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80039f2:	193b      	adds	r3, r7, r4
 80039f4:	0018      	movs	r0, r3
 80039f6:	f001 f8fb 	bl	8004bf0 <HAL_RCCEx_PeriphCLKConfig>
 80039fa:	1e03      	subs	r3, r0, #0
 80039fc:	d001      	beq.n	8003a02 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80039fe:	f7ff ff57 	bl	80038b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003a02:	4b1b      	ldr	r3, [pc, #108]	@ (8003a70 <HAL_UART_MspInit+0xbc>)
 8003a04:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a06:	4b1a      	ldr	r3, [pc, #104]	@ (8003a70 <HAL_UART_MspInit+0xbc>)
 8003a08:	2180      	movs	r1, #128	@ 0x80
 8003a0a:	0289      	lsls	r1, r1, #10
 8003a0c:	430a      	orrs	r2, r1
 8003a0e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003a10:	4b17      	ldr	r3, [pc, #92]	@ (8003a70 <HAL_UART_MspInit+0xbc>)
 8003a12:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a14:	2380      	movs	r3, #128	@ 0x80
 8003a16:	029b      	lsls	r3, r3, #10
 8003a18:	4013      	ands	r3, r2
 8003a1a:	60fb      	str	r3, [r7, #12]
 8003a1c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a1e:	4b14      	ldr	r3, [pc, #80]	@ (8003a70 <HAL_UART_MspInit+0xbc>)
 8003a20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a22:	4b13      	ldr	r3, [pc, #76]	@ (8003a70 <HAL_UART_MspInit+0xbc>)
 8003a24:	2101      	movs	r1, #1
 8003a26:	430a      	orrs	r2, r1
 8003a28:	635a      	str	r2, [r3, #52]	@ 0x34
 8003a2a:	4b11      	ldr	r3, [pc, #68]	@ (8003a70 <HAL_UART_MspInit+0xbc>)
 8003a2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a2e:	2201      	movs	r2, #1
 8003a30:	4013      	ands	r3, r2
 8003a32:	60bb      	str	r3, [r7, #8]
 8003a34:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003a36:	2144      	movs	r1, #68	@ 0x44
 8003a38:	187b      	adds	r3, r7, r1
 8003a3a:	220c      	movs	r2, #12
 8003a3c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a3e:	187b      	adds	r3, r7, r1
 8003a40:	2202      	movs	r2, #2
 8003a42:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a44:	187b      	adds	r3, r7, r1
 8003a46:	2200      	movs	r2, #0
 8003a48:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a4a:	187b      	adds	r3, r7, r1
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003a50:	187b      	adds	r3, r7, r1
 8003a52:	2201      	movs	r2, #1
 8003a54:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a56:	187a      	adds	r2, r7, r1
 8003a58:	23a0      	movs	r3, #160	@ 0xa0
 8003a5a:	05db      	lsls	r3, r3, #23
 8003a5c:	0011      	movs	r1, r2
 8003a5e:	0018      	movs	r0, r3
 8003a60:	f000 fa52 	bl	8003f08 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8003a64:	46c0      	nop			@ (mov r8, r8)
 8003a66:	46bd      	mov	sp, r7
 8003a68:	b017      	add	sp, #92	@ 0x5c
 8003a6a:	bd90      	pop	{r4, r7, pc}
 8003a6c:	40004400 	.word	0x40004400
 8003a70:	40021000 	.word	0x40021000

08003a74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003a78:	46c0      	nop			@ (mov r8, r8)
 8003a7a:	e7fd      	b.n	8003a78 <NMI_Handler+0x4>

08003a7c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a80:	46c0      	nop			@ (mov r8, r8)
 8003a82:	e7fd      	b.n	8003a80 <HardFault_Handler+0x4>

08003a84 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003a88:	46c0      	nop			@ (mov r8, r8)
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}

08003a8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003a8e:	b580      	push	{r7, lr}
 8003a90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003a92:	46c0      	nop			@ (mov r8, r8)
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}

08003a98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003a9c:	f000 f940 	bl	8003d20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003aa0:	46c0      	nop			@ (mov r8, r8)
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}

08003aa6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003aa6:	b580      	push	{r7, lr}
 8003aa8:	af00      	add	r7, sp, #0
  return 1;
 8003aaa:	2301      	movs	r3, #1
}
 8003aac:	0018      	movs	r0, r3
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}

08003ab2 <_kill>:

int _kill(int pid, int sig)
{
 8003ab2:	b580      	push	{r7, lr}
 8003ab4:	b082      	sub	sp, #8
 8003ab6:	af00      	add	r7, sp, #0
 8003ab8:	6078      	str	r0, [r7, #4]
 8003aba:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003abc:	f006 f890 	bl	8009be0 <__errno>
 8003ac0:	0003      	movs	r3, r0
 8003ac2:	2216      	movs	r2, #22
 8003ac4:	601a      	str	r2, [r3, #0]
  return -1;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	425b      	negs	r3, r3
}
 8003aca:	0018      	movs	r0, r3
 8003acc:	46bd      	mov	sp, r7
 8003ace:	b002      	add	sp, #8
 8003ad0:	bd80      	pop	{r7, pc}

08003ad2 <_exit>:

void _exit (int status)
{
 8003ad2:	b580      	push	{r7, lr}
 8003ad4:	b082      	sub	sp, #8
 8003ad6:	af00      	add	r7, sp, #0
 8003ad8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003ada:	2301      	movs	r3, #1
 8003adc:	425a      	negs	r2, r3
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	0011      	movs	r1, r2
 8003ae2:	0018      	movs	r0, r3
 8003ae4:	f7ff ffe5 	bl	8003ab2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003ae8:	46c0      	nop			@ (mov r8, r8)
 8003aea:	e7fd      	b.n	8003ae8 <_exit+0x16>

08003aec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b086      	sub	sp, #24
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	60f8      	str	r0, [r7, #12]
 8003af4:	60b9      	str	r1, [r7, #8]
 8003af6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003af8:	2300      	movs	r3, #0
 8003afa:	617b      	str	r3, [r7, #20]
 8003afc:	e00a      	b.n	8003b14 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003afe:	e000      	b.n	8003b02 <_read+0x16>
 8003b00:	bf00      	nop
 8003b02:	0001      	movs	r1, r0
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	1c5a      	adds	r2, r3, #1
 8003b08:	60ba      	str	r2, [r7, #8]
 8003b0a:	b2ca      	uxtb	r2, r1
 8003b0c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	3301      	adds	r3, #1
 8003b12:	617b      	str	r3, [r7, #20]
 8003b14:	697a      	ldr	r2, [r7, #20]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	dbf0      	blt.n	8003afe <_read+0x12>
  }

  return len;
 8003b1c:	687b      	ldr	r3, [r7, #4]
}
 8003b1e:	0018      	movs	r0, r3
 8003b20:	46bd      	mov	sp, r7
 8003b22:	b006      	add	sp, #24
 8003b24:	bd80      	pop	{r7, pc}

08003b26 <_close>:
  }
  return len;
}

int _close(int file)
{
 8003b26:	b580      	push	{r7, lr}
 8003b28:	b082      	sub	sp, #8
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	425b      	negs	r3, r3
}
 8003b32:	0018      	movs	r0, r3
 8003b34:	46bd      	mov	sp, r7
 8003b36:	b002      	add	sp, #8
 8003b38:	bd80      	pop	{r7, pc}

08003b3a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003b3a:	b580      	push	{r7, lr}
 8003b3c:	b082      	sub	sp, #8
 8003b3e:	af00      	add	r7, sp, #0
 8003b40:	6078      	str	r0, [r7, #4]
 8003b42:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	2280      	movs	r2, #128	@ 0x80
 8003b48:	0192      	lsls	r2, r2, #6
 8003b4a:	605a      	str	r2, [r3, #4]
  return 0;
 8003b4c:	2300      	movs	r3, #0
}
 8003b4e:	0018      	movs	r0, r3
 8003b50:	46bd      	mov	sp, r7
 8003b52:	b002      	add	sp, #8
 8003b54:	bd80      	pop	{r7, pc}

08003b56 <_isatty>:

int _isatty(int file)
{
 8003b56:	b580      	push	{r7, lr}
 8003b58:	b082      	sub	sp, #8
 8003b5a:	af00      	add	r7, sp, #0
 8003b5c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003b5e:	2301      	movs	r3, #1
}
 8003b60:	0018      	movs	r0, r3
 8003b62:	46bd      	mov	sp, r7
 8003b64:	b002      	add	sp, #8
 8003b66:	bd80      	pop	{r7, pc}

08003b68 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b084      	sub	sp, #16
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	60f8      	str	r0, [r7, #12]
 8003b70:	60b9      	str	r1, [r7, #8]
 8003b72:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003b74:	2300      	movs	r3, #0
}
 8003b76:	0018      	movs	r0, r3
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	b004      	add	sp, #16
 8003b7c:	bd80      	pop	{r7, pc}
	...

08003b80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b086      	sub	sp, #24
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b88:	4a14      	ldr	r2, [pc, #80]	@ (8003bdc <_sbrk+0x5c>)
 8003b8a:	4b15      	ldr	r3, [pc, #84]	@ (8003be0 <_sbrk+0x60>)
 8003b8c:	1ad3      	subs	r3, r2, r3
 8003b8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b94:	4b13      	ldr	r3, [pc, #76]	@ (8003be4 <_sbrk+0x64>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d102      	bne.n	8003ba2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b9c:	4b11      	ldr	r3, [pc, #68]	@ (8003be4 <_sbrk+0x64>)
 8003b9e:	4a12      	ldr	r2, [pc, #72]	@ (8003be8 <_sbrk+0x68>)
 8003ba0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003ba2:	4b10      	ldr	r3, [pc, #64]	@ (8003be4 <_sbrk+0x64>)
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	18d3      	adds	r3, r2, r3
 8003baa:	693a      	ldr	r2, [r7, #16]
 8003bac:	429a      	cmp	r2, r3
 8003bae:	d207      	bcs.n	8003bc0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003bb0:	f006 f816 	bl	8009be0 <__errno>
 8003bb4:	0003      	movs	r3, r0
 8003bb6:	220c      	movs	r2, #12
 8003bb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	425b      	negs	r3, r3
 8003bbe:	e009      	b.n	8003bd4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003bc0:	4b08      	ldr	r3, [pc, #32]	@ (8003be4 <_sbrk+0x64>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003bc6:	4b07      	ldr	r3, [pc, #28]	@ (8003be4 <_sbrk+0x64>)
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	18d2      	adds	r2, r2, r3
 8003bce:	4b05      	ldr	r3, [pc, #20]	@ (8003be4 <_sbrk+0x64>)
 8003bd0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
}
 8003bd4:	0018      	movs	r0, r3
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	b006      	add	sp, #24
 8003bda:	bd80      	pop	{r7, pc}
 8003bdc:	20009000 	.word	0x20009000
 8003be0:	00000800 	.word	0x00000800
 8003be4:	20000b6c 	.word	0x20000b6c
 8003be8:	20000d50 	.word	0x20000d50

08003bec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003bf0:	46c0      	nop			@ (mov r8, r8)
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}
	...

08003bf8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003bf8:	480d      	ldr	r0, [pc, #52]	@ (8003c30 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003bfa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003bfc:	f7ff fff6 	bl	8003bec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003c00:	480c      	ldr	r0, [pc, #48]	@ (8003c34 <LoopForever+0x6>)
  ldr r1, =_edata
 8003c02:	490d      	ldr	r1, [pc, #52]	@ (8003c38 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003c04:	4a0d      	ldr	r2, [pc, #52]	@ (8003c3c <LoopForever+0xe>)
  movs r3, #0
 8003c06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003c08:	e002      	b.n	8003c10 <LoopCopyDataInit>

08003c0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003c0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003c0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003c0e:	3304      	adds	r3, #4

08003c10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003c10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003c12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003c14:	d3f9      	bcc.n	8003c0a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003c16:	4a0a      	ldr	r2, [pc, #40]	@ (8003c40 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003c18:	4c0a      	ldr	r4, [pc, #40]	@ (8003c44 <LoopForever+0x16>)
  movs r3, #0
 8003c1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003c1c:	e001      	b.n	8003c22 <LoopFillZerobss>

08003c1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003c1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003c20:	3204      	adds	r2, #4

08003c22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003c22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003c24:	d3fb      	bcc.n	8003c1e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003c26:	f005 ffe1 	bl	8009bec <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003c2a:	f7ff fc8b 	bl	8003544 <main>

08003c2e <LoopForever>:

LoopForever:
  b LoopForever
 8003c2e:	e7fe      	b.n	8003c2e <LoopForever>
  ldr   r0, =_estack
 8003c30:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8003c34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003c38:	2000085c 	.word	0x2000085c
  ldr r2, =_sidata
 8003c3c:	0800c9cc 	.word	0x0800c9cc
  ldr r2, =_sbss
 8003c40:	2000085c 	.word	0x2000085c
  ldr r4, =_ebss
 8003c44:	20000d4c 	.word	0x20000d4c

08003c48 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003c48:	e7fe      	b.n	8003c48 <ADC1_COMP_IRQHandler>
	...

08003c4c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b082      	sub	sp, #8
 8003c50:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003c52:	1dfb      	adds	r3, r7, #7
 8003c54:	2200      	movs	r2, #0
 8003c56:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c58:	4b0b      	ldr	r3, [pc, #44]	@ (8003c88 <HAL_Init+0x3c>)
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	4b0a      	ldr	r3, [pc, #40]	@ (8003c88 <HAL_Init+0x3c>)
 8003c5e:	2180      	movs	r1, #128	@ 0x80
 8003c60:	0049      	lsls	r1, r1, #1
 8003c62:	430a      	orrs	r2, r1
 8003c64:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003c66:	2003      	movs	r0, #3
 8003c68:	f000 f810 	bl	8003c8c <HAL_InitTick>
 8003c6c:	1e03      	subs	r3, r0, #0
 8003c6e:	d003      	beq.n	8003c78 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003c70:	1dfb      	adds	r3, r7, #7
 8003c72:	2201      	movs	r2, #1
 8003c74:	701a      	strb	r2, [r3, #0]
 8003c76:	e001      	b.n	8003c7c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8003c78:	f7ff fe20 	bl	80038bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003c7c:	1dfb      	adds	r3, r7, #7
 8003c7e:	781b      	ldrb	r3, [r3, #0]
}
 8003c80:	0018      	movs	r0, r3
 8003c82:	46bd      	mov	sp, r7
 8003c84:	b002      	add	sp, #8
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	40022000 	.word	0x40022000

08003c8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c8c:	b590      	push	{r4, r7, lr}
 8003c8e:	b085      	sub	sp, #20
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003c94:	230f      	movs	r3, #15
 8003c96:	18fb      	adds	r3, r7, r3
 8003c98:	2200      	movs	r2, #0
 8003c9a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003c9c:	4b1d      	ldr	r3, [pc, #116]	@ (8003d14 <HAL_InitTick+0x88>)
 8003c9e:	781b      	ldrb	r3, [r3, #0]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d02b      	beq.n	8003cfc <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003ca4:	4b1c      	ldr	r3, [pc, #112]	@ (8003d18 <HAL_InitTick+0x8c>)
 8003ca6:	681c      	ldr	r4, [r3, #0]
 8003ca8:	4b1a      	ldr	r3, [pc, #104]	@ (8003d14 <HAL_InitTick+0x88>)
 8003caa:	781b      	ldrb	r3, [r3, #0]
 8003cac:	0019      	movs	r1, r3
 8003cae:	23fa      	movs	r3, #250	@ 0xfa
 8003cb0:	0098      	lsls	r0, r3, #2
 8003cb2:	f7fc fa43 	bl	800013c <__udivsi3>
 8003cb6:	0003      	movs	r3, r0
 8003cb8:	0019      	movs	r1, r3
 8003cba:	0020      	movs	r0, r4
 8003cbc:	f7fc fa3e 	bl	800013c <__udivsi3>
 8003cc0:	0003      	movs	r3, r0
 8003cc2:	0018      	movs	r0, r3
 8003cc4:	f000 f913 	bl	8003eee <HAL_SYSTICK_Config>
 8003cc8:	1e03      	subs	r3, r0, #0
 8003cca:	d112      	bne.n	8003cf2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2b03      	cmp	r3, #3
 8003cd0:	d80a      	bhi.n	8003ce8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003cd2:	6879      	ldr	r1, [r7, #4]
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	425b      	negs	r3, r3
 8003cd8:	2200      	movs	r2, #0
 8003cda:	0018      	movs	r0, r3
 8003cdc:	f000 f8f2 	bl	8003ec4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003ce0:	4b0e      	ldr	r3, [pc, #56]	@ (8003d1c <HAL_InitTick+0x90>)
 8003ce2:	687a      	ldr	r2, [r7, #4]
 8003ce4:	601a      	str	r2, [r3, #0]
 8003ce6:	e00d      	b.n	8003d04 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003ce8:	230f      	movs	r3, #15
 8003cea:	18fb      	adds	r3, r7, r3
 8003cec:	2201      	movs	r2, #1
 8003cee:	701a      	strb	r2, [r3, #0]
 8003cf0:	e008      	b.n	8003d04 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003cf2:	230f      	movs	r3, #15
 8003cf4:	18fb      	adds	r3, r7, r3
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	701a      	strb	r2, [r3, #0]
 8003cfa:	e003      	b.n	8003d04 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003cfc:	230f      	movs	r3, #15
 8003cfe:	18fb      	adds	r3, r7, r3
 8003d00:	2201      	movs	r2, #1
 8003d02:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003d04:	230f      	movs	r3, #15
 8003d06:	18fb      	adds	r3, r7, r3
 8003d08:	781b      	ldrb	r3, [r3, #0]
}
 8003d0a:	0018      	movs	r0, r3
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	b005      	add	sp, #20
 8003d10:	bd90      	pop	{r4, r7, pc}
 8003d12:	46c0      	nop			@ (mov r8, r8)
 8003d14:	20000008 	.word	0x20000008
 8003d18:	20000000 	.word	0x20000000
 8003d1c:	20000004 	.word	0x20000004

08003d20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003d24:	4b05      	ldr	r3, [pc, #20]	@ (8003d3c <HAL_IncTick+0x1c>)
 8003d26:	781b      	ldrb	r3, [r3, #0]
 8003d28:	001a      	movs	r2, r3
 8003d2a:	4b05      	ldr	r3, [pc, #20]	@ (8003d40 <HAL_IncTick+0x20>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	18d2      	adds	r2, r2, r3
 8003d30:	4b03      	ldr	r3, [pc, #12]	@ (8003d40 <HAL_IncTick+0x20>)
 8003d32:	601a      	str	r2, [r3, #0]
}
 8003d34:	46c0      	nop			@ (mov r8, r8)
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	46c0      	nop			@ (mov r8, r8)
 8003d3c:	20000008 	.word	0x20000008
 8003d40:	20000b70 	.word	0x20000b70

08003d44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	af00      	add	r7, sp, #0
  return uwTick;
 8003d48:	4b02      	ldr	r3, [pc, #8]	@ (8003d54 <HAL_GetTick+0x10>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
}
 8003d4c:	0018      	movs	r0, r3
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	46c0      	nop			@ (mov r8, r8)
 8003d54:	20000b70 	.word	0x20000b70

08003d58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b084      	sub	sp, #16
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d60:	f7ff fff0 	bl	8003d44 <HAL_GetTick>
 8003d64:	0003      	movs	r3, r0
 8003d66:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	3301      	adds	r3, #1
 8003d70:	d005      	beq.n	8003d7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d72:	4b0a      	ldr	r3, [pc, #40]	@ (8003d9c <HAL_Delay+0x44>)
 8003d74:	781b      	ldrb	r3, [r3, #0]
 8003d76:	001a      	movs	r2, r3
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	189b      	adds	r3, r3, r2
 8003d7c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003d7e:	46c0      	nop			@ (mov r8, r8)
 8003d80:	f7ff ffe0 	bl	8003d44 <HAL_GetTick>
 8003d84:	0002      	movs	r2, r0
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	1ad3      	subs	r3, r2, r3
 8003d8a:	68fa      	ldr	r2, [r7, #12]
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d8f7      	bhi.n	8003d80 <HAL_Delay+0x28>
  {
  }
}
 8003d90:	46c0      	nop			@ (mov r8, r8)
 8003d92:	46c0      	nop			@ (mov r8, r8)
 8003d94:	46bd      	mov	sp, r7
 8003d96:	b004      	add	sp, #16
 8003d98:	bd80      	pop	{r7, pc}
 8003d9a:	46c0      	nop			@ (mov r8, r8)
 8003d9c:	20000008 	.word	0x20000008

08003da0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003da0:	b590      	push	{r4, r7, lr}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	0002      	movs	r2, r0
 8003da8:	6039      	str	r1, [r7, #0]
 8003daa:	1dfb      	adds	r3, r7, #7
 8003dac:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003dae:	1dfb      	adds	r3, r7, #7
 8003db0:	781b      	ldrb	r3, [r3, #0]
 8003db2:	2b7f      	cmp	r3, #127	@ 0x7f
 8003db4:	d828      	bhi.n	8003e08 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003db6:	4a2f      	ldr	r2, [pc, #188]	@ (8003e74 <__NVIC_SetPriority+0xd4>)
 8003db8:	1dfb      	adds	r3, r7, #7
 8003dba:	781b      	ldrb	r3, [r3, #0]
 8003dbc:	b25b      	sxtb	r3, r3
 8003dbe:	089b      	lsrs	r3, r3, #2
 8003dc0:	33c0      	adds	r3, #192	@ 0xc0
 8003dc2:	009b      	lsls	r3, r3, #2
 8003dc4:	589b      	ldr	r3, [r3, r2]
 8003dc6:	1dfa      	adds	r2, r7, #7
 8003dc8:	7812      	ldrb	r2, [r2, #0]
 8003dca:	0011      	movs	r1, r2
 8003dcc:	2203      	movs	r2, #3
 8003dce:	400a      	ands	r2, r1
 8003dd0:	00d2      	lsls	r2, r2, #3
 8003dd2:	21ff      	movs	r1, #255	@ 0xff
 8003dd4:	4091      	lsls	r1, r2
 8003dd6:	000a      	movs	r2, r1
 8003dd8:	43d2      	mvns	r2, r2
 8003dda:	401a      	ands	r2, r3
 8003ddc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	019b      	lsls	r3, r3, #6
 8003de2:	22ff      	movs	r2, #255	@ 0xff
 8003de4:	401a      	ands	r2, r3
 8003de6:	1dfb      	adds	r3, r7, #7
 8003de8:	781b      	ldrb	r3, [r3, #0]
 8003dea:	0018      	movs	r0, r3
 8003dec:	2303      	movs	r3, #3
 8003dee:	4003      	ands	r3, r0
 8003df0:	00db      	lsls	r3, r3, #3
 8003df2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003df4:	481f      	ldr	r0, [pc, #124]	@ (8003e74 <__NVIC_SetPriority+0xd4>)
 8003df6:	1dfb      	adds	r3, r7, #7
 8003df8:	781b      	ldrb	r3, [r3, #0]
 8003dfa:	b25b      	sxtb	r3, r3
 8003dfc:	089b      	lsrs	r3, r3, #2
 8003dfe:	430a      	orrs	r2, r1
 8003e00:	33c0      	adds	r3, #192	@ 0xc0
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003e06:	e031      	b.n	8003e6c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003e08:	4a1b      	ldr	r2, [pc, #108]	@ (8003e78 <__NVIC_SetPriority+0xd8>)
 8003e0a:	1dfb      	adds	r3, r7, #7
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	0019      	movs	r1, r3
 8003e10:	230f      	movs	r3, #15
 8003e12:	400b      	ands	r3, r1
 8003e14:	3b08      	subs	r3, #8
 8003e16:	089b      	lsrs	r3, r3, #2
 8003e18:	3306      	adds	r3, #6
 8003e1a:	009b      	lsls	r3, r3, #2
 8003e1c:	18d3      	adds	r3, r2, r3
 8003e1e:	3304      	adds	r3, #4
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	1dfa      	adds	r2, r7, #7
 8003e24:	7812      	ldrb	r2, [r2, #0]
 8003e26:	0011      	movs	r1, r2
 8003e28:	2203      	movs	r2, #3
 8003e2a:	400a      	ands	r2, r1
 8003e2c:	00d2      	lsls	r2, r2, #3
 8003e2e:	21ff      	movs	r1, #255	@ 0xff
 8003e30:	4091      	lsls	r1, r2
 8003e32:	000a      	movs	r2, r1
 8003e34:	43d2      	mvns	r2, r2
 8003e36:	401a      	ands	r2, r3
 8003e38:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	019b      	lsls	r3, r3, #6
 8003e3e:	22ff      	movs	r2, #255	@ 0xff
 8003e40:	401a      	ands	r2, r3
 8003e42:	1dfb      	adds	r3, r7, #7
 8003e44:	781b      	ldrb	r3, [r3, #0]
 8003e46:	0018      	movs	r0, r3
 8003e48:	2303      	movs	r3, #3
 8003e4a:	4003      	ands	r3, r0
 8003e4c:	00db      	lsls	r3, r3, #3
 8003e4e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003e50:	4809      	ldr	r0, [pc, #36]	@ (8003e78 <__NVIC_SetPriority+0xd8>)
 8003e52:	1dfb      	adds	r3, r7, #7
 8003e54:	781b      	ldrb	r3, [r3, #0]
 8003e56:	001c      	movs	r4, r3
 8003e58:	230f      	movs	r3, #15
 8003e5a:	4023      	ands	r3, r4
 8003e5c:	3b08      	subs	r3, #8
 8003e5e:	089b      	lsrs	r3, r3, #2
 8003e60:	430a      	orrs	r2, r1
 8003e62:	3306      	adds	r3, #6
 8003e64:	009b      	lsls	r3, r3, #2
 8003e66:	18c3      	adds	r3, r0, r3
 8003e68:	3304      	adds	r3, #4
 8003e6a:	601a      	str	r2, [r3, #0]
}
 8003e6c:	46c0      	nop			@ (mov r8, r8)
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	b003      	add	sp, #12
 8003e72:	bd90      	pop	{r4, r7, pc}
 8003e74:	e000e100 	.word	0xe000e100
 8003e78:	e000ed00 	.word	0xe000ed00

08003e7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b082      	sub	sp, #8
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	1e5a      	subs	r2, r3, #1
 8003e88:	2380      	movs	r3, #128	@ 0x80
 8003e8a:	045b      	lsls	r3, r3, #17
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d301      	bcc.n	8003e94 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e90:	2301      	movs	r3, #1
 8003e92:	e010      	b.n	8003eb6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e94:	4b0a      	ldr	r3, [pc, #40]	@ (8003ec0 <SysTick_Config+0x44>)
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	3a01      	subs	r2, #1
 8003e9a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	425b      	negs	r3, r3
 8003ea0:	2103      	movs	r1, #3
 8003ea2:	0018      	movs	r0, r3
 8003ea4:	f7ff ff7c 	bl	8003da0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ea8:	4b05      	ldr	r3, [pc, #20]	@ (8003ec0 <SysTick_Config+0x44>)
 8003eaa:	2200      	movs	r2, #0
 8003eac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003eae:	4b04      	ldr	r3, [pc, #16]	@ (8003ec0 <SysTick_Config+0x44>)
 8003eb0:	2207      	movs	r2, #7
 8003eb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003eb4:	2300      	movs	r3, #0
}
 8003eb6:	0018      	movs	r0, r3
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	b002      	add	sp, #8
 8003ebc:	bd80      	pop	{r7, pc}
 8003ebe:	46c0      	nop			@ (mov r8, r8)
 8003ec0:	e000e010 	.word	0xe000e010

08003ec4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b084      	sub	sp, #16
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	60b9      	str	r1, [r7, #8]
 8003ecc:	607a      	str	r2, [r7, #4]
 8003ece:	210f      	movs	r1, #15
 8003ed0:	187b      	adds	r3, r7, r1
 8003ed2:	1c02      	adds	r2, r0, #0
 8003ed4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003ed6:	68ba      	ldr	r2, [r7, #8]
 8003ed8:	187b      	adds	r3, r7, r1
 8003eda:	781b      	ldrb	r3, [r3, #0]
 8003edc:	b25b      	sxtb	r3, r3
 8003ede:	0011      	movs	r1, r2
 8003ee0:	0018      	movs	r0, r3
 8003ee2:	f7ff ff5d 	bl	8003da0 <__NVIC_SetPriority>
}
 8003ee6:	46c0      	nop			@ (mov r8, r8)
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	b004      	add	sp, #16
 8003eec:	bd80      	pop	{r7, pc}

08003eee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003eee:	b580      	push	{r7, lr}
 8003ef0:	b082      	sub	sp, #8
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	0018      	movs	r0, r3
 8003efa:	f7ff ffbf 	bl	8003e7c <SysTick_Config>
 8003efe:	0003      	movs	r3, r0
}
 8003f00:	0018      	movs	r0, r3
 8003f02:	46bd      	mov	sp, r7
 8003f04:	b002      	add	sp, #8
 8003f06:	bd80      	pop	{r7, pc}

08003f08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b086      	sub	sp, #24
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
 8003f10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003f12:	2300      	movs	r3, #0
 8003f14:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f16:	e147      	b.n	80041a8 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	2101      	movs	r1, #1
 8003f1e:	697a      	ldr	r2, [r7, #20]
 8003f20:	4091      	lsls	r1, r2
 8003f22:	000a      	movs	r2, r1
 8003f24:	4013      	ands	r3, r2
 8003f26:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d100      	bne.n	8003f30 <HAL_GPIO_Init+0x28>
 8003f2e:	e138      	b.n	80041a2 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	2203      	movs	r2, #3
 8003f36:	4013      	ands	r3, r2
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d005      	beq.n	8003f48 <HAL_GPIO_Init+0x40>
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	2203      	movs	r2, #3
 8003f42:	4013      	ands	r3, r2
 8003f44:	2b02      	cmp	r3, #2
 8003f46:	d130      	bne.n	8003faa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	005b      	lsls	r3, r3, #1
 8003f52:	2203      	movs	r2, #3
 8003f54:	409a      	lsls	r2, r3
 8003f56:	0013      	movs	r3, r2
 8003f58:	43da      	mvns	r2, r3
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	4013      	ands	r3, r2
 8003f5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	68da      	ldr	r2, [r3, #12]
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	005b      	lsls	r3, r3, #1
 8003f68:	409a      	lsls	r2, r3
 8003f6a:	0013      	movs	r3, r2
 8003f6c:	693a      	ldr	r2, [r7, #16]
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	693a      	ldr	r2, [r7, #16]
 8003f76:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003f7e:	2201      	movs	r2, #1
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	409a      	lsls	r2, r3
 8003f84:	0013      	movs	r3, r2
 8003f86:	43da      	mvns	r2, r3
 8003f88:	693b      	ldr	r3, [r7, #16]
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	091b      	lsrs	r3, r3, #4
 8003f94:	2201      	movs	r2, #1
 8003f96:	401a      	ands	r2, r3
 8003f98:	697b      	ldr	r3, [r7, #20]
 8003f9a:	409a      	lsls	r2, r3
 8003f9c:	0013      	movs	r3, r2
 8003f9e:	693a      	ldr	r2, [r7, #16]
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	693a      	ldr	r2, [r7, #16]
 8003fa8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	2203      	movs	r2, #3
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	2b03      	cmp	r3, #3
 8003fb4:	d017      	beq.n	8003fe6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	68db      	ldr	r3, [r3, #12]
 8003fba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	005b      	lsls	r3, r3, #1
 8003fc0:	2203      	movs	r2, #3
 8003fc2:	409a      	lsls	r2, r3
 8003fc4:	0013      	movs	r3, r2
 8003fc6:	43da      	mvns	r2, r3
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	4013      	ands	r3, r2
 8003fcc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	689a      	ldr	r2, [r3, #8]
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	005b      	lsls	r3, r3, #1
 8003fd6:	409a      	lsls	r2, r3
 8003fd8:	0013      	movs	r3, r2
 8003fda:	693a      	ldr	r2, [r7, #16]
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	693a      	ldr	r2, [r7, #16]
 8003fe4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	2203      	movs	r2, #3
 8003fec:	4013      	ands	r3, r2
 8003fee:	2b02      	cmp	r3, #2
 8003ff0:	d123      	bne.n	800403a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	08da      	lsrs	r2, r3, #3
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	3208      	adds	r2, #8
 8003ffa:	0092      	lsls	r2, r2, #2
 8003ffc:	58d3      	ldr	r3, [r2, r3]
 8003ffe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	2207      	movs	r2, #7
 8004004:	4013      	ands	r3, r2
 8004006:	009b      	lsls	r3, r3, #2
 8004008:	220f      	movs	r2, #15
 800400a:	409a      	lsls	r2, r3
 800400c:	0013      	movs	r3, r2
 800400e:	43da      	mvns	r2, r3
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	4013      	ands	r3, r2
 8004014:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	691a      	ldr	r2, [r3, #16]
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	2107      	movs	r1, #7
 800401e:	400b      	ands	r3, r1
 8004020:	009b      	lsls	r3, r3, #2
 8004022:	409a      	lsls	r2, r3
 8004024:	0013      	movs	r3, r2
 8004026:	693a      	ldr	r2, [r7, #16]
 8004028:	4313      	orrs	r3, r2
 800402a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	08da      	lsrs	r2, r3, #3
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	3208      	adds	r2, #8
 8004034:	0092      	lsls	r2, r2, #2
 8004036:	6939      	ldr	r1, [r7, #16]
 8004038:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	005b      	lsls	r3, r3, #1
 8004044:	2203      	movs	r2, #3
 8004046:	409a      	lsls	r2, r3
 8004048:	0013      	movs	r3, r2
 800404a:	43da      	mvns	r2, r3
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	4013      	ands	r3, r2
 8004050:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	2203      	movs	r2, #3
 8004058:	401a      	ands	r2, r3
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	005b      	lsls	r3, r3, #1
 800405e:	409a      	lsls	r2, r3
 8004060:	0013      	movs	r3, r2
 8004062:	693a      	ldr	r2, [r7, #16]
 8004064:	4313      	orrs	r3, r2
 8004066:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	693a      	ldr	r2, [r7, #16]
 800406c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	685a      	ldr	r2, [r3, #4]
 8004072:	23c0      	movs	r3, #192	@ 0xc0
 8004074:	029b      	lsls	r3, r3, #10
 8004076:	4013      	ands	r3, r2
 8004078:	d100      	bne.n	800407c <HAL_GPIO_Init+0x174>
 800407a:	e092      	b.n	80041a2 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800407c:	4a50      	ldr	r2, [pc, #320]	@ (80041c0 <HAL_GPIO_Init+0x2b8>)
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	089b      	lsrs	r3, r3, #2
 8004082:	3318      	adds	r3, #24
 8004084:	009b      	lsls	r3, r3, #2
 8004086:	589b      	ldr	r3, [r3, r2]
 8004088:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	2203      	movs	r2, #3
 800408e:	4013      	ands	r3, r2
 8004090:	00db      	lsls	r3, r3, #3
 8004092:	220f      	movs	r2, #15
 8004094:	409a      	lsls	r2, r3
 8004096:	0013      	movs	r3, r2
 8004098:	43da      	mvns	r2, r3
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	4013      	ands	r3, r2
 800409e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	23a0      	movs	r3, #160	@ 0xa0
 80040a4:	05db      	lsls	r3, r3, #23
 80040a6:	429a      	cmp	r2, r3
 80040a8:	d013      	beq.n	80040d2 <HAL_GPIO_Init+0x1ca>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	4a45      	ldr	r2, [pc, #276]	@ (80041c4 <HAL_GPIO_Init+0x2bc>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d00d      	beq.n	80040ce <HAL_GPIO_Init+0x1c6>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	4a44      	ldr	r2, [pc, #272]	@ (80041c8 <HAL_GPIO_Init+0x2c0>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d007      	beq.n	80040ca <HAL_GPIO_Init+0x1c2>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	4a43      	ldr	r2, [pc, #268]	@ (80041cc <HAL_GPIO_Init+0x2c4>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d101      	bne.n	80040c6 <HAL_GPIO_Init+0x1be>
 80040c2:	2303      	movs	r3, #3
 80040c4:	e006      	b.n	80040d4 <HAL_GPIO_Init+0x1cc>
 80040c6:	2305      	movs	r3, #5
 80040c8:	e004      	b.n	80040d4 <HAL_GPIO_Init+0x1cc>
 80040ca:	2302      	movs	r3, #2
 80040cc:	e002      	b.n	80040d4 <HAL_GPIO_Init+0x1cc>
 80040ce:	2301      	movs	r3, #1
 80040d0:	e000      	b.n	80040d4 <HAL_GPIO_Init+0x1cc>
 80040d2:	2300      	movs	r3, #0
 80040d4:	697a      	ldr	r2, [r7, #20]
 80040d6:	2103      	movs	r1, #3
 80040d8:	400a      	ands	r2, r1
 80040da:	00d2      	lsls	r2, r2, #3
 80040dc:	4093      	lsls	r3, r2
 80040de:	693a      	ldr	r2, [r7, #16]
 80040e0:	4313      	orrs	r3, r2
 80040e2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80040e4:	4936      	ldr	r1, [pc, #216]	@ (80041c0 <HAL_GPIO_Init+0x2b8>)
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	089b      	lsrs	r3, r3, #2
 80040ea:	3318      	adds	r3, #24
 80040ec:	009b      	lsls	r3, r3, #2
 80040ee:	693a      	ldr	r2, [r7, #16]
 80040f0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80040f2:	4b33      	ldr	r3, [pc, #204]	@ (80041c0 <HAL_GPIO_Init+0x2b8>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	43da      	mvns	r2, r3
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	4013      	ands	r3, r2
 8004100:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	685a      	ldr	r2, [r3, #4]
 8004106:	2380      	movs	r3, #128	@ 0x80
 8004108:	035b      	lsls	r3, r3, #13
 800410a:	4013      	ands	r3, r2
 800410c:	d003      	beq.n	8004116 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800410e:	693a      	ldr	r2, [r7, #16]
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	4313      	orrs	r3, r2
 8004114:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004116:	4b2a      	ldr	r3, [pc, #168]	@ (80041c0 <HAL_GPIO_Init+0x2b8>)
 8004118:	693a      	ldr	r2, [r7, #16]
 800411a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800411c:	4b28      	ldr	r3, [pc, #160]	@ (80041c0 <HAL_GPIO_Init+0x2b8>)
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	43da      	mvns	r2, r3
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	4013      	ands	r3, r2
 800412a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	685a      	ldr	r2, [r3, #4]
 8004130:	2380      	movs	r3, #128	@ 0x80
 8004132:	039b      	lsls	r3, r3, #14
 8004134:	4013      	ands	r3, r2
 8004136:	d003      	beq.n	8004140 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8004138:	693a      	ldr	r2, [r7, #16]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	4313      	orrs	r3, r2
 800413e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004140:	4b1f      	ldr	r3, [pc, #124]	@ (80041c0 <HAL_GPIO_Init+0x2b8>)
 8004142:	693a      	ldr	r2, [r7, #16]
 8004144:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004146:	4a1e      	ldr	r2, [pc, #120]	@ (80041c0 <HAL_GPIO_Init+0x2b8>)
 8004148:	2384      	movs	r3, #132	@ 0x84
 800414a:	58d3      	ldr	r3, [r2, r3]
 800414c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	43da      	mvns	r2, r3
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	4013      	ands	r3, r2
 8004156:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	685a      	ldr	r2, [r3, #4]
 800415c:	2380      	movs	r3, #128	@ 0x80
 800415e:	029b      	lsls	r3, r3, #10
 8004160:	4013      	ands	r3, r2
 8004162:	d003      	beq.n	800416c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004164:	693a      	ldr	r2, [r7, #16]
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	4313      	orrs	r3, r2
 800416a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800416c:	4914      	ldr	r1, [pc, #80]	@ (80041c0 <HAL_GPIO_Init+0x2b8>)
 800416e:	2284      	movs	r2, #132	@ 0x84
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8004174:	4a12      	ldr	r2, [pc, #72]	@ (80041c0 <HAL_GPIO_Init+0x2b8>)
 8004176:	2380      	movs	r3, #128	@ 0x80
 8004178:	58d3      	ldr	r3, [r2, r3]
 800417a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	43da      	mvns	r2, r3
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	4013      	ands	r3, r2
 8004184:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	685a      	ldr	r2, [r3, #4]
 800418a:	2380      	movs	r3, #128	@ 0x80
 800418c:	025b      	lsls	r3, r3, #9
 800418e:	4013      	ands	r3, r2
 8004190:	d003      	beq.n	800419a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8004192:	693a      	ldr	r2, [r7, #16]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	4313      	orrs	r3, r2
 8004198:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800419a:	4909      	ldr	r1, [pc, #36]	@ (80041c0 <HAL_GPIO_Init+0x2b8>)
 800419c:	2280      	movs	r2, #128	@ 0x80
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	3301      	adds	r3, #1
 80041a6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	697b      	ldr	r3, [r7, #20]
 80041ae:	40da      	lsrs	r2, r3
 80041b0:	1e13      	subs	r3, r2, #0
 80041b2:	d000      	beq.n	80041b6 <HAL_GPIO_Init+0x2ae>
 80041b4:	e6b0      	b.n	8003f18 <HAL_GPIO_Init+0x10>
  }
}
 80041b6:	46c0      	nop			@ (mov r8, r8)
 80041b8:	46c0      	nop			@ (mov r8, r8)
 80041ba:	46bd      	mov	sp, r7
 80041bc:	b006      	add	sp, #24
 80041be:	bd80      	pop	{r7, pc}
 80041c0:	40021800 	.word	0x40021800
 80041c4:	50000400 	.word	0x50000400
 80041c8:	50000800 	.word	0x50000800
 80041cc:	50000c00 	.word	0x50000c00

080041d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80041d8:	4b19      	ldr	r3, [pc, #100]	@ (8004240 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4a19      	ldr	r2, [pc, #100]	@ (8004244 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80041de:	4013      	ands	r3, r2
 80041e0:	0019      	movs	r1, r3
 80041e2:	4b17      	ldr	r3, [pc, #92]	@ (8004240 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80041e4:	687a      	ldr	r2, [r7, #4]
 80041e6:	430a      	orrs	r2, r1
 80041e8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80041ea:	687a      	ldr	r2, [r7, #4]
 80041ec:	2380      	movs	r3, #128	@ 0x80
 80041ee:	009b      	lsls	r3, r3, #2
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d11f      	bne.n	8004234 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80041f4:	4b14      	ldr	r3, [pc, #80]	@ (8004248 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	0013      	movs	r3, r2
 80041fa:	005b      	lsls	r3, r3, #1
 80041fc:	189b      	adds	r3, r3, r2
 80041fe:	005b      	lsls	r3, r3, #1
 8004200:	4912      	ldr	r1, [pc, #72]	@ (800424c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004202:	0018      	movs	r0, r3
 8004204:	f7fb ff9a 	bl	800013c <__udivsi3>
 8004208:	0003      	movs	r3, r0
 800420a:	3301      	adds	r3, #1
 800420c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800420e:	e008      	b.n	8004222 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d003      	beq.n	800421e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	3b01      	subs	r3, #1
 800421a:	60fb      	str	r3, [r7, #12]
 800421c:	e001      	b.n	8004222 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800421e:	2303      	movs	r3, #3
 8004220:	e009      	b.n	8004236 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004222:	4b07      	ldr	r3, [pc, #28]	@ (8004240 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004224:	695a      	ldr	r2, [r3, #20]
 8004226:	2380      	movs	r3, #128	@ 0x80
 8004228:	00db      	lsls	r3, r3, #3
 800422a:	401a      	ands	r2, r3
 800422c:	2380      	movs	r3, #128	@ 0x80
 800422e:	00db      	lsls	r3, r3, #3
 8004230:	429a      	cmp	r2, r3
 8004232:	d0ed      	beq.n	8004210 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004234:	2300      	movs	r3, #0
}
 8004236:	0018      	movs	r0, r3
 8004238:	46bd      	mov	sp, r7
 800423a:	b004      	add	sp, #16
 800423c:	bd80      	pop	{r7, pc}
 800423e:	46c0      	nop			@ (mov r8, r8)
 8004240:	40007000 	.word	0x40007000
 8004244:	fffff9ff 	.word	0xfffff9ff
 8004248:	20000000 	.word	0x20000000
 800424c:	000f4240 	.word	0x000f4240

08004250 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004254:	4b03      	ldr	r3, [pc, #12]	@ (8004264 <LL_RCC_GetAPB1Prescaler+0x14>)
 8004256:	689a      	ldr	r2, [r3, #8]
 8004258:	23e0      	movs	r3, #224	@ 0xe0
 800425a:	01db      	lsls	r3, r3, #7
 800425c:	4013      	ands	r3, r2
}
 800425e:	0018      	movs	r0, r3
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}
 8004264:	40021000 	.word	0x40021000

08004268 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b088      	sub	sp, #32
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d101      	bne.n	800427a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004276:	2301      	movs	r3, #1
 8004278:	e2fe      	b.n	8004878 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	2201      	movs	r2, #1
 8004280:	4013      	ands	r3, r2
 8004282:	d100      	bne.n	8004286 <HAL_RCC_OscConfig+0x1e>
 8004284:	e07c      	b.n	8004380 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004286:	4bc3      	ldr	r3, [pc, #780]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	2238      	movs	r2, #56	@ 0x38
 800428c:	4013      	ands	r3, r2
 800428e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004290:	4bc0      	ldr	r3, [pc, #768]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 8004292:	68db      	ldr	r3, [r3, #12]
 8004294:	2203      	movs	r2, #3
 8004296:	4013      	ands	r3, r2
 8004298:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800429a:	69bb      	ldr	r3, [r7, #24]
 800429c:	2b10      	cmp	r3, #16
 800429e:	d102      	bne.n	80042a6 <HAL_RCC_OscConfig+0x3e>
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	2b03      	cmp	r3, #3
 80042a4:	d002      	beq.n	80042ac <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80042a6:	69bb      	ldr	r3, [r7, #24]
 80042a8:	2b08      	cmp	r3, #8
 80042aa:	d10b      	bne.n	80042c4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042ac:	4bb9      	ldr	r3, [pc, #740]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	2380      	movs	r3, #128	@ 0x80
 80042b2:	029b      	lsls	r3, r3, #10
 80042b4:	4013      	ands	r3, r2
 80042b6:	d062      	beq.n	800437e <HAL_RCC_OscConfig+0x116>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d15e      	bne.n	800437e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	e2d9      	b.n	8004878 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	685a      	ldr	r2, [r3, #4]
 80042c8:	2380      	movs	r3, #128	@ 0x80
 80042ca:	025b      	lsls	r3, r3, #9
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d107      	bne.n	80042e0 <HAL_RCC_OscConfig+0x78>
 80042d0:	4bb0      	ldr	r3, [pc, #704]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 80042d2:	681a      	ldr	r2, [r3, #0]
 80042d4:	4baf      	ldr	r3, [pc, #700]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 80042d6:	2180      	movs	r1, #128	@ 0x80
 80042d8:	0249      	lsls	r1, r1, #9
 80042da:	430a      	orrs	r2, r1
 80042dc:	601a      	str	r2, [r3, #0]
 80042de:	e020      	b.n	8004322 <HAL_RCC_OscConfig+0xba>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	685a      	ldr	r2, [r3, #4]
 80042e4:	23a0      	movs	r3, #160	@ 0xa0
 80042e6:	02db      	lsls	r3, r3, #11
 80042e8:	429a      	cmp	r2, r3
 80042ea:	d10e      	bne.n	800430a <HAL_RCC_OscConfig+0xa2>
 80042ec:	4ba9      	ldr	r3, [pc, #676]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	4ba8      	ldr	r3, [pc, #672]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 80042f2:	2180      	movs	r1, #128	@ 0x80
 80042f4:	02c9      	lsls	r1, r1, #11
 80042f6:	430a      	orrs	r2, r1
 80042f8:	601a      	str	r2, [r3, #0]
 80042fa:	4ba6      	ldr	r3, [pc, #664]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	4ba5      	ldr	r3, [pc, #660]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 8004300:	2180      	movs	r1, #128	@ 0x80
 8004302:	0249      	lsls	r1, r1, #9
 8004304:	430a      	orrs	r2, r1
 8004306:	601a      	str	r2, [r3, #0]
 8004308:	e00b      	b.n	8004322 <HAL_RCC_OscConfig+0xba>
 800430a:	4ba2      	ldr	r3, [pc, #648]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	4ba1      	ldr	r3, [pc, #644]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 8004310:	49a1      	ldr	r1, [pc, #644]	@ (8004598 <HAL_RCC_OscConfig+0x330>)
 8004312:	400a      	ands	r2, r1
 8004314:	601a      	str	r2, [r3, #0]
 8004316:	4b9f      	ldr	r3, [pc, #636]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	4b9e      	ldr	r3, [pc, #632]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 800431c:	499f      	ldr	r1, [pc, #636]	@ (800459c <HAL_RCC_OscConfig+0x334>)
 800431e:	400a      	ands	r2, r1
 8004320:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d014      	beq.n	8004354 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800432a:	f7ff fd0b 	bl	8003d44 <HAL_GetTick>
 800432e:	0003      	movs	r3, r0
 8004330:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004332:	e008      	b.n	8004346 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004334:	f7ff fd06 	bl	8003d44 <HAL_GetTick>
 8004338:	0002      	movs	r2, r0
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	1ad3      	subs	r3, r2, r3
 800433e:	2b64      	cmp	r3, #100	@ 0x64
 8004340:	d901      	bls.n	8004346 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8004342:	2303      	movs	r3, #3
 8004344:	e298      	b.n	8004878 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004346:	4b93      	ldr	r3, [pc, #588]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	2380      	movs	r3, #128	@ 0x80
 800434c:	029b      	lsls	r3, r3, #10
 800434e:	4013      	ands	r3, r2
 8004350:	d0f0      	beq.n	8004334 <HAL_RCC_OscConfig+0xcc>
 8004352:	e015      	b.n	8004380 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004354:	f7ff fcf6 	bl	8003d44 <HAL_GetTick>
 8004358:	0003      	movs	r3, r0
 800435a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800435c:	e008      	b.n	8004370 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800435e:	f7ff fcf1 	bl	8003d44 <HAL_GetTick>
 8004362:	0002      	movs	r2, r0
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	1ad3      	subs	r3, r2, r3
 8004368:	2b64      	cmp	r3, #100	@ 0x64
 800436a:	d901      	bls.n	8004370 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800436c:	2303      	movs	r3, #3
 800436e:	e283      	b.n	8004878 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004370:	4b88      	ldr	r3, [pc, #544]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	2380      	movs	r3, #128	@ 0x80
 8004376:	029b      	lsls	r3, r3, #10
 8004378:	4013      	ands	r3, r2
 800437a:	d1f0      	bne.n	800435e <HAL_RCC_OscConfig+0xf6>
 800437c:	e000      	b.n	8004380 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800437e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	2202      	movs	r2, #2
 8004386:	4013      	ands	r3, r2
 8004388:	d100      	bne.n	800438c <HAL_RCC_OscConfig+0x124>
 800438a:	e099      	b.n	80044c0 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800438c:	4b81      	ldr	r3, [pc, #516]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	2238      	movs	r2, #56	@ 0x38
 8004392:	4013      	ands	r3, r2
 8004394:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004396:	4b7f      	ldr	r3, [pc, #508]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 8004398:	68db      	ldr	r3, [r3, #12]
 800439a:	2203      	movs	r2, #3
 800439c:	4013      	ands	r3, r2
 800439e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80043a0:	69bb      	ldr	r3, [r7, #24]
 80043a2:	2b10      	cmp	r3, #16
 80043a4:	d102      	bne.n	80043ac <HAL_RCC_OscConfig+0x144>
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	2b02      	cmp	r3, #2
 80043aa:	d002      	beq.n	80043b2 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80043ac:	69bb      	ldr	r3, [r7, #24]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d135      	bne.n	800441e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043b2:	4b78      	ldr	r3, [pc, #480]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	2380      	movs	r3, #128	@ 0x80
 80043b8:	00db      	lsls	r3, r3, #3
 80043ba:	4013      	ands	r3, r2
 80043bc:	d005      	beq.n	80043ca <HAL_RCC_OscConfig+0x162>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	68db      	ldr	r3, [r3, #12]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d101      	bne.n	80043ca <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e256      	b.n	8004878 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043ca:	4b72      	ldr	r3, [pc, #456]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	4a74      	ldr	r2, [pc, #464]	@ (80045a0 <HAL_RCC_OscConfig+0x338>)
 80043d0:	4013      	ands	r3, r2
 80043d2:	0019      	movs	r1, r3
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	695b      	ldr	r3, [r3, #20]
 80043d8:	021a      	lsls	r2, r3, #8
 80043da:	4b6e      	ldr	r3, [pc, #440]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 80043dc:	430a      	orrs	r2, r1
 80043de:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80043e0:	69bb      	ldr	r3, [r7, #24]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d112      	bne.n	800440c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80043e6:	4b6b      	ldr	r3, [pc, #428]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a6e      	ldr	r2, [pc, #440]	@ (80045a4 <HAL_RCC_OscConfig+0x33c>)
 80043ec:	4013      	ands	r3, r2
 80043ee:	0019      	movs	r1, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	691a      	ldr	r2, [r3, #16]
 80043f4:	4b67      	ldr	r3, [pc, #412]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 80043f6:	430a      	orrs	r2, r1
 80043f8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80043fa:	4b66      	ldr	r3, [pc, #408]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	0adb      	lsrs	r3, r3, #11
 8004400:	2207      	movs	r2, #7
 8004402:	4013      	ands	r3, r2
 8004404:	4a68      	ldr	r2, [pc, #416]	@ (80045a8 <HAL_RCC_OscConfig+0x340>)
 8004406:	40da      	lsrs	r2, r3
 8004408:	4b68      	ldr	r3, [pc, #416]	@ (80045ac <HAL_RCC_OscConfig+0x344>)
 800440a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800440c:	4b68      	ldr	r3, [pc, #416]	@ (80045b0 <HAL_RCC_OscConfig+0x348>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	0018      	movs	r0, r3
 8004412:	f7ff fc3b 	bl	8003c8c <HAL_InitTick>
 8004416:	1e03      	subs	r3, r0, #0
 8004418:	d051      	beq.n	80044be <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	e22c      	b.n	8004878 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	68db      	ldr	r3, [r3, #12]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d030      	beq.n	8004488 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004426:	4b5b      	ldr	r3, [pc, #364]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a5e      	ldr	r2, [pc, #376]	@ (80045a4 <HAL_RCC_OscConfig+0x33c>)
 800442c:	4013      	ands	r3, r2
 800442e:	0019      	movs	r1, r3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	691a      	ldr	r2, [r3, #16]
 8004434:	4b57      	ldr	r3, [pc, #348]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 8004436:	430a      	orrs	r2, r1
 8004438:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800443a:	4b56      	ldr	r3, [pc, #344]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	4b55      	ldr	r3, [pc, #340]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 8004440:	2180      	movs	r1, #128	@ 0x80
 8004442:	0049      	lsls	r1, r1, #1
 8004444:	430a      	orrs	r2, r1
 8004446:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004448:	f7ff fc7c 	bl	8003d44 <HAL_GetTick>
 800444c:	0003      	movs	r3, r0
 800444e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004450:	e008      	b.n	8004464 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004452:	f7ff fc77 	bl	8003d44 <HAL_GetTick>
 8004456:	0002      	movs	r2, r0
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	1ad3      	subs	r3, r2, r3
 800445c:	2b02      	cmp	r3, #2
 800445e:	d901      	bls.n	8004464 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8004460:	2303      	movs	r3, #3
 8004462:	e209      	b.n	8004878 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004464:	4b4b      	ldr	r3, [pc, #300]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	2380      	movs	r3, #128	@ 0x80
 800446a:	00db      	lsls	r3, r3, #3
 800446c:	4013      	ands	r3, r2
 800446e:	d0f0      	beq.n	8004452 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004470:	4b48      	ldr	r3, [pc, #288]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	4a4a      	ldr	r2, [pc, #296]	@ (80045a0 <HAL_RCC_OscConfig+0x338>)
 8004476:	4013      	ands	r3, r2
 8004478:	0019      	movs	r1, r3
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	695b      	ldr	r3, [r3, #20]
 800447e:	021a      	lsls	r2, r3, #8
 8004480:	4b44      	ldr	r3, [pc, #272]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 8004482:	430a      	orrs	r2, r1
 8004484:	605a      	str	r2, [r3, #4]
 8004486:	e01b      	b.n	80044c0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004488:	4b42      	ldr	r3, [pc, #264]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	4b41      	ldr	r3, [pc, #260]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 800448e:	4949      	ldr	r1, [pc, #292]	@ (80045b4 <HAL_RCC_OscConfig+0x34c>)
 8004490:	400a      	ands	r2, r1
 8004492:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004494:	f7ff fc56 	bl	8003d44 <HAL_GetTick>
 8004498:	0003      	movs	r3, r0
 800449a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800449c:	e008      	b.n	80044b0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800449e:	f7ff fc51 	bl	8003d44 <HAL_GetTick>
 80044a2:	0002      	movs	r2, r0
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	1ad3      	subs	r3, r2, r3
 80044a8:	2b02      	cmp	r3, #2
 80044aa:	d901      	bls.n	80044b0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80044ac:	2303      	movs	r3, #3
 80044ae:	e1e3      	b.n	8004878 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80044b0:	4b38      	ldr	r3, [pc, #224]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	2380      	movs	r3, #128	@ 0x80
 80044b6:	00db      	lsls	r3, r3, #3
 80044b8:	4013      	ands	r3, r2
 80044ba:	d1f0      	bne.n	800449e <HAL_RCC_OscConfig+0x236>
 80044bc:	e000      	b.n	80044c0 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044be:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	2208      	movs	r2, #8
 80044c6:	4013      	ands	r3, r2
 80044c8:	d047      	beq.n	800455a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80044ca:	4b32      	ldr	r3, [pc, #200]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	2238      	movs	r2, #56	@ 0x38
 80044d0:	4013      	ands	r3, r2
 80044d2:	2b18      	cmp	r3, #24
 80044d4:	d10a      	bne.n	80044ec <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80044d6:	4b2f      	ldr	r3, [pc, #188]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 80044d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044da:	2202      	movs	r2, #2
 80044dc:	4013      	ands	r3, r2
 80044de:	d03c      	beq.n	800455a <HAL_RCC_OscConfig+0x2f2>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	699b      	ldr	r3, [r3, #24]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d138      	bne.n	800455a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	e1c5      	b.n	8004878 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	699b      	ldr	r3, [r3, #24]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d019      	beq.n	8004528 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80044f4:	4b27      	ldr	r3, [pc, #156]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 80044f6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80044f8:	4b26      	ldr	r3, [pc, #152]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 80044fa:	2101      	movs	r1, #1
 80044fc:	430a      	orrs	r2, r1
 80044fe:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004500:	f7ff fc20 	bl	8003d44 <HAL_GetTick>
 8004504:	0003      	movs	r3, r0
 8004506:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004508:	e008      	b.n	800451c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800450a:	f7ff fc1b 	bl	8003d44 <HAL_GetTick>
 800450e:	0002      	movs	r2, r0
 8004510:	693b      	ldr	r3, [r7, #16]
 8004512:	1ad3      	subs	r3, r2, r3
 8004514:	2b02      	cmp	r3, #2
 8004516:	d901      	bls.n	800451c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8004518:	2303      	movs	r3, #3
 800451a:	e1ad      	b.n	8004878 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800451c:	4b1d      	ldr	r3, [pc, #116]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 800451e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004520:	2202      	movs	r2, #2
 8004522:	4013      	ands	r3, r2
 8004524:	d0f1      	beq.n	800450a <HAL_RCC_OscConfig+0x2a2>
 8004526:	e018      	b.n	800455a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8004528:	4b1a      	ldr	r3, [pc, #104]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 800452a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800452c:	4b19      	ldr	r3, [pc, #100]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 800452e:	2101      	movs	r1, #1
 8004530:	438a      	bics	r2, r1
 8004532:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004534:	f7ff fc06 	bl	8003d44 <HAL_GetTick>
 8004538:	0003      	movs	r3, r0
 800453a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800453c:	e008      	b.n	8004550 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800453e:	f7ff fc01 	bl	8003d44 <HAL_GetTick>
 8004542:	0002      	movs	r2, r0
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	1ad3      	subs	r3, r2, r3
 8004548:	2b02      	cmp	r3, #2
 800454a:	d901      	bls.n	8004550 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 800454c:	2303      	movs	r3, #3
 800454e:	e193      	b.n	8004878 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004550:	4b10      	ldr	r3, [pc, #64]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 8004552:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004554:	2202      	movs	r2, #2
 8004556:	4013      	ands	r3, r2
 8004558:	d1f1      	bne.n	800453e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	2204      	movs	r2, #4
 8004560:	4013      	ands	r3, r2
 8004562:	d100      	bne.n	8004566 <HAL_RCC_OscConfig+0x2fe>
 8004564:	e0c6      	b.n	80046f4 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004566:	231f      	movs	r3, #31
 8004568:	18fb      	adds	r3, r7, r3
 800456a:	2200      	movs	r2, #0
 800456c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800456e:	4b09      	ldr	r3, [pc, #36]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	2238      	movs	r2, #56	@ 0x38
 8004574:	4013      	ands	r3, r2
 8004576:	2b20      	cmp	r3, #32
 8004578:	d11e      	bne.n	80045b8 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800457a:	4b06      	ldr	r3, [pc, #24]	@ (8004594 <HAL_RCC_OscConfig+0x32c>)
 800457c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800457e:	2202      	movs	r2, #2
 8004580:	4013      	ands	r3, r2
 8004582:	d100      	bne.n	8004586 <HAL_RCC_OscConfig+0x31e>
 8004584:	e0b6      	b.n	80046f4 <HAL_RCC_OscConfig+0x48c>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d000      	beq.n	8004590 <HAL_RCC_OscConfig+0x328>
 800458e:	e0b1      	b.n	80046f4 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8004590:	2301      	movs	r3, #1
 8004592:	e171      	b.n	8004878 <HAL_RCC_OscConfig+0x610>
 8004594:	40021000 	.word	0x40021000
 8004598:	fffeffff 	.word	0xfffeffff
 800459c:	fffbffff 	.word	0xfffbffff
 80045a0:	ffff80ff 	.word	0xffff80ff
 80045a4:	ffffc7ff 	.word	0xffffc7ff
 80045a8:	00f42400 	.word	0x00f42400
 80045ac:	20000000 	.word	0x20000000
 80045b0:	20000004 	.word	0x20000004
 80045b4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80045b8:	4bb1      	ldr	r3, [pc, #708]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 80045ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80045bc:	2380      	movs	r3, #128	@ 0x80
 80045be:	055b      	lsls	r3, r3, #21
 80045c0:	4013      	ands	r3, r2
 80045c2:	d101      	bne.n	80045c8 <HAL_RCC_OscConfig+0x360>
 80045c4:	2301      	movs	r3, #1
 80045c6:	e000      	b.n	80045ca <HAL_RCC_OscConfig+0x362>
 80045c8:	2300      	movs	r3, #0
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d011      	beq.n	80045f2 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80045ce:	4bac      	ldr	r3, [pc, #688]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 80045d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80045d2:	4bab      	ldr	r3, [pc, #684]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 80045d4:	2180      	movs	r1, #128	@ 0x80
 80045d6:	0549      	lsls	r1, r1, #21
 80045d8:	430a      	orrs	r2, r1
 80045da:	63da      	str	r2, [r3, #60]	@ 0x3c
 80045dc:	4ba8      	ldr	r3, [pc, #672]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 80045de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80045e0:	2380      	movs	r3, #128	@ 0x80
 80045e2:	055b      	lsls	r3, r3, #21
 80045e4:	4013      	ands	r3, r2
 80045e6:	60fb      	str	r3, [r7, #12]
 80045e8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80045ea:	231f      	movs	r3, #31
 80045ec:	18fb      	adds	r3, r7, r3
 80045ee:	2201      	movs	r2, #1
 80045f0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045f2:	4ba4      	ldr	r3, [pc, #656]	@ (8004884 <HAL_RCC_OscConfig+0x61c>)
 80045f4:	681a      	ldr	r2, [r3, #0]
 80045f6:	2380      	movs	r3, #128	@ 0x80
 80045f8:	005b      	lsls	r3, r3, #1
 80045fa:	4013      	ands	r3, r2
 80045fc:	d11a      	bne.n	8004634 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045fe:	4ba1      	ldr	r3, [pc, #644]	@ (8004884 <HAL_RCC_OscConfig+0x61c>)
 8004600:	681a      	ldr	r2, [r3, #0]
 8004602:	4ba0      	ldr	r3, [pc, #640]	@ (8004884 <HAL_RCC_OscConfig+0x61c>)
 8004604:	2180      	movs	r1, #128	@ 0x80
 8004606:	0049      	lsls	r1, r1, #1
 8004608:	430a      	orrs	r2, r1
 800460a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800460c:	f7ff fb9a 	bl	8003d44 <HAL_GetTick>
 8004610:	0003      	movs	r3, r0
 8004612:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004614:	e008      	b.n	8004628 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004616:	f7ff fb95 	bl	8003d44 <HAL_GetTick>
 800461a:	0002      	movs	r2, r0
 800461c:	693b      	ldr	r3, [r7, #16]
 800461e:	1ad3      	subs	r3, r2, r3
 8004620:	2b02      	cmp	r3, #2
 8004622:	d901      	bls.n	8004628 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8004624:	2303      	movs	r3, #3
 8004626:	e127      	b.n	8004878 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004628:	4b96      	ldr	r3, [pc, #600]	@ (8004884 <HAL_RCC_OscConfig+0x61c>)
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	2380      	movs	r3, #128	@ 0x80
 800462e:	005b      	lsls	r3, r3, #1
 8004630:	4013      	ands	r3, r2
 8004632:	d0f0      	beq.n	8004616 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	2b01      	cmp	r3, #1
 800463a:	d106      	bne.n	800464a <HAL_RCC_OscConfig+0x3e2>
 800463c:	4b90      	ldr	r3, [pc, #576]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 800463e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004640:	4b8f      	ldr	r3, [pc, #572]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 8004642:	2101      	movs	r1, #1
 8004644:	430a      	orrs	r2, r1
 8004646:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004648:	e01c      	b.n	8004684 <HAL_RCC_OscConfig+0x41c>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	2b05      	cmp	r3, #5
 8004650:	d10c      	bne.n	800466c <HAL_RCC_OscConfig+0x404>
 8004652:	4b8b      	ldr	r3, [pc, #556]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 8004654:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004656:	4b8a      	ldr	r3, [pc, #552]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 8004658:	2104      	movs	r1, #4
 800465a:	430a      	orrs	r2, r1
 800465c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800465e:	4b88      	ldr	r3, [pc, #544]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 8004660:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004662:	4b87      	ldr	r3, [pc, #540]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 8004664:	2101      	movs	r1, #1
 8004666:	430a      	orrs	r2, r1
 8004668:	65da      	str	r2, [r3, #92]	@ 0x5c
 800466a:	e00b      	b.n	8004684 <HAL_RCC_OscConfig+0x41c>
 800466c:	4b84      	ldr	r3, [pc, #528]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 800466e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004670:	4b83      	ldr	r3, [pc, #524]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 8004672:	2101      	movs	r1, #1
 8004674:	438a      	bics	r2, r1
 8004676:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004678:	4b81      	ldr	r3, [pc, #516]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 800467a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800467c:	4b80      	ldr	r3, [pc, #512]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 800467e:	2104      	movs	r1, #4
 8004680:	438a      	bics	r2, r1
 8004682:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d014      	beq.n	80046b6 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800468c:	f7ff fb5a 	bl	8003d44 <HAL_GetTick>
 8004690:	0003      	movs	r3, r0
 8004692:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004694:	e009      	b.n	80046aa <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004696:	f7ff fb55 	bl	8003d44 <HAL_GetTick>
 800469a:	0002      	movs	r2, r0
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	1ad3      	subs	r3, r2, r3
 80046a0:	4a79      	ldr	r2, [pc, #484]	@ (8004888 <HAL_RCC_OscConfig+0x620>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d901      	bls.n	80046aa <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80046a6:	2303      	movs	r3, #3
 80046a8:	e0e6      	b.n	8004878 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046aa:	4b75      	ldr	r3, [pc, #468]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 80046ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046ae:	2202      	movs	r2, #2
 80046b0:	4013      	ands	r3, r2
 80046b2:	d0f0      	beq.n	8004696 <HAL_RCC_OscConfig+0x42e>
 80046b4:	e013      	b.n	80046de <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046b6:	f7ff fb45 	bl	8003d44 <HAL_GetTick>
 80046ba:	0003      	movs	r3, r0
 80046bc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046be:	e009      	b.n	80046d4 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046c0:	f7ff fb40 	bl	8003d44 <HAL_GetTick>
 80046c4:	0002      	movs	r2, r0
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	1ad3      	subs	r3, r2, r3
 80046ca:	4a6f      	ldr	r2, [pc, #444]	@ (8004888 <HAL_RCC_OscConfig+0x620>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d901      	bls.n	80046d4 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80046d0:	2303      	movs	r3, #3
 80046d2:	e0d1      	b.n	8004878 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046d4:	4b6a      	ldr	r3, [pc, #424]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 80046d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046d8:	2202      	movs	r2, #2
 80046da:	4013      	ands	r3, r2
 80046dc:	d1f0      	bne.n	80046c0 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80046de:	231f      	movs	r3, #31
 80046e0:	18fb      	adds	r3, r7, r3
 80046e2:	781b      	ldrb	r3, [r3, #0]
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d105      	bne.n	80046f4 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80046e8:	4b65      	ldr	r3, [pc, #404]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 80046ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80046ec:	4b64      	ldr	r3, [pc, #400]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 80046ee:	4967      	ldr	r1, [pc, #412]	@ (800488c <HAL_RCC_OscConfig+0x624>)
 80046f0:	400a      	ands	r2, r1
 80046f2:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	69db      	ldr	r3, [r3, #28]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d100      	bne.n	80046fe <HAL_RCC_OscConfig+0x496>
 80046fc:	e0bb      	b.n	8004876 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80046fe:	4b60      	ldr	r3, [pc, #384]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	2238      	movs	r2, #56	@ 0x38
 8004704:	4013      	ands	r3, r2
 8004706:	2b10      	cmp	r3, #16
 8004708:	d100      	bne.n	800470c <HAL_RCC_OscConfig+0x4a4>
 800470a:	e07b      	b.n	8004804 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	69db      	ldr	r3, [r3, #28]
 8004710:	2b02      	cmp	r3, #2
 8004712:	d156      	bne.n	80047c2 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004714:	4b5a      	ldr	r3, [pc, #360]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	4b59      	ldr	r3, [pc, #356]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 800471a:	495d      	ldr	r1, [pc, #372]	@ (8004890 <HAL_RCC_OscConfig+0x628>)
 800471c:	400a      	ands	r2, r1
 800471e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004720:	f7ff fb10 	bl	8003d44 <HAL_GetTick>
 8004724:	0003      	movs	r3, r0
 8004726:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004728:	e008      	b.n	800473c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800472a:	f7ff fb0b 	bl	8003d44 <HAL_GetTick>
 800472e:	0002      	movs	r2, r0
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	1ad3      	subs	r3, r2, r3
 8004734:	2b02      	cmp	r3, #2
 8004736:	d901      	bls.n	800473c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8004738:	2303      	movs	r3, #3
 800473a:	e09d      	b.n	8004878 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800473c:	4b50      	ldr	r3, [pc, #320]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 800473e:	681a      	ldr	r2, [r3, #0]
 8004740:	2380      	movs	r3, #128	@ 0x80
 8004742:	049b      	lsls	r3, r3, #18
 8004744:	4013      	ands	r3, r2
 8004746:	d1f0      	bne.n	800472a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004748:	4b4d      	ldr	r3, [pc, #308]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 800474a:	68db      	ldr	r3, [r3, #12]
 800474c:	4a51      	ldr	r2, [pc, #324]	@ (8004894 <HAL_RCC_OscConfig+0x62c>)
 800474e:	4013      	ands	r3, r2
 8004750:	0019      	movs	r1, r3
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6a1a      	ldr	r2, [r3, #32]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800475a:	431a      	orrs	r2, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004760:	021b      	lsls	r3, r3, #8
 8004762:	431a      	orrs	r2, r3
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004768:	431a      	orrs	r2, r3
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800476e:	431a      	orrs	r2, r3
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004774:	431a      	orrs	r2, r3
 8004776:	4b42      	ldr	r3, [pc, #264]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 8004778:	430a      	orrs	r2, r1
 800477a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800477c:	4b40      	ldr	r3, [pc, #256]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 800477e:	681a      	ldr	r2, [r3, #0]
 8004780:	4b3f      	ldr	r3, [pc, #252]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 8004782:	2180      	movs	r1, #128	@ 0x80
 8004784:	0449      	lsls	r1, r1, #17
 8004786:	430a      	orrs	r2, r1
 8004788:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800478a:	4b3d      	ldr	r3, [pc, #244]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 800478c:	68da      	ldr	r2, [r3, #12]
 800478e:	4b3c      	ldr	r3, [pc, #240]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 8004790:	2180      	movs	r1, #128	@ 0x80
 8004792:	0549      	lsls	r1, r1, #21
 8004794:	430a      	orrs	r2, r1
 8004796:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004798:	f7ff fad4 	bl	8003d44 <HAL_GetTick>
 800479c:	0003      	movs	r3, r0
 800479e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047a0:	e008      	b.n	80047b4 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047a2:	f7ff facf 	bl	8003d44 <HAL_GetTick>
 80047a6:	0002      	movs	r2, r0
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	1ad3      	subs	r3, r2, r3
 80047ac:	2b02      	cmp	r3, #2
 80047ae:	d901      	bls.n	80047b4 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80047b0:	2303      	movs	r3, #3
 80047b2:	e061      	b.n	8004878 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047b4:	4b32      	ldr	r3, [pc, #200]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	2380      	movs	r3, #128	@ 0x80
 80047ba:	049b      	lsls	r3, r3, #18
 80047bc:	4013      	ands	r3, r2
 80047be:	d0f0      	beq.n	80047a2 <HAL_RCC_OscConfig+0x53a>
 80047c0:	e059      	b.n	8004876 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047c2:	4b2f      	ldr	r3, [pc, #188]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 80047c4:	681a      	ldr	r2, [r3, #0]
 80047c6:	4b2e      	ldr	r3, [pc, #184]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 80047c8:	4931      	ldr	r1, [pc, #196]	@ (8004890 <HAL_RCC_OscConfig+0x628>)
 80047ca:	400a      	ands	r2, r1
 80047cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047ce:	f7ff fab9 	bl	8003d44 <HAL_GetTick>
 80047d2:	0003      	movs	r3, r0
 80047d4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047d6:	e008      	b.n	80047ea <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047d8:	f7ff fab4 	bl	8003d44 <HAL_GetTick>
 80047dc:	0002      	movs	r2, r0
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	2b02      	cmp	r3, #2
 80047e4:	d901      	bls.n	80047ea <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e046      	b.n	8004878 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047ea:	4b25      	ldr	r3, [pc, #148]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	2380      	movs	r3, #128	@ 0x80
 80047f0:	049b      	lsls	r3, r3, #18
 80047f2:	4013      	ands	r3, r2
 80047f4:	d1f0      	bne.n	80047d8 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80047f6:	4b22      	ldr	r3, [pc, #136]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 80047f8:	68da      	ldr	r2, [r3, #12]
 80047fa:	4b21      	ldr	r3, [pc, #132]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 80047fc:	4926      	ldr	r1, [pc, #152]	@ (8004898 <HAL_RCC_OscConfig+0x630>)
 80047fe:	400a      	ands	r2, r1
 8004800:	60da      	str	r2, [r3, #12]
 8004802:	e038      	b.n	8004876 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	69db      	ldr	r3, [r3, #28]
 8004808:	2b01      	cmp	r3, #1
 800480a:	d101      	bne.n	8004810 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e033      	b.n	8004878 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004810:	4b1b      	ldr	r3, [pc, #108]	@ (8004880 <HAL_RCC_OscConfig+0x618>)
 8004812:	68db      	ldr	r3, [r3, #12]
 8004814:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	2203      	movs	r2, #3
 800481a:	401a      	ands	r2, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6a1b      	ldr	r3, [r3, #32]
 8004820:	429a      	cmp	r2, r3
 8004822:	d126      	bne.n	8004872 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	2270      	movs	r2, #112	@ 0x70
 8004828:	401a      	ands	r2, r3
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800482e:	429a      	cmp	r2, r3
 8004830:	d11f      	bne.n	8004872 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004832:	697a      	ldr	r2, [r7, #20]
 8004834:	23fe      	movs	r3, #254	@ 0xfe
 8004836:	01db      	lsls	r3, r3, #7
 8004838:	401a      	ands	r2, r3
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800483e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004840:	429a      	cmp	r2, r3
 8004842:	d116      	bne.n	8004872 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004844:	697a      	ldr	r2, [r7, #20]
 8004846:	23f8      	movs	r3, #248	@ 0xf8
 8004848:	039b      	lsls	r3, r3, #14
 800484a:	401a      	ands	r2, r3
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004850:	429a      	cmp	r2, r3
 8004852:	d10e      	bne.n	8004872 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004854:	697a      	ldr	r2, [r7, #20]
 8004856:	23e0      	movs	r3, #224	@ 0xe0
 8004858:	051b      	lsls	r3, r3, #20
 800485a:	401a      	ands	r2, r3
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004860:	429a      	cmp	r2, r3
 8004862:	d106      	bne.n	8004872 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	0f5b      	lsrs	r3, r3, #29
 8004868:	075a      	lsls	r2, r3, #29
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800486e:	429a      	cmp	r2, r3
 8004870:	d001      	beq.n	8004876 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	e000      	b.n	8004878 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8004876:	2300      	movs	r3, #0
}
 8004878:	0018      	movs	r0, r3
 800487a:	46bd      	mov	sp, r7
 800487c:	b008      	add	sp, #32
 800487e:	bd80      	pop	{r7, pc}
 8004880:	40021000 	.word	0x40021000
 8004884:	40007000 	.word	0x40007000
 8004888:	00001388 	.word	0x00001388
 800488c:	efffffff 	.word	0xefffffff
 8004890:	feffffff 	.word	0xfeffffff
 8004894:	11c1808c 	.word	0x11c1808c
 8004898:	eefefffc 	.word	0xeefefffc

0800489c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b084      	sub	sp, #16
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
 80048a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d101      	bne.n	80048b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	e0e9      	b.n	8004a84 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048b0:	4b76      	ldr	r3, [pc, #472]	@ (8004a8c <HAL_RCC_ClockConfig+0x1f0>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	2207      	movs	r2, #7
 80048b6:	4013      	ands	r3, r2
 80048b8:	683a      	ldr	r2, [r7, #0]
 80048ba:	429a      	cmp	r2, r3
 80048bc:	d91e      	bls.n	80048fc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048be:	4b73      	ldr	r3, [pc, #460]	@ (8004a8c <HAL_RCC_ClockConfig+0x1f0>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	2207      	movs	r2, #7
 80048c4:	4393      	bics	r3, r2
 80048c6:	0019      	movs	r1, r3
 80048c8:	4b70      	ldr	r3, [pc, #448]	@ (8004a8c <HAL_RCC_ClockConfig+0x1f0>)
 80048ca:	683a      	ldr	r2, [r7, #0]
 80048cc:	430a      	orrs	r2, r1
 80048ce:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80048d0:	f7ff fa38 	bl	8003d44 <HAL_GetTick>
 80048d4:	0003      	movs	r3, r0
 80048d6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80048d8:	e009      	b.n	80048ee <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048da:	f7ff fa33 	bl	8003d44 <HAL_GetTick>
 80048de:	0002      	movs	r2, r0
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	1ad3      	subs	r3, r2, r3
 80048e4:	4a6a      	ldr	r2, [pc, #424]	@ (8004a90 <HAL_RCC_ClockConfig+0x1f4>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d901      	bls.n	80048ee <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80048ea:	2303      	movs	r3, #3
 80048ec:	e0ca      	b.n	8004a84 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80048ee:	4b67      	ldr	r3, [pc, #412]	@ (8004a8c <HAL_RCC_ClockConfig+0x1f0>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	2207      	movs	r2, #7
 80048f4:	4013      	ands	r3, r2
 80048f6:	683a      	ldr	r2, [r7, #0]
 80048f8:	429a      	cmp	r2, r3
 80048fa:	d1ee      	bne.n	80048da <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	2202      	movs	r2, #2
 8004902:	4013      	ands	r3, r2
 8004904:	d015      	beq.n	8004932 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	2204      	movs	r2, #4
 800490c:	4013      	ands	r3, r2
 800490e:	d006      	beq.n	800491e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004910:	4b60      	ldr	r3, [pc, #384]	@ (8004a94 <HAL_RCC_ClockConfig+0x1f8>)
 8004912:	689a      	ldr	r2, [r3, #8]
 8004914:	4b5f      	ldr	r3, [pc, #380]	@ (8004a94 <HAL_RCC_ClockConfig+0x1f8>)
 8004916:	21e0      	movs	r1, #224	@ 0xe0
 8004918:	01c9      	lsls	r1, r1, #7
 800491a:	430a      	orrs	r2, r1
 800491c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800491e:	4b5d      	ldr	r3, [pc, #372]	@ (8004a94 <HAL_RCC_ClockConfig+0x1f8>)
 8004920:	689b      	ldr	r3, [r3, #8]
 8004922:	4a5d      	ldr	r2, [pc, #372]	@ (8004a98 <HAL_RCC_ClockConfig+0x1fc>)
 8004924:	4013      	ands	r3, r2
 8004926:	0019      	movs	r1, r3
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	689a      	ldr	r2, [r3, #8]
 800492c:	4b59      	ldr	r3, [pc, #356]	@ (8004a94 <HAL_RCC_ClockConfig+0x1f8>)
 800492e:	430a      	orrs	r2, r1
 8004930:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	2201      	movs	r2, #1
 8004938:	4013      	ands	r3, r2
 800493a:	d057      	beq.n	80049ec <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	2b01      	cmp	r3, #1
 8004942:	d107      	bne.n	8004954 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004944:	4b53      	ldr	r3, [pc, #332]	@ (8004a94 <HAL_RCC_ClockConfig+0x1f8>)
 8004946:	681a      	ldr	r2, [r3, #0]
 8004948:	2380      	movs	r3, #128	@ 0x80
 800494a:	029b      	lsls	r3, r3, #10
 800494c:	4013      	ands	r3, r2
 800494e:	d12b      	bne.n	80049a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004950:	2301      	movs	r3, #1
 8004952:	e097      	b.n	8004a84 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	2b02      	cmp	r3, #2
 800495a:	d107      	bne.n	800496c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800495c:	4b4d      	ldr	r3, [pc, #308]	@ (8004a94 <HAL_RCC_ClockConfig+0x1f8>)
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	2380      	movs	r3, #128	@ 0x80
 8004962:	049b      	lsls	r3, r3, #18
 8004964:	4013      	ands	r3, r2
 8004966:	d11f      	bne.n	80049a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	e08b      	b.n	8004a84 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d107      	bne.n	8004984 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004974:	4b47      	ldr	r3, [pc, #284]	@ (8004a94 <HAL_RCC_ClockConfig+0x1f8>)
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	2380      	movs	r3, #128	@ 0x80
 800497a:	00db      	lsls	r3, r3, #3
 800497c:	4013      	ands	r3, r2
 800497e:	d113      	bne.n	80049a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004980:	2301      	movs	r3, #1
 8004982:	e07f      	b.n	8004a84 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	2b03      	cmp	r3, #3
 800498a:	d106      	bne.n	800499a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800498c:	4b41      	ldr	r3, [pc, #260]	@ (8004a94 <HAL_RCC_ClockConfig+0x1f8>)
 800498e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004990:	2202      	movs	r2, #2
 8004992:	4013      	ands	r3, r2
 8004994:	d108      	bne.n	80049a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	e074      	b.n	8004a84 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800499a:	4b3e      	ldr	r3, [pc, #248]	@ (8004a94 <HAL_RCC_ClockConfig+0x1f8>)
 800499c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800499e:	2202      	movs	r2, #2
 80049a0:	4013      	ands	r3, r2
 80049a2:	d101      	bne.n	80049a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80049a4:	2301      	movs	r3, #1
 80049a6:	e06d      	b.n	8004a84 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80049a8:	4b3a      	ldr	r3, [pc, #232]	@ (8004a94 <HAL_RCC_ClockConfig+0x1f8>)
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	2207      	movs	r2, #7
 80049ae:	4393      	bics	r3, r2
 80049b0:	0019      	movs	r1, r3
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	685a      	ldr	r2, [r3, #4]
 80049b6:	4b37      	ldr	r3, [pc, #220]	@ (8004a94 <HAL_RCC_ClockConfig+0x1f8>)
 80049b8:	430a      	orrs	r2, r1
 80049ba:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049bc:	f7ff f9c2 	bl	8003d44 <HAL_GetTick>
 80049c0:	0003      	movs	r3, r0
 80049c2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049c4:	e009      	b.n	80049da <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049c6:	f7ff f9bd 	bl	8003d44 <HAL_GetTick>
 80049ca:	0002      	movs	r2, r0
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	1ad3      	subs	r3, r2, r3
 80049d0:	4a2f      	ldr	r2, [pc, #188]	@ (8004a90 <HAL_RCC_ClockConfig+0x1f4>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d901      	bls.n	80049da <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80049d6:	2303      	movs	r3, #3
 80049d8:	e054      	b.n	8004a84 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049da:	4b2e      	ldr	r3, [pc, #184]	@ (8004a94 <HAL_RCC_ClockConfig+0x1f8>)
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	2238      	movs	r2, #56	@ 0x38
 80049e0:	401a      	ands	r2, r3
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	00db      	lsls	r3, r3, #3
 80049e8:	429a      	cmp	r2, r3
 80049ea:	d1ec      	bne.n	80049c6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049ec:	4b27      	ldr	r3, [pc, #156]	@ (8004a8c <HAL_RCC_ClockConfig+0x1f0>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	2207      	movs	r2, #7
 80049f2:	4013      	ands	r3, r2
 80049f4:	683a      	ldr	r2, [r7, #0]
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d21e      	bcs.n	8004a38 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049fa:	4b24      	ldr	r3, [pc, #144]	@ (8004a8c <HAL_RCC_ClockConfig+0x1f0>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	2207      	movs	r2, #7
 8004a00:	4393      	bics	r3, r2
 8004a02:	0019      	movs	r1, r3
 8004a04:	4b21      	ldr	r3, [pc, #132]	@ (8004a8c <HAL_RCC_ClockConfig+0x1f0>)
 8004a06:	683a      	ldr	r2, [r7, #0]
 8004a08:	430a      	orrs	r2, r1
 8004a0a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004a0c:	f7ff f99a 	bl	8003d44 <HAL_GetTick>
 8004a10:	0003      	movs	r3, r0
 8004a12:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004a14:	e009      	b.n	8004a2a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a16:	f7ff f995 	bl	8003d44 <HAL_GetTick>
 8004a1a:	0002      	movs	r2, r0
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	1ad3      	subs	r3, r2, r3
 8004a20:	4a1b      	ldr	r2, [pc, #108]	@ (8004a90 <HAL_RCC_ClockConfig+0x1f4>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d901      	bls.n	8004a2a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004a26:	2303      	movs	r3, #3
 8004a28:	e02c      	b.n	8004a84 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004a2a:	4b18      	ldr	r3, [pc, #96]	@ (8004a8c <HAL_RCC_ClockConfig+0x1f0>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	2207      	movs	r2, #7
 8004a30:	4013      	ands	r3, r2
 8004a32:	683a      	ldr	r2, [r7, #0]
 8004a34:	429a      	cmp	r2, r3
 8004a36:	d1ee      	bne.n	8004a16 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	2204      	movs	r2, #4
 8004a3e:	4013      	ands	r3, r2
 8004a40:	d009      	beq.n	8004a56 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004a42:	4b14      	ldr	r3, [pc, #80]	@ (8004a94 <HAL_RCC_ClockConfig+0x1f8>)
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	4a15      	ldr	r2, [pc, #84]	@ (8004a9c <HAL_RCC_ClockConfig+0x200>)
 8004a48:	4013      	ands	r3, r2
 8004a4a:	0019      	movs	r1, r3
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	68da      	ldr	r2, [r3, #12]
 8004a50:	4b10      	ldr	r3, [pc, #64]	@ (8004a94 <HAL_RCC_ClockConfig+0x1f8>)
 8004a52:	430a      	orrs	r2, r1
 8004a54:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004a56:	f000 f829 	bl	8004aac <HAL_RCC_GetSysClockFreq>
 8004a5a:	0001      	movs	r1, r0
 8004a5c:	4b0d      	ldr	r3, [pc, #52]	@ (8004a94 <HAL_RCC_ClockConfig+0x1f8>)
 8004a5e:	689b      	ldr	r3, [r3, #8]
 8004a60:	0a1b      	lsrs	r3, r3, #8
 8004a62:	220f      	movs	r2, #15
 8004a64:	401a      	ands	r2, r3
 8004a66:	4b0e      	ldr	r3, [pc, #56]	@ (8004aa0 <HAL_RCC_ClockConfig+0x204>)
 8004a68:	0092      	lsls	r2, r2, #2
 8004a6a:	58d3      	ldr	r3, [r2, r3]
 8004a6c:	221f      	movs	r2, #31
 8004a6e:	4013      	ands	r3, r2
 8004a70:	000a      	movs	r2, r1
 8004a72:	40da      	lsrs	r2, r3
 8004a74:	4b0b      	ldr	r3, [pc, #44]	@ (8004aa4 <HAL_RCC_ClockConfig+0x208>)
 8004a76:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004a78:	4b0b      	ldr	r3, [pc, #44]	@ (8004aa8 <HAL_RCC_ClockConfig+0x20c>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	0018      	movs	r0, r3
 8004a7e:	f7ff f905 	bl	8003c8c <HAL_InitTick>
 8004a82:	0003      	movs	r3, r0
}
 8004a84:	0018      	movs	r0, r3
 8004a86:	46bd      	mov	sp, r7
 8004a88:	b004      	add	sp, #16
 8004a8a:	bd80      	pop	{r7, pc}
 8004a8c:	40022000 	.word	0x40022000
 8004a90:	00001388 	.word	0x00001388
 8004a94:	40021000 	.word	0x40021000
 8004a98:	fffff0ff 	.word	0xfffff0ff
 8004a9c:	ffff8fff 	.word	0xffff8fff
 8004aa0:	0800b8ec 	.word	0x0800b8ec
 8004aa4:	20000000 	.word	0x20000000
 8004aa8:	20000004 	.word	0x20000004

08004aac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b086      	sub	sp, #24
 8004ab0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004ab2:	4b3c      	ldr	r3, [pc, #240]	@ (8004ba4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	2238      	movs	r2, #56	@ 0x38
 8004ab8:	4013      	ands	r3, r2
 8004aba:	d10f      	bne.n	8004adc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004abc:	4b39      	ldr	r3, [pc, #228]	@ (8004ba4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	0adb      	lsrs	r3, r3, #11
 8004ac2:	2207      	movs	r2, #7
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	409a      	lsls	r2, r3
 8004aca:	0013      	movs	r3, r2
 8004acc:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004ace:	6839      	ldr	r1, [r7, #0]
 8004ad0:	4835      	ldr	r0, [pc, #212]	@ (8004ba8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004ad2:	f7fb fb33 	bl	800013c <__udivsi3>
 8004ad6:	0003      	movs	r3, r0
 8004ad8:	613b      	str	r3, [r7, #16]
 8004ada:	e05d      	b.n	8004b98 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004adc:	4b31      	ldr	r3, [pc, #196]	@ (8004ba4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	2238      	movs	r2, #56	@ 0x38
 8004ae2:	4013      	ands	r3, r2
 8004ae4:	2b08      	cmp	r3, #8
 8004ae6:	d102      	bne.n	8004aee <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004ae8:	4b30      	ldr	r3, [pc, #192]	@ (8004bac <HAL_RCC_GetSysClockFreq+0x100>)
 8004aea:	613b      	str	r3, [r7, #16]
 8004aec:	e054      	b.n	8004b98 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004aee:	4b2d      	ldr	r3, [pc, #180]	@ (8004ba4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	2238      	movs	r2, #56	@ 0x38
 8004af4:	4013      	ands	r3, r2
 8004af6:	2b10      	cmp	r3, #16
 8004af8:	d138      	bne.n	8004b6c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004afa:	4b2a      	ldr	r3, [pc, #168]	@ (8004ba4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004afc:	68db      	ldr	r3, [r3, #12]
 8004afe:	2203      	movs	r2, #3
 8004b00:	4013      	ands	r3, r2
 8004b02:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004b04:	4b27      	ldr	r3, [pc, #156]	@ (8004ba4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	091b      	lsrs	r3, r3, #4
 8004b0a:	2207      	movs	r2, #7
 8004b0c:	4013      	ands	r3, r2
 8004b0e:	3301      	adds	r3, #1
 8004b10:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2b03      	cmp	r3, #3
 8004b16:	d10d      	bne.n	8004b34 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004b18:	68b9      	ldr	r1, [r7, #8]
 8004b1a:	4824      	ldr	r0, [pc, #144]	@ (8004bac <HAL_RCC_GetSysClockFreq+0x100>)
 8004b1c:	f7fb fb0e 	bl	800013c <__udivsi3>
 8004b20:	0003      	movs	r3, r0
 8004b22:	0019      	movs	r1, r3
 8004b24:	4b1f      	ldr	r3, [pc, #124]	@ (8004ba4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b26:	68db      	ldr	r3, [r3, #12]
 8004b28:	0a1b      	lsrs	r3, r3, #8
 8004b2a:	227f      	movs	r2, #127	@ 0x7f
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	434b      	muls	r3, r1
 8004b30:	617b      	str	r3, [r7, #20]
        break;
 8004b32:	e00d      	b.n	8004b50 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004b34:	68b9      	ldr	r1, [r7, #8]
 8004b36:	481c      	ldr	r0, [pc, #112]	@ (8004ba8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004b38:	f7fb fb00 	bl	800013c <__udivsi3>
 8004b3c:	0003      	movs	r3, r0
 8004b3e:	0019      	movs	r1, r3
 8004b40:	4b18      	ldr	r3, [pc, #96]	@ (8004ba4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	0a1b      	lsrs	r3, r3, #8
 8004b46:	227f      	movs	r2, #127	@ 0x7f
 8004b48:	4013      	ands	r3, r2
 8004b4a:	434b      	muls	r3, r1
 8004b4c:	617b      	str	r3, [r7, #20]
        break;
 8004b4e:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004b50:	4b14      	ldr	r3, [pc, #80]	@ (8004ba4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b52:	68db      	ldr	r3, [r3, #12]
 8004b54:	0f5b      	lsrs	r3, r3, #29
 8004b56:	2207      	movs	r2, #7
 8004b58:	4013      	ands	r3, r2
 8004b5a:	3301      	adds	r3, #1
 8004b5c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8004b5e:	6879      	ldr	r1, [r7, #4]
 8004b60:	6978      	ldr	r0, [r7, #20]
 8004b62:	f7fb faeb 	bl	800013c <__udivsi3>
 8004b66:	0003      	movs	r3, r0
 8004b68:	613b      	str	r3, [r7, #16]
 8004b6a:	e015      	b.n	8004b98 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004b6c:	4b0d      	ldr	r3, [pc, #52]	@ (8004ba4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	2238      	movs	r2, #56	@ 0x38
 8004b72:	4013      	ands	r3, r2
 8004b74:	2b20      	cmp	r3, #32
 8004b76:	d103      	bne.n	8004b80 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004b78:	2380      	movs	r3, #128	@ 0x80
 8004b7a:	021b      	lsls	r3, r3, #8
 8004b7c:	613b      	str	r3, [r7, #16]
 8004b7e:	e00b      	b.n	8004b98 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004b80:	4b08      	ldr	r3, [pc, #32]	@ (8004ba4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	2238      	movs	r2, #56	@ 0x38
 8004b86:	4013      	ands	r3, r2
 8004b88:	2b18      	cmp	r3, #24
 8004b8a:	d103      	bne.n	8004b94 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004b8c:	23fa      	movs	r3, #250	@ 0xfa
 8004b8e:	01db      	lsls	r3, r3, #7
 8004b90:	613b      	str	r3, [r7, #16]
 8004b92:	e001      	b.n	8004b98 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004b94:	2300      	movs	r3, #0
 8004b96:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004b98:	693b      	ldr	r3, [r7, #16]
}
 8004b9a:	0018      	movs	r0, r3
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	b006      	add	sp, #24
 8004ba0:	bd80      	pop	{r7, pc}
 8004ba2:	46c0      	nop			@ (mov r8, r8)
 8004ba4:	40021000 	.word	0x40021000
 8004ba8:	00f42400 	.word	0x00f42400
 8004bac:	007a1200 	.word	0x007a1200

08004bb0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004bb4:	4b02      	ldr	r3, [pc, #8]	@ (8004bc0 <HAL_RCC_GetHCLKFreq+0x10>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
}
 8004bb8:	0018      	movs	r0, r3
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	46c0      	nop			@ (mov r8, r8)
 8004bc0:	20000000 	.word	0x20000000

08004bc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004bc4:	b5b0      	push	{r4, r5, r7, lr}
 8004bc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004bc8:	f7ff fff2 	bl	8004bb0 <HAL_RCC_GetHCLKFreq>
 8004bcc:	0004      	movs	r4, r0
 8004bce:	f7ff fb3f 	bl	8004250 <LL_RCC_GetAPB1Prescaler>
 8004bd2:	0003      	movs	r3, r0
 8004bd4:	0b1a      	lsrs	r2, r3, #12
 8004bd6:	4b05      	ldr	r3, [pc, #20]	@ (8004bec <HAL_RCC_GetPCLK1Freq+0x28>)
 8004bd8:	0092      	lsls	r2, r2, #2
 8004bda:	58d3      	ldr	r3, [r2, r3]
 8004bdc:	221f      	movs	r2, #31
 8004bde:	4013      	ands	r3, r2
 8004be0:	40dc      	lsrs	r4, r3
 8004be2:	0023      	movs	r3, r4
}
 8004be4:	0018      	movs	r0, r3
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bdb0      	pop	{r4, r5, r7, pc}
 8004bea:	46c0      	nop			@ (mov r8, r8)
 8004bec:	0800b92c 	.word	0x0800b92c

08004bf0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b086      	sub	sp, #24
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8004bf8:	2313      	movs	r3, #19
 8004bfa:	18fb      	adds	r3, r7, r3
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004c00:	2312      	movs	r3, #18
 8004c02:	18fb      	adds	r3, r7, r3
 8004c04:	2200      	movs	r2, #0
 8004c06:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	2380      	movs	r3, #128	@ 0x80
 8004c0e:	029b      	lsls	r3, r3, #10
 8004c10:	4013      	ands	r3, r2
 8004c12:	d100      	bne.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004c14:	e0a3      	b.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c16:	2011      	movs	r0, #17
 8004c18:	183b      	adds	r3, r7, r0
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c1e:	4bc3      	ldr	r3, [pc, #780]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c20:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c22:	2380      	movs	r3, #128	@ 0x80
 8004c24:	055b      	lsls	r3, r3, #21
 8004c26:	4013      	ands	r3, r2
 8004c28:	d110      	bne.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c2a:	4bc0      	ldr	r3, [pc, #768]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c2c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c2e:	4bbf      	ldr	r3, [pc, #764]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c30:	2180      	movs	r1, #128	@ 0x80
 8004c32:	0549      	lsls	r1, r1, #21
 8004c34:	430a      	orrs	r2, r1
 8004c36:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004c38:	4bbc      	ldr	r3, [pc, #752]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c3a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c3c:	2380      	movs	r3, #128	@ 0x80
 8004c3e:	055b      	lsls	r3, r3, #21
 8004c40:	4013      	ands	r3, r2
 8004c42:	60bb      	str	r3, [r7, #8]
 8004c44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c46:	183b      	adds	r3, r7, r0
 8004c48:	2201      	movs	r2, #1
 8004c4a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c4c:	4bb8      	ldr	r3, [pc, #736]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8004c4e:	681a      	ldr	r2, [r3, #0]
 8004c50:	4bb7      	ldr	r3, [pc, #732]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8004c52:	2180      	movs	r1, #128	@ 0x80
 8004c54:	0049      	lsls	r1, r1, #1
 8004c56:	430a      	orrs	r2, r1
 8004c58:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004c5a:	f7ff f873 	bl	8003d44 <HAL_GetTick>
 8004c5e:	0003      	movs	r3, r0
 8004c60:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c62:	e00b      	b.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c64:	f7ff f86e 	bl	8003d44 <HAL_GetTick>
 8004c68:	0002      	movs	r2, r0
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	1ad3      	subs	r3, r2, r3
 8004c6e:	2b02      	cmp	r3, #2
 8004c70:	d904      	bls.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8004c72:	2313      	movs	r3, #19
 8004c74:	18fb      	adds	r3, r7, r3
 8004c76:	2203      	movs	r2, #3
 8004c78:	701a      	strb	r2, [r3, #0]
        break;
 8004c7a:	e005      	b.n	8004c88 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c7c:	4bac      	ldr	r3, [pc, #688]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8004c7e:	681a      	ldr	r2, [r3, #0]
 8004c80:	2380      	movs	r3, #128	@ 0x80
 8004c82:	005b      	lsls	r3, r3, #1
 8004c84:	4013      	ands	r3, r2
 8004c86:	d0ed      	beq.n	8004c64 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8004c88:	2313      	movs	r3, #19
 8004c8a:	18fb      	adds	r3, r7, r3
 8004c8c:	781b      	ldrb	r3, [r3, #0]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d154      	bne.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004c92:	4ba6      	ldr	r3, [pc, #664]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c94:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004c96:	23c0      	movs	r3, #192	@ 0xc0
 8004c98:	009b      	lsls	r3, r3, #2
 8004c9a:	4013      	ands	r3, r2
 8004c9c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d019      	beq.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ca8:	697a      	ldr	r2, [r7, #20]
 8004caa:	429a      	cmp	r2, r3
 8004cac:	d014      	beq.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004cae:	4b9f      	ldr	r3, [pc, #636]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004cb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cb2:	4aa0      	ldr	r2, [pc, #640]	@ (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004cb8:	4b9c      	ldr	r3, [pc, #624]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004cba:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004cbc:	4b9b      	ldr	r3, [pc, #620]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004cbe:	2180      	movs	r1, #128	@ 0x80
 8004cc0:	0249      	lsls	r1, r1, #9
 8004cc2:	430a      	orrs	r2, r1
 8004cc4:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004cc6:	4b99      	ldr	r3, [pc, #612]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004cc8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004cca:	4b98      	ldr	r3, [pc, #608]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ccc:	499a      	ldr	r1, [pc, #616]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004cce:	400a      	ands	r2, r1
 8004cd0:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004cd2:	4b96      	ldr	r3, [pc, #600]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004cd4:	697a      	ldr	r2, [r7, #20]
 8004cd6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	2201      	movs	r2, #1
 8004cdc:	4013      	ands	r3, r2
 8004cde:	d016      	beq.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ce0:	f7ff f830 	bl	8003d44 <HAL_GetTick>
 8004ce4:	0003      	movs	r3, r0
 8004ce6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ce8:	e00c      	b.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cea:	f7ff f82b 	bl	8003d44 <HAL_GetTick>
 8004cee:	0002      	movs	r2, r0
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	1ad3      	subs	r3, r2, r3
 8004cf4:	4a91      	ldr	r2, [pc, #580]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d904      	bls.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004cfa:	2313      	movs	r3, #19
 8004cfc:	18fb      	adds	r3, r7, r3
 8004cfe:	2203      	movs	r2, #3
 8004d00:	701a      	strb	r2, [r3, #0]
            break;
 8004d02:	e004      	b.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d04:	4b89      	ldr	r3, [pc, #548]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d08:	2202      	movs	r2, #2
 8004d0a:	4013      	ands	r3, r2
 8004d0c:	d0ed      	beq.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004d0e:	2313      	movs	r3, #19
 8004d10:	18fb      	adds	r3, r7, r3
 8004d12:	781b      	ldrb	r3, [r3, #0]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d10a      	bne.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d18:	4b84      	ldr	r3, [pc, #528]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d1c:	4a85      	ldr	r2, [pc, #532]	@ (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004d1e:	4013      	ands	r3, r2
 8004d20:	0019      	movs	r1, r3
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d26:	4b81      	ldr	r3, [pc, #516]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d28:	430a      	orrs	r2, r1
 8004d2a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004d2c:	e00c      	b.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004d2e:	2312      	movs	r3, #18
 8004d30:	18fb      	adds	r3, r7, r3
 8004d32:	2213      	movs	r2, #19
 8004d34:	18ba      	adds	r2, r7, r2
 8004d36:	7812      	ldrb	r2, [r2, #0]
 8004d38:	701a      	strb	r2, [r3, #0]
 8004d3a:	e005      	b.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d3c:	2312      	movs	r3, #18
 8004d3e:	18fb      	adds	r3, r7, r3
 8004d40:	2213      	movs	r2, #19
 8004d42:	18ba      	adds	r2, r7, r2
 8004d44:	7812      	ldrb	r2, [r2, #0]
 8004d46:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d48:	2311      	movs	r3, #17
 8004d4a:	18fb      	adds	r3, r7, r3
 8004d4c:	781b      	ldrb	r3, [r3, #0]
 8004d4e:	2b01      	cmp	r3, #1
 8004d50:	d105      	bne.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d52:	4b76      	ldr	r3, [pc, #472]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d54:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d56:	4b75      	ldr	r3, [pc, #468]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d58:	4979      	ldr	r1, [pc, #484]	@ (8004f40 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8004d5a:	400a      	ands	r2, r1
 8004d5c:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	2201      	movs	r2, #1
 8004d64:	4013      	ands	r3, r2
 8004d66:	d009      	beq.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004d68:	4b70      	ldr	r3, [pc, #448]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d6c:	2203      	movs	r2, #3
 8004d6e:	4393      	bics	r3, r2
 8004d70:	0019      	movs	r1, r3
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	685a      	ldr	r2, [r3, #4]
 8004d76:	4b6d      	ldr	r3, [pc, #436]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d78:	430a      	orrs	r2, r1
 8004d7a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	2202      	movs	r2, #2
 8004d82:	4013      	ands	r3, r2
 8004d84:	d009      	beq.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004d86:	4b69      	ldr	r3, [pc, #420]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d8a:	220c      	movs	r2, #12
 8004d8c:	4393      	bics	r3, r2
 8004d8e:	0019      	movs	r1, r3
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	689a      	ldr	r2, [r3, #8]
 8004d94:	4b65      	ldr	r3, [pc, #404]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d96:	430a      	orrs	r2, r1
 8004d98:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	2210      	movs	r2, #16
 8004da0:	4013      	ands	r3, r2
 8004da2:	d009      	beq.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004da4:	4b61      	ldr	r3, [pc, #388]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004da6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004da8:	4a66      	ldr	r2, [pc, #408]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8004daa:	4013      	ands	r3, r2
 8004dac:	0019      	movs	r1, r3
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	68da      	ldr	r2, [r3, #12]
 8004db2:	4b5e      	ldr	r3, [pc, #376]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004db4:	430a      	orrs	r2, r1
 8004db6:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	2380      	movs	r3, #128	@ 0x80
 8004dbe:	009b      	lsls	r3, r3, #2
 8004dc0:	4013      	ands	r3, r2
 8004dc2:	d009      	beq.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004dc4:	4b59      	ldr	r3, [pc, #356]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004dc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dc8:	4a5f      	ldr	r2, [pc, #380]	@ (8004f48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004dca:	4013      	ands	r3, r2
 8004dcc:	0019      	movs	r1, r3
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	699a      	ldr	r2, [r3, #24]
 8004dd2:	4b56      	ldr	r3, [pc, #344]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004dd4:	430a      	orrs	r2, r1
 8004dd6:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681a      	ldr	r2, [r3, #0]
 8004ddc:	2380      	movs	r3, #128	@ 0x80
 8004dde:	00db      	lsls	r3, r3, #3
 8004de0:	4013      	ands	r3, r2
 8004de2:	d009      	beq.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004de4:	4b51      	ldr	r3, [pc, #324]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004de6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004de8:	4a58      	ldr	r2, [pc, #352]	@ (8004f4c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004dea:	4013      	ands	r3, r2
 8004dec:	0019      	movs	r1, r3
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	69da      	ldr	r2, [r3, #28]
 8004df2:	4b4e      	ldr	r3, [pc, #312]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004df4:	430a      	orrs	r2, r1
 8004df6:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	2220      	movs	r2, #32
 8004dfe:	4013      	ands	r3, r2
 8004e00:	d009      	beq.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004e02:	4b4a      	ldr	r3, [pc, #296]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e06:	4a52      	ldr	r2, [pc, #328]	@ (8004f50 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8004e08:	4013      	ands	r3, r2
 8004e0a:	0019      	movs	r1, r3
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	691a      	ldr	r2, [r3, #16]
 8004e10:	4b46      	ldr	r3, [pc, #280]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e12:	430a      	orrs	r2, r1
 8004e14:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	2380      	movs	r3, #128	@ 0x80
 8004e1c:	01db      	lsls	r3, r3, #7
 8004e1e:	4013      	ands	r3, r2
 8004e20:	d015      	beq.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004e22:	4b42      	ldr	r3, [pc, #264]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e26:	009b      	lsls	r3, r3, #2
 8004e28:	0899      	lsrs	r1, r3, #2
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6a1a      	ldr	r2, [r3, #32]
 8004e2e:	4b3f      	ldr	r3, [pc, #252]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e30:	430a      	orrs	r2, r1
 8004e32:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6a1a      	ldr	r2, [r3, #32]
 8004e38:	2380      	movs	r3, #128	@ 0x80
 8004e3a:	05db      	lsls	r3, r3, #23
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	d106      	bne.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004e40:	4b3a      	ldr	r3, [pc, #232]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e42:	68da      	ldr	r2, [r3, #12]
 8004e44:	4b39      	ldr	r3, [pc, #228]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e46:	2180      	movs	r1, #128	@ 0x80
 8004e48:	0249      	lsls	r1, r1, #9
 8004e4a:	430a      	orrs	r2, r1
 8004e4c:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	2380      	movs	r3, #128	@ 0x80
 8004e54:	031b      	lsls	r3, r3, #12
 8004e56:	4013      	ands	r3, r2
 8004e58:	d009      	beq.n	8004e6e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004e5a:	4b34      	ldr	r3, [pc, #208]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e5e:	2240      	movs	r2, #64	@ 0x40
 8004e60:	4393      	bics	r3, r2
 8004e62:	0019      	movs	r1, r3
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004e68:	4b30      	ldr	r3, [pc, #192]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e6a:	430a      	orrs	r2, r1
 8004e6c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	2380      	movs	r3, #128	@ 0x80
 8004e74:	039b      	lsls	r3, r3, #14
 8004e76:	4013      	ands	r3, r2
 8004e78:	d016      	beq.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004e7a:	4b2c      	ldr	r3, [pc, #176]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e7e:	4a35      	ldr	r2, [pc, #212]	@ (8004f54 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004e80:	4013      	ands	r3, r2
 8004e82:	0019      	movs	r1, r3
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004e88:	4b28      	ldr	r3, [pc, #160]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e8a:	430a      	orrs	r2, r1
 8004e8c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004e92:	2380      	movs	r3, #128	@ 0x80
 8004e94:	03db      	lsls	r3, r3, #15
 8004e96:	429a      	cmp	r2, r3
 8004e98:	d106      	bne.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004e9a:	4b24      	ldr	r3, [pc, #144]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e9c:	68da      	ldr	r2, [r3, #12]
 8004e9e:	4b23      	ldr	r3, [pc, #140]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ea0:	2180      	movs	r1, #128	@ 0x80
 8004ea2:	0449      	lsls	r1, r1, #17
 8004ea4:	430a      	orrs	r2, r1
 8004ea6:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681a      	ldr	r2, [r3, #0]
 8004eac:	2380      	movs	r3, #128	@ 0x80
 8004eae:	03db      	lsls	r3, r3, #15
 8004eb0:	4013      	ands	r3, r2
 8004eb2:	d016      	beq.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004eb4:	4b1d      	ldr	r3, [pc, #116]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004eb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eb8:	4a27      	ldr	r2, [pc, #156]	@ (8004f58 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8004eba:	4013      	ands	r3, r2
 8004ebc:	0019      	movs	r1, r3
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ec2:	4b1a      	ldr	r3, [pc, #104]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ec4:	430a      	orrs	r2, r1
 8004ec6:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ecc:	2380      	movs	r3, #128	@ 0x80
 8004ece:	045b      	lsls	r3, r3, #17
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d106      	bne.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004ed4:	4b15      	ldr	r3, [pc, #84]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ed6:	68da      	ldr	r2, [r3, #12]
 8004ed8:	4b14      	ldr	r3, [pc, #80]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004eda:	2180      	movs	r1, #128	@ 0x80
 8004edc:	0449      	lsls	r1, r1, #17
 8004ede:	430a      	orrs	r2, r1
 8004ee0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681a      	ldr	r2, [r3, #0]
 8004ee6:	2380      	movs	r3, #128	@ 0x80
 8004ee8:	011b      	lsls	r3, r3, #4
 8004eea:	4013      	ands	r3, r2
 8004eec:	d016      	beq.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004eee:	4b0f      	ldr	r3, [pc, #60]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ef0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ef2:	4a1a      	ldr	r2, [pc, #104]	@ (8004f5c <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8004ef4:	4013      	ands	r3, r2
 8004ef6:	0019      	movs	r1, r3
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	695a      	ldr	r2, [r3, #20]
 8004efc:	4b0b      	ldr	r3, [pc, #44]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004efe:	430a      	orrs	r2, r1
 8004f00:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	695a      	ldr	r2, [r3, #20]
 8004f06:	2380      	movs	r3, #128	@ 0x80
 8004f08:	01db      	lsls	r3, r3, #7
 8004f0a:	429a      	cmp	r2, r3
 8004f0c:	d106      	bne.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004f0e:	4b07      	ldr	r3, [pc, #28]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004f10:	68da      	ldr	r2, [r3, #12]
 8004f12:	4b06      	ldr	r3, [pc, #24]	@ (8004f2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004f14:	2180      	movs	r1, #128	@ 0x80
 8004f16:	0249      	lsls	r1, r1, #9
 8004f18:	430a      	orrs	r2, r1
 8004f1a:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8004f1c:	2312      	movs	r3, #18
 8004f1e:	18fb      	adds	r3, r7, r3
 8004f20:	781b      	ldrb	r3, [r3, #0]
}
 8004f22:	0018      	movs	r0, r3
 8004f24:	46bd      	mov	sp, r7
 8004f26:	b006      	add	sp, #24
 8004f28:	bd80      	pop	{r7, pc}
 8004f2a:	46c0      	nop			@ (mov r8, r8)
 8004f2c:	40021000 	.word	0x40021000
 8004f30:	40007000 	.word	0x40007000
 8004f34:	fffffcff 	.word	0xfffffcff
 8004f38:	fffeffff 	.word	0xfffeffff
 8004f3c:	00001388 	.word	0x00001388
 8004f40:	efffffff 	.word	0xefffffff
 8004f44:	fffff3ff 	.word	0xfffff3ff
 8004f48:	fff3ffff 	.word	0xfff3ffff
 8004f4c:	ffcfffff 	.word	0xffcfffff
 8004f50:	ffffcfff 	.word	0xffffcfff
 8004f54:	ffbfffff 	.word	0xffbfffff
 8004f58:	feffffff 	.word	0xfeffffff
 8004f5c:	ffff3fff 	.word	0xffff3fff

08004f60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b082      	sub	sp, #8
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d101      	bne.n	8004f72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	e04a      	b.n	8005008 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	223d      	movs	r2, #61	@ 0x3d
 8004f76:	5c9b      	ldrb	r3, [r3, r2]
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d107      	bne.n	8004f8e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	223c      	movs	r2, #60	@ 0x3c
 8004f82:	2100      	movs	r1, #0
 8004f84:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	0018      	movs	r0, r3
 8004f8a:	f7fe fcbb 	bl	8003904 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	223d      	movs	r2, #61	@ 0x3d
 8004f92:	2102      	movs	r1, #2
 8004f94:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681a      	ldr	r2, [r3, #0]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	3304      	adds	r3, #4
 8004f9e:	0019      	movs	r1, r3
 8004fa0:	0010      	movs	r0, r2
 8004fa2:	f000 fb55 	bl	8005650 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2248      	movs	r2, #72	@ 0x48
 8004faa:	2101      	movs	r1, #1
 8004fac:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	223e      	movs	r2, #62	@ 0x3e
 8004fb2:	2101      	movs	r1, #1
 8004fb4:	5499      	strb	r1, [r3, r2]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	223f      	movs	r2, #63	@ 0x3f
 8004fba:	2101      	movs	r1, #1
 8004fbc:	5499      	strb	r1, [r3, r2]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2240      	movs	r2, #64	@ 0x40
 8004fc2:	2101      	movs	r1, #1
 8004fc4:	5499      	strb	r1, [r3, r2]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2241      	movs	r2, #65	@ 0x41
 8004fca:	2101      	movs	r1, #1
 8004fcc:	5499      	strb	r1, [r3, r2]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2242      	movs	r2, #66	@ 0x42
 8004fd2:	2101      	movs	r1, #1
 8004fd4:	5499      	strb	r1, [r3, r2]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2243      	movs	r2, #67	@ 0x43
 8004fda:	2101      	movs	r1, #1
 8004fdc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2244      	movs	r2, #68	@ 0x44
 8004fe2:	2101      	movs	r1, #1
 8004fe4:	5499      	strb	r1, [r3, r2]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2245      	movs	r2, #69	@ 0x45
 8004fea:	2101      	movs	r1, #1
 8004fec:	5499      	strb	r1, [r3, r2]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2246      	movs	r2, #70	@ 0x46
 8004ff2:	2101      	movs	r1, #1
 8004ff4:	5499      	strb	r1, [r3, r2]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2247      	movs	r2, #71	@ 0x47
 8004ffa:	2101      	movs	r1, #1
 8004ffc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	223d      	movs	r2, #61	@ 0x3d
 8005002:	2101      	movs	r1, #1
 8005004:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005006:	2300      	movs	r3, #0
}
 8005008:	0018      	movs	r0, r3
 800500a:	46bd      	mov	sp, r7
 800500c:	b002      	add	sp, #8
 800500e:	bd80      	pop	{r7, pc}

08005010 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b082      	sub	sp, #8
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d101      	bne.n	8005022 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800501e:	2301      	movs	r3, #1
 8005020:	e04a      	b.n	80050b8 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	223d      	movs	r2, #61	@ 0x3d
 8005026:	5c9b      	ldrb	r3, [r3, r2]
 8005028:	b2db      	uxtb	r3, r3
 800502a:	2b00      	cmp	r3, #0
 800502c:	d107      	bne.n	800503e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	223c      	movs	r2, #60	@ 0x3c
 8005032:	2100      	movs	r1, #0
 8005034:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	0018      	movs	r0, r3
 800503a:	f000 f841 	bl	80050c0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	223d      	movs	r2, #61	@ 0x3d
 8005042:	2102      	movs	r1, #2
 8005044:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681a      	ldr	r2, [r3, #0]
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	3304      	adds	r3, #4
 800504e:	0019      	movs	r1, r3
 8005050:	0010      	movs	r0, r2
 8005052:	f000 fafd 	bl	8005650 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2248      	movs	r2, #72	@ 0x48
 800505a:	2101      	movs	r1, #1
 800505c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	223e      	movs	r2, #62	@ 0x3e
 8005062:	2101      	movs	r1, #1
 8005064:	5499      	strb	r1, [r3, r2]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	223f      	movs	r2, #63	@ 0x3f
 800506a:	2101      	movs	r1, #1
 800506c:	5499      	strb	r1, [r3, r2]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2240      	movs	r2, #64	@ 0x40
 8005072:	2101      	movs	r1, #1
 8005074:	5499      	strb	r1, [r3, r2]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2241      	movs	r2, #65	@ 0x41
 800507a:	2101      	movs	r1, #1
 800507c:	5499      	strb	r1, [r3, r2]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2242      	movs	r2, #66	@ 0x42
 8005082:	2101      	movs	r1, #1
 8005084:	5499      	strb	r1, [r3, r2]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2243      	movs	r2, #67	@ 0x43
 800508a:	2101      	movs	r1, #1
 800508c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2244      	movs	r2, #68	@ 0x44
 8005092:	2101      	movs	r1, #1
 8005094:	5499      	strb	r1, [r3, r2]
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2245      	movs	r2, #69	@ 0x45
 800509a:	2101      	movs	r1, #1
 800509c:	5499      	strb	r1, [r3, r2]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2246      	movs	r2, #70	@ 0x46
 80050a2:	2101      	movs	r1, #1
 80050a4:	5499      	strb	r1, [r3, r2]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2247      	movs	r2, #71	@ 0x47
 80050aa:	2101      	movs	r1, #1
 80050ac:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	223d      	movs	r2, #61	@ 0x3d
 80050b2:	2101      	movs	r1, #1
 80050b4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80050b6:	2300      	movs	r3, #0
}
 80050b8:	0018      	movs	r0, r3
 80050ba:	46bd      	mov	sp, r7
 80050bc:	b002      	add	sp, #8
 80050be:	bd80      	pop	{r7, pc}

080050c0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b082      	sub	sp, #8
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80050c8:	46c0      	nop			@ (mov r8, r8)
 80050ca:	46bd      	mov	sp, r7
 80050cc:	b002      	add	sp, #8
 80050ce:	bd80      	pop	{r7, pc}

080050d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b084      	sub	sp, #16
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
 80050d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d108      	bne.n	80050f2 <HAL_TIM_PWM_Start+0x22>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	223e      	movs	r2, #62	@ 0x3e
 80050e4:	5c9b      	ldrb	r3, [r3, r2]
 80050e6:	b2db      	uxtb	r3, r3
 80050e8:	3b01      	subs	r3, #1
 80050ea:	1e5a      	subs	r2, r3, #1
 80050ec:	4193      	sbcs	r3, r2
 80050ee:	b2db      	uxtb	r3, r3
 80050f0:	e037      	b.n	8005162 <HAL_TIM_PWM_Start+0x92>
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	2b04      	cmp	r3, #4
 80050f6:	d108      	bne.n	800510a <HAL_TIM_PWM_Start+0x3a>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	223f      	movs	r2, #63	@ 0x3f
 80050fc:	5c9b      	ldrb	r3, [r3, r2]
 80050fe:	b2db      	uxtb	r3, r3
 8005100:	3b01      	subs	r3, #1
 8005102:	1e5a      	subs	r2, r3, #1
 8005104:	4193      	sbcs	r3, r2
 8005106:	b2db      	uxtb	r3, r3
 8005108:	e02b      	b.n	8005162 <HAL_TIM_PWM_Start+0x92>
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	2b08      	cmp	r3, #8
 800510e:	d108      	bne.n	8005122 <HAL_TIM_PWM_Start+0x52>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2240      	movs	r2, #64	@ 0x40
 8005114:	5c9b      	ldrb	r3, [r3, r2]
 8005116:	b2db      	uxtb	r3, r3
 8005118:	3b01      	subs	r3, #1
 800511a:	1e5a      	subs	r2, r3, #1
 800511c:	4193      	sbcs	r3, r2
 800511e:	b2db      	uxtb	r3, r3
 8005120:	e01f      	b.n	8005162 <HAL_TIM_PWM_Start+0x92>
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	2b0c      	cmp	r3, #12
 8005126:	d108      	bne.n	800513a <HAL_TIM_PWM_Start+0x6a>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2241      	movs	r2, #65	@ 0x41
 800512c:	5c9b      	ldrb	r3, [r3, r2]
 800512e:	b2db      	uxtb	r3, r3
 8005130:	3b01      	subs	r3, #1
 8005132:	1e5a      	subs	r2, r3, #1
 8005134:	4193      	sbcs	r3, r2
 8005136:	b2db      	uxtb	r3, r3
 8005138:	e013      	b.n	8005162 <HAL_TIM_PWM_Start+0x92>
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	2b10      	cmp	r3, #16
 800513e:	d108      	bne.n	8005152 <HAL_TIM_PWM_Start+0x82>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2242      	movs	r2, #66	@ 0x42
 8005144:	5c9b      	ldrb	r3, [r3, r2]
 8005146:	b2db      	uxtb	r3, r3
 8005148:	3b01      	subs	r3, #1
 800514a:	1e5a      	subs	r2, r3, #1
 800514c:	4193      	sbcs	r3, r2
 800514e:	b2db      	uxtb	r3, r3
 8005150:	e007      	b.n	8005162 <HAL_TIM_PWM_Start+0x92>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2243      	movs	r2, #67	@ 0x43
 8005156:	5c9b      	ldrb	r3, [r3, r2]
 8005158:	b2db      	uxtb	r3, r3
 800515a:	3b01      	subs	r3, #1
 800515c:	1e5a      	subs	r2, r3, #1
 800515e:	4193      	sbcs	r3, r2
 8005160:	b2db      	uxtb	r3, r3
 8005162:	2b00      	cmp	r3, #0
 8005164:	d001      	beq.n	800516a <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	e08b      	b.n	8005282 <HAL_TIM_PWM_Start+0x1b2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d104      	bne.n	800517a <HAL_TIM_PWM_Start+0xaa>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	223e      	movs	r2, #62	@ 0x3e
 8005174:	2102      	movs	r1, #2
 8005176:	5499      	strb	r1, [r3, r2]
 8005178:	e023      	b.n	80051c2 <HAL_TIM_PWM_Start+0xf2>
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	2b04      	cmp	r3, #4
 800517e:	d104      	bne.n	800518a <HAL_TIM_PWM_Start+0xba>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	223f      	movs	r2, #63	@ 0x3f
 8005184:	2102      	movs	r1, #2
 8005186:	5499      	strb	r1, [r3, r2]
 8005188:	e01b      	b.n	80051c2 <HAL_TIM_PWM_Start+0xf2>
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	2b08      	cmp	r3, #8
 800518e:	d104      	bne.n	800519a <HAL_TIM_PWM_Start+0xca>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2240      	movs	r2, #64	@ 0x40
 8005194:	2102      	movs	r1, #2
 8005196:	5499      	strb	r1, [r3, r2]
 8005198:	e013      	b.n	80051c2 <HAL_TIM_PWM_Start+0xf2>
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	2b0c      	cmp	r3, #12
 800519e:	d104      	bne.n	80051aa <HAL_TIM_PWM_Start+0xda>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2241      	movs	r2, #65	@ 0x41
 80051a4:	2102      	movs	r1, #2
 80051a6:	5499      	strb	r1, [r3, r2]
 80051a8:	e00b      	b.n	80051c2 <HAL_TIM_PWM_Start+0xf2>
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	2b10      	cmp	r3, #16
 80051ae:	d104      	bne.n	80051ba <HAL_TIM_PWM_Start+0xea>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2242      	movs	r2, #66	@ 0x42
 80051b4:	2102      	movs	r1, #2
 80051b6:	5499      	strb	r1, [r3, r2]
 80051b8:	e003      	b.n	80051c2 <HAL_TIM_PWM_Start+0xf2>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2243      	movs	r2, #67	@ 0x43
 80051be:	2102      	movs	r1, #2
 80051c0:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	6839      	ldr	r1, [r7, #0]
 80051c8:	2201      	movs	r2, #1
 80051ca:	0018      	movs	r0, r3
 80051cc:	f000 fe2e 	bl	8005e2c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a2d      	ldr	r2, [pc, #180]	@ (800528c <HAL_TIM_PWM_Start+0x1bc>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d00e      	beq.n	80051f8 <HAL_TIM_PWM_Start+0x128>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4a2c      	ldr	r2, [pc, #176]	@ (8005290 <HAL_TIM_PWM_Start+0x1c0>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d009      	beq.n	80051f8 <HAL_TIM_PWM_Start+0x128>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4a2a      	ldr	r2, [pc, #168]	@ (8005294 <HAL_TIM_PWM_Start+0x1c4>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d004      	beq.n	80051f8 <HAL_TIM_PWM_Start+0x128>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4a29      	ldr	r2, [pc, #164]	@ (8005298 <HAL_TIM_PWM_Start+0x1c8>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d101      	bne.n	80051fc <HAL_TIM_PWM_Start+0x12c>
 80051f8:	2301      	movs	r3, #1
 80051fa:	e000      	b.n	80051fe <HAL_TIM_PWM_Start+0x12e>
 80051fc:	2300      	movs	r3, #0
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d008      	beq.n	8005214 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	2180      	movs	r1, #128	@ 0x80
 800520e:	0209      	lsls	r1, r1, #8
 8005210:	430a      	orrs	r2, r1
 8005212:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a1c      	ldr	r2, [pc, #112]	@ (800528c <HAL_TIM_PWM_Start+0x1bc>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d00f      	beq.n	800523e <HAL_TIM_PWM_Start+0x16e>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681a      	ldr	r2, [r3, #0]
 8005222:	2380      	movs	r3, #128	@ 0x80
 8005224:	05db      	lsls	r3, r3, #23
 8005226:	429a      	cmp	r2, r3
 8005228:	d009      	beq.n	800523e <HAL_TIM_PWM_Start+0x16e>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a1b      	ldr	r2, [pc, #108]	@ (800529c <HAL_TIM_PWM_Start+0x1cc>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d004      	beq.n	800523e <HAL_TIM_PWM_Start+0x16e>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a15      	ldr	r2, [pc, #84]	@ (8005290 <HAL_TIM_PWM_Start+0x1c0>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d116      	bne.n	800526c <HAL_TIM_PWM_Start+0x19c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	689b      	ldr	r3, [r3, #8]
 8005244:	4a16      	ldr	r2, [pc, #88]	@ (80052a0 <HAL_TIM_PWM_Start+0x1d0>)
 8005246:	4013      	ands	r3, r2
 8005248:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	2b06      	cmp	r3, #6
 800524e:	d016      	beq.n	800527e <HAL_TIM_PWM_Start+0x1ae>
 8005250:	68fa      	ldr	r2, [r7, #12]
 8005252:	2380      	movs	r3, #128	@ 0x80
 8005254:	025b      	lsls	r3, r3, #9
 8005256:	429a      	cmp	r2, r3
 8005258:	d011      	beq.n	800527e <HAL_TIM_PWM_Start+0x1ae>
    {
      __HAL_TIM_ENABLE(htim);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	2101      	movs	r1, #1
 8005266:	430a      	orrs	r2, r1
 8005268:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800526a:	e008      	b.n	800527e <HAL_TIM_PWM_Start+0x1ae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	681a      	ldr	r2, [r3, #0]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	2101      	movs	r1, #1
 8005278:	430a      	orrs	r2, r1
 800527a:	601a      	str	r2, [r3, #0]
 800527c:	e000      	b.n	8005280 <HAL_TIM_PWM_Start+0x1b0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800527e:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005280:	2300      	movs	r3, #0
}
 8005282:	0018      	movs	r0, r3
 8005284:	46bd      	mov	sp, r7
 8005286:	b004      	add	sp, #16
 8005288:	bd80      	pop	{r7, pc}
 800528a:	46c0      	nop			@ (mov r8, r8)
 800528c:	40012c00 	.word	0x40012c00
 8005290:	40014000 	.word	0x40014000
 8005294:	40014400 	.word	0x40014400
 8005298:	40014800 	.word	0x40014800
 800529c:	40000400 	.word	0x40000400
 80052a0:	00010007 	.word	0x00010007

080052a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b086      	sub	sp, #24
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	60f8      	str	r0, [r7, #12]
 80052ac:	60b9      	str	r1, [r7, #8]
 80052ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052b0:	2317      	movs	r3, #23
 80052b2:	18fb      	adds	r3, r7, r3
 80052b4:	2200      	movs	r2, #0
 80052b6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	223c      	movs	r2, #60	@ 0x3c
 80052bc:	5c9b      	ldrb	r3, [r3, r2]
 80052be:	2b01      	cmp	r3, #1
 80052c0:	d101      	bne.n	80052c6 <HAL_TIM_PWM_ConfigChannel+0x22>
 80052c2:	2302      	movs	r3, #2
 80052c4:	e0e5      	b.n	8005492 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	223c      	movs	r2, #60	@ 0x3c
 80052ca:	2101      	movs	r1, #1
 80052cc:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2b14      	cmp	r3, #20
 80052d2:	d900      	bls.n	80052d6 <HAL_TIM_PWM_ConfigChannel+0x32>
 80052d4:	e0d1      	b.n	800547a <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	009a      	lsls	r2, r3, #2
 80052da:	4b70      	ldr	r3, [pc, #448]	@ (800549c <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80052dc:	18d3      	adds	r3, r2, r3
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	68ba      	ldr	r2, [r7, #8]
 80052e8:	0011      	movs	r1, r2
 80052ea:	0018      	movs	r0, r3
 80052ec:	f000 fa3e 	bl	800576c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	699a      	ldr	r2, [r3, #24]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	2108      	movs	r1, #8
 80052fc:	430a      	orrs	r2, r1
 80052fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	699a      	ldr	r2, [r3, #24]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	2104      	movs	r1, #4
 800530c:	438a      	bics	r2, r1
 800530e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	6999      	ldr	r1, [r3, #24]
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	691a      	ldr	r2, [r3, #16]
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	430a      	orrs	r2, r1
 8005320:	619a      	str	r2, [r3, #24]
      break;
 8005322:	e0af      	b.n	8005484 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	68ba      	ldr	r2, [r7, #8]
 800532a:	0011      	movs	r1, r2
 800532c:	0018      	movs	r0, r3
 800532e:	f000 faa7 	bl	8005880 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	699a      	ldr	r2, [r3, #24]
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	2180      	movs	r1, #128	@ 0x80
 800533e:	0109      	lsls	r1, r1, #4
 8005340:	430a      	orrs	r2, r1
 8005342:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	699a      	ldr	r2, [r3, #24]
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4954      	ldr	r1, [pc, #336]	@ (80054a0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005350:	400a      	ands	r2, r1
 8005352:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	6999      	ldr	r1, [r3, #24]
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	691b      	ldr	r3, [r3, #16]
 800535e:	021a      	lsls	r2, r3, #8
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	430a      	orrs	r2, r1
 8005366:	619a      	str	r2, [r3, #24]
      break;
 8005368:	e08c      	b.n	8005484 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	68ba      	ldr	r2, [r7, #8]
 8005370:	0011      	movs	r1, r2
 8005372:	0018      	movs	r0, r3
 8005374:	f000 fb08 	bl	8005988 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	69da      	ldr	r2, [r3, #28]
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	2108      	movs	r1, #8
 8005384:	430a      	orrs	r2, r1
 8005386:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	69da      	ldr	r2, [r3, #28]
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	2104      	movs	r1, #4
 8005394:	438a      	bics	r2, r1
 8005396:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	69d9      	ldr	r1, [r3, #28]
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	691a      	ldr	r2, [r3, #16]
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	430a      	orrs	r2, r1
 80053a8:	61da      	str	r2, [r3, #28]
      break;
 80053aa:	e06b      	b.n	8005484 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	68ba      	ldr	r2, [r7, #8]
 80053b2:	0011      	movs	r1, r2
 80053b4:	0018      	movs	r0, r3
 80053b6:	f000 fb6f 	bl	8005a98 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	69da      	ldr	r2, [r3, #28]
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	2180      	movs	r1, #128	@ 0x80
 80053c6:	0109      	lsls	r1, r1, #4
 80053c8:	430a      	orrs	r2, r1
 80053ca:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	69da      	ldr	r2, [r3, #28]
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4932      	ldr	r1, [pc, #200]	@ (80054a0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80053d8:	400a      	ands	r2, r1
 80053da:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	69d9      	ldr	r1, [r3, #28]
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	691b      	ldr	r3, [r3, #16]
 80053e6:	021a      	lsls	r2, r3, #8
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	430a      	orrs	r2, r1
 80053ee:	61da      	str	r2, [r3, #28]
      break;
 80053f0:	e048      	b.n	8005484 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	68ba      	ldr	r2, [r7, #8]
 80053f8:	0011      	movs	r1, r2
 80053fa:	0018      	movs	r0, r3
 80053fc:	f000 fbb6 	bl	8005b6c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	2108      	movs	r1, #8
 800540c:	430a      	orrs	r2, r1
 800540e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	2104      	movs	r1, #4
 800541c:	438a      	bics	r2, r1
 800541e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	691a      	ldr	r2, [r3, #16]
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	430a      	orrs	r2, r1
 8005430:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005432:	e027      	b.n	8005484 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	68ba      	ldr	r2, [r7, #8]
 800543a:	0011      	movs	r1, r2
 800543c:	0018      	movs	r0, r3
 800543e:	f000 fbf5 	bl	8005c2c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	2180      	movs	r1, #128	@ 0x80
 800544e:	0109      	lsls	r1, r1, #4
 8005450:	430a      	orrs	r2, r1
 8005452:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4910      	ldr	r1, [pc, #64]	@ (80054a0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005460:	400a      	ands	r2, r1
 8005462:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	691b      	ldr	r3, [r3, #16]
 800546e:	021a      	lsls	r2, r3, #8
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	430a      	orrs	r2, r1
 8005476:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005478:	e004      	b.n	8005484 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800547a:	2317      	movs	r3, #23
 800547c:	18fb      	adds	r3, r7, r3
 800547e:	2201      	movs	r2, #1
 8005480:	701a      	strb	r2, [r3, #0]
      break;
 8005482:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	223c      	movs	r2, #60	@ 0x3c
 8005488:	2100      	movs	r1, #0
 800548a:	5499      	strb	r1, [r3, r2]

  return status;
 800548c:	2317      	movs	r3, #23
 800548e:	18fb      	adds	r3, r7, r3
 8005490:	781b      	ldrb	r3, [r3, #0]
}
 8005492:	0018      	movs	r0, r3
 8005494:	46bd      	mov	sp, r7
 8005496:	b006      	add	sp, #24
 8005498:	bd80      	pop	{r7, pc}
 800549a:	46c0      	nop			@ (mov r8, r8)
 800549c:	0800b94c 	.word	0x0800b94c
 80054a0:	fffffbff 	.word	0xfffffbff

080054a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b084      	sub	sp, #16
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
 80054ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80054ae:	230f      	movs	r3, #15
 80054b0:	18fb      	adds	r3, r7, r3
 80054b2:	2200      	movs	r2, #0
 80054b4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	223c      	movs	r2, #60	@ 0x3c
 80054ba:	5c9b      	ldrb	r3, [r3, r2]
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d101      	bne.n	80054c4 <HAL_TIM_ConfigClockSource+0x20>
 80054c0:	2302      	movs	r3, #2
 80054c2:	e0bc      	b.n	800563e <HAL_TIM_ConfigClockSource+0x19a>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	223c      	movs	r2, #60	@ 0x3c
 80054c8:	2101      	movs	r1, #1
 80054ca:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	223d      	movs	r2, #61	@ 0x3d
 80054d0:	2102      	movs	r1, #2
 80054d2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	4a5a      	ldr	r2, [pc, #360]	@ (8005648 <HAL_TIM_ConfigClockSource+0x1a4>)
 80054e0:	4013      	ands	r3, r2
 80054e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	4a59      	ldr	r2, [pc, #356]	@ (800564c <HAL_TIM_ConfigClockSource+0x1a8>)
 80054e8:	4013      	ands	r3, r2
 80054ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	68ba      	ldr	r2, [r7, #8]
 80054f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	2280      	movs	r2, #128	@ 0x80
 80054fa:	0192      	lsls	r2, r2, #6
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d040      	beq.n	8005582 <HAL_TIM_ConfigClockSource+0xde>
 8005500:	2280      	movs	r2, #128	@ 0x80
 8005502:	0192      	lsls	r2, r2, #6
 8005504:	4293      	cmp	r3, r2
 8005506:	d900      	bls.n	800550a <HAL_TIM_ConfigClockSource+0x66>
 8005508:	e088      	b.n	800561c <HAL_TIM_ConfigClockSource+0x178>
 800550a:	2280      	movs	r2, #128	@ 0x80
 800550c:	0152      	lsls	r2, r2, #5
 800550e:	4293      	cmp	r3, r2
 8005510:	d100      	bne.n	8005514 <HAL_TIM_ConfigClockSource+0x70>
 8005512:	e088      	b.n	8005626 <HAL_TIM_ConfigClockSource+0x182>
 8005514:	2280      	movs	r2, #128	@ 0x80
 8005516:	0152      	lsls	r2, r2, #5
 8005518:	4293      	cmp	r3, r2
 800551a:	d900      	bls.n	800551e <HAL_TIM_ConfigClockSource+0x7a>
 800551c:	e07e      	b.n	800561c <HAL_TIM_ConfigClockSource+0x178>
 800551e:	2b70      	cmp	r3, #112	@ 0x70
 8005520:	d018      	beq.n	8005554 <HAL_TIM_ConfigClockSource+0xb0>
 8005522:	d900      	bls.n	8005526 <HAL_TIM_ConfigClockSource+0x82>
 8005524:	e07a      	b.n	800561c <HAL_TIM_ConfigClockSource+0x178>
 8005526:	2b60      	cmp	r3, #96	@ 0x60
 8005528:	d04f      	beq.n	80055ca <HAL_TIM_ConfigClockSource+0x126>
 800552a:	d900      	bls.n	800552e <HAL_TIM_ConfigClockSource+0x8a>
 800552c:	e076      	b.n	800561c <HAL_TIM_ConfigClockSource+0x178>
 800552e:	2b50      	cmp	r3, #80	@ 0x50
 8005530:	d03b      	beq.n	80055aa <HAL_TIM_ConfigClockSource+0x106>
 8005532:	d900      	bls.n	8005536 <HAL_TIM_ConfigClockSource+0x92>
 8005534:	e072      	b.n	800561c <HAL_TIM_ConfigClockSource+0x178>
 8005536:	2b40      	cmp	r3, #64	@ 0x40
 8005538:	d057      	beq.n	80055ea <HAL_TIM_ConfigClockSource+0x146>
 800553a:	d900      	bls.n	800553e <HAL_TIM_ConfigClockSource+0x9a>
 800553c:	e06e      	b.n	800561c <HAL_TIM_ConfigClockSource+0x178>
 800553e:	2b30      	cmp	r3, #48	@ 0x30
 8005540:	d063      	beq.n	800560a <HAL_TIM_ConfigClockSource+0x166>
 8005542:	d86b      	bhi.n	800561c <HAL_TIM_ConfigClockSource+0x178>
 8005544:	2b20      	cmp	r3, #32
 8005546:	d060      	beq.n	800560a <HAL_TIM_ConfigClockSource+0x166>
 8005548:	d868      	bhi.n	800561c <HAL_TIM_ConfigClockSource+0x178>
 800554a:	2b00      	cmp	r3, #0
 800554c:	d05d      	beq.n	800560a <HAL_TIM_ConfigClockSource+0x166>
 800554e:	2b10      	cmp	r3, #16
 8005550:	d05b      	beq.n	800560a <HAL_TIM_ConfigClockSource+0x166>
 8005552:	e063      	b.n	800561c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005564:	f000 fc42 	bl	8005dec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	2277      	movs	r2, #119	@ 0x77
 8005574:	4313      	orrs	r3, r2
 8005576:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	68ba      	ldr	r2, [r7, #8]
 800557e:	609a      	str	r2, [r3, #8]
      break;
 8005580:	e052      	b.n	8005628 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005592:	f000 fc2b 	bl	8005dec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	689a      	ldr	r2, [r3, #8]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	2180      	movs	r1, #128	@ 0x80
 80055a2:	01c9      	lsls	r1, r1, #7
 80055a4:	430a      	orrs	r2, r1
 80055a6:	609a      	str	r2, [r3, #8]
      break;
 80055a8:	e03e      	b.n	8005628 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80055b6:	001a      	movs	r2, r3
 80055b8:	f000 fb9c 	bl	8005cf4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	2150      	movs	r1, #80	@ 0x50
 80055c2:	0018      	movs	r0, r3
 80055c4:	f000 fbf6 	bl	8005db4 <TIM_ITRx_SetConfig>
      break;
 80055c8:	e02e      	b.n	8005628 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80055d6:	001a      	movs	r2, r3
 80055d8:	f000 fbba 	bl	8005d50 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	2160      	movs	r1, #96	@ 0x60
 80055e2:	0018      	movs	r0, r3
 80055e4:	f000 fbe6 	bl	8005db4 <TIM_ITRx_SetConfig>
      break;
 80055e8:	e01e      	b.n	8005628 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80055f6:	001a      	movs	r2, r3
 80055f8:	f000 fb7c 	bl	8005cf4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	2140      	movs	r1, #64	@ 0x40
 8005602:	0018      	movs	r0, r3
 8005604:	f000 fbd6 	bl	8005db4 <TIM_ITRx_SetConfig>
      break;
 8005608:	e00e      	b.n	8005628 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681a      	ldr	r2, [r3, #0]
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	0019      	movs	r1, r3
 8005614:	0010      	movs	r0, r2
 8005616:	f000 fbcd 	bl	8005db4 <TIM_ITRx_SetConfig>
      break;
 800561a:	e005      	b.n	8005628 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800561c:	230f      	movs	r3, #15
 800561e:	18fb      	adds	r3, r7, r3
 8005620:	2201      	movs	r2, #1
 8005622:	701a      	strb	r2, [r3, #0]
      break;
 8005624:	e000      	b.n	8005628 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8005626:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	223d      	movs	r2, #61	@ 0x3d
 800562c:	2101      	movs	r1, #1
 800562e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	223c      	movs	r2, #60	@ 0x3c
 8005634:	2100      	movs	r1, #0
 8005636:	5499      	strb	r1, [r3, r2]

  return status;
 8005638:	230f      	movs	r3, #15
 800563a:	18fb      	adds	r3, r7, r3
 800563c:	781b      	ldrb	r3, [r3, #0]
}
 800563e:	0018      	movs	r0, r3
 8005640:	46bd      	mov	sp, r7
 8005642:	b004      	add	sp, #16
 8005644:	bd80      	pop	{r7, pc}
 8005646:	46c0      	nop			@ (mov r8, r8)
 8005648:	ffceff88 	.word	0xffceff88
 800564c:	ffff00ff 	.word	0xffff00ff

08005650 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b084      	sub	sp, #16
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
 8005658:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	4a3b      	ldr	r2, [pc, #236]	@ (8005750 <TIM_Base_SetConfig+0x100>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d008      	beq.n	800567a <TIM_Base_SetConfig+0x2a>
 8005668:	687a      	ldr	r2, [r7, #4]
 800566a:	2380      	movs	r3, #128	@ 0x80
 800566c:	05db      	lsls	r3, r3, #23
 800566e:	429a      	cmp	r2, r3
 8005670:	d003      	beq.n	800567a <TIM_Base_SetConfig+0x2a>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	4a37      	ldr	r2, [pc, #220]	@ (8005754 <TIM_Base_SetConfig+0x104>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d108      	bne.n	800568c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2270      	movs	r2, #112	@ 0x70
 800567e:	4393      	bics	r3, r2
 8005680:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	68fa      	ldr	r2, [r7, #12]
 8005688:	4313      	orrs	r3, r2
 800568a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	4a30      	ldr	r2, [pc, #192]	@ (8005750 <TIM_Base_SetConfig+0x100>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d018      	beq.n	80056c6 <TIM_Base_SetConfig+0x76>
 8005694:	687a      	ldr	r2, [r7, #4]
 8005696:	2380      	movs	r3, #128	@ 0x80
 8005698:	05db      	lsls	r3, r3, #23
 800569a:	429a      	cmp	r2, r3
 800569c:	d013      	beq.n	80056c6 <TIM_Base_SetConfig+0x76>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	4a2c      	ldr	r2, [pc, #176]	@ (8005754 <TIM_Base_SetConfig+0x104>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d00f      	beq.n	80056c6 <TIM_Base_SetConfig+0x76>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	4a2b      	ldr	r2, [pc, #172]	@ (8005758 <TIM_Base_SetConfig+0x108>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d00b      	beq.n	80056c6 <TIM_Base_SetConfig+0x76>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	4a2a      	ldr	r2, [pc, #168]	@ (800575c <TIM_Base_SetConfig+0x10c>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d007      	beq.n	80056c6 <TIM_Base_SetConfig+0x76>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	4a29      	ldr	r2, [pc, #164]	@ (8005760 <TIM_Base_SetConfig+0x110>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d003      	beq.n	80056c6 <TIM_Base_SetConfig+0x76>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4a28      	ldr	r2, [pc, #160]	@ (8005764 <TIM_Base_SetConfig+0x114>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d108      	bne.n	80056d8 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	4a27      	ldr	r2, [pc, #156]	@ (8005768 <TIM_Base_SetConfig+0x118>)
 80056ca:	4013      	ands	r3, r2
 80056cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	68db      	ldr	r3, [r3, #12]
 80056d2:	68fa      	ldr	r2, [r7, #12]
 80056d4:	4313      	orrs	r3, r2
 80056d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	2280      	movs	r2, #128	@ 0x80
 80056dc:	4393      	bics	r3, r2
 80056de:	001a      	movs	r2, r3
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	695b      	ldr	r3, [r3, #20]
 80056e4:	4313      	orrs	r3, r2
 80056e6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	68fa      	ldr	r2, [r7, #12]
 80056ec:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	689a      	ldr	r2, [r3, #8]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	4a13      	ldr	r2, [pc, #76]	@ (8005750 <TIM_Base_SetConfig+0x100>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d00b      	beq.n	800571e <TIM_Base_SetConfig+0xce>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	4a14      	ldr	r2, [pc, #80]	@ (800575c <TIM_Base_SetConfig+0x10c>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d007      	beq.n	800571e <TIM_Base_SetConfig+0xce>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	4a13      	ldr	r2, [pc, #76]	@ (8005760 <TIM_Base_SetConfig+0x110>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d003      	beq.n	800571e <TIM_Base_SetConfig+0xce>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	4a12      	ldr	r2, [pc, #72]	@ (8005764 <TIM_Base_SetConfig+0x114>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d103      	bne.n	8005726 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	691a      	ldr	r2, [r3, #16]
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2201      	movs	r2, #1
 800572a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	691b      	ldr	r3, [r3, #16]
 8005730:	2201      	movs	r2, #1
 8005732:	4013      	ands	r3, r2
 8005734:	2b01      	cmp	r3, #1
 8005736:	d106      	bne.n	8005746 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	691b      	ldr	r3, [r3, #16]
 800573c:	2201      	movs	r2, #1
 800573e:	4393      	bics	r3, r2
 8005740:	001a      	movs	r2, r3
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	611a      	str	r2, [r3, #16]
  }
}
 8005746:	46c0      	nop			@ (mov r8, r8)
 8005748:	46bd      	mov	sp, r7
 800574a:	b004      	add	sp, #16
 800574c:	bd80      	pop	{r7, pc}
 800574e:	46c0      	nop			@ (mov r8, r8)
 8005750:	40012c00 	.word	0x40012c00
 8005754:	40000400 	.word	0x40000400
 8005758:	40002000 	.word	0x40002000
 800575c:	40014000 	.word	0x40014000
 8005760:	40014400 	.word	0x40014400
 8005764:	40014800 	.word	0x40014800
 8005768:	fffffcff 	.word	0xfffffcff

0800576c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b086      	sub	sp, #24
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
 8005774:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6a1b      	ldr	r3, [r3, #32]
 800577a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6a1b      	ldr	r3, [r3, #32]
 8005780:	2201      	movs	r2, #1
 8005782:	4393      	bics	r3, r2
 8005784:	001a      	movs	r2, r3
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	699b      	ldr	r3, [r3, #24]
 8005794:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	4a32      	ldr	r2, [pc, #200]	@ (8005864 <TIM_OC1_SetConfig+0xf8>)
 800579a:	4013      	ands	r3, r2
 800579c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2203      	movs	r2, #3
 80057a2:	4393      	bics	r3, r2
 80057a4:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	68fa      	ldr	r2, [r7, #12]
 80057ac:	4313      	orrs	r3, r2
 80057ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	2202      	movs	r2, #2
 80057b4:	4393      	bics	r3, r2
 80057b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	697a      	ldr	r2, [r7, #20]
 80057be:	4313      	orrs	r3, r2
 80057c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	4a28      	ldr	r2, [pc, #160]	@ (8005868 <TIM_OC1_SetConfig+0xfc>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d00b      	beq.n	80057e2 <TIM_OC1_SetConfig+0x76>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	4a27      	ldr	r2, [pc, #156]	@ (800586c <TIM_OC1_SetConfig+0x100>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d007      	beq.n	80057e2 <TIM_OC1_SetConfig+0x76>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	4a26      	ldr	r2, [pc, #152]	@ (8005870 <TIM_OC1_SetConfig+0x104>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d003      	beq.n	80057e2 <TIM_OC1_SetConfig+0x76>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	4a25      	ldr	r2, [pc, #148]	@ (8005874 <TIM_OC1_SetConfig+0x108>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d10c      	bne.n	80057fc <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	2208      	movs	r2, #8
 80057e6:	4393      	bics	r3, r2
 80057e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	68db      	ldr	r3, [r3, #12]
 80057ee:	697a      	ldr	r2, [r7, #20]
 80057f0:	4313      	orrs	r3, r2
 80057f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	2204      	movs	r2, #4
 80057f8:	4393      	bics	r3, r2
 80057fa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	4a1a      	ldr	r2, [pc, #104]	@ (8005868 <TIM_OC1_SetConfig+0xfc>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d00b      	beq.n	800581c <TIM_OC1_SetConfig+0xb0>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	4a19      	ldr	r2, [pc, #100]	@ (800586c <TIM_OC1_SetConfig+0x100>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d007      	beq.n	800581c <TIM_OC1_SetConfig+0xb0>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	4a18      	ldr	r2, [pc, #96]	@ (8005870 <TIM_OC1_SetConfig+0x104>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d003      	beq.n	800581c <TIM_OC1_SetConfig+0xb0>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	4a17      	ldr	r2, [pc, #92]	@ (8005874 <TIM_OC1_SetConfig+0x108>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d111      	bne.n	8005840 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800581c:	693b      	ldr	r3, [r7, #16]
 800581e:	4a16      	ldr	r2, [pc, #88]	@ (8005878 <TIM_OC1_SetConfig+0x10c>)
 8005820:	4013      	ands	r3, r2
 8005822:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005824:	693b      	ldr	r3, [r7, #16]
 8005826:	4a15      	ldr	r2, [pc, #84]	@ (800587c <TIM_OC1_SetConfig+0x110>)
 8005828:	4013      	ands	r3, r2
 800582a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	695b      	ldr	r3, [r3, #20]
 8005830:	693a      	ldr	r2, [r7, #16]
 8005832:	4313      	orrs	r3, r2
 8005834:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	699b      	ldr	r3, [r3, #24]
 800583a:	693a      	ldr	r2, [r7, #16]
 800583c:	4313      	orrs	r3, r2
 800583e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	693a      	ldr	r2, [r7, #16]
 8005844:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	68fa      	ldr	r2, [r7, #12]
 800584a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	685a      	ldr	r2, [r3, #4]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	697a      	ldr	r2, [r7, #20]
 8005858:	621a      	str	r2, [r3, #32]
}
 800585a:	46c0      	nop			@ (mov r8, r8)
 800585c:	46bd      	mov	sp, r7
 800585e:	b006      	add	sp, #24
 8005860:	bd80      	pop	{r7, pc}
 8005862:	46c0      	nop			@ (mov r8, r8)
 8005864:	fffeff8f 	.word	0xfffeff8f
 8005868:	40012c00 	.word	0x40012c00
 800586c:	40014000 	.word	0x40014000
 8005870:	40014400 	.word	0x40014400
 8005874:	40014800 	.word	0x40014800
 8005878:	fffffeff 	.word	0xfffffeff
 800587c:	fffffdff 	.word	0xfffffdff

08005880 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b086      	sub	sp, #24
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
 8005888:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6a1b      	ldr	r3, [r3, #32]
 800588e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6a1b      	ldr	r3, [r3, #32]
 8005894:	2210      	movs	r2, #16
 8005896:	4393      	bics	r3, r2
 8005898:	001a      	movs	r2, r3
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	699b      	ldr	r3, [r3, #24]
 80058a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	4a2e      	ldr	r2, [pc, #184]	@ (8005968 <TIM_OC2_SetConfig+0xe8>)
 80058ae:	4013      	ands	r3, r2
 80058b0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	4a2d      	ldr	r2, [pc, #180]	@ (800596c <TIM_OC2_SetConfig+0xec>)
 80058b6:	4013      	ands	r3, r2
 80058b8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	021b      	lsls	r3, r3, #8
 80058c0:	68fa      	ldr	r2, [r7, #12]
 80058c2:	4313      	orrs	r3, r2
 80058c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	2220      	movs	r2, #32
 80058ca:	4393      	bics	r3, r2
 80058cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	011b      	lsls	r3, r3, #4
 80058d4:	697a      	ldr	r2, [r7, #20]
 80058d6:	4313      	orrs	r3, r2
 80058d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	4a24      	ldr	r2, [pc, #144]	@ (8005970 <TIM_OC2_SetConfig+0xf0>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d10d      	bne.n	80058fe <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	2280      	movs	r2, #128	@ 0x80
 80058e6:	4393      	bics	r3, r2
 80058e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	68db      	ldr	r3, [r3, #12]
 80058ee:	011b      	lsls	r3, r3, #4
 80058f0:	697a      	ldr	r2, [r7, #20]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	2240      	movs	r2, #64	@ 0x40
 80058fa:	4393      	bics	r3, r2
 80058fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	4a1b      	ldr	r2, [pc, #108]	@ (8005970 <TIM_OC2_SetConfig+0xf0>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d00b      	beq.n	800591e <TIM_OC2_SetConfig+0x9e>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	4a1a      	ldr	r2, [pc, #104]	@ (8005974 <TIM_OC2_SetConfig+0xf4>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d007      	beq.n	800591e <TIM_OC2_SetConfig+0x9e>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	4a19      	ldr	r2, [pc, #100]	@ (8005978 <TIM_OC2_SetConfig+0xf8>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d003      	beq.n	800591e <TIM_OC2_SetConfig+0x9e>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	4a18      	ldr	r2, [pc, #96]	@ (800597c <TIM_OC2_SetConfig+0xfc>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d113      	bne.n	8005946 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800591e:	693b      	ldr	r3, [r7, #16]
 8005920:	4a17      	ldr	r2, [pc, #92]	@ (8005980 <TIM_OC2_SetConfig+0x100>)
 8005922:	4013      	ands	r3, r2
 8005924:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	4a16      	ldr	r2, [pc, #88]	@ (8005984 <TIM_OC2_SetConfig+0x104>)
 800592a:	4013      	ands	r3, r2
 800592c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	695b      	ldr	r3, [r3, #20]
 8005932:	009b      	lsls	r3, r3, #2
 8005934:	693a      	ldr	r2, [r7, #16]
 8005936:	4313      	orrs	r3, r2
 8005938:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	699b      	ldr	r3, [r3, #24]
 800593e:	009b      	lsls	r3, r3, #2
 8005940:	693a      	ldr	r2, [r7, #16]
 8005942:	4313      	orrs	r3, r2
 8005944:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	693a      	ldr	r2, [r7, #16]
 800594a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	68fa      	ldr	r2, [r7, #12]
 8005950:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	685a      	ldr	r2, [r3, #4]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	697a      	ldr	r2, [r7, #20]
 800595e:	621a      	str	r2, [r3, #32]
}
 8005960:	46c0      	nop			@ (mov r8, r8)
 8005962:	46bd      	mov	sp, r7
 8005964:	b006      	add	sp, #24
 8005966:	bd80      	pop	{r7, pc}
 8005968:	feff8fff 	.word	0xfeff8fff
 800596c:	fffffcff 	.word	0xfffffcff
 8005970:	40012c00 	.word	0x40012c00
 8005974:	40014000 	.word	0x40014000
 8005978:	40014400 	.word	0x40014400
 800597c:	40014800 	.word	0x40014800
 8005980:	fffffbff 	.word	0xfffffbff
 8005984:	fffff7ff 	.word	0xfffff7ff

08005988 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b086      	sub	sp, #24
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
 8005990:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6a1b      	ldr	r3, [r3, #32]
 8005996:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6a1b      	ldr	r3, [r3, #32]
 800599c:	4a33      	ldr	r2, [pc, #204]	@ (8005a6c <TIM_OC3_SetConfig+0xe4>)
 800599e:	401a      	ands	r2, r3
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	69db      	ldr	r3, [r3, #28]
 80059ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	4a2f      	ldr	r2, [pc, #188]	@ (8005a70 <TIM_OC3_SetConfig+0xe8>)
 80059b4:	4013      	ands	r3, r2
 80059b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2203      	movs	r2, #3
 80059bc:	4393      	bics	r3, r2
 80059be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	68fa      	ldr	r2, [r7, #12]
 80059c6:	4313      	orrs	r3, r2
 80059c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	4a29      	ldr	r2, [pc, #164]	@ (8005a74 <TIM_OC3_SetConfig+0xec>)
 80059ce:	4013      	ands	r3, r2
 80059d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	689b      	ldr	r3, [r3, #8]
 80059d6:	021b      	lsls	r3, r3, #8
 80059d8:	697a      	ldr	r2, [r7, #20]
 80059da:	4313      	orrs	r3, r2
 80059dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	4a25      	ldr	r2, [pc, #148]	@ (8005a78 <TIM_OC3_SetConfig+0xf0>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d10d      	bne.n	8005a02 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80059e6:	697b      	ldr	r3, [r7, #20]
 80059e8:	4a24      	ldr	r2, [pc, #144]	@ (8005a7c <TIM_OC3_SetConfig+0xf4>)
 80059ea:	4013      	ands	r3, r2
 80059ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	68db      	ldr	r3, [r3, #12]
 80059f2:	021b      	lsls	r3, r3, #8
 80059f4:	697a      	ldr	r2, [r7, #20]
 80059f6:	4313      	orrs	r3, r2
 80059f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80059fa:	697b      	ldr	r3, [r7, #20]
 80059fc:	4a20      	ldr	r2, [pc, #128]	@ (8005a80 <TIM_OC3_SetConfig+0xf8>)
 80059fe:	4013      	ands	r3, r2
 8005a00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	4a1c      	ldr	r2, [pc, #112]	@ (8005a78 <TIM_OC3_SetConfig+0xf0>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d00b      	beq.n	8005a22 <TIM_OC3_SetConfig+0x9a>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	4a1d      	ldr	r2, [pc, #116]	@ (8005a84 <TIM_OC3_SetConfig+0xfc>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d007      	beq.n	8005a22 <TIM_OC3_SetConfig+0x9a>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a1c      	ldr	r2, [pc, #112]	@ (8005a88 <TIM_OC3_SetConfig+0x100>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d003      	beq.n	8005a22 <TIM_OC3_SetConfig+0x9a>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	4a1b      	ldr	r2, [pc, #108]	@ (8005a8c <TIM_OC3_SetConfig+0x104>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d113      	bne.n	8005a4a <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	4a1a      	ldr	r2, [pc, #104]	@ (8005a90 <TIM_OC3_SetConfig+0x108>)
 8005a26:	4013      	ands	r3, r2
 8005a28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005a2a:	693b      	ldr	r3, [r7, #16]
 8005a2c:	4a19      	ldr	r2, [pc, #100]	@ (8005a94 <TIM_OC3_SetConfig+0x10c>)
 8005a2e:	4013      	ands	r3, r2
 8005a30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	695b      	ldr	r3, [r3, #20]
 8005a36:	011b      	lsls	r3, r3, #4
 8005a38:	693a      	ldr	r2, [r7, #16]
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	699b      	ldr	r3, [r3, #24]
 8005a42:	011b      	lsls	r3, r3, #4
 8005a44:	693a      	ldr	r2, [r7, #16]
 8005a46:	4313      	orrs	r3, r2
 8005a48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	693a      	ldr	r2, [r7, #16]
 8005a4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	68fa      	ldr	r2, [r7, #12]
 8005a54:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	685a      	ldr	r2, [r3, #4]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	697a      	ldr	r2, [r7, #20]
 8005a62:	621a      	str	r2, [r3, #32]
}
 8005a64:	46c0      	nop			@ (mov r8, r8)
 8005a66:	46bd      	mov	sp, r7
 8005a68:	b006      	add	sp, #24
 8005a6a:	bd80      	pop	{r7, pc}
 8005a6c:	fffffeff 	.word	0xfffffeff
 8005a70:	fffeff8f 	.word	0xfffeff8f
 8005a74:	fffffdff 	.word	0xfffffdff
 8005a78:	40012c00 	.word	0x40012c00
 8005a7c:	fffff7ff 	.word	0xfffff7ff
 8005a80:	fffffbff 	.word	0xfffffbff
 8005a84:	40014000 	.word	0x40014000
 8005a88:	40014400 	.word	0x40014400
 8005a8c:	40014800 	.word	0x40014800
 8005a90:	ffffefff 	.word	0xffffefff
 8005a94:	ffffdfff 	.word	0xffffdfff

08005a98 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b086      	sub	sp, #24
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
 8005aa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6a1b      	ldr	r3, [r3, #32]
 8005aa6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6a1b      	ldr	r3, [r3, #32]
 8005aac:	4a26      	ldr	r2, [pc, #152]	@ (8005b48 <TIM_OC4_SetConfig+0xb0>)
 8005aae:	401a      	ands	r2, r3
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	69db      	ldr	r3, [r3, #28]
 8005abe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	4a22      	ldr	r2, [pc, #136]	@ (8005b4c <TIM_OC4_SetConfig+0xb4>)
 8005ac4:	4013      	ands	r3, r2
 8005ac6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	4a21      	ldr	r2, [pc, #132]	@ (8005b50 <TIM_OC4_SetConfig+0xb8>)
 8005acc:	4013      	ands	r3, r2
 8005ace:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	021b      	lsls	r3, r3, #8
 8005ad6:	68fa      	ldr	r2, [r7, #12]
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	4a1d      	ldr	r2, [pc, #116]	@ (8005b54 <TIM_OC4_SetConfig+0xbc>)
 8005ae0:	4013      	ands	r3, r2
 8005ae2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	689b      	ldr	r3, [r3, #8]
 8005ae8:	031b      	lsls	r3, r3, #12
 8005aea:	693a      	ldr	r2, [r7, #16]
 8005aec:	4313      	orrs	r3, r2
 8005aee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	4a19      	ldr	r2, [pc, #100]	@ (8005b58 <TIM_OC4_SetConfig+0xc0>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d00b      	beq.n	8005b10 <TIM_OC4_SetConfig+0x78>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	4a18      	ldr	r2, [pc, #96]	@ (8005b5c <TIM_OC4_SetConfig+0xc4>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d007      	beq.n	8005b10 <TIM_OC4_SetConfig+0x78>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	4a17      	ldr	r2, [pc, #92]	@ (8005b60 <TIM_OC4_SetConfig+0xc8>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d003      	beq.n	8005b10 <TIM_OC4_SetConfig+0x78>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	4a16      	ldr	r2, [pc, #88]	@ (8005b64 <TIM_OC4_SetConfig+0xcc>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d109      	bne.n	8005b24 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	4a15      	ldr	r2, [pc, #84]	@ (8005b68 <TIM_OC4_SetConfig+0xd0>)
 8005b14:	4013      	ands	r3, r2
 8005b16:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	695b      	ldr	r3, [r3, #20]
 8005b1c:	019b      	lsls	r3, r3, #6
 8005b1e:	697a      	ldr	r2, [r7, #20]
 8005b20:	4313      	orrs	r3, r2
 8005b22:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	697a      	ldr	r2, [r7, #20]
 8005b28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	68fa      	ldr	r2, [r7, #12]
 8005b2e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	685a      	ldr	r2, [r3, #4]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	693a      	ldr	r2, [r7, #16]
 8005b3c:	621a      	str	r2, [r3, #32]
}
 8005b3e:	46c0      	nop			@ (mov r8, r8)
 8005b40:	46bd      	mov	sp, r7
 8005b42:	b006      	add	sp, #24
 8005b44:	bd80      	pop	{r7, pc}
 8005b46:	46c0      	nop			@ (mov r8, r8)
 8005b48:	ffffefff 	.word	0xffffefff
 8005b4c:	feff8fff 	.word	0xfeff8fff
 8005b50:	fffffcff 	.word	0xfffffcff
 8005b54:	ffffdfff 	.word	0xffffdfff
 8005b58:	40012c00 	.word	0x40012c00
 8005b5c:	40014000 	.word	0x40014000
 8005b60:	40014400 	.word	0x40014400
 8005b64:	40014800 	.word	0x40014800
 8005b68:	ffffbfff 	.word	0xffffbfff

08005b6c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b086      	sub	sp, #24
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
 8005b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6a1b      	ldr	r3, [r3, #32]
 8005b7a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6a1b      	ldr	r3, [r3, #32]
 8005b80:	4a23      	ldr	r2, [pc, #140]	@ (8005c10 <TIM_OC5_SetConfig+0xa4>)
 8005b82:	401a      	ands	r2, r3
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	4a1f      	ldr	r2, [pc, #124]	@ (8005c14 <TIM_OC5_SetConfig+0xa8>)
 8005b98:	4013      	ands	r3, r2
 8005b9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	68fa      	ldr	r2, [r7, #12]
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	4a1b      	ldr	r2, [pc, #108]	@ (8005c18 <TIM_OC5_SetConfig+0xac>)
 8005baa:	4013      	ands	r3, r2
 8005bac:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	041b      	lsls	r3, r3, #16
 8005bb4:	693a      	ldr	r2, [r7, #16]
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	4a17      	ldr	r2, [pc, #92]	@ (8005c1c <TIM_OC5_SetConfig+0xb0>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d00b      	beq.n	8005bda <TIM_OC5_SetConfig+0x6e>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	4a16      	ldr	r2, [pc, #88]	@ (8005c20 <TIM_OC5_SetConfig+0xb4>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d007      	beq.n	8005bda <TIM_OC5_SetConfig+0x6e>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	4a15      	ldr	r2, [pc, #84]	@ (8005c24 <TIM_OC5_SetConfig+0xb8>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d003      	beq.n	8005bda <TIM_OC5_SetConfig+0x6e>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4a14      	ldr	r2, [pc, #80]	@ (8005c28 <TIM_OC5_SetConfig+0xbc>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d109      	bne.n	8005bee <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	4a0c      	ldr	r2, [pc, #48]	@ (8005c10 <TIM_OC5_SetConfig+0xa4>)
 8005bde:	4013      	ands	r3, r2
 8005be0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	695b      	ldr	r3, [r3, #20]
 8005be6:	021b      	lsls	r3, r3, #8
 8005be8:	697a      	ldr	r2, [r7, #20]
 8005bea:	4313      	orrs	r3, r2
 8005bec:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	697a      	ldr	r2, [r7, #20]
 8005bf2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	68fa      	ldr	r2, [r7, #12]
 8005bf8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	685a      	ldr	r2, [r3, #4]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	693a      	ldr	r2, [r7, #16]
 8005c06:	621a      	str	r2, [r3, #32]
}
 8005c08:	46c0      	nop			@ (mov r8, r8)
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	b006      	add	sp, #24
 8005c0e:	bd80      	pop	{r7, pc}
 8005c10:	fffeffff 	.word	0xfffeffff
 8005c14:	fffeff8f 	.word	0xfffeff8f
 8005c18:	fffdffff 	.word	0xfffdffff
 8005c1c:	40012c00 	.word	0x40012c00
 8005c20:	40014000 	.word	0x40014000
 8005c24:	40014400 	.word	0x40014400
 8005c28:	40014800 	.word	0x40014800

08005c2c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b086      	sub	sp, #24
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
 8005c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6a1b      	ldr	r3, [r3, #32]
 8005c3a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6a1b      	ldr	r3, [r3, #32]
 8005c40:	4a24      	ldr	r2, [pc, #144]	@ (8005cd4 <TIM_OC6_SetConfig+0xa8>)
 8005c42:	401a      	ands	r2, r3
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	4a20      	ldr	r2, [pc, #128]	@ (8005cd8 <TIM_OC6_SetConfig+0xac>)
 8005c58:	4013      	ands	r3, r2
 8005c5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	021b      	lsls	r3, r3, #8
 8005c62:	68fa      	ldr	r2, [r7, #12]
 8005c64:	4313      	orrs	r3, r2
 8005c66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	4a1c      	ldr	r2, [pc, #112]	@ (8005cdc <TIM_OC6_SetConfig+0xb0>)
 8005c6c:	4013      	ands	r3, r2
 8005c6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	051b      	lsls	r3, r3, #20
 8005c76:	693a      	ldr	r2, [r7, #16]
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	4a18      	ldr	r2, [pc, #96]	@ (8005ce0 <TIM_OC6_SetConfig+0xb4>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d00b      	beq.n	8005c9c <TIM_OC6_SetConfig+0x70>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	4a17      	ldr	r2, [pc, #92]	@ (8005ce4 <TIM_OC6_SetConfig+0xb8>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d007      	beq.n	8005c9c <TIM_OC6_SetConfig+0x70>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	4a16      	ldr	r2, [pc, #88]	@ (8005ce8 <TIM_OC6_SetConfig+0xbc>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d003      	beq.n	8005c9c <TIM_OC6_SetConfig+0x70>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	4a15      	ldr	r2, [pc, #84]	@ (8005cec <TIM_OC6_SetConfig+0xc0>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d109      	bne.n	8005cb0 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	4a14      	ldr	r2, [pc, #80]	@ (8005cf0 <TIM_OC6_SetConfig+0xc4>)
 8005ca0:	4013      	ands	r3, r2
 8005ca2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	695b      	ldr	r3, [r3, #20]
 8005ca8:	029b      	lsls	r3, r3, #10
 8005caa:	697a      	ldr	r2, [r7, #20]
 8005cac:	4313      	orrs	r3, r2
 8005cae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	697a      	ldr	r2, [r7, #20]
 8005cb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	68fa      	ldr	r2, [r7, #12]
 8005cba:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	685a      	ldr	r2, [r3, #4]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	693a      	ldr	r2, [r7, #16]
 8005cc8:	621a      	str	r2, [r3, #32]
}
 8005cca:	46c0      	nop			@ (mov r8, r8)
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	b006      	add	sp, #24
 8005cd0:	bd80      	pop	{r7, pc}
 8005cd2:	46c0      	nop			@ (mov r8, r8)
 8005cd4:	ffefffff 	.word	0xffefffff
 8005cd8:	feff8fff 	.word	0xfeff8fff
 8005cdc:	ffdfffff 	.word	0xffdfffff
 8005ce0:	40012c00 	.word	0x40012c00
 8005ce4:	40014000 	.word	0x40014000
 8005ce8:	40014400 	.word	0x40014400
 8005cec:	40014800 	.word	0x40014800
 8005cf0:	fffbffff 	.word	0xfffbffff

08005cf4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b086      	sub	sp, #24
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	60f8      	str	r0, [r7, #12]
 8005cfc:	60b9      	str	r1, [r7, #8]
 8005cfe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	6a1b      	ldr	r3, [r3, #32]
 8005d04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	6a1b      	ldr	r3, [r3, #32]
 8005d0a:	2201      	movs	r2, #1
 8005d0c:	4393      	bics	r3, r2
 8005d0e:	001a      	movs	r2, r3
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	699b      	ldr	r3, [r3, #24]
 8005d18:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	22f0      	movs	r2, #240	@ 0xf0
 8005d1e:	4393      	bics	r3, r2
 8005d20:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	011b      	lsls	r3, r3, #4
 8005d26:	693a      	ldr	r2, [r7, #16]
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d2c:	697b      	ldr	r3, [r7, #20]
 8005d2e:	220a      	movs	r2, #10
 8005d30:	4393      	bics	r3, r2
 8005d32:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d34:	697a      	ldr	r2, [r7, #20]
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	693a      	ldr	r2, [r7, #16]
 8005d40:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	697a      	ldr	r2, [r7, #20]
 8005d46:	621a      	str	r2, [r3, #32]
}
 8005d48:	46c0      	nop			@ (mov r8, r8)
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	b006      	add	sp, #24
 8005d4e:	bd80      	pop	{r7, pc}

08005d50 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b086      	sub	sp, #24
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	60f8      	str	r0, [r7, #12]
 8005d58:	60b9      	str	r1, [r7, #8]
 8005d5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	6a1b      	ldr	r3, [r3, #32]
 8005d60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6a1b      	ldr	r3, [r3, #32]
 8005d66:	2210      	movs	r2, #16
 8005d68:	4393      	bics	r3, r2
 8005d6a:	001a      	movs	r2, r3
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	699b      	ldr	r3, [r3, #24]
 8005d74:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	4a0d      	ldr	r2, [pc, #52]	@ (8005db0 <TIM_TI2_ConfigInputStage+0x60>)
 8005d7a:	4013      	ands	r3, r2
 8005d7c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	031b      	lsls	r3, r3, #12
 8005d82:	693a      	ldr	r2, [r7, #16]
 8005d84:	4313      	orrs	r3, r2
 8005d86:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d88:	697b      	ldr	r3, [r7, #20]
 8005d8a:	22a0      	movs	r2, #160	@ 0xa0
 8005d8c:	4393      	bics	r3, r2
 8005d8e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	011b      	lsls	r3, r3, #4
 8005d94:	697a      	ldr	r2, [r7, #20]
 8005d96:	4313      	orrs	r3, r2
 8005d98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	693a      	ldr	r2, [r7, #16]
 8005d9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	697a      	ldr	r2, [r7, #20]
 8005da4:	621a      	str	r2, [r3, #32]
}
 8005da6:	46c0      	nop			@ (mov r8, r8)
 8005da8:	46bd      	mov	sp, r7
 8005daa:	b006      	add	sp, #24
 8005dac:	bd80      	pop	{r7, pc}
 8005dae:	46c0      	nop			@ (mov r8, r8)
 8005db0:	ffff0fff 	.word	0xffff0fff

08005db4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b084      	sub	sp, #16
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
 8005dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	689b      	ldr	r3, [r3, #8]
 8005dc2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	4a08      	ldr	r2, [pc, #32]	@ (8005de8 <TIM_ITRx_SetConfig+0x34>)
 8005dc8:	4013      	ands	r3, r2
 8005dca:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005dcc:	683a      	ldr	r2, [r7, #0]
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	2207      	movs	r2, #7
 8005dd4:	4313      	orrs	r3, r2
 8005dd6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	68fa      	ldr	r2, [r7, #12]
 8005ddc:	609a      	str	r2, [r3, #8]
}
 8005dde:	46c0      	nop			@ (mov r8, r8)
 8005de0:	46bd      	mov	sp, r7
 8005de2:	b004      	add	sp, #16
 8005de4:	bd80      	pop	{r7, pc}
 8005de6:	46c0      	nop			@ (mov r8, r8)
 8005de8:	ffcfff8f 	.word	0xffcfff8f

08005dec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b086      	sub	sp, #24
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	60f8      	str	r0, [r7, #12]
 8005df4:	60b9      	str	r1, [r7, #8]
 8005df6:	607a      	str	r2, [r7, #4]
 8005df8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	4a09      	ldr	r2, [pc, #36]	@ (8005e28 <TIM_ETR_SetConfig+0x3c>)
 8005e04:	4013      	ands	r3, r2
 8005e06:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	021a      	lsls	r2, r3, #8
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	431a      	orrs	r2, r3
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	4313      	orrs	r3, r2
 8005e14:	697a      	ldr	r2, [r7, #20]
 8005e16:	4313      	orrs	r3, r2
 8005e18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	697a      	ldr	r2, [r7, #20]
 8005e1e:	609a      	str	r2, [r3, #8]
}
 8005e20:	46c0      	nop			@ (mov r8, r8)
 8005e22:	46bd      	mov	sp, r7
 8005e24:	b006      	add	sp, #24
 8005e26:	bd80      	pop	{r7, pc}
 8005e28:	ffff00ff 	.word	0xffff00ff

08005e2c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b086      	sub	sp, #24
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	60f8      	str	r0, [r7, #12]
 8005e34:	60b9      	str	r1, [r7, #8]
 8005e36:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	221f      	movs	r2, #31
 8005e3c:	4013      	ands	r3, r2
 8005e3e:	2201      	movs	r2, #1
 8005e40:	409a      	lsls	r2, r3
 8005e42:	0013      	movs	r3, r2
 8005e44:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	6a1b      	ldr	r3, [r3, #32]
 8005e4a:	697a      	ldr	r2, [r7, #20]
 8005e4c:	43d2      	mvns	r2, r2
 8005e4e:	401a      	ands	r2, r3
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	6a1a      	ldr	r2, [r3, #32]
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	211f      	movs	r1, #31
 8005e5c:	400b      	ands	r3, r1
 8005e5e:	6879      	ldr	r1, [r7, #4]
 8005e60:	4099      	lsls	r1, r3
 8005e62:	000b      	movs	r3, r1
 8005e64:	431a      	orrs	r2, r3
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	621a      	str	r2, [r3, #32]
}
 8005e6a:	46c0      	nop			@ (mov r8, r8)
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	b006      	add	sp, #24
 8005e70:	bd80      	pop	{r7, pc}
	...

08005e74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b084      	sub	sp, #16
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
 8005e7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	223c      	movs	r2, #60	@ 0x3c
 8005e82:	5c9b      	ldrb	r3, [r3, r2]
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	d101      	bne.n	8005e8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e88:	2302      	movs	r3, #2
 8005e8a:	e055      	b.n	8005f38 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	223c      	movs	r2, #60	@ 0x3c
 8005e90:	2101      	movs	r1, #1
 8005e92:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	223d      	movs	r2, #61	@ 0x3d
 8005e98:	2102      	movs	r1, #2
 8005e9a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	689b      	ldr	r3, [r3, #8]
 8005eaa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a23      	ldr	r2, [pc, #140]	@ (8005f40 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d108      	bne.n	8005ec8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	4a22      	ldr	r2, [pc, #136]	@ (8005f44 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005eba:	4013      	ands	r3, r2
 8005ebc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	68fa      	ldr	r2, [r7, #12]
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	2270      	movs	r2, #112	@ 0x70
 8005ecc:	4393      	bics	r3, r2
 8005ece:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	68fa      	ldr	r2, [r7, #12]
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	68fa      	ldr	r2, [r7, #12]
 8005ee0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4a16      	ldr	r2, [pc, #88]	@ (8005f40 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d00f      	beq.n	8005f0c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681a      	ldr	r2, [r3, #0]
 8005ef0:	2380      	movs	r3, #128	@ 0x80
 8005ef2:	05db      	lsls	r3, r3, #23
 8005ef4:	429a      	cmp	r2, r3
 8005ef6:	d009      	beq.n	8005f0c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4a12      	ldr	r2, [pc, #72]	@ (8005f48 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d004      	beq.n	8005f0c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a11      	ldr	r2, [pc, #68]	@ (8005f4c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d10c      	bne.n	8005f26 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	2280      	movs	r2, #128	@ 0x80
 8005f10:	4393      	bics	r3, r2
 8005f12:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	68ba      	ldr	r2, [r7, #8]
 8005f1a:	4313      	orrs	r3, r2
 8005f1c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	68ba      	ldr	r2, [r7, #8]
 8005f24:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	223d      	movs	r2, #61	@ 0x3d
 8005f2a:	2101      	movs	r1, #1
 8005f2c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	223c      	movs	r2, #60	@ 0x3c
 8005f32:	2100      	movs	r1, #0
 8005f34:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005f36:	2300      	movs	r3, #0
}
 8005f38:	0018      	movs	r0, r3
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	b004      	add	sp, #16
 8005f3e:	bd80      	pop	{r7, pc}
 8005f40:	40012c00 	.word	0x40012c00
 8005f44:	ff0fffff 	.word	0xff0fffff
 8005f48:	40000400 	.word	0x40000400
 8005f4c:	40014000 	.word	0x40014000

08005f50 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b082      	sub	sp, #8
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d101      	bne.n	8005f62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e046      	b.n	8005ff0 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2288      	movs	r2, #136	@ 0x88
 8005f66:	589b      	ldr	r3, [r3, r2]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d107      	bne.n	8005f7c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2284      	movs	r2, #132	@ 0x84
 8005f70:	2100      	movs	r1, #0
 8005f72:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	0018      	movs	r0, r3
 8005f78:	f7fd fd1c 	bl	80039b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2288      	movs	r2, #136	@ 0x88
 8005f80:	2124      	movs	r1, #36	@ 0x24
 8005f82:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	2101      	movs	r1, #1
 8005f90:	438a      	bics	r2, r1
 8005f92:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d003      	beq.n	8005fa4 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	0018      	movs	r0, r3
 8005fa0:	f000 fb8e 	bl	80066c0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	0018      	movs	r0, r3
 8005fa8:	f000 f8cc 	bl	8006144 <UART_SetConfig>
 8005fac:	0003      	movs	r3, r0
 8005fae:	2b01      	cmp	r3, #1
 8005fb0:	d101      	bne.n	8005fb6 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	e01c      	b.n	8005ff0 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	685a      	ldr	r2, [r3, #4]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	490d      	ldr	r1, [pc, #52]	@ (8005ff8 <HAL_UART_Init+0xa8>)
 8005fc2:	400a      	ands	r2, r1
 8005fc4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	689a      	ldr	r2, [r3, #8]
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	212a      	movs	r1, #42	@ 0x2a
 8005fd2:	438a      	bics	r2, r1
 8005fd4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	681a      	ldr	r2, [r3, #0]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	2101      	movs	r1, #1
 8005fe2:	430a      	orrs	r2, r1
 8005fe4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	0018      	movs	r0, r3
 8005fea:	f000 fc1d 	bl	8006828 <UART_CheckIdleState>
 8005fee:	0003      	movs	r3, r0
}
 8005ff0:	0018      	movs	r0, r3
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	b002      	add	sp, #8
 8005ff6:	bd80      	pop	{r7, pc}
 8005ff8:	ffffb7ff 	.word	0xffffb7ff

08005ffc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b08a      	sub	sp, #40	@ 0x28
 8006000:	af02      	add	r7, sp, #8
 8006002:	60f8      	str	r0, [r7, #12]
 8006004:	60b9      	str	r1, [r7, #8]
 8006006:	603b      	str	r3, [r7, #0]
 8006008:	1dbb      	adds	r3, r7, #6
 800600a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	2288      	movs	r2, #136	@ 0x88
 8006010:	589b      	ldr	r3, [r3, r2]
 8006012:	2b20      	cmp	r3, #32
 8006014:	d000      	beq.n	8006018 <HAL_UART_Transmit+0x1c>
 8006016:	e090      	b.n	800613a <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d003      	beq.n	8006026 <HAL_UART_Transmit+0x2a>
 800601e:	1dbb      	adds	r3, r7, #6
 8006020:	881b      	ldrh	r3, [r3, #0]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d101      	bne.n	800602a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8006026:	2301      	movs	r3, #1
 8006028:	e088      	b.n	800613c <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	689a      	ldr	r2, [r3, #8]
 800602e:	2380      	movs	r3, #128	@ 0x80
 8006030:	015b      	lsls	r3, r3, #5
 8006032:	429a      	cmp	r2, r3
 8006034:	d109      	bne.n	800604a <HAL_UART_Transmit+0x4e>
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	691b      	ldr	r3, [r3, #16]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d105      	bne.n	800604a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800603e:	68bb      	ldr	r3, [r7, #8]
 8006040:	2201      	movs	r2, #1
 8006042:	4013      	ands	r3, r2
 8006044:	d001      	beq.n	800604a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8006046:	2301      	movs	r3, #1
 8006048:	e078      	b.n	800613c <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2290      	movs	r2, #144	@ 0x90
 800604e:	2100      	movs	r1, #0
 8006050:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2288      	movs	r2, #136	@ 0x88
 8006056:	2121      	movs	r1, #33	@ 0x21
 8006058:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800605a:	f7fd fe73 	bl	8003d44 <HAL_GetTick>
 800605e:	0003      	movs	r3, r0
 8006060:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	1dba      	adds	r2, r7, #6
 8006066:	2154      	movs	r1, #84	@ 0x54
 8006068:	8812      	ldrh	r2, [r2, #0]
 800606a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	1dba      	adds	r2, r7, #6
 8006070:	2156      	movs	r1, #86	@ 0x56
 8006072:	8812      	ldrh	r2, [r2, #0]
 8006074:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	689a      	ldr	r2, [r3, #8]
 800607a:	2380      	movs	r3, #128	@ 0x80
 800607c:	015b      	lsls	r3, r3, #5
 800607e:	429a      	cmp	r2, r3
 8006080:	d108      	bne.n	8006094 <HAL_UART_Transmit+0x98>
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	691b      	ldr	r3, [r3, #16]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d104      	bne.n	8006094 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800608a:	2300      	movs	r3, #0
 800608c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	61bb      	str	r3, [r7, #24]
 8006092:	e003      	b.n	800609c <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006098:	2300      	movs	r3, #0
 800609a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800609c:	e030      	b.n	8006100 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800609e:	697a      	ldr	r2, [r7, #20]
 80060a0:	68f8      	ldr	r0, [r7, #12]
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	9300      	str	r3, [sp, #0]
 80060a6:	0013      	movs	r3, r2
 80060a8:	2200      	movs	r2, #0
 80060aa:	2180      	movs	r1, #128	@ 0x80
 80060ac:	f000 fc66 	bl	800697c <UART_WaitOnFlagUntilTimeout>
 80060b0:	1e03      	subs	r3, r0, #0
 80060b2:	d005      	beq.n	80060c0 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2288      	movs	r2, #136	@ 0x88
 80060b8:	2120      	movs	r1, #32
 80060ba:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 80060bc:	2303      	movs	r3, #3
 80060be:	e03d      	b.n	800613c <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 80060c0:	69fb      	ldr	r3, [r7, #28]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d10b      	bne.n	80060de <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80060c6:	69bb      	ldr	r3, [r7, #24]
 80060c8:	881b      	ldrh	r3, [r3, #0]
 80060ca:	001a      	movs	r2, r3
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	05d2      	lsls	r2, r2, #23
 80060d2:	0dd2      	lsrs	r2, r2, #23
 80060d4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80060d6:	69bb      	ldr	r3, [r7, #24]
 80060d8:	3302      	adds	r3, #2
 80060da:	61bb      	str	r3, [r7, #24]
 80060dc:	e007      	b.n	80060ee <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80060de:	69fb      	ldr	r3, [r7, #28]
 80060e0:	781a      	ldrb	r2, [r3, #0]
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80060e8:	69fb      	ldr	r3, [r7, #28]
 80060ea:	3301      	adds	r3, #1
 80060ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	2256      	movs	r2, #86	@ 0x56
 80060f2:	5a9b      	ldrh	r3, [r3, r2]
 80060f4:	b29b      	uxth	r3, r3
 80060f6:	3b01      	subs	r3, #1
 80060f8:	b299      	uxth	r1, r3
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	2256      	movs	r2, #86	@ 0x56
 80060fe:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2256      	movs	r2, #86	@ 0x56
 8006104:	5a9b      	ldrh	r3, [r3, r2]
 8006106:	b29b      	uxth	r3, r3
 8006108:	2b00      	cmp	r3, #0
 800610a:	d1c8      	bne.n	800609e <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800610c:	697a      	ldr	r2, [r7, #20]
 800610e:	68f8      	ldr	r0, [r7, #12]
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	9300      	str	r3, [sp, #0]
 8006114:	0013      	movs	r3, r2
 8006116:	2200      	movs	r2, #0
 8006118:	2140      	movs	r1, #64	@ 0x40
 800611a:	f000 fc2f 	bl	800697c <UART_WaitOnFlagUntilTimeout>
 800611e:	1e03      	subs	r3, r0, #0
 8006120:	d005      	beq.n	800612e <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	2288      	movs	r2, #136	@ 0x88
 8006126:	2120      	movs	r1, #32
 8006128:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 800612a:	2303      	movs	r3, #3
 800612c:	e006      	b.n	800613c <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	2288      	movs	r2, #136	@ 0x88
 8006132:	2120      	movs	r1, #32
 8006134:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8006136:	2300      	movs	r3, #0
 8006138:	e000      	b.n	800613c <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 800613a:	2302      	movs	r3, #2
  }
}
 800613c:	0018      	movs	r0, r3
 800613e:	46bd      	mov	sp, r7
 8006140:	b008      	add	sp, #32
 8006142:	bd80      	pop	{r7, pc}

08006144 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006144:	b5b0      	push	{r4, r5, r7, lr}
 8006146:	b090      	sub	sp, #64	@ 0x40
 8006148:	af00      	add	r7, sp, #0
 800614a:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800614c:	231a      	movs	r3, #26
 800614e:	2220      	movs	r2, #32
 8006150:	189b      	adds	r3, r3, r2
 8006152:	19db      	adds	r3, r3, r7
 8006154:	2200      	movs	r2, #0
 8006156:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800615a:	689a      	ldr	r2, [r3, #8]
 800615c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800615e:	691b      	ldr	r3, [r3, #16]
 8006160:	431a      	orrs	r2, r3
 8006162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006164:	695b      	ldr	r3, [r3, #20]
 8006166:	431a      	orrs	r2, r3
 8006168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800616a:	69db      	ldr	r3, [r3, #28]
 800616c:	4313      	orrs	r3, r2
 800616e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4aaf      	ldr	r2, [pc, #700]	@ (8006434 <UART_SetConfig+0x2f0>)
 8006178:	4013      	ands	r3, r2
 800617a:	0019      	movs	r1, r3
 800617c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800617e:	681a      	ldr	r2, [r3, #0]
 8006180:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006182:	430b      	orrs	r3, r1
 8006184:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	685b      	ldr	r3, [r3, #4]
 800618c:	4aaa      	ldr	r2, [pc, #680]	@ (8006438 <UART_SetConfig+0x2f4>)
 800618e:	4013      	ands	r3, r2
 8006190:	0018      	movs	r0, r3
 8006192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006194:	68d9      	ldr	r1, [r3, #12]
 8006196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	0003      	movs	r3, r0
 800619c:	430b      	orrs	r3, r1
 800619e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80061a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061a2:	699b      	ldr	r3, [r3, #24]
 80061a4:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80061a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4aa4      	ldr	r2, [pc, #656]	@ (800643c <UART_SetConfig+0x2f8>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d004      	beq.n	80061ba <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80061b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061b2:	6a1b      	ldr	r3, [r3, #32]
 80061b4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80061b6:	4313      	orrs	r3, r2
 80061b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80061ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	689b      	ldr	r3, [r3, #8]
 80061c0:	4a9f      	ldr	r2, [pc, #636]	@ (8006440 <UART_SetConfig+0x2fc>)
 80061c2:	4013      	ands	r3, r2
 80061c4:	0019      	movs	r1, r3
 80061c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061c8:	681a      	ldr	r2, [r3, #0]
 80061ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061cc:	430b      	orrs	r3, r1
 80061ce:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80061d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061d6:	220f      	movs	r2, #15
 80061d8:	4393      	bics	r3, r2
 80061da:	0018      	movs	r0, r3
 80061dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061de:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80061e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061e2:	681a      	ldr	r2, [r3, #0]
 80061e4:	0003      	movs	r3, r0
 80061e6:	430b      	orrs	r3, r1
 80061e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80061ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4a95      	ldr	r2, [pc, #596]	@ (8006444 <UART_SetConfig+0x300>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d131      	bne.n	8006258 <UART_SetConfig+0x114>
 80061f4:	4b94      	ldr	r3, [pc, #592]	@ (8006448 <UART_SetConfig+0x304>)
 80061f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061f8:	2203      	movs	r2, #3
 80061fa:	4013      	ands	r3, r2
 80061fc:	2b03      	cmp	r3, #3
 80061fe:	d01d      	beq.n	800623c <UART_SetConfig+0xf8>
 8006200:	d823      	bhi.n	800624a <UART_SetConfig+0x106>
 8006202:	2b02      	cmp	r3, #2
 8006204:	d00c      	beq.n	8006220 <UART_SetConfig+0xdc>
 8006206:	d820      	bhi.n	800624a <UART_SetConfig+0x106>
 8006208:	2b00      	cmp	r3, #0
 800620a:	d002      	beq.n	8006212 <UART_SetConfig+0xce>
 800620c:	2b01      	cmp	r3, #1
 800620e:	d00e      	beq.n	800622e <UART_SetConfig+0xea>
 8006210:	e01b      	b.n	800624a <UART_SetConfig+0x106>
 8006212:	231b      	movs	r3, #27
 8006214:	2220      	movs	r2, #32
 8006216:	189b      	adds	r3, r3, r2
 8006218:	19db      	adds	r3, r3, r7
 800621a:	2200      	movs	r2, #0
 800621c:	701a      	strb	r2, [r3, #0]
 800621e:	e0b4      	b.n	800638a <UART_SetConfig+0x246>
 8006220:	231b      	movs	r3, #27
 8006222:	2220      	movs	r2, #32
 8006224:	189b      	adds	r3, r3, r2
 8006226:	19db      	adds	r3, r3, r7
 8006228:	2202      	movs	r2, #2
 800622a:	701a      	strb	r2, [r3, #0]
 800622c:	e0ad      	b.n	800638a <UART_SetConfig+0x246>
 800622e:	231b      	movs	r3, #27
 8006230:	2220      	movs	r2, #32
 8006232:	189b      	adds	r3, r3, r2
 8006234:	19db      	adds	r3, r3, r7
 8006236:	2204      	movs	r2, #4
 8006238:	701a      	strb	r2, [r3, #0]
 800623a:	e0a6      	b.n	800638a <UART_SetConfig+0x246>
 800623c:	231b      	movs	r3, #27
 800623e:	2220      	movs	r2, #32
 8006240:	189b      	adds	r3, r3, r2
 8006242:	19db      	adds	r3, r3, r7
 8006244:	2208      	movs	r2, #8
 8006246:	701a      	strb	r2, [r3, #0]
 8006248:	e09f      	b.n	800638a <UART_SetConfig+0x246>
 800624a:	231b      	movs	r3, #27
 800624c:	2220      	movs	r2, #32
 800624e:	189b      	adds	r3, r3, r2
 8006250:	19db      	adds	r3, r3, r7
 8006252:	2210      	movs	r2, #16
 8006254:	701a      	strb	r2, [r3, #0]
 8006256:	e098      	b.n	800638a <UART_SetConfig+0x246>
 8006258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	4a7b      	ldr	r2, [pc, #492]	@ (800644c <UART_SetConfig+0x308>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d131      	bne.n	80062c6 <UART_SetConfig+0x182>
 8006262:	4b79      	ldr	r3, [pc, #484]	@ (8006448 <UART_SetConfig+0x304>)
 8006264:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006266:	220c      	movs	r2, #12
 8006268:	4013      	ands	r3, r2
 800626a:	2b0c      	cmp	r3, #12
 800626c:	d01d      	beq.n	80062aa <UART_SetConfig+0x166>
 800626e:	d823      	bhi.n	80062b8 <UART_SetConfig+0x174>
 8006270:	2b08      	cmp	r3, #8
 8006272:	d00c      	beq.n	800628e <UART_SetConfig+0x14a>
 8006274:	d820      	bhi.n	80062b8 <UART_SetConfig+0x174>
 8006276:	2b00      	cmp	r3, #0
 8006278:	d002      	beq.n	8006280 <UART_SetConfig+0x13c>
 800627a:	2b04      	cmp	r3, #4
 800627c:	d00e      	beq.n	800629c <UART_SetConfig+0x158>
 800627e:	e01b      	b.n	80062b8 <UART_SetConfig+0x174>
 8006280:	231b      	movs	r3, #27
 8006282:	2220      	movs	r2, #32
 8006284:	189b      	adds	r3, r3, r2
 8006286:	19db      	adds	r3, r3, r7
 8006288:	2200      	movs	r2, #0
 800628a:	701a      	strb	r2, [r3, #0]
 800628c:	e07d      	b.n	800638a <UART_SetConfig+0x246>
 800628e:	231b      	movs	r3, #27
 8006290:	2220      	movs	r2, #32
 8006292:	189b      	adds	r3, r3, r2
 8006294:	19db      	adds	r3, r3, r7
 8006296:	2202      	movs	r2, #2
 8006298:	701a      	strb	r2, [r3, #0]
 800629a:	e076      	b.n	800638a <UART_SetConfig+0x246>
 800629c:	231b      	movs	r3, #27
 800629e:	2220      	movs	r2, #32
 80062a0:	189b      	adds	r3, r3, r2
 80062a2:	19db      	adds	r3, r3, r7
 80062a4:	2204      	movs	r2, #4
 80062a6:	701a      	strb	r2, [r3, #0]
 80062a8:	e06f      	b.n	800638a <UART_SetConfig+0x246>
 80062aa:	231b      	movs	r3, #27
 80062ac:	2220      	movs	r2, #32
 80062ae:	189b      	adds	r3, r3, r2
 80062b0:	19db      	adds	r3, r3, r7
 80062b2:	2208      	movs	r2, #8
 80062b4:	701a      	strb	r2, [r3, #0]
 80062b6:	e068      	b.n	800638a <UART_SetConfig+0x246>
 80062b8:	231b      	movs	r3, #27
 80062ba:	2220      	movs	r2, #32
 80062bc:	189b      	adds	r3, r3, r2
 80062be:	19db      	adds	r3, r3, r7
 80062c0:	2210      	movs	r2, #16
 80062c2:	701a      	strb	r2, [r3, #0]
 80062c4:	e061      	b.n	800638a <UART_SetConfig+0x246>
 80062c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a61      	ldr	r2, [pc, #388]	@ (8006450 <UART_SetConfig+0x30c>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d106      	bne.n	80062de <UART_SetConfig+0x19a>
 80062d0:	231b      	movs	r3, #27
 80062d2:	2220      	movs	r2, #32
 80062d4:	189b      	adds	r3, r3, r2
 80062d6:	19db      	adds	r3, r3, r7
 80062d8:	2200      	movs	r2, #0
 80062da:	701a      	strb	r2, [r3, #0]
 80062dc:	e055      	b.n	800638a <UART_SetConfig+0x246>
 80062de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	4a5c      	ldr	r2, [pc, #368]	@ (8006454 <UART_SetConfig+0x310>)
 80062e4:	4293      	cmp	r3, r2
 80062e6:	d106      	bne.n	80062f6 <UART_SetConfig+0x1b2>
 80062e8:	231b      	movs	r3, #27
 80062ea:	2220      	movs	r2, #32
 80062ec:	189b      	adds	r3, r3, r2
 80062ee:	19db      	adds	r3, r3, r7
 80062f0:	2200      	movs	r2, #0
 80062f2:	701a      	strb	r2, [r3, #0]
 80062f4:	e049      	b.n	800638a <UART_SetConfig+0x246>
 80062f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4a50      	ldr	r2, [pc, #320]	@ (800643c <UART_SetConfig+0x2f8>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d13e      	bne.n	800637e <UART_SetConfig+0x23a>
 8006300:	4b51      	ldr	r3, [pc, #324]	@ (8006448 <UART_SetConfig+0x304>)
 8006302:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006304:	23c0      	movs	r3, #192	@ 0xc0
 8006306:	011b      	lsls	r3, r3, #4
 8006308:	4013      	ands	r3, r2
 800630a:	22c0      	movs	r2, #192	@ 0xc0
 800630c:	0112      	lsls	r2, r2, #4
 800630e:	4293      	cmp	r3, r2
 8006310:	d027      	beq.n	8006362 <UART_SetConfig+0x21e>
 8006312:	22c0      	movs	r2, #192	@ 0xc0
 8006314:	0112      	lsls	r2, r2, #4
 8006316:	4293      	cmp	r3, r2
 8006318:	d82a      	bhi.n	8006370 <UART_SetConfig+0x22c>
 800631a:	2280      	movs	r2, #128	@ 0x80
 800631c:	0112      	lsls	r2, r2, #4
 800631e:	4293      	cmp	r3, r2
 8006320:	d011      	beq.n	8006346 <UART_SetConfig+0x202>
 8006322:	2280      	movs	r2, #128	@ 0x80
 8006324:	0112      	lsls	r2, r2, #4
 8006326:	4293      	cmp	r3, r2
 8006328:	d822      	bhi.n	8006370 <UART_SetConfig+0x22c>
 800632a:	2b00      	cmp	r3, #0
 800632c:	d004      	beq.n	8006338 <UART_SetConfig+0x1f4>
 800632e:	2280      	movs	r2, #128	@ 0x80
 8006330:	00d2      	lsls	r2, r2, #3
 8006332:	4293      	cmp	r3, r2
 8006334:	d00e      	beq.n	8006354 <UART_SetConfig+0x210>
 8006336:	e01b      	b.n	8006370 <UART_SetConfig+0x22c>
 8006338:	231b      	movs	r3, #27
 800633a:	2220      	movs	r2, #32
 800633c:	189b      	adds	r3, r3, r2
 800633e:	19db      	adds	r3, r3, r7
 8006340:	2200      	movs	r2, #0
 8006342:	701a      	strb	r2, [r3, #0]
 8006344:	e021      	b.n	800638a <UART_SetConfig+0x246>
 8006346:	231b      	movs	r3, #27
 8006348:	2220      	movs	r2, #32
 800634a:	189b      	adds	r3, r3, r2
 800634c:	19db      	adds	r3, r3, r7
 800634e:	2202      	movs	r2, #2
 8006350:	701a      	strb	r2, [r3, #0]
 8006352:	e01a      	b.n	800638a <UART_SetConfig+0x246>
 8006354:	231b      	movs	r3, #27
 8006356:	2220      	movs	r2, #32
 8006358:	189b      	adds	r3, r3, r2
 800635a:	19db      	adds	r3, r3, r7
 800635c:	2204      	movs	r2, #4
 800635e:	701a      	strb	r2, [r3, #0]
 8006360:	e013      	b.n	800638a <UART_SetConfig+0x246>
 8006362:	231b      	movs	r3, #27
 8006364:	2220      	movs	r2, #32
 8006366:	189b      	adds	r3, r3, r2
 8006368:	19db      	adds	r3, r3, r7
 800636a:	2208      	movs	r2, #8
 800636c:	701a      	strb	r2, [r3, #0]
 800636e:	e00c      	b.n	800638a <UART_SetConfig+0x246>
 8006370:	231b      	movs	r3, #27
 8006372:	2220      	movs	r2, #32
 8006374:	189b      	adds	r3, r3, r2
 8006376:	19db      	adds	r3, r3, r7
 8006378:	2210      	movs	r2, #16
 800637a:	701a      	strb	r2, [r3, #0]
 800637c:	e005      	b.n	800638a <UART_SetConfig+0x246>
 800637e:	231b      	movs	r3, #27
 8006380:	2220      	movs	r2, #32
 8006382:	189b      	adds	r3, r3, r2
 8006384:	19db      	adds	r3, r3, r7
 8006386:	2210      	movs	r2, #16
 8006388:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800638a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	4a2b      	ldr	r2, [pc, #172]	@ (800643c <UART_SetConfig+0x2f8>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d000      	beq.n	8006396 <UART_SetConfig+0x252>
 8006394:	e0a9      	b.n	80064ea <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006396:	231b      	movs	r3, #27
 8006398:	2220      	movs	r2, #32
 800639a:	189b      	adds	r3, r3, r2
 800639c:	19db      	adds	r3, r3, r7
 800639e:	781b      	ldrb	r3, [r3, #0]
 80063a0:	2b08      	cmp	r3, #8
 80063a2:	d015      	beq.n	80063d0 <UART_SetConfig+0x28c>
 80063a4:	dc18      	bgt.n	80063d8 <UART_SetConfig+0x294>
 80063a6:	2b04      	cmp	r3, #4
 80063a8:	d00d      	beq.n	80063c6 <UART_SetConfig+0x282>
 80063aa:	dc15      	bgt.n	80063d8 <UART_SetConfig+0x294>
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d002      	beq.n	80063b6 <UART_SetConfig+0x272>
 80063b0:	2b02      	cmp	r3, #2
 80063b2:	d005      	beq.n	80063c0 <UART_SetConfig+0x27c>
 80063b4:	e010      	b.n	80063d8 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063b6:	f7fe fc05 	bl	8004bc4 <HAL_RCC_GetPCLK1Freq>
 80063ba:	0003      	movs	r3, r0
 80063bc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80063be:	e014      	b.n	80063ea <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063c0:	4b25      	ldr	r3, [pc, #148]	@ (8006458 <UART_SetConfig+0x314>)
 80063c2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80063c4:	e011      	b.n	80063ea <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063c6:	f7fe fb71 	bl	8004aac <HAL_RCC_GetSysClockFreq>
 80063ca:	0003      	movs	r3, r0
 80063cc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80063ce:	e00c      	b.n	80063ea <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80063d0:	2380      	movs	r3, #128	@ 0x80
 80063d2:	021b      	lsls	r3, r3, #8
 80063d4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80063d6:	e008      	b.n	80063ea <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 80063d8:	2300      	movs	r3, #0
 80063da:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80063dc:	231a      	movs	r3, #26
 80063de:	2220      	movs	r2, #32
 80063e0:	189b      	adds	r3, r3, r2
 80063e2:	19db      	adds	r3, r3, r7
 80063e4:	2201      	movs	r2, #1
 80063e6:	701a      	strb	r2, [r3, #0]
        break;
 80063e8:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80063ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d100      	bne.n	80063f2 <UART_SetConfig+0x2ae>
 80063f0:	e14b      	b.n	800668a <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80063f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80063f6:	4b19      	ldr	r3, [pc, #100]	@ (800645c <UART_SetConfig+0x318>)
 80063f8:	0052      	lsls	r2, r2, #1
 80063fa:	5ad3      	ldrh	r3, [r2, r3]
 80063fc:	0019      	movs	r1, r3
 80063fe:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006400:	f7f9 fe9c 	bl	800013c <__udivsi3>
 8006404:	0003      	movs	r3, r0
 8006406:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800640a:	685a      	ldr	r2, [r3, #4]
 800640c:	0013      	movs	r3, r2
 800640e:	005b      	lsls	r3, r3, #1
 8006410:	189b      	adds	r3, r3, r2
 8006412:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006414:	429a      	cmp	r2, r3
 8006416:	d305      	bcc.n	8006424 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800641e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006420:	429a      	cmp	r2, r3
 8006422:	d91d      	bls.n	8006460 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8006424:	231a      	movs	r3, #26
 8006426:	2220      	movs	r2, #32
 8006428:	189b      	adds	r3, r3, r2
 800642a:	19db      	adds	r3, r3, r7
 800642c:	2201      	movs	r2, #1
 800642e:	701a      	strb	r2, [r3, #0]
 8006430:	e12b      	b.n	800668a <UART_SetConfig+0x546>
 8006432:	46c0      	nop			@ (mov r8, r8)
 8006434:	cfff69f3 	.word	0xcfff69f3
 8006438:	ffffcfff 	.word	0xffffcfff
 800643c:	40008000 	.word	0x40008000
 8006440:	11fff4ff 	.word	0x11fff4ff
 8006444:	40013800 	.word	0x40013800
 8006448:	40021000 	.word	0x40021000
 800644c:	40004400 	.word	0x40004400
 8006450:	40004800 	.word	0x40004800
 8006454:	40004c00 	.word	0x40004c00
 8006458:	00f42400 	.word	0x00f42400
 800645c:	0800b9a0 	.word	0x0800b9a0
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006460:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006462:	61bb      	str	r3, [r7, #24]
 8006464:	2300      	movs	r3, #0
 8006466:	61fb      	str	r3, [r7, #28]
 8006468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800646a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800646c:	4b92      	ldr	r3, [pc, #584]	@ (80066b8 <UART_SetConfig+0x574>)
 800646e:	0052      	lsls	r2, r2, #1
 8006470:	5ad3      	ldrh	r3, [r2, r3]
 8006472:	613b      	str	r3, [r7, #16]
 8006474:	2300      	movs	r3, #0
 8006476:	617b      	str	r3, [r7, #20]
 8006478:	693a      	ldr	r2, [r7, #16]
 800647a:	697b      	ldr	r3, [r7, #20]
 800647c:	69b8      	ldr	r0, [r7, #24]
 800647e:	69f9      	ldr	r1, [r7, #28]
 8006480:	f7fa f84a 	bl	8000518 <__aeabi_uldivmod>
 8006484:	0002      	movs	r2, r0
 8006486:	000b      	movs	r3, r1
 8006488:	0e11      	lsrs	r1, r2, #24
 800648a:	021d      	lsls	r5, r3, #8
 800648c:	430d      	orrs	r5, r1
 800648e:	0214      	lsls	r4, r2, #8
 8006490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	085b      	lsrs	r3, r3, #1
 8006496:	60bb      	str	r3, [r7, #8]
 8006498:	2300      	movs	r3, #0
 800649a:	60fb      	str	r3, [r7, #12]
 800649c:	68b8      	ldr	r0, [r7, #8]
 800649e:	68f9      	ldr	r1, [r7, #12]
 80064a0:	1900      	adds	r0, r0, r4
 80064a2:	4169      	adcs	r1, r5
 80064a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064a6:	685b      	ldr	r3, [r3, #4]
 80064a8:	603b      	str	r3, [r7, #0]
 80064aa:	2300      	movs	r3, #0
 80064ac:	607b      	str	r3, [r7, #4]
 80064ae:	683a      	ldr	r2, [r7, #0]
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	f7fa f831 	bl	8000518 <__aeabi_uldivmod>
 80064b6:	0002      	movs	r2, r0
 80064b8:	000b      	movs	r3, r1
 80064ba:	0013      	movs	r3, r2
 80064bc:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80064be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064c0:	23c0      	movs	r3, #192	@ 0xc0
 80064c2:	009b      	lsls	r3, r3, #2
 80064c4:	429a      	cmp	r2, r3
 80064c6:	d309      	bcc.n	80064dc <UART_SetConfig+0x398>
 80064c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064ca:	2380      	movs	r3, #128	@ 0x80
 80064cc:	035b      	lsls	r3, r3, #13
 80064ce:	429a      	cmp	r2, r3
 80064d0:	d204      	bcs.n	80064dc <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 80064d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064d8:	60da      	str	r2, [r3, #12]
 80064da:	e0d6      	b.n	800668a <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 80064dc:	231a      	movs	r3, #26
 80064de:	2220      	movs	r2, #32
 80064e0:	189b      	adds	r3, r3, r2
 80064e2:	19db      	adds	r3, r3, r7
 80064e4:	2201      	movs	r2, #1
 80064e6:	701a      	strb	r2, [r3, #0]
 80064e8:	e0cf      	b.n	800668a <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80064ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ec:	69da      	ldr	r2, [r3, #28]
 80064ee:	2380      	movs	r3, #128	@ 0x80
 80064f0:	021b      	lsls	r3, r3, #8
 80064f2:	429a      	cmp	r2, r3
 80064f4:	d000      	beq.n	80064f8 <UART_SetConfig+0x3b4>
 80064f6:	e070      	b.n	80065da <UART_SetConfig+0x496>
  {
    switch (clocksource)
 80064f8:	231b      	movs	r3, #27
 80064fa:	2220      	movs	r2, #32
 80064fc:	189b      	adds	r3, r3, r2
 80064fe:	19db      	adds	r3, r3, r7
 8006500:	781b      	ldrb	r3, [r3, #0]
 8006502:	2b08      	cmp	r3, #8
 8006504:	d015      	beq.n	8006532 <UART_SetConfig+0x3ee>
 8006506:	dc18      	bgt.n	800653a <UART_SetConfig+0x3f6>
 8006508:	2b04      	cmp	r3, #4
 800650a:	d00d      	beq.n	8006528 <UART_SetConfig+0x3e4>
 800650c:	dc15      	bgt.n	800653a <UART_SetConfig+0x3f6>
 800650e:	2b00      	cmp	r3, #0
 8006510:	d002      	beq.n	8006518 <UART_SetConfig+0x3d4>
 8006512:	2b02      	cmp	r3, #2
 8006514:	d005      	beq.n	8006522 <UART_SetConfig+0x3de>
 8006516:	e010      	b.n	800653a <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006518:	f7fe fb54 	bl	8004bc4 <HAL_RCC_GetPCLK1Freq>
 800651c:	0003      	movs	r3, r0
 800651e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006520:	e014      	b.n	800654c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006522:	4b66      	ldr	r3, [pc, #408]	@ (80066bc <UART_SetConfig+0x578>)
 8006524:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006526:	e011      	b.n	800654c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006528:	f7fe fac0 	bl	8004aac <HAL_RCC_GetSysClockFreq>
 800652c:	0003      	movs	r3, r0
 800652e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006530:	e00c      	b.n	800654c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006532:	2380      	movs	r3, #128	@ 0x80
 8006534:	021b      	lsls	r3, r3, #8
 8006536:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006538:	e008      	b.n	800654c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800653a:	2300      	movs	r3, #0
 800653c:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800653e:	231a      	movs	r3, #26
 8006540:	2220      	movs	r2, #32
 8006542:	189b      	adds	r3, r3, r2
 8006544:	19db      	adds	r3, r3, r7
 8006546:	2201      	movs	r2, #1
 8006548:	701a      	strb	r2, [r3, #0]
        break;
 800654a:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800654c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800654e:	2b00      	cmp	r3, #0
 8006550:	d100      	bne.n	8006554 <UART_SetConfig+0x410>
 8006552:	e09a      	b.n	800668a <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006556:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006558:	4b57      	ldr	r3, [pc, #348]	@ (80066b8 <UART_SetConfig+0x574>)
 800655a:	0052      	lsls	r2, r2, #1
 800655c:	5ad3      	ldrh	r3, [r2, r3]
 800655e:	0019      	movs	r1, r3
 8006560:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006562:	f7f9 fdeb 	bl	800013c <__udivsi3>
 8006566:	0003      	movs	r3, r0
 8006568:	005a      	lsls	r2, r3, #1
 800656a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800656c:	685b      	ldr	r3, [r3, #4]
 800656e:	085b      	lsrs	r3, r3, #1
 8006570:	18d2      	adds	r2, r2, r3
 8006572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	0019      	movs	r1, r3
 8006578:	0010      	movs	r0, r2
 800657a:	f7f9 fddf 	bl	800013c <__udivsi3>
 800657e:	0003      	movs	r3, r0
 8006580:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006584:	2b0f      	cmp	r3, #15
 8006586:	d921      	bls.n	80065cc <UART_SetConfig+0x488>
 8006588:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800658a:	2380      	movs	r3, #128	@ 0x80
 800658c:	025b      	lsls	r3, r3, #9
 800658e:	429a      	cmp	r2, r3
 8006590:	d21c      	bcs.n	80065cc <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006594:	b29a      	uxth	r2, r3
 8006596:	200e      	movs	r0, #14
 8006598:	2420      	movs	r4, #32
 800659a:	1903      	adds	r3, r0, r4
 800659c:	19db      	adds	r3, r3, r7
 800659e:	210f      	movs	r1, #15
 80065a0:	438a      	bics	r2, r1
 80065a2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80065a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065a6:	085b      	lsrs	r3, r3, #1
 80065a8:	b29b      	uxth	r3, r3
 80065aa:	2207      	movs	r2, #7
 80065ac:	4013      	ands	r3, r2
 80065ae:	b299      	uxth	r1, r3
 80065b0:	1903      	adds	r3, r0, r4
 80065b2:	19db      	adds	r3, r3, r7
 80065b4:	1902      	adds	r2, r0, r4
 80065b6:	19d2      	adds	r2, r2, r7
 80065b8:	8812      	ldrh	r2, [r2, #0]
 80065ba:	430a      	orrs	r2, r1
 80065bc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80065be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	1902      	adds	r2, r0, r4
 80065c4:	19d2      	adds	r2, r2, r7
 80065c6:	8812      	ldrh	r2, [r2, #0]
 80065c8:	60da      	str	r2, [r3, #12]
 80065ca:	e05e      	b.n	800668a <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80065cc:	231a      	movs	r3, #26
 80065ce:	2220      	movs	r2, #32
 80065d0:	189b      	adds	r3, r3, r2
 80065d2:	19db      	adds	r3, r3, r7
 80065d4:	2201      	movs	r2, #1
 80065d6:	701a      	strb	r2, [r3, #0]
 80065d8:	e057      	b.n	800668a <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 80065da:	231b      	movs	r3, #27
 80065dc:	2220      	movs	r2, #32
 80065de:	189b      	adds	r3, r3, r2
 80065e0:	19db      	adds	r3, r3, r7
 80065e2:	781b      	ldrb	r3, [r3, #0]
 80065e4:	2b08      	cmp	r3, #8
 80065e6:	d015      	beq.n	8006614 <UART_SetConfig+0x4d0>
 80065e8:	dc18      	bgt.n	800661c <UART_SetConfig+0x4d8>
 80065ea:	2b04      	cmp	r3, #4
 80065ec:	d00d      	beq.n	800660a <UART_SetConfig+0x4c6>
 80065ee:	dc15      	bgt.n	800661c <UART_SetConfig+0x4d8>
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d002      	beq.n	80065fa <UART_SetConfig+0x4b6>
 80065f4:	2b02      	cmp	r3, #2
 80065f6:	d005      	beq.n	8006604 <UART_SetConfig+0x4c0>
 80065f8:	e010      	b.n	800661c <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065fa:	f7fe fae3 	bl	8004bc4 <HAL_RCC_GetPCLK1Freq>
 80065fe:	0003      	movs	r3, r0
 8006600:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006602:	e014      	b.n	800662e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006604:	4b2d      	ldr	r3, [pc, #180]	@ (80066bc <UART_SetConfig+0x578>)
 8006606:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006608:	e011      	b.n	800662e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800660a:	f7fe fa4f 	bl	8004aac <HAL_RCC_GetSysClockFreq>
 800660e:	0003      	movs	r3, r0
 8006610:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006612:	e00c      	b.n	800662e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006614:	2380      	movs	r3, #128	@ 0x80
 8006616:	021b      	lsls	r3, r3, #8
 8006618:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800661a:	e008      	b.n	800662e <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 800661c:	2300      	movs	r3, #0
 800661e:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8006620:	231a      	movs	r3, #26
 8006622:	2220      	movs	r2, #32
 8006624:	189b      	adds	r3, r3, r2
 8006626:	19db      	adds	r3, r3, r7
 8006628:	2201      	movs	r2, #1
 800662a:	701a      	strb	r2, [r3, #0]
        break;
 800662c:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800662e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006630:	2b00      	cmp	r3, #0
 8006632:	d02a      	beq.n	800668a <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006636:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006638:	4b1f      	ldr	r3, [pc, #124]	@ (80066b8 <UART_SetConfig+0x574>)
 800663a:	0052      	lsls	r2, r2, #1
 800663c:	5ad3      	ldrh	r3, [r2, r3]
 800663e:	0019      	movs	r1, r3
 8006640:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006642:	f7f9 fd7b 	bl	800013c <__udivsi3>
 8006646:	0003      	movs	r3, r0
 8006648:	001a      	movs	r2, r3
 800664a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800664c:	685b      	ldr	r3, [r3, #4]
 800664e:	085b      	lsrs	r3, r3, #1
 8006650:	18d2      	adds	r2, r2, r3
 8006652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	0019      	movs	r1, r3
 8006658:	0010      	movs	r0, r2
 800665a:	f7f9 fd6f 	bl	800013c <__udivsi3>
 800665e:	0003      	movs	r3, r0
 8006660:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006664:	2b0f      	cmp	r3, #15
 8006666:	d90a      	bls.n	800667e <UART_SetConfig+0x53a>
 8006668:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800666a:	2380      	movs	r3, #128	@ 0x80
 800666c:	025b      	lsls	r3, r3, #9
 800666e:	429a      	cmp	r2, r3
 8006670:	d205      	bcs.n	800667e <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006674:	b29a      	uxth	r2, r3
 8006676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	60da      	str	r2, [r3, #12]
 800667c:	e005      	b.n	800668a <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800667e:	231a      	movs	r3, #26
 8006680:	2220      	movs	r2, #32
 8006682:	189b      	adds	r3, r3, r2
 8006684:	19db      	adds	r3, r3, r7
 8006686:	2201      	movs	r2, #1
 8006688:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800668a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800668c:	226a      	movs	r2, #106	@ 0x6a
 800668e:	2101      	movs	r1, #1
 8006690:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8006692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006694:	2268      	movs	r2, #104	@ 0x68
 8006696:	2101      	movs	r1, #1
 8006698:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800669a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800669c:	2200      	movs	r2, #0
 800669e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80066a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066a2:	2200      	movs	r2, #0
 80066a4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80066a6:	231a      	movs	r3, #26
 80066a8:	2220      	movs	r2, #32
 80066aa:	189b      	adds	r3, r3, r2
 80066ac:	19db      	adds	r3, r3, r7
 80066ae:	781b      	ldrb	r3, [r3, #0]
}
 80066b0:	0018      	movs	r0, r3
 80066b2:	46bd      	mov	sp, r7
 80066b4:	b010      	add	sp, #64	@ 0x40
 80066b6:	bdb0      	pop	{r4, r5, r7, pc}
 80066b8:	0800b9a0 	.word	0x0800b9a0
 80066bc:	00f42400 	.word	0x00f42400

080066c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b082      	sub	sp, #8
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066cc:	2208      	movs	r2, #8
 80066ce:	4013      	ands	r3, r2
 80066d0:	d00b      	beq.n	80066ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	4a4a      	ldr	r2, [pc, #296]	@ (8006804 <UART_AdvFeatureConfig+0x144>)
 80066da:	4013      	ands	r3, r2
 80066dc:	0019      	movs	r1, r3
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	430a      	orrs	r2, r1
 80066e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066ee:	2201      	movs	r2, #1
 80066f0:	4013      	ands	r3, r2
 80066f2:	d00b      	beq.n	800670c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	685b      	ldr	r3, [r3, #4]
 80066fa:	4a43      	ldr	r2, [pc, #268]	@ (8006808 <UART_AdvFeatureConfig+0x148>)
 80066fc:	4013      	ands	r3, r2
 80066fe:	0019      	movs	r1, r3
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	430a      	orrs	r2, r1
 800670a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006710:	2202      	movs	r2, #2
 8006712:	4013      	ands	r3, r2
 8006714:	d00b      	beq.n	800672e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	4a3b      	ldr	r2, [pc, #236]	@ (800680c <UART_AdvFeatureConfig+0x14c>)
 800671e:	4013      	ands	r3, r2
 8006720:	0019      	movs	r1, r3
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	430a      	orrs	r2, r1
 800672c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006732:	2204      	movs	r2, #4
 8006734:	4013      	ands	r3, r2
 8006736:	d00b      	beq.n	8006750 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	685b      	ldr	r3, [r3, #4]
 800673e:	4a34      	ldr	r2, [pc, #208]	@ (8006810 <UART_AdvFeatureConfig+0x150>)
 8006740:	4013      	ands	r3, r2
 8006742:	0019      	movs	r1, r3
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	430a      	orrs	r2, r1
 800674e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006754:	2210      	movs	r2, #16
 8006756:	4013      	ands	r3, r2
 8006758:	d00b      	beq.n	8006772 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	689b      	ldr	r3, [r3, #8]
 8006760:	4a2c      	ldr	r2, [pc, #176]	@ (8006814 <UART_AdvFeatureConfig+0x154>)
 8006762:	4013      	ands	r3, r2
 8006764:	0019      	movs	r1, r3
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	430a      	orrs	r2, r1
 8006770:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006776:	2220      	movs	r2, #32
 8006778:	4013      	ands	r3, r2
 800677a:	d00b      	beq.n	8006794 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	4a25      	ldr	r2, [pc, #148]	@ (8006818 <UART_AdvFeatureConfig+0x158>)
 8006784:	4013      	ands	r3, r2
 8006786:	0019      	movs	r1, r3
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	430a      	orrs	r2, r1
 8006792:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006798:	2240      	movs	r2, #64	@ 0x40
 800679a:	4013      	ands	r3, r2
 800679c:	d01d      	beq.n	80067da <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	4a1d      	ldr	r2, [pc, #116]	@ (800681c <UART_AdvFeatureConfig+0x15c>)
 80067a6:	4013      	ands	r3, r2
 80067a8:	0019      	movs	r1, r3
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	430a      	orrs	r2, r1
 80067b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80067ba:	2380      	movs	r3, #128	@ 0x80
 80067bc:	035b      	lsls	r3, r3, #13
 80067be:	429a      	cmp	r2, r3
 80067c0:	d10b      	bne.n	80067da <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	685b      	ldr	r3, [r3, #4]
 80067c8:	4a15      	ldr	r2, [pc, #84]	@ (8006820 <UART_AdvFeatureConfig+0x160>)
 80067ca:	4013      	ands	r3, r2
 80067cc:	0019      	movs	r1, r3
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	430a      	orrs	r2, r1
 80067d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067de:	2280      	movs	r2, #128	@ 0x80
 80067e0:	4013      	ands	r3, r2
 80067e2:	d00b      	beq.n	80067fc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	4a0e      	ldr	r2, [pc, #56]	@ (8006824 <UART_AdvFeatureConfig+0x164>)
 80067ec:	4013      	ands	r3, r2
 80067ee:	0019      	movs	r1, r3
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	430a      	orrs	r2, r1
 80067fa:	605a      	str	r2, [r3, #4]
  }
}
 80067fc:	46c0      	nop			@ (mov r8, r8)
 80067fe:	46bd      	mov	sp, r7
 8006800:	b002      	add	sp, #8
 8006802:	bd80      	pop	{r7, pc}
 8006804:	ffff7fff 	.word	0xffff7fff
 8006808:	fffdffff 	.word	0xfffdffff
 800680c:	fffeffff 	.word	0xfffeffff
 8006810:	fffbffff 	.word	0xfffbffff
 8006814:	ffffefff 	.word	0xffffefff
 8006818:	ffffdfff 	.word	0xffffdfff
 800681c:	ffefffff 	.word	0xffefffff
 8006820:	ff9fffff 	.word	0xff9fffff
 8006824:	fff7ffff 	.word	0xfff7ffff

08006828 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b092      	sub	sp, #72	@ 0x48
 800682c:	af02      	add	r7, sp, #8
 800682e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2290      	movs	r2, #144	@ 0x90
 8006834:	2100      	movs	r1, #0
 8006836:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006838:	f7fd fa84 	bl	8003d44 <HAL_GetTick>
 800683c:	0003      	movs	r3, r0
 800683e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	2208      	movs	r2, #8
 8006848:	4013      	ands	r3, r2
 800684a:	2b08      	cmp	r3, #8
 800684c:	d12d      	bne.n	80068aa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800684e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006850:	2280      	movs	r2, #128	@ 0x80
 8006852:	0391      	lsls	r1, r2, #14
 8006854:	6878      	ldr	r0, [r7, #4]
 8006856:	4a47      	ldr	r2, [pc, #284]	@ (8006974 <UART_CheckIdleState+0x14c>)
 8006858:	9200      	str	r2, [sp, #0]
 800685a:	2200      	movs	r2, #0
 800685c:	f000 f88e 	bl	800697c <UART_WaitOnFlagUntilTimeout>
 8006860:	1e03      	subs	r3, r0, #0
 8006862:	d022      	beq.n	80068aa <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006864:	f3ef 8310 	mrs	r3, PRIMASK
 8006868:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800686a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800686c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800686e:	2301      	movs	r3, #1
 8006870:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006874:	f383 8810 	msr	PRIMASK, r3
}
 8006878:	46c0      	nop			@ (mov r8, r8)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	681a      	ldr	r2, [r3, #0]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	2180      	movs	r1, #128	@ 0x80
 8006886:	438a      	bics	r2, r1
 8006888:	601a      	str	r2, [r3, #0]
 800688a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800688c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800688e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006890:	f383 8810 	msr	PRIMASK, r3
}
 8006894:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2288      	movs	r2, #136	@ 0x88
 800689a:	2120      	movs	r1, #32
 800689c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2284      	movs	r2, #132	@ 0x84
 80068a2:	2100      	movs	r1, #0
 80068a4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80068a6:	2303      	movs	r3, #3
 80068a8:	e060      	b.n	800696c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	2204      	movs	r2, #4
 80068b2:	4013      	ands	r3, r2
 80068b4:	2b04      	cmp	r3, #4
 80068b6:	d146      	bne.n	8006946 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80068b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068ba:	2280      	movs	r2, #128	@ 0x80
 80068bc:	03d1      	lsls	r1, r2, #15
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	4a2c      	ldr	r2, [pc, #176]	@ (8006974 <UART_CheckIdleState+0x14c>)
 80068c2:	9200      	str	r2, [sp, #0]
 80068c4:	2200      	movs	r2, #0
 80068c6:	f000 f859 	bl	800697c <UART_WaitOnFlagUntilTimeout>
 80068ca:	1e03      	subs	r3, r0, #0
 80068cc:	d03b      	beq.n	8006946 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068ce:	f3ef 8310 	mrs	r3, PRIMASK
 80068d2:	60fb      	str	r3, [r7, #12]
  return(result);
 80068d4:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80068d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80068d8:	2301      	movs	r3, #1
 80068da:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	f383 8810 	msr	PRIMASK, r3
}
 80068e2:	46c0      	nop			@ (mov r8, r8)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	681a      	ldr	r2, [r3, #0]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4922      	ldr	r1, [pc, #136]	@ (8006978 <UART_CheckIdleState+0x150>)
 80068f0:	400a      	ands	r2, r1
 80068f2:	601a      	str	r2, [r3, #0]
 80068f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068f6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	f383 8810 	msr	PRIMASK, r3
}
 80068fe:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006900:	f3ef 8310 	mrs	r3, PRIMASK
 8006904:	61bb      	str	r3, [r7, #24]
  return(result);
 8006906:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006908:	633b      	str	r3, [r7, #48]	@ 0x30
 800690a:	2301      	movs	r3, #1
 800690c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800690e:	69fb      	ldr	r3, [r7, #28]
 8006910:	f383 8810 	msr	PRIMASK, r3
}
 8006914:	46c0      	nop			@ (mov r8, r8)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	689a      	ldr	r2, [r3, #8]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	2101      	movs	r1, #1
 8006922:	438a      	bics	r2, r1
 8006924:	609a      	str	r2, [r3, #8]
 8006926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006928:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800692a:	6a3b      	ldr	r3, [r7, #32]
 800692c:	f383 8810 	msr	PRIMASK, r3
}
 8006930:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	228c      	movs	r2, #140	@ 0x8c
 8006936:	2120      	movs	r1, #32
 8006938:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2284      	movs	r2, #132	@ 0x84
 800693e:	2100      	movs	r1, #0
 8006940:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006942:	2303      	movs	r3, #3
 8006944:	e012      	b.n	800696c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2288      	movs	r2, #136	@ 0x88
 800694a:	2120      	movs	r1, #32
 800694c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	228c      	movs	r2, #140	@ 0x8c
 8006952:	2120      	movs	r1, #32
 8006954:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2200      	movs	r2, #0
 800695a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2200      	movs	r2, #0
 8006960:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2284      	movs	r2, #132	@ 0x84
 8006966:	2100      	movs	r1, #0
 8006968:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800696a:	2300      	movs	r3, #0
}
 800696c:	0018      	movs	r0, r3
 800696e:	46bd      	mov	sp, r7
 8006970:	b010      	add	sp, #64	@ 0x40
 8006972:	bd80      	pop	{r7, pc}
 8006974:	01ffffff 	.word	0x01ffffff
 8006978:	fffffedf 	.word	0xfffffedf

0800697c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b084      	sub	sp, #16
 8006980:	af00      	add	r7, sp, #0
 8006982:	60f8      	str	r0, [r7, #12]
 8006984:	60b9      	str	r1, [r7, #8]
 8006986:	603b      	str	r3, [r7, #0]
 8006988:	1dfb      	adds	r3, r7, #7
 800698a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800698c:	e051      	b.n	8006a32 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800698e:	69bb      	ldr	r3, [r7, #24]
 8006990:	3301      	adds	r3, #1
 8006992:	d04e      	beq.n	8006a32 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006994:	f7fd f9d6 	bl	8003d44 <HAL_GetTick>
 8006998:	0002      	movs	r2, r0
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	1ad3      	subs	r3, r2, r3
 800699e:	69ba      	ldr	r2, [r7, #24]
 80069a0:	429a      	cmp	r2, r3
 80069a2:	d302      	bcc.n	80069aa <UART_WaitOnFlagUntilTimeout+0x2e>
 80069a4:	69bb      	ldr	r3, [r7, #24]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d101      	bne.n	80069ae <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80069aa:	2303      	movs	r3, #3
 80069ac:	e051      	b.n	8006a52 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	2204      	movs	r2, #4
 80069b6:	4013      	ands	r3, r2
 80069b8:	d03b      	beq.n	8006a32 <UART_WaitOnFlagUntilTimeout+0xb6>
 80069ba:	68bb      	ldr	r3, [r7, #8]
 80069bc:	2b80      	cmp	r3, #128	@ 0x80
 80069be:	d038      	beq.n	8006a32 <UART_WaitOnFlagUntilTimeout+0xb6>
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	2b40      	cmp	r3, #64	@ 0x40
 80069c4:	d035      	beq.n	8006a32 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	69db      	ldr	r3, [r3, #28]
 80069cc:	2208      	movs	r2, #8
 80069ce:	4013      	ands	r3, r2
 80069d0:	2b08      	cmp	r3, #8
 80069d2:	d111      	bne.n	80069f8 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	2208      	movs	r2, #8
 80069da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	0018      	movs	r0, r3
 80069e0:	f000 f83c 	bl	8006a5c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	2290      	movs	r2, #144	@ 0x90
 80069e8:	2108      	movs	r1, #8
 80069ea:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	2284      	movs	r2, #132	@ 0x84
 80069f0:	2100      	movs	r1, #0
 80069f2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80069f4:	2301      	movs	r3, #1
 80069f6:	e02c      	b.n	8006a52 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	69da      	ldr	r2, [r3, #28]
 80069fe:	2380      	movs	r3, #128	@ 0x80
 8006a00:	011b      	lsls	r3, r3, #4
 8006a02:	401a      	ands	r2, r3
 8006a04:	2380      	movs	r3, #128	@ 0x80
 8006a06:	011b      	lsls	r3, r3, #4
 8006a08:	429a      	cmp	r2, r3
 8006a0a:	d112      	bne.n	8006a32 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	2280      	movs	r2, #128	@ 0x80
 8006a12:	0112      	lsls	r2, r2, #4
 8006a14:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	0018      	movs	r0, r3
 8006a1a:	f000 f81f 	bl	8006a5c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	2290      	movs	r2, #144	@ 0x90
 8006a22:	2120      	movs	r1, #32
 8006a24:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	2284      	movs	r2, #132	@ 0x84
 8006a2a:	2100      	movs	r1, #0
 8006a2c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006a2e:	2303      	movs	r3, #3
 8006a30:	e00f      	b.n	8006a52 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	69db      	ldr	r3, [r3, #28]
 8006a38:	68ba      	ldr	r2, [r7, #8]
 8006a3a:	4013      	ands	r3, r2
 8006a3c:	68ba      	ldr	r2, [r7, #8]
 8006a3e:	1ad3      	subs	r3, r2, r3
 8006a40:	425a      	negs	r2, r3
 8006a42:	4153      	adcs	r3, r2
 8006a44:	b2db      	uxtb	r3, r3
 8006a46:	001a      	movs	r2, r3
 8006a48:	1dfb      	adds	r3, r7, #7
 8006a4a:	781b      	ldrb	r3, [r3, #0]
 8006a4c:	429a      	cmp	r2, r3
 8006a4e:	d09e      	beq.n	800698e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a50:	2300      	movs	r3, #0
}
 8006a52:	0018      	movs	r0, r3
 8006a54:	46bd      	mov	sp, r7
 8006a56:	b004      	add	sp, #16
 8006a58:	bd80      	pop	{r7, pc}
	...

08006a5c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b08e      	sub	sp, #56	@ 0x38
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a64:	f3ef 8310 	mrs	r3, PRIMASK
 8006a68:	617b      	str	r3, [r7, #20]
  return(result);
 8006a6a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006a6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a6e:	2301      	movs	r3, #1
 8006a70:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a72:	69bb      	ldr	r3, [r7, #24]
 8006a74:	f383 8810 	msr	PRIMASK, r3
}
 8006a78:	46c0      	nop			@ (mov r8, r8)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	681a      	ldr	r2, [r3, #0]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	4926      	ldr	r1, [pc, #152]	@ (8006b20 <UART_EndRxTransfer+0xc4>)
 8006a86:	400a      	ands	r2, r1
 8006a88:	601a      	str	r2, [r3, #0]
 8006a8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a8c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a8e:	69fb      	ldr	r3, [r7, #28]
 8006a90:	f383 8810 	msr	PRIMASK, r3
}
 8006a94:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a96:	f3ef 8310 	mrs	r3, PRIMASK
 8006a9a:	623b      	str	r3, [r7, #32]
  return(result);
 8006a9c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006a9e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006aa0:	2301      	movs	r3, #1
 8006aa2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa6:	f383 8810 	msr	PRIMASK, r3
}
 8006aaa:	46c0      	nop			@ (mov r8, r8)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	689a      	ldr	r2, [r3, #8]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	491b      	ldr	r1, [pc, #108]	@ (8006b24 <UART_EndRxTransfer+0xc8>)
 8006ab8:	400a      	ands	r2, r1
 8006aba:	609a      	str	r2, [r3, #8]
 8006abc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006abe:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ac2:	f383 8810 	msr	PRIMASK, r3
}
 8006ac6:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006acc:	2b01      	cmp	r3, #1
 8006ace:	d118      	bne.n	8006b02 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ad0:	f3ef 8310 	mrs	r3, PRIMASK
 8006ad4:	60bb      	str	r3, [r7, #8]
  return(result);
 8006ad6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ad8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ada:	2301      	movs	r3, #1
 8006adc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	f383 8810 	msr	PRIMASK, r3
}
 8006ae4:	46c0      	nop			@ (mov r8, r8)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	681a      	ldr	r2, [r3, #0]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	2110      	movs	r1, #16
 8006af2:	438a      	bics	r2, r1
 8006af4:	601a      	str	r2, [r3, #0]
 8006af6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006af8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006afa:	693b      	ldr	r3, [r7, #16]
 8006afc:	f383 8810 	msr	PRIMASK, r3
}
 8006b00:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	228c      	movs	r2, #140	@ 0x8c
 8006b06:	2120      	movs	r1, #32
 8006b08:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2200      	movs	r2, #0
 8006b14:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006b16:	46c0      	nop			@ (mov r8, r8)
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	b00e      	add	sp, #56	@ 0x38
 8006b1c:	bd80      	pop	{r7, pc}
 8006b1e:	46c0      	nop			@ (mov r8, r8)
 8006b20:	fffffedf 	.word	0xfffffedf
 8006b24:	effffffe 	.word	0xeffffffe

08006b28 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b084      	sub	sp, #16
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2284      	movs	r2, #132	@ 0x84
 8006b34:	5c9b      	ldrb	r3, [r3, r2]
 8006b36:	2b01      	cmp	r3, #1
 8006b38:	d101      	bne.n	8006b3e <HAL_UARTEx_DisableFifoMode+0x16>
 8006b3a:	2302      	movs	r3, #2
 8006b3c:	e027      	b.n	8006b8e <HAL_UARTEx_DisableFifoMode+0x66>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2284      	movs	r2, #132	@ 0x84
 8006b42:	2101      	movs	r1, #1
 8006b44:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2288      	movs	r2, #136	@ 0x88
 8006b4a:	2124      	movs	r1, #36	@ 0x24
 8006b4c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	2101      	movs	r1, #1
 8006b62:	438a      	bics	r2, r1
 8006b64:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	4a0b      	ldr	r2, [pc, #44]	@ (8006b98 <HAL_UARTEx_DisableFifoMode+0x70>)
 8006b6a:	4013      	ands	r3, r2
 8006b6c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2200      	movs	r2, #0
 8006b72:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	68fa      	ldr	r2, [r7, #12]
 8006b7a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2288      	movs	r2, #136	@ 0x88
 8006b80:	2120      	movs	r1, #32
 8006b82:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2284      	movs	r2, #132	@ 0x84
 8006b88:	2100      	movs	r1, #0
 8006b8a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006b8c:	2300      	movs	r3, #0
}
 8006b8e:	0018      	movs	r0, r3
 8006b90:	46bd      	mov	sp, r7
 8006b92:	b004      	add	sp, #16
 8006b94:	bd80      	pop	{r7, pc}
 8006b96:	46c0      	nop			@ (mov r8, r8)
 8006b98:	dfffffff 	.word	0xdfffffff

08006b9c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b084      	sub	sp, #16
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
 8006ba4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2284      	movs	r2, #132	@ 0x84
 8006baa:	5c9b      	ldrb	r3, [r3, r2]
 8006bac:	2b01      	cmp	r3, #1
 8006bae:	d101      	bne.n	8006bb4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006bb0:	2302      	movs	r3, #2
 8006bb2:	e02e      	b.n	8006c12 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2284      	movs	r2, #132	@ 0x84
 8006bb8:	2101      	movs	r1, #1
 8006bba:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2288      	movs	r2, #136	@ 0x88
 8006bc0:	2124      	movs	r1, #36	@ 0x24
 8006bc2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	681a      	ldr	r2, [r3, #0]
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	2101      	movs	r1, #1
 8006bd8:	438a      	bics	r2, r1
 8006bda:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	689b      	ldr	r3, [r3, #8]
 8006be2:	00db      	lsls	r3, r3, #3
 8006be4:	08d9      	lsrs	r1, r3, #3
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	683a      	ldr	r2, [r7, #0]
 8006bec:	430a      	orrs	r2, r1
 8006bee:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	0018      	movs	r0, r3
 8006bf4:	f000 f854 	bl	8006ca0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	68fa      	ldr	r2, [r7, #12]
 8006bfe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2288      	movs	r2, #136	@ 0x88
 8006c04:	2120      	movs	r1, #32
 8006c06:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2284      	movs	r2, #132	@ 0x84
 8006c0c:	2100      	movs	r1, #0
 8006c0e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006c10:	2300      	movs	r3, #0
}
 8006c12:	0018      	movs	r0, r3
 8006c14:	46bd      	mov	sp, r7
 8006c16:	b004      	add	sp, #16
 8006c18:	bd80      	pop	{r7, pc}
	...

08006c1c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b084      	sub	sp, #16
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
 8006c24:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2284      	movs	r2, #132	@ 0x84
 8006c2a:	5c9b      	ldrb	r3, [r3, r2]
 8006c2c:	2b01      	cmp	r3, #1
 8006c2e:	d101      	bne.n	8006c34 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006c30:	2302      	movs	r3, #2
 8006c32:	e02f      	b.n	8006c94 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2284      	movs	r2, #132	@ 0x84
 8006c38:	2101      	movs	r1, #1
 8006c3a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2288      	movs	r2, #136	@ 0x88
 8006c40:	2124      	movs	r1, #36	@ 0x24
 8006c42:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	681a      	ldr	r2, [r3, #0]
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	2101      	movs	r1, #1
 8006c58:	438a      	bics	r2, r1
 8006c5a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	689b      	ldr	r3, [r3, #8]
 8006c62:	4a0e      	ldr	r2, [pc, #56]	@ (8006c9c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8006c64:	4013      	ands	r3, r2
 8006c66:	0019      	movs	r1, r3
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	683a      	ldr	r2, [r7, #0]
 8006c6e:	430a      	orrs	r2, r1
 8006c70:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	0018      	movs	r0, r3
 8006c76:	f000 f813 	bl	8006ca0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	68fa      	ldr	r2, [r7, #12]
 8006c80:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2288      	movs	r2, #136	@ 0x88
 8006c86:	2120      	movs	r1, #32
 8006c88:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2284      	movs	r2, #132	@ 0x84
 8006c8e:	2100      	movs	r1, #0
 8006c90:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006c92:	2300      	movs	r3, #0
}
 8006c94:	0018      	movs	r0, r3
 8006c96:	46bd      	mov	sp, r7
 8006c98:	b004      	add	sp, #16
 8006c9a:	bd80      	pop	{r7, pc}
 8006c9c:	f1ffffff 	.word	0xf1ffffff

08006ca0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006ca0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ca2:	b085      	sub	sp, #20
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d108      	bne.n	8006cc2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	226a      	movs	r2, #106	@ 0x6a
 8006cb4:	2101      	movs	r1, #1
 8006cb6:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2268      	movs	r2, #104	@ 0x68
 8006cbc:	2101      	movs	r1, #1
 8006cbe:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006cc0:	e043      	b.n	8006d4a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006cc2:	260f      	movs	r6, #15
 8006cc4:	19bb      	adds	r3, r7, r6
 8006cc6:	2208      	movs	r2, #8
 8006cc8:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006cca:	200e      	movs	r0, #14
 8006ccc:	183b      	adds	r3, r7, r0
 8006cce:	2208      	movs	r2, #8
 8006cd0:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	689b      	ldr	r3, [r3, #8]
 8006cd8:	0e5b      	lsrs	r3, r3, #25
 8006cda:	b2da      	uxtb	r2, r3
 8006cdc:	240d      	movs	r4, #13
 8006cde:	193b      	adds	r3, r7, r4
 8006ce0:	2107      	movs	r1, #7
 8006ce2:	400a      	ands	r2, r1
 8006ce4:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	689b      	ldr	r3, [r3, #8]
 8006cec:	0f5b      	lsrs	r3, r3, #29
 8006cee:	b2da      	uxtb	r2, r3
 8006cf0:	250c      	movs	r5, #12
 8006cf2:	197b      	adds	r3, r7, r5
 8006cf4:	2107      	movs	r1, #7
 8006cf6:	400a      	ands	r2, r1
 8006cf8:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006cfa:	183b      	adds	r3, r7, r0
 8006cfc:	781b      	ldrb	r3, [r3, #0]
 8006cfe:	197a      	adds	r2, r7, r5
 8006d00:	7812      	ldrb	r2, [r2, #0]
 8006d02:	4914      	ldr	r1, [pc, #80]	@ (8006d54 <UARTEx_SetNbDataToProcess+0xb4>)
 8006d04:	5c8a      	ldrb	r2, [r1, r2]
 8006d06:	435a      	muls	r2, r3
 8006d08:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8006d0a:	197b      	adds	r3, r7, r5
 8006d0c:	781b      	ldrb	r3, [r3, #0]
 8006d0e:	4a12      	ldr	r2, [pc, #72]	@ (8006d58 <UARTEx_SetNbDataToProcess+0xb8>)
 8006d10:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006d12:	0019      	movs	r1, r3
 8006d14:	f7f9 fa9c 	bl	8000250 <__divsi3>
 8006d18:	0003      	movs	r3, r0
 8006d1a:	b299      	uxth	r1, r3
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	226a      	movs	r2, #106	@ 0x6a
 8006d20:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006d22:	19bb      	adds	r3, r7, r6
 8006d24:	781b      	ldrb	r3, [r3, #0]
 8006d26:	193a      	adds	r2, r7, r4
 8006d28:	7812      	ldrb	r2, [r2, #0]
 8006d2a:	490a      	ldr	r1, [pc, #40]	@ (8006d54 <UARTEx_SetNbDataToProcess+0xb4>)
 8006d2c:	5c8a      	ldrb	r2, [r1, r2]
 8006d2e:	435a      	muls	r2, r3
 8006d30:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8006d32:	193b      	adds	r3, r7, r4
 8006d34:	781b      	ldrb	r3, [r3, #0]
 8006d36:	4a08      	ldr	r2, [pc, #32]	@ (8006d58 <UARTEx_SetNbDataToProcess+0xb8>)
 8006d38:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006d3a:	0019      	movs	r1, r3
 8006d3c:	f7f9 fa88 	bl	8000250 <__divsi3>
 8006d40:	0003      	movs	r3, r0
 8006d42:	b299      	uxth	r1, r3
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2268      	movs	r2, #104	@ 0x68
 8006d48:	5299      	strh	r1, [r3, r2]
}
 8006d4a:	46c0      	nop			@ (mov r8, r8)
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	b005      	add	sp, #20
 8006d50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d52:	46c0      	nop			@ (mov r8, r8)
 8006d54:	0800b9b8 	.word	0x0800b9b8
 8006d58:	0800b9c0 	.word	0x0800b9c0

08006d5c <network_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b082      	sub	sp, #8
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
 8006d64:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_network_activations_map, 1, params)) {
 8006d66:	683a      	ldr	r2, [r7, #0]
 8006d68:	4b29      	ldr	r3, [pc, #164]	@ (8006e10 <network_configure_activations+0xb4>)
 8006d6a:	2101      	movs	r1, #1
 8006d6c:	0018      	movs	r0, r3
 8006d6e:	f000 faf9 	bl	8007364 <ai_platform_get_activations_map>
 8006d72:	1e03      	subs	r3, r0, #0
 8006d74:	d041      	beq.n	8006dfa <network_configure_activations+0x9e>
    /* Updating activations (byte) offsets */
    
    serving_default_keras_tensor_40_output_array.data = AI_PTR(g_network_activations_map[0] + 252);
 8006d76:	4b26      	ldr	r3, [pc, #152]	@ (8006e10 <network_configure_activations+0xb4>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	33fc      	adds	r3, #252	@ 0xfc
 8006d7c:	001a      	movs	r2, r3
 8006d7e:	4b25      	ldr	r3, [pc, #148]	@ (8006e14 <network_configure_activations+0xb8>)
 8006d80:	609a      	str	r2, [r3, #8]
    serving_default_keras_tensor_40_output_array.data_start = AI_PTR(g_network_activations_map[0] + 252);
 8006d82:	4b23      	ldr	r3, [pc, #140]	@ (8006e10 <network_configure_activations+0xb4>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	33fc      	adds	r3, #252	@ 0xfc
 8006d88:	001a      	movs	r2, r3
 8006d8a:	4b22      	ldr	r3, [pc, #136]	@ (8006e14 <network_configure_activations+0xb8>)
 8006d8c:	60da      	str	r2, [r3, #12]
    gemm_0_output_array.data = AI_PTR(g_network_activations_map[0] + 256);
 8006d8e:	4b20      	ldr	r3, [pc, #128]	@ (8006e10 <network_configure_activations+0xb4>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	1c5a      	adds	r2, r3, #1
 8006d94:	32ff      	adds	r2, #255	@ 0xff
 8006d96:	4b20      	ldr	r3, [pc, #128]	@ (8006e18 <network_configure_activations+0xbc>)
 8006d98:	609a      	str	r2, [r3, #8]
    gemm_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 256);
 8006d9a:	4b1d      	ldr	r3, [pc, #116]	@ (8006e10 <network_configure_activations+0xb4>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	1c5a      	adds	r2, r3, #1
 8006da0:	32ff      	adds	r2, #255	@ 0xff
 8006da2:	4b1d      	ldr	r3, [pc, #116]	@ (8006e18 <network_configure_activations+0xbc>)
 8006da4:	60da      	str	r2, [r3, #12]
    nl_0_nl_output_array.data = AI_PTR(g_network_activations_map[0] + 256);
 8006da6:	4b1a      	ldr	r3, [pc, #104]	@ (8006e10 <network_configure_activations+0xb4>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	1c5a      	adds	r2, r3, #1
 8006dac:	32ff      	adds	r2, #255	@ 0xff
 8006dae:	4b1b      	ldr	r3, [pc, #108]	@ (8006e1c <network_configure_activations+0xc0>)
 8006db0:	609a      	str	r2, [r3, #8]
    nl_0_nl_output_array.data_start = AI_PTR(g_network_activations_map[0] + 256);
 8006db2:	4b17      	ldr	r3, [pc, #92]	@ (8006e10 <network_configure_activations+0xb4>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	1c5a      	adds	r2, r3, #1
 8006db8:	32ff      	adds	r2, #255	@ 0xff
 8006dba:	4b18      	ldr	r3, [pc, #96]	@ (8006e1c <network_configure_activations+0xc0>)
 8006dbc:	60da      	str	r2, [r3, #12]
    gemm_1_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8006dbe:	4b14      	ldr	r3, [pc, #80]	@ (8006e10 <network_configure_activations+0xb4>)
 8006dc0:	681a      	ldr	r2, [r3, #0]
 8006dc2:	4b17      	ldr	r3, [pc, #92]	@ (8006e20 <network_configure_activations+0xc4>)
 8006dc4:	609a      	str	r2, [r3, #8]
    gemm_1_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8006dc6:	4b12      	ldr	r3, [pc, #72]	@ (8006e10 <network_configure_activations+0xb4>)
 8006dc8:	681a      	ldr	r2, [r3, #0]
 8006dca:	4b15      	ldr	r3, [pc, #84]	@ (8006e20 <network_configure_activations+0xc4>)
 8006dcc:	60da      	str	r2, [r3, #12]
    nl_1_nl_output_array.data = AI_PTR(g_network_activations_map[0] + 256);
 8006dce:	4b10      	ldr	r3, [pc, #64]	@ (8006e10 <network_configure_activations+0xb4>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	1c5a      	adds	r2, r3, #1
 8006dd4:	32ff      	adds	r2, #255	@ 0xff
 8006dd6:	4b13      	ldr	r3, [pc, #76]	@ (8006e24 <network_configure_activations+0xc8>)
 8006dd8:	609a      	str	r2, [r3, #8]
    nl_1_nl_output_array.data_start = AI_PTR(g_network_activations_map[0] + 256);
 8006dda:	4b0d      	ldr	r3, [pc, #52]	@ (8006e10 <network_configure_activations+0xb4>)
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	1c5a      	adds	r2, r3, #1
 8006de0:	32ff      	adds	r2, #255	@ 0xff
 8006de2:	4b10      	ldr	r3, [pc, #64]	@ (8006e24 <network_configure_activations+0xc8>)
 8006de4:	60da      	str	r2, [r3, #12]
    gemm_2_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8006de6:	4b0a      	ldr	r3, [pc, #40]	@ (8006e10 <network_configure_activations+0xb4>)
 8006de8:	681a      	ldr	r2, [r3, #0]
 8006dea:	4b0f      	ldr	r3, [pc, #60]	@ (8006e28 <network_configure_activations+0xcc>)
 8006dec:	609a      	str	r2, [r3, #8]
    gemm_2_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8006dee:	4b08      	ldr	r3, [pc, #32]	@ (8006e10 <network_configure_activations+0xb4>)
 8006df0:	681a      	ldr	r2, [r3, #0]
 8006df2:	4b0d      	ldr	r3, [pc, #52]	@ (8006e28 <network_configure_activations+0xcc>)
 8006df4:	60da      	str	r2, [r3, #12]
    return true;
 8006df6:	2301      	movs	r3, #1
 8006df8:	e006      	b.n	8006e08 <network_configure_activations+0xac>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2213      	movs	r2, #19
 8006dfe:	2130      	movs	r1, #48	@ 0x30
 8006e00:	0018      	movs	r0, r3
 8006e02:	f000 fb29 	bl	8007458 <ai_platform_network_set_error>
  return false;
 8006e06:	2300      	movs	r3, #0
}
 8006e08:	0018      	movs	r0, r3
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	b002      	add	sp, #8
 8006e0e:	bd80      	pop	{r7, pc}
 8006e10:	20000b74 	.word	0x20000b74
 8006e14:	2000000c 	.word	0x2000000c
 8006e18:	2000001c 	.word	0x2000001c
 8006e1c:	2000002c 	.word	0x2000002c
 8006e20:	2000003c 	.word	0x2000003c
 8006e24:	2000004c 	.word	0x2000004c
 8006e28:	2000005c 	.word	0x2000005c

08006e2c <network_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b082      	sub	sp, #8
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
 8006e34:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_network_weights_map, 1, params)) {
 8006e36:	683a      	ldr	r2, [r7, #0]
 8006e38:	4b41      	ldr	r3, [pc, #260]	@ (8006f40 <network_configure_weights+0x114>)
 8006e3a:	2101      	movs	r1, #1
 8006e3c:	0018      	movs	r0, r3
 8006e3e:	f000 fa3f 	bl	80072c0 <ai_platform_get_weights_map>
 8006e42:	1e03      	subs	r3, r0, #0
 8006e44:	d071      	beq.n	8006f2a <network_configure_weights+0xfe>
    /* Updating weights (byte) offsets */
    
    gemm_0_weights_array.format |= AI_FMT_FLAG_CONST;
 8006e46:	4b3f      	ldr	r3, [pc, #252]	@ (8006f44 <network_configure_weights+0x118>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	2280      	movs	r2, #128	@ 0x80
 8006e4c:	05d2      	lsls	r2, r2, #23
 8006e4e:	431a      	orrs	r2, r3
 8006e50:	4b3c      	ldr	r3, [pc, #240]	@ (8006f44 <network_configure_weights+0x118>)
 8006e52:	601a      	str	r2, [r3, #0]
    gemm_0_weights_array.data = AI_PTR(g_network_weights_map[0] + 0);
 8006e54:	4b3a      	ldr	r3, [pc, #232]	@ (8006f40 <network_configure_weights+0x114>)
 8006e56:	681a      	ldr	r2, [r3, #0]
 8006e58:	4b3a      	ldr	r3, [pc, #232]	@ (8006f44 <network_configure_weights+0x118>)
 8006e5a:	609a      	str	r2, [r3, #8]
    gemm_0_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 0);
 8006e5c:	4b38      	ldr	r3, [pc, #224]	@ (8006f40 <network_configure_weights+0x114>)
 8006e5e:	681a      	ldr	r2, [r3, #0]
 8006e60:	4b38      	ldr	r3, [pc, #224]	@ (8006f44 <network_configure_weights+0x118>)
 8006e62:	60da      	str	r2, [r3, #12]
    gemm_0_bias_array.format |= AI_FMT_FLAG_CONST;
 8006e64:	4b38      	ldr	r3, [pc, #224]	@ (8006f48 <network_configure_weights+0x11c>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	2280      	movs	r2, #128	@ 0x80
 8006e6a:	05d2      	lsls	r2, r2, #23
 8006e6c:	431a      	orrs	r2, r3
 8006e6e:	4b36      	ldr	r3, [pc, #216]	@ (8006f48 <network_configure_weights+0x11c>)
 8006e70:	601a      	str	r2, [r3, #0]
    gemm_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 256);
 8006e72:	4b33      	ldr	r3, [pc, #204]	@ (8006f40 <network_configure_weights+0x114>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	1c5a      	adds	r2, r3, #1
 8006e78:	32ff      	adds	r2, #255	@ 0xff
 8006e7a:	4b33      	ldr	r3, [pc, #204]	@ (8006f48 <network_configure_weights+0x11c>)
 8006e7c:	609a      	str	r2, [r3, #8]
    gemm_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 256);
 8006e7e:	4b30      	ldr	r3, [pc, #192]	@ (8006f40 <network_configure_weights+0x114>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	1c5a      	adds	r2, r3, #1
 8006e84:	32ff      	adds	r2, #255	@ 0xff
 8006e86:	4b30      	ldr	r3, [pc, #192]	@ (8006f48 <network_configure_weights+0x11c>)
 8006e88:	60da      	str	r2, [r3, #12]
    gemm_1_weights_array.format |= AI_FMT_FLAG_CONST;
 8006e8a:	4b30      	ldr	r3, [pc, #192]	@ (8006f4c <network_configure_weights+0x120>)
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	2280      	movs	r2, #128	@ 0x80
 8006e90:	05d2      	lsls	r2, r2, #23
 8006e92:	431a      	orrs	r2, r3
 8006e94:	4b2d      	ldr	r3, [pc, #180]	@ (8006f4c <network_configure_weights+0x120>)
 8006e96:	601a      	str	r2, [r3, #0]
    gemm_1_weights_array.data = AI_PTR(g_network_weights_map[0] + 576);
 8006e98:	4b29      	ldr	r3, [pc, #164]	@ (8006f40 <network_configure_weights+0x114>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	2290      	movs	r2, #144	@ 0x90
 8006e9e:	0092      	lsls	r2, r2, #2
 8006ea0:	189a      	adds	r2, r3, r2
 8006ea2:	4b2a      	ldr	r3, [pc, #168]	@ (8006f4c <network_configure_weights+0x120>)
 8006ea4:	609a      	str	r2, [r3, #8]
    gemm_1_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 512);
 8006ea6:	4b26      	ldr	r3, [pc, #152]	@ (8006f40 <network_configure_weights+0x114>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	2280      	movs	r2, #128	@ 0x80
 8006eac:	0092      	lsls	r2, r2, #2
 8006eae:	189a      	adds	r2, r3, r2
 8006eb0:	4b26      	ldr	r3, [pc, #152]	@ (8006f4c <network_configure_weights+0x120>)
 8006eb2:	60da      	str	r2, [r3, #12]
    gemm_1_bias_array.format |= AI_FMT_FLAG_CONST;
 8006eb4:	4b26      	ldr	r3, [pc, #152]	@ (8006f50 <network_configure_weights+0x124>)
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	2280      	movs	r2, #128	@ 0x80
 8006eba:	05d2      	lsls	r2, r2, #23
 8006ebc:	431a      	orrs	r2, r3
 8006ebe:	4b24      	ldr	r3, [pc, #144]	@ (8006f50 <network_configure_weights+0x124>)
 8006ec0:	601a      	str	r2, [r3, #0]
    gemm_1_bias_array.data = AI_PTR(g_network_weights_map[0] + 2624);
 8006ec2:	4b1f      	ldr	r3, [pc, #124]	@ (8006f40 <network_configure_weights+0x114>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	21a4      	movs	r1, #164	@ 0xa4
 8006ec8:	0109      	lsls	r1, r1, #4
 8006eca:	185a      	adds	r2, r3, r1
 8006ecc:	4b20      	ldr	r3, [pc, #128]	@ (8006f50 <network_configure_weights+0x124>)
 8006ece:	609a      	str	r2, [r3, #8]
    gemm_1_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 2624);
 8006ed0:	4b1b      	ldr	r3, [pc, #108]	@ (8006f40 <network_configure_weights+0x114>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	185a      	adds	r2, r3, r1
 8006ed6:	4b1e      	ldr	r3, [pc, #120]	@ (8006f50 <network_configure_weights+0x124>)
 8006ed8:	60da      	str	r2, [r3, #12]
    gemm_2_weights_array.format |= AI_FMT_FLAG_CONST;
 8006eda:	4b1e      	ldr	r3, [pc, #120]	@ (8006f54 <network_configure_weights+0x128>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	2280      	movs	r2, #128	@ 0x80
 8006ee0:	05d2      	lsls	r2, r2, #23
 8006ee2:	431a      	orrs	r2, r3
 8006ee4:	4b1b      	ldr	r3, [pc, #108]	@ (8006f54 <network_configure_weights+0x128>)
 8006ee6:	601a      	str	r2, [r3, #0]
    gemm_2_weights_array.data = AI_PTR(g_network_weights_map[0] + 2880);
 8006ee8:	4b15      	ldr	r3, [pc, #84]	@ (8006f40 <network_configure_weights+0x114>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	21b4      	movs	r1, #180	@ 0xb4
 8006eee:	0109      	lsls	r1, r1, #4
 8006ef0:	185a      	adds	r2, r3, r1
 8006ef2:	4b18      	ldr	r3, [pc, #96]	@ (8006f54 <network_configure_weights+0x128>)
 8006ef4:	609a      	str	r2, [r3, #8]
    gemm_2_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 2880);
 8006ef6:	4b12      	ldr	r3, [pc, #72]	@ (8006f40 <network_configure_weights+0x114>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	185a      	adds	r2, r3, r1
 8006efc:	4b15      	ldr	r3, [pc, #84]	@ (8006f54 <network_configure_weights+0x128>)
 8006efe:	60da      	str	r2, [r3, #12]
    gemm_2_bias_array.format |= AI_FMT_FLAG_CONST;
 8006f00:	4b15      	ldr	r3, [pc, #84]	@ (8006f58 <network_configure_weights+0x12c>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	2280      	movs	r2, #128	@ 0x80
 8006f06:	05d2      	lsls	r2, r2, #23
 8006f08:	431a      	orrs	r2, r3
 8006f0a:	4b13      	ldr	r3, [pc, #76]	@ (8006f58 <network_configure_weights+0x12c>)
 8006f0c:	601a      	str	r2, [r3, #0]
    gemm_2_bias_array.data = AI_PTR(g_network_weights_map[0] + 3136);
 8006f0e:	4b0c      	ldr	r3, [pc, #48]	@ (8006f40 <network_configure_weights+0x114>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	21c4      	movs	r1, #196	@ 0xc4
 8006f14:	0109      	lsls	r1, r1, #4
 8006f16:	185a      	adds	r2, r3, r1
 8006f18:	4b0f      	ldr	r3, [pc, #60]	@ (8006f58 <network_configure_weights+0x12c>)
 8006f1a:	609a      	str	r2, [r3, #8]
    gemm_2_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 3136);
 8006f1c:	4b08      	ldr	r3, [pc, #32]	@ (8006f40 <network_configure_weights+0x114>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	185a      	adds	r2, r3, r1
 8006f22:	4b0d      	ldr	r3, [pc, #52]	@ (8006f58 <network_configure_weights+0x12c>)
 8006f24:	60da      	str	r2, [r3, #12]
    return true;
 8006f26:	2301      	movs	r3, #1
 8006f28:	e006      	b.n	8006f38 <network_configure_weights+0x10c>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2212      	movs	r2, #18
 8006f2e:	2130      	movs	r1, #48	@ 0x30
 8006f30:	0018      	movs	r0, r3
 8006f32:	f000 fa91 	bl	8007458 <ai_platform_network_set_error>
  return false;
 8006f36:	2300      	movs	r3, #0
}
 8006f38:	0018      	movs	r0, r3
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	b002      	add	sp, #8
 8006f3e:	bd80      	pop	{r7, pc}
 8006f40:	20000b78 	.word	0x20000b78
 8006f44:	2000006c 	.word	0x2000006c
 8006f48:	2000007c 	.word	0x2000007c
 8006f4c:	2000008c 	.word	0x2000008c
 8006f50:	2000009c 	.word	0x2000009c
 8006f54:	200000ac 	.word	0x200000ac
 8006f58:	200000bc 	.word	0x200000bc

08006f5c <ai_network_get_error>:
}


AI_API_ENTRY
ai_error ai_network_get_error(ai_handle network)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b082      	sub	sp, #8
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	0018      	movs	r0, r3
 8006f68:	f000 fa66 	bl	8007438 <ai_platform_network_get_error>
 8006f6c:	0003      	movs	r3, r0
}
 8006f6e:	0018      	movs	r0, r3
 8006f70:	46bd      	mov	sp, r7
 8006f72:	b002      	add	sp, #8
 8006f74:	bd80      	pop	{r7, pc}
	...

08006f78 <ai_network_create>:


AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b084      	sub	sp, #16
 8006f7c:	af02      	add	r7, sp, #8
 8006f7e:	6078      	str	r0, [r7, #4]
 8006f80:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 8006f82:	4a07      	ldr	r2, [pc, #28]	@ (8006fa0 <ai_network_create+0x28>)
 8006f84:	6839      	ldr	r1, [r7, #0]
 8006f86:	6878      	ldr	r0, [r7, #4]
 8006f88:	2300      	movs	r3, #0
 8006f8a:	9301      	str	r3, [sp, #4]
 8006f8c:	2305      	movs	r3, #5
 8006f8e:	9300      	str	r3, [sp, #0]
 8006f90:	2301      	movs	r3, #1
 8006f92:	f000 fb6d 	bl	8007670 <ai_platform_network_create>
 8006f96:	0003      	movs	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8006f98:	0018      	movs	r0, r3
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	b002      	add	sp, #8
 8006f9e:	bd80      	pop	{r7, pc}
 8006fa0:	200005f0 	.word	0x200005f0

08006fa4 <ai_network_create_and_init>:


AI_API_ENTRY
ai_error ai_network_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 8006fa4:	b590      	push	{r4, r7, lr}
 8006fa6:	b095      	sub	sp, #84	@ 0x54
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	60f8      	str	r0, [r7, #12]
 8006fac:	60b9      	str	r1, [r7, #8]
 8006fae:	607a      	str	r2, [r7, #4]
  ai_error err;
  ai_network_params params;

  err = ai_network_create(network, AI_NETWORK_DATA_CONFIG);
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	2100      	movs	r1, #0
 8006fb4:	0018      	movs	r0, r3
 8006fb6:	f7ff ffdf 	bl	8006f78 <ai_network_create>
 8006fba:	0003      	movs	r3, r0
 8006fbc:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (err.type != AI_ERROR_NONE) {
 8006fbe:	2348      	movs	r3, #72	@ 0x48
 8006fc0:	18fb      	adds	r3, r7, r3
 8006fc2:	781b      	ldrb	r3, [r3, #0]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d001      	beq.n	8006fcc <ai_network_create_and_init+0x28>
    return err;
 8006fc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006fca:	e073      	b.n	80070b4 <ai_network_create_and_init+0x110>
  }
  
  if (ai_network_data_params_get(&params) != true) {
 8006fcc:	2310      	movs	r3, #16
 8006fce:	18fb      	adds	r3, r7, r3
 8006fd0:	0018      	movs	r0, r3
 8006fd2:	f000 f905 	bl	80071e0 <ai_network_data_params_get>
 8006fd6:	0003      	movs	r3, r0
 8006fd8:	001a      	movs	r2, r3
 8006fda:	2301      	movs	r3, #1
 8006fdc:	4053      	eors	r3, r2
 8006fde:	b2db      	uxtb	r3, r3
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d008      	beq.n	8006ff6 <ai_network_create_and_init+0x52>
    err = ai_network_get_error(*network);
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	0018      	movs	r0, r3
 8006fea:	f7ff ffb7 	bl	8006f5c <ai_network_get_error>
 8006fee:	0003      	movs	r3, r0
 8006ff0:	64bb      	str	r3, [r7, #72]	@ 0x48
    return err;
 8006ff2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ff4:	e05e      	b.n	80070b4 <ai_network_create_and_init+0x110>
  }
#if defined(AI_NETWORK_DATA_ACTIVATIONS_COUNT)
  /* set the addresses of the activations buffers */
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 8006ff6:	234e      	movs	r3, #78	@ 0x4e
 8006ff8:	18fb      	adds	r3, r7, r3
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	801a      	strh	r2, [r3, #0]
 8006ffe:	e013      	b.n	8007028 <ai_network_create_and_init+0x84>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 8007000:	244e      	movs	r4, #78	@ 0x4e
 8007002:	193b      	adds	r3, r7, r4
 8007004:	8819      	ldrh	r1, [r3, #0]
 8007006:	193b      	adds	r3, r7, r4
 8007008:	881b      	ldrh	r3, [r3, #0]
 800700a:	009b      	lsls	r3, r3, #2
 800700c:	68ba      	ldr	r2, [r7, #8]
 800700e:	18d3      	adds	r3, r2, r3
 8007010:	681a      	ldr	r2, [r3, #0]
 8007012:	2310      	movs	r3, #16
 8007014:	18fb      	adds	r3, r7, r3
 8007016:	330c      	adds	r3, #12
 8007018:	0018      	movs	r0, r3
 800701a:	f000 f93d 	bl	8007298 <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 800701e:	193b      	adds	r3, r7, r4
 8007020:	881a      	ldrh	r2, [r3, #0]
 8007022:	193b      	adds	r3, r7, r4
 8007024:	3201      	adds	r2, #1
 8007026:	801a      	strh	r2, [r3, #0]
 8007028:	68bb      	ldr	r3, [r7, #8]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d007      	beq.n	800703e <ai_network_create_and_init+0x9a>
 800702e:	2310      	movs	r3, #16
 8007030:	18fb      	adds	r3, r7, r3
 8007032:	89db      	ldrh	r3, [r3, #14]
 8007034:	224e      	movs	r2, #78	@ 0x4e
 8007036:	18ba      	adds	r2, r7, r2
 8007038:	8812      	ldrh	r2, [r2, #0]
 800703a:	429a      	cmp	r2, r3
 800703c:	d3e0      	bcc.n	8007000 <ai_network_create_and_init+0x5c>
  }
#endif
#if defined(AI_NETWORK_DATA_WEIGHTS_COUNT)
  /* set the addresses of the weight buffers */
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 800703e:	234c      	movs	r3, #76	@ 0x4c
 8007040:	18fb      	adds	r3, r7, r3
 8007042:	2200      	movs	r2, #0
 8007044:	801a      	strh	r2, [r3, #0]
 8007046:	e013      	b.n	8007070 <ai_network_create_and_init+0xcc>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 8007048:	244c      	movs	r4, #76	@ 0x4c
 800704a:	193b      	adds	r3, r7, r4
 800704c:	8819      	ldrh	r1, [r3, #0]
 800704e:	193b      	adds	r3, r7, r4
 8007050:	881b      	ldrh	r3, [r3, #0]
 8007052:	009b      	lsls	r3, r3, #2
 8007054:	687a      	ldr	r2, [r7, #4]
 8007056:	18d3      	adds	r3, r2, r3
 8007058:	681a      	ldr	r2, [r3, #0]
 800705a:	2310      	movs	r3, #16
 800705c:	18fb      	adds	r3, r7, r3
 800705e:	3304      	adds	r3, #4
 8007060:	0018      	movs	r0, r3
 8007062:	f000 f919 	bl	8007298 <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 8007066:	193b      	adds	r3, r7, r4
 8007068:	881a      	ldrh	r2, [r3, #0]
 800706a:	193b      	adds	r3, r7, r4
 800706c:	3201      	adds	r2, #1
 800706e:	801a      	strh	r2, [r3, #0]
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d007      	beq.n	8007086 <ai_network_create_and_init+0xe2>
 8007076:	2310      	movs	r3, #16
 8007078:	18fb      	adds	r3, r7, r3
 800707a:	88db      	ldrh	r3, [r3, #6]
 800707c:	224c      	movs	r2, #76	@ 0x4c
 800707e:	18ba      	adds	r2, r7, r2
 8007080:	8812      	ldrh	r2, [r2, #0]
 8007082:	429a      	cmp	r2, r3
 8007084:	d3e0      	bcc.n	8007048 <ai_network_create_and_init+0xa4>
  }
#endif
  if (ai_network_init(*network, &params) != true) {
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	2210      	movs	r2, #16
 800708c:	18ba      	adds	r2, r7, r2
 800708e:	0011      	movs	r1, r2
 8007090:	0018      	movs	r0, r3
 8007092:	f000 f84b 	bl	800712c <ai_network_init>
 8007096:	0003      	movs	r3, r0
 8007098:	001a      	movs	r2, r3
 800709a:	2301      	movs	r3, #1
 800709c:	4053      	eors	r3, r2
 800709e:	b2db      	uxtb	r3, r3
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d006      	beq.n	80070b2 <ai_network_create_and_init+0x10e>
    err = ai_network_get_error(*network);
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	0018      	movs	r0, r3
 80070aa:	f7ff ff57 	bl	8006f5c <ai_network_get_error>
 80070ae:	0003      	movs	r3, r0
 80070b0:	64bb      	str	r3, [r7, #72]	@ 0x48
  }
  return err;
 80070b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80070b4:	0018      	movs	r0, r3
 80070b6:	46bd      	mov	sp, r7
 80070b8:	b015      	add	sp, #84	@ 0x54
 80070ba:	bd90      	pop	{r4, r7, pc}

080070bc <ai_network_inputs_get>:


AI_API_ENTRY
ai_buffer* ai_network_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b082      	sub	sp, #8
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
 80070c4:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d104      	bne.n	80070d6 <ai_network_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 80070cc:	4b07      	ldr	r3, [pc, #28]	@ (80070ec <ai_network_inputs_get+0x30>)
 80070ce:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	4a07      	ldr	r2, [pc, #28]	@ (80070f0 <ai_network_inputs_get+0x34>)
 80070d4:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 80070d6:	683a      	ldr	r2, [r7, #0]
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	0011      	movs	r1, r2
 80070dc:	0018      	movs	r0, r3
 80070de:	f000 f9c5 	bl	800746c <ai_platform_inputs_get>
 80070e2:	0003      	movs	r3, r0
}
 80070e4:	0018      	movs	r0, r3
 80070e6:	46bd      	mov	sp, r7
 80070e8:	b002      	add	sp, #8
 80070ea:	bd80      	pop	{r7, pc}
 80070ec:	200005f0 	.word	0x200005f0
 80070f0:	a1c00100 	.word	0xa1c00100

080070f4 <ai_network_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_network_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b082      	sub	sp, #8
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
 80070fc:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d104      	bne.n	800710e <ai_network_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8007104:	4b07      	ldr	r3, [pc, #28]	@ (8007124 <ai_network_outputs_get+0x30>)
 8007106:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	4a07      	ldr	r2, [pc, #28]	@ (8007128 <ai_network_outputs_get+0x34>)
 800710c:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 800710e:	683a      	ldr	r2, [r7, #0]
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	0011      	movs	r1, r2
 8007114:	0018      	movs	r0, r3
 8007116:	f000 fa2b 	bl	8007570 <ai_platform_outputs_get>
 800711a:	0003      	movs	r3, r0
}
 800711c:	0018      	movs	r0, r3
 800711e:	46bd      	mov	sp, r7
 8007120:	b002      	add	sp, #8
 8007122:	bd80      	pop	{r7, pc}
 8007124:	200005f0 	.word	0x200005f0
 8007128:	a1c00100 	.word	0xa1c00100

0800712c <ai_network_init>:


AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 800712c:	b590      	push	{r4, r7, lr}
 800712e:	b085      	sub	sp, #20
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
 8007134:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 8007136:	683a      	ldr	r2, [r7, #0]
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	0011      	movs	r1, r2
 800713c:	0018      	movs	r0, r3
 800713e:	f000 fadd 	bl	80076fc <ai_platform_network_init>
 8007142:	0003      	movs	r3, r0
 8007144:	60fb      	str	r3, [r7, #12]
  ai_bool ok = true;
 8007146:	230b      	movs	r3, #11
 8007148:	18fb      	adds	r3, r7, r3
 800714a:	2201      	movs	r2, #1
 800714c:	701a      	strb	r2, [r3, #0]

  if (!net_ctx) return false;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d101      	bne.n	8007158 <ai_network_init+0x2c>
 8007154:	2300      	movs	r3, #0
 8007156:	e02d      	b.n	80071b4 <ai_network_init+0x88>
  ok &= network_configure_weights(net_ctx, params);
 8007158:	683a      	ldr	r2, [r7, #0]
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	0011      	movs	r1, r2
 800715e:	0018      	movs	r0, r3
 8007160:	f7ff fe64 	bl	8006e2c <network_configure_weights>
 8007164:	0003      	movs	r3, r0
 8007166:	001a      	movs	r2, r3
 8007168:	240b      	movs	r4, #11
 800716a:	193b      	adds	r3, r7, r4
 800716c:	781b      	ldrb	r3, [r3, #0]
 800716e:	401a      	ands	r2, r3
 8007170:	193b      	adds	r3, r7, r4
 8007172:	1e51      	subs	r1, r2, #1
 8007174:	418a      	sbcs	r2, r1
 8007176:	701a      	strb	r2, [r3, #0]
  ok &= network_configure_activations(net_ctx, params);
 8007178:	683a      	ldr	r2, [r7, #0]
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	0011      	movs	r1, r2
 800717e:	0018      	movs	r0, r3
 8007180:	f7ff fdec 	bl	8006d5c <network_configure_activations>
 8007184:	0003      	movs	r3, r0
 8007186:	001a      	movs	r2, r3
 8007188:	193b      	adds	r3, r7, r4
 800718a:	781b      	ldrb	r3, [r3, #0]
 800718c:	401a      	ands	r2, r3
 800718e:	193b      	adds	r3, r7, r4
 8007190:	1e51      	subs	r1, r2, #1
 8007192:	418a      	sbcs	r2, r1
 8007194:	701a      	strb	r2, [r3, #0]

  ok &= ai_platform_network_post_init(network);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	0018      	movs	r0, r3
 800719a:	f000 fb53 	bl	8007844 <ai_platform_network_post_init>
 800719e:	0003      	movs	r3, r0
 80071a0:	001a      	movs	r2, r3
 80071a2:	193b      	adds	r3, r7, r4
 80071a4:	781b      	ldrb	r3, [r3, #0]
 80071a6:	401a      	ands	r2, r3
 80071a8:	193b      	adds	r3, r7, r4
 80071aa:	1e51      	subs	r1, r2, #1
 80071ac:	418a      	sbcs	r2, r1
 80071ae:	701a      	strb	r2, [r3, #0]

  return ok;
 80071b0:	193b      	adds	r3, r7, r4
 80071b2:	781b      	ldrb	r3, [r3, #0]
}
 80071b4:	0018      	movs	r0, r3
 80071b6:	46bd      	mov	sp, r7
 80071b8:	b005      	add	sp, #20
 80071ba:	bd90      	pop	{r4, r7, pc}

080071bc <ai_network_run>:


AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b084      	sub	sp, #16
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	60f8      	str	r0, [r7, #12]
 80071c4:	60b9      	str	r1, [r7, #8]
 80071c6:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 80071c8:	687a      	ldr	r2, [r7, #4]
 80071ca:	68b9      	ldr	r1, [r7, #8]
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	0018      	movs	r0, r3
 80071d0:	f000 fb6c 	bl	80078ac <ai_platform_network_process>
 80071d4:	0003      	movs	r3, r0
}
 80071d6:	0018      	movs	r0, r3
 80071d8:	46bd      	mov	sp, r7
 80071da:	b004      	add	sp, #16
 80071dc:	bd80      	pop	{r7, pc}
	...

080071e0 <ai_network_data_params_get>:
 * @ingroup network_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_network_data_params_get(ai_network_params* params)
{
 80071e0:	b5b0      	push	{r4, r5, r7, lr}
 80071e2:	b086      	sub	sp, #24
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d101      	bne.n	80071f2 <ai_network_data_params_get+0x12>
 80071ee:	2300      	movs	r3, #0
 80071f0:	e010      	b.n	8007214 <ai_network_data_params_get+0x34>
  
  const ai_buffer_array map_activations = 
 80071f2:	2410      	movs	r4, #16
 80071f4:	193b      	adds	r3, r7, r4
 80071f6:	4a09      	ldr	r2, [pc, #36]	@ (800721c <ai_network_data_params_get+0x3c>)
 80071f8:	ca03      	ldmia	r2!, {r0, r1}
 80071fa:	c303      	stmia	r3!, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_ACTIVATIONS_COUNT, g_network_data_map_activations);
  
  const ai_buffer_array map_weights = 
 80071fc:	2508      	movs	r5, #8
 80071fe:	197b      	adds	r3, r7, r5
 8007200:	4a07      	ldr	r2, [pc, #28]	@ (8007220 <ai_network_data_params_get+0x40>)
 8007202:	ca03      	ldmia	r2!, {r0, r1}
 8007204:	c303      	stmia	r3!, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_WEIGHTS_COUNT, g_network_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 8007206:	193a      	adds	r2, r7, r4
 8007208:	1979      	adds	r1, r7, r5
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	0018      	movs	r0, r3
 800720e:	f000 f8fd 	bl	800740c <ai_platform_bind_network_params>
 8007212:	0003      	movs	r3, r0
}
 8007214:	0018      	movs	r0, r3
 8007216:	46bd      	mov	sp, r7
 8007218:	b006      	add	sp, #24
 800721a:	bdb0      	pop	{r4, r5, r7, pc}
 800721c:	0800b89c 	.word	0x0800b89c
 8007220:	0800b8a4 	.word	0x0800b8a4

08007224 <ai_buffer_get_size>:
 8007224:	b530      	push	{r4, r5, lr}
 8007226:	2800      	cmp	r0, #0
 8007228:	d024      	beq.n	8007274 <ai_buffer_get_size+0x50>
 800722a:	4d13      	ldr	r5, [pc, #76]	@ (8007278 <ai_buffer_get_size+0x54>)
 800722c:	6803      	ldr	r3, [r0, #0]
 800722e:	6984      	ldr	r4, [r0, #24]
 8007230:	402b      	ands	r3, r5
 8007232:	4d12      	ldr	r5, [pc, #72]	@ (800727c <ai_buffer_get_size+0x58>)
 8007234:	6862      	ldr	r2, [r4, #4]
 8007236:	42ab      	cmp	r3, r5
 8007238:	d016      	beq.n	8007268 <ai_buffer_get_size+0x44>
 800723a:	7d03      	ldrb	r3, [r0, #20]
 800723c:	3b01      	subs	r3, #1
 800723e:	4259      	negs	r1, r3
 8007240:	414b      	adcs	r3, r1
 8007242:	6941      	ldr	r1, [r0, #20]
 8007244:	0a09      	lsrs	r1, r1, #8
 8007246:	428b      	cmp	r3, r1
 8007248:	da0a      	bge.n	8007260 <ai_buffer_get_size+0x3c>
 800724a:	2b01      	cmp	r3, #1
 800724c:	d102      	bne.n	8007254 <ai_buffer_get_size+0x30>
 800724e:	2902      	cmp	r1, #2
 8007250:	dd06      	ble.n	8007260 <ai_buffer_get_size+0x3c>
 8007252:	2302      	movs	r3, #2
 8007254:	0098      	lsls	r0, r3, #2
 8007256:	5820      	ldr	r0, [r4, r0]
 8007258:	3301      	adds	r3, #1
 800725a:	4342      	muls	r2, r0
 800725c:	4299      	cmp	r1, r3
 800725e:	dcf4      	bgt.n	800724a <ai_buffer_get_size+0x26>
 8007260:	43d0      	mvns	r0, r2
 8007262:	17c0      	asrs	r0, r0, #31
 8007264:	4010      	ands	r0, r2
 8007266:	bd30      	pop	{r4, r5, pc}
 8007268:	2900      	cmp	r1, #0
 800726a:	d0e6      	beq.n	800723a <ai_buffer_get_size+0x16>
 800726c:	231f      	movs	r3, #31
 800726e:	321f      	adds	r2, #31
 8007270:	439a      	bics	r2, r3
 8007272:	e7e2      	b.n	800723a <ai_buffer_get_size+0x16>
 8007274:	2000      	movs	r0, #0
 8007276:	e7f6      	b.n	8007266 <ai_buffer_get_size+0x42>
 8007278:	017fffff 	.word	0x017fffff
 800727c:	000400c0 	.word	0x000400c0

08007280 <ai_buffer_array_sane>:
 8007280:	2800      	cmp	r0, #0
 8007282:	d007      	beq.n	8007294 <ai_buffer_array_sane+0x14>
 8007284:	6843      	ldr	r3, [r0, #4]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d004      	beq.n	8007294 <ai_buffer_array_sane+0x14>
 800728a:	8840      	ldrh	r0, [r0, #2]
 800728c:	1e43      	subs	r3, r0, #1
 800728e:	4198      	sbcs	r0, r3
 8007290:	b2c0      	uxtb	r0, r0
 8007292:	e000      	b.n	8007296 <ai_buffer_array_sane+0x16>
 8007294:	2000      	movs	r0, #0
 8007296:	4770      	bx	lr

08007298 <ai_buffer_array_item_set_address>:
 8007298:	b510      	push	{r4, lr}
 800729a:	2800      	cmp	r0, #0
 800729c:	d00d      	beq.n	80072ba <ai_buffer_array_item_set_address+0x22>
 800729e:	6843      	ldr	r3, [r0, #4]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d00a      	beq.n	80072ba <ai_buffer_array_item_set_address+0x22>
 80072a4:	8844      	ldrh	r4, [r0, #2]
 80072a6:	2000      	movs	r0, #0
 80072a8:	2c00      	cmp	r4, #0
 80072aa:	d007      	beq.n	80072bc <ai_buffer_array_item_set_address+0x24>
 80072ac:	00c8      	lsls	r0, r1, #3
 80072ae:	1a41      	subs	r1, r0, r1
 80072b0:	0089      	lsls	r1, r1, #2
 80072b2:	185b      	adds	r3, r3, r1
 80072b4:	2001      	movs	r0, #1
 80072b6:	605a      	str	r2, [r3, #4]
 80072b8:	e000      	b.n	80072bc <ai_buffer_array_item_set_address+0x24>
 80072ba:	2000      	movs	r0, #0
 80072bc:	bd10      	pop	{r4, pc}
 80072be:	46c0      	nop			@ (mov r8, r8)

080072c0 <ai_platform_get_weights_map>:
 80072c0:	b570      	push	{r4, r5, r6, lr}
 80072c2:	0006      	movs	r6, r0
 80072c4:	000d      	movs	r5, r1
 80072c6:	1e14      	subs	r4, r2, #0
 80072c8:	d01b      	beq.n	8007302 <ai_platform_get_weights_map+0x42>
 80072ca:	2800      	cmp	r0, #0
 80072cc:	d019      	beq.n	8007302 <ai_platform_get_weights_map+0x42>
 80072ce:	2900      	cmp	r1, #0
 80072d0:	d017      	beq.n	8007302 <ai_platform_get_weights_map+0x42>
 80072d2:	4a22      	ldr	r2, [pc, #136]	@ (800735c <ai_platform_get_weights_map+0x9c>)
 80072d4:	6823      	ldr	r3, [r4, #0]
 80072d6:	4293      	cmp	r3, r2
 80072d8:	d00b      	beq.n	80072f2 <ai_platform_get_weights_map+0x32>
 80072da:	6863      	ldr	r3, [r4, #4]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d010      	beq.n	8007302 <ai_platform_get_weights_map+0x42>
 80072e0:	681c      	ldr	r4, [r3, #0]
 80072e2:	4294      	cmp	r4, r2
 80072e4:	d00f      	beq.n	8007306 <ai_platform_get_weights_map+0x46>
 80072e6:	3901      	subs	r1, #1
 80072e8:	6003      	str	r3, [r0, #0]
 80072ea:	424b      	negs	r3, r1
 80072ec:	4159      	adcs	r1, r3
 80072ee:	b2c8      	uxtb	r0, r1
 80072f0:	e008      	b.n	8007304 <ai_platform_get_weights_map+0x44>
 80072f2:	1d20      	adds	r0, r4, #4
 80072f4:	f7ff ffc4 	bl	8007280 <ai_buffer_array_sane>
 80072f8:	2800      	cmp	r0, #0
 80072fa:	d002      	beq.n	8007302 <ai_platform_get_weights_map+0x42>
 80072fc:	88e3      	ldrh	r3, [r4, #6]
 80072fe:	429d      	cmp	r5, r3
 8007300:	d019      	beq.n	8007336 <ai_platform_get_weights_map+0x76>
 8007302:	2000      	movs	r0, #0
 8007304:	bd70      	pop	{r4, r5, r6, pc}
 8007306:	1d1a      	adds	r2, r3, #4
 8007308:	2100      	movs	r1, #0
 800730a:	2300      	movs	r3, #0
 800730c:	e004      	b.n	8007318 <ai_platform_get_weights_map+0x58>
 800730e:	3101      	adds	r1, #1
 8007310:	50f0      	str	r0, [r6, r3]
 8007312:	3304      	adds	r3, #4
 8007314:	428d      	cmp	r5, r1
 8007316:	d005      	beq.n	8007324 <ai_platform_get_weights_map+0x64>
 8007318:	58d0      	ldr	r0, [r2, r3]
 800731a:	42a0      	cmp	r0, r4
 800731c:	d1f7      	bne.n	800730e <ai_platform_get_weights_map+0x4e>
 800731e:	2000      	movs	r0, #0
 8007320:	428d      	cmp	r5, r1
 8007322:	d1ef      	bne.n	8007304 <ai_platform_get_weights_map+0x44>
 8007324:	4b0e      	ldr	r3, [pc, #56]	@ (8007360 <ai_platform_get_weights_map+0xa0>)
 8007326:	00ad      	lsls	r5, r5, #2
 8007328:	469c      	mov	ip, r3
 800732a:	58a8      	ldr	r0, [r5, r2]
 800732c:	4460      	add	r0, ip
 800732e:	4243      	negs	r3, r0
 8007330:	4158      	adcs	r0, r3
 8007332:	b2c0      	uxtb	r0, r0
 8007334:	e7e6      	b.n	8007304 <ai_platform_get_weights_map+0x44>
 8007336:	2100      	movs	r1, #0
 8007338:	2300      	movs	r3, #0
 800733a:	e005      	b.n	8007348 <ai_platform_get_weights_map+0x88>
 800733c:	0098      	lsls	r0, r3, #2
 800733e:	3301      	adds	r3, #1
 8007340:	5032      	str	r2, [r6, r0]
 8007342:	311c      	adds	r1, #28
 8007344:	429d      	cmp	r5, r3
 8007346:	d004      	beq.n	8007352 <ai_platform_get_weights_map+0x92>
 8007348:	68a2      	ldr	r2, [r4, #8]
 800734a:	1852      	adds	r2, r2, r1
 800734c:	6852      	ldr	r2, [r2, #4]
 800734e:	2a00      	cmp	r2, #0
 8007350:	d1f4      	bne.n	800733c <ai_platform_get_weights_map+0x7c>
 8007352:	1ae9      	subs	r1, r5, r3
 8007354:	424b      	negs	r3, r1
 8007356:	4159      	adcs	r1, r3
 8007358:	b2c8      	uxtb	r0, r1
 800735a:	e7d3      	b.n	8007304 <ai_platform_get_weights_map+0x44>
 800735c:	a1facade 	.word	0xa1facade
 8007360:	5e053522 	.word	0x5e053522

08007364 <ai_platform_get_activations_map>:
 8007364:	b570      	push	{r4, r5, r6, lr}
 8007366:	0006      	movs	r6, r0
 8007368:	000d      	movs	r5, r1
 800736a:	1e14      	subs	r4, r2, #0
 800736c:	d01c      	beq.n	80073a8 <ai_platform_get_activations_map+0x44>
 800736e:	2800      	cmp	r0, #0
 8007370:	d01a      	beq.n	80073a8 <ai_platform_get_activations_map+0x44>
 8007372:	2900      	cmp	r1, #0
 8007374:	d018      	beq.n	80073a8 <ai_platform_get_activations_map+0x44>
 8007376:	4a23      	ldr	r2, [pc, #140]	@ (8007404 <ai_platform_get_activations_map+0xa0>)
 8007378:	6823      	ldr	r3, [r4, #0]
 800737a:	4293      	cmp	r3, r2
 800737c:	d00b      	beq.n	8007396 <ai_platform_get_activations_map+0x32>
 800737e:	6a23      	ldr	r3, [r4, #32]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d011      	beq.n	80073a8 <ai_platform_get_activations_map+0x44>
 8007384:	681c      	ldr	r4, [r3, #0]
 8007386:	4294      	cmp	r4, r2
 8007388:	d010      	beq.n	80073ac <ai_platform_get_activations_map+0x48>
 800738a:	3901      	subs	r1, #1
 800738c:	6003      	str	r3, [r0, #0]
 800738e:	424b      	negs	r3, r1
 8007390:	4159      	adcs	r1, r3
 8007392:	b2c8      	uxtb	r0, r1
 8007394:	e009      	b.n	80073aa <ai_platform_get_activations_map+0x46>
 8007396:	0020      	movs	r0, r4
 8007398:	300c      	adds	r0, #12
 800739a:	f7ff ff71 	bl	8007280 <ai_buffer_array_sane>
 800739e:	2800      	cmp	r0, #0
 80073a0:	d002      	beq.n	80073a8 <ai_platform_get_activations_map+0x44>
 80073a2:	89e3      	ldrh	r3, [r4, #14]
 80073a4:	429d      	cmp	r5, r3
 80073a6:	d019      	beq.n	80073dc <ai_platform_get_activations_map+0x78>
 80073a8:	2000      	movs	r0, #0
 80073aa:	bd70      	pop	{r4, r5, r6, pc}
 80073ac:	1d1a      	adds	r2, r3, #4
 80073ae:	2100      	movs	r1, #0
 80073b0:	2300      	movs	r3, #0
 80073b2:	e004      	b.n	80073be <ai_platform_get_activations_map+0x5a>
 80073b4:	3101      	adds	r1, #1
 80073b6:	50f0      	str	r0, [r6, r3]
 80073b8:	3304      	adds	r3, #4
 80073ba:	428d      	cmp	r5, r1
 80073bc:	d005      	beq.n	80073ca <ai_platform_get_activations_map+0x66>
 80073be:	58d0      	ldr	r0, [r2, r3]
 80073c0:	42a0      	cmp	r0, r4
 80073c2:	d1f7      	bne.n	80073b4 <ai_platform_get_activations_map+0x50>
 80073c4:	2000      	movs	r0, #0
 80073c6:	428d      	cmp	r5, r1
 80073c8:	d1ef      	bne.n	80073aa <ai_platform_get_activations_map+0x46>
 80073ca:	4b0f      	ldr	r3, [pc, #60]	@ (8007408 <ai_platform_get_activations_map+0xa4>)
 80073cc:	00ad      	lsls	r5, r5, #2
 80073ce:	469c      	mov	ip, r3
 80073d0:	58a8      	ldr	r0, [r5, r2]
 80073d2:	4460      	add	r0, ip
 80073d4:	4243      	negs	r3, r0
 80073d6:	4158      	adcs	r0, r3
 80073d8:	b2c0      	uxtb	r0, r0
 80073da:	e7e6      	b.n	80073aa <ai_platform_get_activations_map+0x46>
 80073dc:	2100      	movs	r1, #0
 80073de:	2300      	movs	r3, #0
 80073e0:	e005      	b.n	80073ee <ai_platform_get_activations_map+0x8a>
 80073e2:	0098      	lsls	r0, r3, #2
 80073e4:	3301      	adds	r3, #1
 80073e6:	5032      	str	r2, [r6, r0]
 80073e8:	311c      	adds	r1, #28
 80073ea:	429d      	cmp	r5, r3
 80073ec:	d004      	beq.n	80073f8 <ai_platform_get_activations_map+0x94>
 80073ee:	6922      	ldr	r2, [r4, #16]
 80073f0:	1852      	adds	r2, r2, r1
 80073f2:	6852      	ldr	r2, [r2, #4]
 80073f4:	2a00      	cmp	r2, #0
 80073f6:	d1f4      	bne.n	80073e2 <ai_platform_get_activations_map+0x7e>
 80073f8:	1ae9      	subs	r1, r5, r3
 80073fa:	424b      	negs	r3, r1
 80073fc:	4159      	adcs	r1, r3
 80073fe:	b2c8      	uxtb	r0, r1
 8007400:	e7d3      	b.n	80073aa <ai_platform_get_activations_map+0x46>
 8007402:	46c0      	nop			@ (mov r8, r8)
 8007404:	a1facade 	.word	0xa1facade
 8007408:	5e053522 	.word	0x5e053522

0800740c <ai_platform_bind_network_params>:
 800740c:	b530      	push	{r4, r5, lr}
 800740e:	2800      	cmp	r0, #0
 8007410:	d00d      	beq.n	800742e <ai_platform_bind_network_params+0x22>
 8007412:	2900      	cmp	r1, #0
 8007414:	d00b      	beq.n	800742e <ai_platform_bind_network_params+0x22>
 8007416:	2a00      	cmp	r2, #0
 8007418:	d009      	beq.n	800742e <ai_platform_bind_network_params+0x22>
 800741a:	0003      	movs	r3, r0
 800741c:	4c05      	ldr	r4, [pc, #20]	@ (8007434 <ai_platform_bind_network_params+0x28>)
 800741e:	300c      	adds	r0, #12
 8007420:	c310      	stmia	r3!, {r4}
 8007422:	c930      	ldmia	r1!, {r4, r5}
 8007424:	c330      	stmia	r3!, {r4, r5}
 8007426:	ca0a      	ldmia	r2!, {r1, r3}
 8007428:	c00a      	stmia	r0!, {r1, r3}
 800742a:	2001      	movs	r0, #1
 800742c:	bd30      	pop	{r4, r5, pc}
 800742e:	2000      	movs	r0, #0
 8007430:	e7fc      	b.n	800742c <ai_platform_bind_network_params+0x20>
 8007432:	46c0      	nop			@ (mov r8, r8)
 8007434:	a1facade 	.word	0xa1facade

08007438 <ai_platform_network_get_error>:
 8007438:	b510      	push	{r4, lr}
 800743a:	4a05      	ldr	r2, [pc, #20]	@ (8007450 <ai_platform_network_get_error+0x18>)
 800743c:	6803      	ldr	r3, [r0, #0]
 800743e:	4013      	ands	r3, r2
 8007440:	4293      	cmp	r3, r2
 8007442:	d103      	bne.n	800744c <ai_platform_network_get_error+0x14>
 8007444:	300c      	adds	r0, #12
 8007446:	f000 fc39 	bl	8007cbc <core_get_error>
 800744a:	bd10      	pop	{r4, pc}
 800744c:	4801      	ldr	r0, [pc, #4]	@ (8007454 <ai_platform_network_get_error+0x1c>)
 800744e:	e7fc      	b.n	800744a <ai_platform_network_get_error+0x12>
 8007450:	a1c00100 	.word	0xa1c00100
 8007454:	00001010 	.word	0x00001010

08007458 <ai_platform_network_set_error>:
 8007458:	b510      	push	{r4, lr}
 800745a:	2800      	cmp	r0, #0
 800745c:	d003      	beq.n	8007466 <ai_platform_network_set_error+0xe>
 800745e:	300c      	adds	r0, #12
 8007460:	f000 fc32 	bl	8007cc8 <core_set_error>
 8007464:	bd10      	pop	{r4, pc}
 8007466:	2000      	movs	r0, #0
 8007468:	e7fc      	b.n	8007464 <ai_platform_network_set_error+0xc>
 800746a:	46c0      	nop			@ (mov r8, r8)

0800746c <ai_platform_inputs_get>:
 800746c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800746e:	464e      	mov	r6, r9
 8007470:	46de      	mov	lr, fp
 8007472:	4657      	mov	r7, sl
 8007474:	4645      	mov	r5, r8
 8007476:	b5e0      	push	{r5, r6, r7, lr}
 8007478:	4a3c      	ldr	r2, [pc, #240]	@ (800756c <ai_platform_inputs_get+0x100>)
 800747a:	6803      	ldr	r3, [r0, #0]
 800747c:	0006      	movs	r6, r0
 800747e:	000c      	movs	r4, r1
 8007480:	2000      	movs	r0, #0
 8007482:	b083      	sub	sp, #12
 8007484:	4013      	ands	r3, r2
 8007486:	4293      	cmp	r3, r2
 8007488:	d15f      	bne.n	800754a <ai_platform_inputs_get+0xde>
 800748a:	8e33      	ldrh	r3, [r6, #48]	@ 0x30
 800748c:	2b00      	cmp	r3, #0
 800748e:	d051      	beq.n	8007534 <ai_platform_inputs_get+0xc8>
 8007490:	6b73      	ldr	r3, [r6, #52]	@ 0x34
 8007492:	4699      	mov	r9, r3
 8007494:	2300      	movs	r3, #0
 8007496:	469a      	mov	sl, r3
 8007498:	4698      	mov	r8, r3
 800749a:	464b      	mov	r3, r9
 800749c:	2b00      	cmp	r3, #0
 800749e:	d049      	beq.n	8007534 <ai_platform_inputs_get+0xc8>
 80074a0:	9600      	str	r6, [sp, #0]
 80074a2:	9101      	str	r1, [sp, #4]
 80074a4:	e019      	b.n	80074da <ai_platform_inputs_get+0x6e>
 80074a6:	2301      	movs	r3, #1
 80074a8:	6033      	str	r3, [r6, #0]
 80074aa:	69ab      	ldr	r3, [r5, #24]
 80074ac:	685b      	ldr	r3, [r3, #4]
 80074ae:	6062      	str	r2, [r4, #4]
 80074b0:	6123      	str	r3, [r4, #16]
 80074b2:	2301      	movs	r3, #1
 80074b4:	2200      	movs	r2, #0
 80074b6:	7523      	strb	r3, [r4, #20]
 80074b8:	023b      	lsls	r3, r7, #8
 80074ba:	6967      	ldr	r7, [r4, #20]
 80074bc:	60e2      	str	r2, [r4, #12]
 80074be:	32ff      	adds	r2, #255	@ 0xff
 80074c0:	4017      	ands	r7, r2
 80074c2:	431f      	orrs	r7, r3
 80074c4:	465b      	mov	r3, fp
 80074c6:	61a3      	str	r3, [r4, #24]
 80074c8:	2301      	movs	r3, #1
 80074ca:	469c      	mov	ip, r3
 80074cc:	331b      	adds	r3, #27
 80074ce:	44e0      	add	r8, ip
 80074d0:	469c      	mov	ip, r3
 80074d2:	6020      	str	r0, [r4, #0]
 80074d4:	60a6      	str	r6, [r4, #8]
 80074d6:	6167      	str	r7, [r4, #20]
 80074d8:	44e2      	add	sl, ip
 80074da:	464b      	mov	r3, r9
 80074dc:	881b      	ldrh	r3, [r3, #0]
 80074de:	4543      	cmp	r3, r8
 80074e0:	d93a      	bls.n	8007558 <ai_platform_inputs_get+0xec>
 80074e2:	464b      	mov	r3, r9
 80074e4:	685b      	ldr	r3, [r3, #4]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d036      	beq.n	8007558 <ai_platform_inputs_get+0xec>
 80074ea:	4642      	mov	r2, r8
 80074ec:	0092      	lsls	r2, r2, #2
 80074ee:	58d5      	ldr	r5, [r2, r3]
 80074f0:	2d00      	cmp	r5, #0
 80074f2:	d031      	beq.n	8007558 <ai_platform_inputs_get+0xec>
 80074f4:	464b      	mov	r3, r9
 80074f6:	689a      	ldr	r2, [r3, #8]
 80074f8:	4643      	mov	r3, r8
 80074fa:	6896      	ldr	r6, [r2, #8]
 80074fc:	00db      	lsls	r3, r3, #3
 80074fe:	18f6      	adds	r6, r6, r3
 8007500:	68eb      	ldr	r3, [r5, #12]
 8007502:	6854      	ldr	r4, [r2, #4]
 8007504:	469b      	mov	fp, r3
 8007506:	69ab      	ldr	r3, [r5, #24]
 8007508:	68af      	ldr	r7, [r5, #8]
 800750a:	6818      	ldr	r0, [r3, #0]
 800750c:	f001 fb26 	bl	8008b5c <ai_array_to_buffer_fmt>
 8007510:	69ab      	ldr	r3, [r5, #24]
 8007512:	4454      	add	r4, sl
 8007514:	689a      	ldr	r2, [r3, #8]
 8007516:	0a3f      	lsrs	r7, r7, #8
 8007518:	2e00      	cmp	r6, #0
 800751a:	d0c7      	beq.n	80074ac <ai_platform_inputs_get+0x40>
 800751c:	2300      	movs	r3, #0
 800751e:	6033      	str	r3, [r6, #0]
 8007520:	682b      	ldr	r3, [r5, #0]
 8007522:	6073      	str	r3, [r6, #4]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d002      	beq.n	800752e <ai_platform_inputs_get+0xc2>
 8007528:	885b      	ldrh	r3, [r3, #2]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d1bb      	bne.n	80074a6 <ai_platform_inputs_get+0x3a>
 800752e:	2600      	movs	r6, #0
 8007530:	69ab      	ldr	r3, [r5, #24]
 8007532:	e7bb      	b.n	80074ac <ai_platform_inputs_get+0x40>
 8007534:	0030      	movs	r0, r6
 8007536:	2218      	movs	r2, #24
 8007538:	2111      	movs	r1, #17
 800753a:	300c      	adds	r0, #12
 800753c:	f000 fbc4 	bl	8007cc8 <core_set_error>
 8007540:	2300      	movs	r3, #0
 8007542:	2000      	movs	r0, #0
 8007544:	2c00      	cmp	r4, #0
 8007546:	d000      	beq.n	800754a <ai_platform_inputs_get+0xde>
 8007548:	8023      	strh	r3, [r4, #0]
 800754a:	b003      	add	sp, #12
 800754c:	bcf0      	pop	{r4, r5, r6, r7}
 800754e:	46bb      	mov	fp, r7
 8007550:	46b2      	mov	sl, r6
 8007552:	46a9      	mov	r9, r5
 8007554:	46a0      	mov	r8, r4
 8007556:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007558:	4643      	mov	r3, r8
 800755a:	b29b      	uxth	r3, r3
 800755c:	9e00      	ldr	r6, [sp, #0]
 800755e:	9c01      	ldr	r4, [sp, #4]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d0e7      	beq.n	8007534 <ai_platform_inputs_get+0xc8>
 8007564:	464a      	mov	r2, r9
 8007566:	6892      	ldr	r2, [r2, #8]
 8007568:	6850      	ldr	r0, [r2, #4]
 800756a:	e7eb      	b.n	8007544 <ai_platform_inputs_get+0xd8>
 800756c:	a1c00100 	.word	0xa1c00100

08007570 <ai_platform_outputs_get>:
 8007570:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007572:	464e      	mov	r6, r9
 8007574:	46de      	mov	lr, fp
 8007576:	4657      	mov	r7, sl
 8007578:	4645      	mov	r5, r8
 800757a:	b5e0      	push	{r5, r6, r7, lr}
 800757c:	4a3b      	ldr	r2, [pc, #236]	@ (800766c <ai_platform_outputs_get+0xfc>)
 800757e:	6803      	ldr	r3, [r0, #0]
 8007580:	0006      	movs	r6, r0
 8007582:	000c      	movs	r4, r1
 8007584:	2000      	movs	r0, #0
 8007586:	b083      	sub	sp, #12
 8007588:	4013      	ands	r3, r2
 800758a:	4293      	cmp	r3, r2
 800758c:	d15c      	bne.n	8007648 <ai_platform_outputs_get+0xd8>
 800758e:	8e33      	ldrh	r3, [r6, #48]	@ 0x30
 8007590:	2b01      	cmp	r3, #1
 8007592:	d94e      	bls.n	8007632 <ai_platform_outputs_get+0xc2>
 8007594:	6b73      	ldr	r3, [r6, #52]	@ 0x34
 8007596:	9600      	str	r6, [sp, #0]
 8007598:	4699      	mov	r9, r3
 800759a:	2300      	movs	r3, #0
 800759c:	9101      	str	r1, [sp, #4]
 800759e:	469a      	mov	sl, r3
 80075a0:	4698      	mov	r8, r3
 80075a2:	e019      	b.n	80075d8 <ai_platform_outputs_get+0x68>
 80075a4:	2301      	movs	r3, #1
 80075a6:	6033      	str	r3, [r6, #0]
 80075a8:	69ab      	ldr	r3, [r5, #24]
 80075aa:	685b      	ldr	r3, [r3, #4]
 80075ac:	6062      	str	r2, [r4, #4]
 80075ae:	6123      	str	r3, [r4, #16]
 80075b0:	2301      	movs	r3, #1
 80075b2:	2200      	movs	r2, #0
 80075b4:	7523      	strb	r3, [r4, #20]
 80075b6:	023b      	lsls	r3, r7, #8
 80075b8:	6967      	ldr	r7, [r4, #20]
 80075ba:	60e2      	str	r2, [r4, #12]
 80075bc:	32ff      	adds	r2, #255	@ 0xff
 80075be:	4017      	ands	r7, r2
 80075c0:	431f      	orrs	r7, r3
 80075c2:	465b      	mov	r3, fp
 80075c4:	61a3      	str	r3, [r4, #24]
 80075c6:	2301      	movs	r3, #1
 80075c8:	469c      	mov	ip, r3
 80075ca:	331b      	adds	r3, #27
 80075cc:	44e0      	add	r8, ip
 80075ce:	469c      	mov	ip, r3
 80075d0:	6020      	str	r0, [r4, #0]
 80075d2:	60a6      	str	r6, [r4, #8]
 80075d4:	6167      	str	r7, [r4, #20]
 80075d6:	44e2      	add	sl, ip
 80075d8:	464b      	mov	r3, r9
 80075da:	899b      	ldrh	r3, [r3, #12]
 80075dc:	4543      	cmp	r3, r8
 80075de:	d93a      	bls.n	8007656 <ai_platform_outputs_get+0xe6>
 80075e0:	464b      	mov	r3, r9
 80075e2:	691b      	ldr	r3, [r3, #16]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d036      	beq.n	8007656 <ai_platform_outputs_get+0xe6>
 80075e8:	4642      	mov	r2, r8
 80075ea:	0092      	lsls	r2, r2, #2
 80075ec:	58d5      	ldr	r5, [r2, r3]
 80075ee:	2d00      	cmp	r5, #0
 80075f0:	d031      	beq.n	8007656 <ai_platform_outputs_get+0xe6>
 80075f2:	464b      	mov	r3, r9
 80075f4:	695a      	ldr	r2, [r3, #20]
 80075f6:	4643      	mov	r3, r8
 80075f8:	6896      	ldr	r6, [r2, #8]
 80075fa:	00db      	lsls	r3, r3, #3
 80075fc:	18f6      	adds	r6, r6, r3
 80075fe:	68eb      	ldr	r3, [r5, #12]
 8007600:	6854      	ldr	r4, [r2, #4]
 8007602:	469b      	mov	fp, r3
 8007604:	69ab      	ldr	r3, [r5, #24]
 8007606:	68af      	ldr	r7, [r5, #8]
 8007608:	6818      	ldr	r0, [r3, #0]
 800760a:	f001 faa7 	bl	8008b5c <ai_array_to_buffer_fmt>
 800760e:	69ab      	ldr	r3, [r5, #24]
 8007610:	4454      	add	r4, sl
 8007612:	689a      	ldr	r2, [r3, #8]
 8007614:	0a3f      	lsrs	r7, r7, #8
 8007616:	2e00      	cmp	r6, #0
 8007618:	d0c7      	beq.n	80075aa <ai_platform_outputs_get+0x3a>
 800761a:	2300      	movs	r3, #0
 800761c:	6033      	str	r3, [r6, #0]
 800761e:	682b      	ldr	r3, [r5, #0]
 8007620:	6073      	str	r3, [r6, #4]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d002      	beq.n	800762c <ai_platform_outputs_get+0xbc>
 8007626:	885b      	ldrh	r3, [r3, #2]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d1bb      	bne.n	80075a4 <ai_platform_outputs_get+0x34>
 800762c:	2600      	movs	r6, #0
 800762e:	69ab      	ldr	r3, [r5, #24]
 8007630:	e7bb      	b.n	80075aa <ai_platform_outputs_get+0x3a>
 8007632:	0030      	movs	r0, r6
 8007634:	2218      	movs	r2, #24
 8007636:	2111      	movs	r1, #17
 8007638:	300c      	adds	r0, #12
 800763a:	f000 fb45 	bl	8007cc8 <core_set_error>
 800763e:	2300      	movs	r3, #0
 8007640:	2000      	movs	r0, #0
 8007642:	2c00      	cmp	r4, #0
 8007644:	d000      	beq.n	8007648 <ai_platform_outputs_get+0xd8>
 8007646:	8023      	strh	r3, [r4, #0]
 8007648:	b003      	add	sp, #12
 800764a:	bcf0      	pop	{r4, r5, r6, r7}
 800764c:	46bb      	mov	fp, r7
 800764e:	46b2      	mov	sl, r6
 8007650:	46a9      	mov	r9, r5
 8007652:	46a0      	mov	r8, r4
 8007654:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007656:	4643      	mov	r3, r8
 8007658:	b29b      	uxth	r3, r3
 800765a:	9e00      	ldr	r6, [sp, #0]
 800765c:	9c01      	ldr	r4, [sp, #4]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d0e7      	beq.n	8007632 <ai_platform_outputs_get+0xc2>
 8007662:	464a      	mov	r2, r9
 8007664:	6952      	ldr	r2, [r2, #20]
 8007666:	6850      	ldr	r0, [r2, #4]
 8007668:	e7eb      	b.n	8007642 <ai_platform_outputs_get+0xd2>
 800766a:	46c0      	nop			@ (mov r8, r8)
 800766c:	a1c00100 	.word	0xa1c00100

08007670 <ai_platform_network_create>:
 8007670:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007672:	464f      	mov	r7, r9
 8007674:	4646      	mov	r6, r8
 8007676:	46d6      	mov	lr, sl
 8007678:	b5c0      	push	{r6, r7, lr}
 800767a:	b082      	sub	sp, #8
 800767c:	001f      	movs	r7, r3
 800767e:	ab0a      	add	r3, sp, #40	@ 0x28
 8007680:	781b      	ldrb	r3, [r3, #0]
 8007682:	0004      	movs	r4, r0
 8007684:	4698      	mov	r8, r3
 8007686:	ab0b      	add	r3, sp, #44	@ 0x2c
 8007688:	781b      	ldrb	r3, [r3, #0]
 800768a:	0016      	movs	r6, r2
 800768c:	4699      	mov	r9, r3
 800768e:	2800      	cmp	r0, #0
 8007690:	d02f      	beq.n	80076f2 <ai_platform_network_create+0x82>
 8007692:	6002      	str	r2, [r0, #0]
 8007694:	f000 fb10 	bl	8007cb8 <core_init>
 8007698:	2530      	movs	r5, #48	@ 0x30
 800769a:	2800      	cmp	r0, #0
 800769c:	d110      	bne.n	80076c0 <ai_platform_network_create+0x50>
 800769e:	2300      	movs	r3, #0
 80076a0:	6023      	str	r3, [r4, #0]
 80076a2:	2410      	movs	r4, #16
 80076a4:	464a      	mov	r2, r9
 80076a6:	4641      	mov	r1, r8
 80076a8:	0038      	movs	r0, r7
 80076aa:	f001 fad7 	bl	8008c5c <ai_version_get>
 80076ae:	60b0      	str	r0, [r6, #8]
 80076b0:	0220      	lsls	r0, r4, #8
 80076b2:	4328      	orrs	r0, r5
 80076b4:	b002      	add	sp, #8
 80076b6:	bce0      	pop	{r5, r6, r7}
 80076b8:	46ba      	mov	sl, r7
 80076ba:	46b1      	mov	r9, r6
 80076bc:	46a8      	mov	r8, r5
 80076be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076c0:	2200      	movs	r2, #0
 80076c2:	4641      	mov	r1, r8
 80076c4:	0038      	movs	r0, r7
 80076c6:	f001 fac9 	bl	8008c5c <ai_version_get>
 80076ca:	2200      	movs	r2, #0
 80076cc:	4682      	mov	sl, r0
 80076ce:	2105      	movs	r1, #5
 80076d0:	2001      	movs	r0, #1
 80076d2:	f001 fac3 	bl	8008c5c <ai_version_get>
 80076d6:	3d2f      	subs	r5, #47	@ 0x2f
 80076d8:	4582      	cmp	sl, r0
 80076da:	d1e0      	bne.n	800769e <ai_platform_network_create+0x2e>
 80076dc:	4b06      	ldr	r3, [pc, #24]	@ (80076f8 <ai_platform_network_create+0x88>)
 80076de:	a801      	add	r0, sp, #4
 80076e0:	9301      	str	r3, [sp, #4]
 80076e2:	f000 fafd 	bl	8007ce0 <ai_check_custom_types>
 80076e6:	3501      	adds	r5, #1
 80076e8:	2800      	cmp	r0, #0
 80076ea:	d0d8      	beq.n	800769e <ai_platform_network_create+0x2e>
 80076ec:	2400      	movs	r4, #0
 80076ee:	2500      	movs	r5, #0
 80076f0:	e7d8      	b.n	80076a4 <ai_platform_network_create+0x34>
 80076f2:	2510      	movs	r5, #16
 80076f4:	2410      	movs	r4, #16
 80076f6:	e7db      	b.n	80076b0 <ai_platform_network_create+0x40>
 80076f8:	84048403 	.word	0x84048403

080076fc <ai_platform_network_init>:
 80076fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076fe:	46ce      	mov	lr, r9
 8007700:	4647      	mov	r7, r8
 8007702:	b580      	push	{r7, lr}
 8007704:	0005      	movs	r5, r0
 8007706:	6800      	ldr	r0, [r0, #0]
 8007708:	4b4c      	ldr	r3, [pc, #304]	@ (800783c <ai_platform_network_init+0x140>)
 800770a:	0002      	movs	r2, r0
 800770c:	401a      	ands	r2, r3
 800770e:	429a      	cmp	r2, r3
 8007710:	d13e      	bne.n	8007790 <ai_platform_network_init+0x94>
 8007712:	2900      	cmp	r1, #0
 8007714:	d100      	bne.n	8007718 <ai_platform_network_init+0x1c>
 8007716:	e074      	b.n	8007802 <ai_platform_network_init+0x106>
 8007718:	4b49      	ldr	r3, [pc, #292]	@ (8007840 <ai_platform_network_init+0x144>)
 800771a:	680c      	ldr	r4, [r1, #0]
 800771c:	429c      	cmp	r4, r3
 800771e:	d10c      	bne.n	800773a <ai_platform_network_init+0x3e>
 8007720:	68cb      	ldr	r3, [r1, #12]
 8007722:	690c      	ldr	r4, [r1, #16]
 8007724:	684e      	ldr	r6, [r1, #4]
 8007726:	6889      	ldr	r1, [r1, #8]
 8007728:	4290      	cmp	r0, r2
 800772a:	d044      	beq.n	80077b6 <ai_platform_network_init+0xba>
 800772c:	2303      	movs	r3, #3
 800772e:	0028      	movs	r0, r5
 8007730:	612b      	str	r3, [r5, #16]
 8007732:	bcc0      	pop	{r6, r7}
 8007734:	46b9      	mov	r9, r7
 8007736:	46b0      	mov	r8, r6
 8007738:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800773a:	000c      	movs	r4, r1
 800773c:	684b      	ldr	r3, [r1, #4]
 800773e:	0020      	movs	r0, r4
 8007740:	2101      	movs	r1, #1
 8007742:	0026      	movs	r6, r4
 8007744:	4698      	mov	r8, r3
 8007746:	f7ff fd6d 	bl	8007224 <ai_buffer_get_size>
 800774a:	361c      	adds	r6, #28
 800774c:	6a23      	ldr	r3, [r4, #32]
 800774e:	0007      	movs	r7, r0
 8007750:	2101      	movs	r1, #1
 8007752:	0030      	movs	r0, r6
 8007754:	4699      	mov	r9, r3
 8007756:	f7ff fd65 	bl	8007224 <ai_buffer_get_size>
 800775a:	2f00      	cmp	r7, #0
 800775c:	d11a      	bne.n	8007794 <ai_platform_network_init+0x98>
 800775e:	2300      	movs	r3, #0
 8007760:	2400      	movs	r4, #0
 8007762:	469c      	mov	ip, r3
 8007764:	2800      	cmp	r0, #0
 8007766:	d019      	beq.n	800779c <ai_platform_network_init+0xa0>
 8007768:	464b      	mov	r3, r9
 800776a:	2201      	movs	r2, #1
 800776c:	2b00      	cmp	r3, #0
 800776e:	d05c      	beq.n	800782a <ai_platform_network_init+0x12e>
 8007770:	4643      	mov	r3, r8
 8007772:	2b00      	cmp	r3, #0
 8007774:	d015      	beq.n	80077a2 <ai_platform_network_init+0xa6>
 8007776:	4b31      	ldr	r3, [pc, #196]	@ (800783c <ai_platform_network_init+0x140>)
 8007778:	6829      	ldr	r1, [r5, #0]
 800777a:	4299      	cmp	r1, r3
 800777c:	d1d6      	bne.n	800772c <ai_platform_network_init+0x30>
 800777e:	8c6b      	ldrh	r3, [r5, #34]	@ 0x22
 8007780:	4563      	cmp	r3, ip
 8007782:	d220      	bcs.n	80077c6 <ai_platform_network_init+0xca>
 8007784:	0028      	movs	r0, r5
 8007786:	2212      	movs	r2, #18
 8007788:	2116      	movs	r1, #22
 800778a:	300c      	adds	r0, #12
 800778c:	f000 fa9c 	bl	8007cc8 <core_set_error>
 8007790:	2000      	movs	r0, #0
 8007792:	e7ce      	b.n	8007732 <ai_platform_network_init+0x36>
 8007794:	2301      	movs	r3, #1
 8007796:	469c      	mov	ip, r3
 8007798:	2800      	cmp	r0, #0
 800779a:	d1e5      	bne.n	8007768 <ai_platform_network_init+0x6c>
 800779c:	2600      	movs	r6, #0
 800779e:	2200      	movs	r2, #0
 80077a0:	e7e6      	b.n	8007770 <ai_platform_network_init+0x74>
 80077a2:	2f00      	cmp	r7, #0
 80077a4:	d0e7      	beq.n	8007776 <ai_platform_network_init+0x7a>
 80077a6:	0028      	movs	r0, r5
 80077a8:	2212      	movs	r2, #18
 80077aa:	2110      	movs	r1, #16
 80077ac:	300c      	adds	r0, #12
 80077ae:	f000 fa8b 	bl	8007cc8 <core_set_error>
 80077b2:	2000      	movs	r0, #0
 80077b4:	e7bd      	b.n	8007732 <ai_platform_network_init+0x36>
 80077b6:	6269      	str	r1, [r5, #36]	@ 0x24
 80077b8:	622e      	str	r6, [r5, #32]
 80077ba:	62ec      	str	r4, [r5, #44]	@ 0x2c
 80077bc:	0028      	movs	r0, r5
 80077be:	62ab      	str	r3, [r5, #40]	@ 0x28
 80077c0:	f000 fab6 	bl	8007d30 <ai_layers_init_all>
 80077c4:	e7b2      	b.n	800772c <ai_platform_network_init+0x30>
 80077c6:	4663      	mov	r3, ip
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d022      	beq.n	8007812 <ai_platform_network_init+0x116>
 80077cc:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 80077ce:	0021      	movs	r1, r4
 80077d0:	0003      	movs	r3, r0
 80077d2:	c991      	ldmia	r1!, {r0, r4, r7}
 80077d4:	c391      	stmia	r3!, {r0, r4, r7}
 80077d6:	c991      	ldmia	r1!, {r0, r4, r7}
 80077d8:	c391      	stmia	r3!, {r0, r4, r7}
 80077da:	6809      	ldr	r1, [r1, #0]
 80077dc:	6019      	str	r1, [r3, #0]
 80077de:	2380      	movs	r3, #128	@ 0x80
 80077e0:	025b      	lsls	r3, r3, #9
 80077e2:	622b      	str	r3, [r5, #32]
 80077e4:	8d6b      	ldrh	r3, [r5, #42]	@ 0x2a
 80077e6:	4293      	cmp	r3, r2
 80077e8:	d317      	bcc.n	800781a <ai_platform_network_init+0x11e>
 80077ea:	2a00      	cmp	r2, #0
 80077ec:	d007      	beq.n	80077fe <ai_platform_network_init+0x102>
 80077ee:	6ae9      	ldr	r1, [r5, #44]	@ 0x2c
 80077f0:	000b      	movs	r3, r1
 80077f2:	ce91      	ldmia	r6!, {r0, r4, r7}
 80077f4:	c391      	stmia	r3!, {r0, r4, r7}
 80077f6:	ce13      	ldmia	r6!, {r0, r1, r4}
 80077f8:	c313      	stmia	r3!, {r0, r1, r4}
 80077fa:	6831      	ldr	r1, [r6, #0]
 80077fc:	6019      	str	r1, [r3, #0]
 80077fe:	0413      	lsls	r3, r2, #16
 8007800:	e7dc      	b.n	80077bc <ai_platform_network_init+0xc0>
 8007802:	0028      	movs	r0, r5
 8007804:	2211      	movs	r2, #17
 8007806:	300c      	adds	r0, #12
 8007808:	3110      	adds	r1, #16
 800780a:	f000 fa5d 	bl	8007cc8 <core_set_error>
 800780e:	2000      	movs	r0, #0
 8007810:	e78f      	b.n	8007732 <ai_platform_network_init+0x36>
 8007812:	622b      	str	r3, [r5, #32]
 8007814:	8d6b      	ldrh	r3, [r5, #42]	@ 0x2a
 8007816:	4293      	cmp	r3, r2
 8007818:	d2e7      	bcs.n	80077ea <ai_platform_network_init+0xee>
 800781a:	0028      	movs	r0, r5
 800781c:	2213      	movs	r2, #19
 800781e:	2116      	movs	r1, #22
 8007820:	300c      	adds	r0, #12
 8007822:	f000 fa51 	bl	8007cc8 <core_set_error>
 8007826:	2000      	movs	r0, #0
 8007828:	e783      	b.n	8007732 <ai_platform_network_init+0x36>
 800782a:	0028      	movs	r0, r5
 800782c:	2110      	movs	r1, #16
 800782e:	300c      	adds	r0, #12
 8007830:	3212      	adds	r2, #18
 8007832:	f000 fa49 	bl	8007cc8 <core_set_error>
 8007836:	2000      	movs	r0, #0
 8007838:	e77b      	b.n	8007732 <ai_platform_network_init+0x36>
 800783a:	46c0      	nop			@ (mov r8, r8)
 800783c:	a1c00100 	.word	0xa1c00100
 8007840:	a1facade 	.word	0xa1facade

08007844 <ai_platform_network_post_init>:
 8007844:	b570      	push	{r4, r5, r6, lr}
 8007846:	6801      	ldr	r1, [r0, #0]
 8007848:	4b17      	ldr	r3, [pc, #92]	@ (80078a8 <ai_platform_network_post_init+0x64>)
 800784a:	000a      	movs	r2, r1
 800784c:	0004      	movs	r4, r0
 800784e:	401a      	ands	r2, r3
 8007850:	429a      	cmp	r2, r3
 8007852:	d10b      	bne.n	800786c <ai_platform_network_post_init+0x28>
 8007854:	6903      	ldr	r3, [r0, #16]
 8007856:	079b      	lsls	r3, r3, #30
 8007858:	d503      	bpl.n	8007862 <ai_platform_network_post_init+0x1e>
 800785a:	4291      	cmp	r1, r2
 800785c:	d008      	beq.n	8007870 <ai_platform_network_post_init+0x2c>
 800785e:	2001      	movs	r0, #1
 8007860:	bd70      	pop	{r4, r5, r6, pc}
 8007862:	2210      	movs	r2, #16
 8007864:	2111      	movs	r1, #17
 8007866:	300c      	adds	r0, #12
 8007868:	f000 fa2e 	bl	8007cc8 <core_set_error>
 800786c:	2000      	movs	r0, #0
 800786e:	e7f7      	b.n	8007860 <ai_platform_network_post_init+0x1c>
 8007870:	f000 fa6a 	bl	8007d48 <ai_layers_post_init_all>
 8007874:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 8007876:	2e00      	cmp	r6, #0
 8007878:	d0f1      	beq.n	800785e <ai_platform_network_post_init+0x1a>
 800787a:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 800787c:	2d00      	cmp	r5, #0
 800787e:	d0ee      	beq.n	800785e <ai_platform_network_post_init+0x1a>
 8007880:	0029      	movs	r1, r5
 8007882:	2000      	movs	r0, #0
 8007884:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8007886:	47b0      	blx	r6
 8007888:	692b      	ldr	r3, [r5, #16]
 800788a:	42ab      	cmp	r3, r5
 800788c:	d0e7      	beq.n	800785e <ai_platform_network_post_init+0x1a>
 800788e:	2b00      	cmp	r3, #0
 8007890:	d0e5      	beq.n	800785e <ai_platform_network_post_init+0x1a>
 8007892:	001d      	movs	r5, r3
 8007894:	2000      	movs	r0, #0
 8007896:	0029      	movs	r1, r5
 8007898:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 800789a:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800789c:	47b0      	blx	r6
 800789e:	692b      	ldr	r3, [r5, #16]
 80078a0:	42ab      	cmp	r3, r5
 80078a2:	d1f4      	bne.n	800788e <ai_platform_network_post_init+0x4a>
 80078a4:	e7db      	b.n	800785e <ai_platform_network_post_init+0x1a>
 80078a6:	46c0      	nop			@ (mov r8, r8)
 80078a8:	a1c00100 	.word	0xa1c00100

080078ac <ai_platform_network_process>:
 80078ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80078ae:	4645      	mov	r5, r8
 80078b0:	46de      	mov	lr, fp
 80078b2:	4657      	mov	r7, sl
 80078b4:	464e      	mov	r6, r9
 80078b6:	b5e0      	push	{r5, r6, r7, lr}
 80078b8:	4690      	mov	r8, r2
 80078ba:	6803      	ldr	r3, [r0, #0]
 80078bc:	4ab2      	ldr	r2, [pc, #712]	@ (8007b88 <ai_platform_network_process+0x2dc>)
 80078be:	4683      	mov	fp, r0
 80078c0:	000d      	movs	r5, r1
 80078c2:	b083      	sub	sp, #12
 80078c4:	4013      	ands	r3, r2
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d000      	beq.n	80078cc <ai_platform_network_process+0x20>
 80078ca:	e119      	b.n	8007b00 <ai_platform_network_process+0x254>
 80078cc:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d100      	bne.n	80078d4 <ai_platform_network_process+0x28>
 80078d2:	e10a      	b.n	8007aea <ai_platform_network_process+0x23e>
 80078d4:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80078d6:	4699      	mov	r9, r3
 80078d8:	2300      	movs	r3, #0
 80078da:	6183      	str	r3, [r0, #24]
 80078dc:	6903      	ldr	r3, [r0, #16]
 80078de:	43db      	mvns	r3, r3
 80078e0:	079b      	lsls	r3, r3, #30
 80078e2:	d000      	beq.n	80078e6 <ai_platform_network_process+0x3a>
 80078e4:	e114      	b.n	8007b10 <ai_platform_network_process+0x264>
 80078e6:	2900      	cmp	r1, #0
 80078e8:	d100      	bne.n	80078ec <ai_platform_network_process+0x40>
 80078ea:	e103      	b.n	8007af4 <ai_platform_network_process+0x248>
 80078ec:	464b      	mov	r3, r9
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d100      	bne.n	80078f4 <ai_platform_network_process+0x48>
 80078f2:	e0ff      	b.n	8007af4 <ai_platform_network_process+0x248>
 80078f4:	881b      	ldrh	r3, [r3, #0]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d100      	bne.n	80078fc <ai_platform_network_process+0x50>
 80078fa:	e0fb      	b.n	8007af4 <ai_platform_network_process+0x248>
 80078fc:	2400      	movs	r4, #0
 80078fe:	698b      	ldr	r3, [r1, #24]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	9301      	str	r3, [sp, #4]
 8007904:	464b      	mov	r3, r9
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d068      	beq.n	80079de <ai_platform_network_process+0x132>
 800790c:	00a2      	lsls	r2, r4, #2
 800790e:	58d6      	ldr	r6, [r2, r3]
 8007910:	2e00      	cmp	r6, #0
 8007912:	d064      	beq.n	80079de <ai_platform_network_process+0x132>
 8007914:	464b      	mov	r3, r9
 8007916:	689a      	ldr	r2, [r3, #8]
 8007918:	0123      	lsls	r3, r4, #4
 800791a:	6817      	ldr	r7, [r2, #0]
 800791c:	18ff      	adds	r7, r7, r3
 800791e:	2f00      	cmp	r7, #0
 8007920:	d100      	bne.n	8007924 <ai_platform_network_process+0x78>
 8007922:	e0e7      	b.n	8007af4 <ai_platform_network_process+0x248>
 8007924:	69b3      	ldr	r3, [r6, #24]
 8007926:	2101      	movs	r1, #1
 8007928:	685b      	ldr	r3, [r3, #4]
 800792a:	0028      	movs	r0, r5
 800792c:	469a      	mov	sl, r3
 800792e:	f7ff fc79 	bl	8007224 <ai_buffer_get_size>
 8007932:	4582      	cmp	sl, r0
 8007934:	d200      	bcs.n	8007938 <ai_platform_network_process+0x8c>
 8007936:	e0f2      	b.n	8007b1e <ai_platform_network_process+0x272>
 8007938:	68f2      	ldr	r2, [r6, #12]
 800793a:	69ab      	ldr	r3, [r5, #24]
 800793c:	68d0      	ldr	r0, [r2, #12]
 800793e:	68d9      	ldr	r1, [r3, #12]
 8007940:	4288      	cmp	r0, r1
 8007942:	d000      	beq.n	8007946 <ai_platform_network_process+0x9a>
 8007944:	e0eb      	b.n	8007b1e <ai_platform_network_process+0x272>
 8007946:	6890      	ldr	r0, [r2, #8]
 8007948:	6899      	ldr	r1, [r3, #8]
 800794a:	4288      	cmp	r0, r1
 800794c:	d000      	beq.n	8007950 <ai_platform_network_process+0xa4>
 800794e:	e0e6      	b.n	8007b1e <ai_platform_network_process+0x272>
 8007950:	6852      	ldr	r2, [r2, #4]
 8007952:	685b      	ldr	r3, [r3, #4]
 8007954:	429a      	cmp	r2, r3
 8007956:	d000      	beq.n	800795a <ai_platform_network_process+0xae>
 8007958:	e0e1      	b.n	8007b1e <ai_platform_network_process+0x272>
 800795a:	69b3      	ldr	r3, [r6, #24]
 800795c:	cb03      	ldmia	r3!, {r0, r1}
 800795e:	f001 f96b 	bl	8008c38 <ai_array_get_data_byte_size>
 8007962:	4682      	mov	sl, r0
 8007964:	0030      	movs	r0, r6
 8007966:	f001 f97f 	bl	8008c68 <get_tensor_byte_size>
 800796a:	4582      	cmp	sl, r0
 800796c:	d200      	bcs.n	8007970 <ai_platform_network_process+0xc4>
 800796e:	e0d6      	b.n	8007b1e <ai_platform_network_process+0x272>
 8007970:	69b3      	ldr	r3, [r6, #24]
 8007972:	6818      	ldr	r0, [r3, #0]
 8007974:	f001 f8f2 	bl	8008b5c <ai_array_to_buffer_fmt>
 8007978:	682b      	ldr	r3, [r5, #0]
 800797a:	4058      	eors	r0, r3
 800797c:	01c0      	lsls	r0, r0, #7
 800797e:	d000      	beq.n	8007982 <ai_platform_network_process+0xd6>
 8007980:	e0db      	b.n	8007b3a <ai_platform_network_process+0x28e>
 8007982:	686b      	ldr	r3, [r5, #4]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d100      	bne.n	800798a <ai_platform_network_process+0xde>
 8007988:	e0b4      	b.n	8007af4 <ai_platform_network_process+0x248>
 800798a:	69ab      	ldr	r3, [r5, #24]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d100      	bne.n	8007994 <ai_platform_network_process+0xe8>
 8007992:	e0d9      	b.n	8007b48 <ai_platform_network_process+0x29c>
 8007994:	9a01      	ldr	r2, [sp, #4]
 8007996:	429a      	cmp	r2, r3
 8007998:	d200      	bcs.n	800799c <ai_platform_network_process+0xf0>
 800799a:	9301      	str	r3, [sp, #4]
 800799c:	0030      	movs	r0, r6
 800799e:	f001 f963 	bl	8008c68 <get_tensor_byte_size>
 80079a2:	0003      	movs	r3, r0
 80079a4:	60b8      	str	r0, [r7, #8]
 80079a6:	69aa      	ldr	r2, [r5, #24]
 80079a8:	6810      	ldr	r0, [r2, #0]
 80079aa:	4358      	muls	r0, r3
 80079ac:	60f8      	str	r0, [r7, #12]
 80079ae:	686b      	ldr	r3, [r5, #4]
 80079b0:	1818      	adds	r0, r3, r0
 80079b2:	6038      	str	r0, [r7, #0]
 80079b4:	2080      	movs	r0, #128	@ 0x80
 80079b6:	607b      	str	r3, [r7, #4]
 80079b8:	69b2      	ldr	r2, [r6, #24]
 80079ba:	0580      	lsls	r0, r0, #22
 80079bc:	6811      	ldr	r1, [r2, #0]
 80079be:	4201      	tst	r1, r0
 80079c0:	d107      	bne.n	80079d2 <ai_platform_network_process+0x126>
 80079c2:	6891      	ldr	r1, [r2, #8]
 80079c4:	68d0      	ldr	r0, [r2, #12]
 80079c6:	1a09      	subs	r1, r1, r0
 80079c8:	185b      	adds	r3, r3, r1
 80079ca:	6093      	str	r3, [r2, #8]
 80079cc:	69b3      	ldr	r3, [r6, #24]
 80079ce:	687a      	ldr	r2, [r7, #4]
 80079d0:	60da      	str	r2, [r3, #12]
 80079d2:	464b      	mov	r3, r9
 80079d4:	881b      	ldrh	r3, [r3, #0]
 80079d6:	3401      	adds	r4, #1
 80079d8:	351c      	adds	r5, #28
 80079da:	429c      	cmp	r4, r3
 80079dc:	d392      	bcc.n	8007904 <ai_platform_network_process+0x58>
 80079de:	465b      	mov	r3, fp
 80079e0:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 80079e2:	4643      	mov	r3, r8
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d100      	bne.n	80079ea <ai_platform_network_process+0x13e>
 80079e8:	e0b5      	b.n	8007b56 <ai_platform_network_process+0x2aa>
 80079ea:	2a01      	cmp	r2, #1
 80079ec:	d800      	bhi.n	80079f0 <ai_platform_network_process+0x144>
 80079ee:	e09d      	b.n	8007b2c <ai_platform_network_process+0x280>
 80079f0:	465b      	mov	r3, fp
 80079f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079f4:	4699      	mov	r9, r3
 80079f6:	899b      	ldrh	r3, [r3, #12]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d100      	bne.n	80079fe <ai_platform_network_process+0x152>
 80079fc:	e096      	b.n	8007b2c <ai_platform_network_process+0x280>
 80079fe:	2300      	movs	r3, #0
 8007a00:	4646      	mov	r6, r8
 8007a02:	4698      	mov	r8, r3
 8007a04:	464b      	mov	r3, r9
 8007a06:	691b      	ldr	r3, [r3, #16]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d069      	beq.n	8007ae0 <ai_platform_network_process+0x234>
 8007a0c:	4642      	mov	r2, r8
 8007a0e:	0092      	lsls	r2, r2, #2
 8007a10:	58d5      	ldr	r5, [r2, r3]
 8007a12:	2d00      	cmp	r5, #0
 8007a14:	d064      	beq.n	8007ae0 <ai_platform_network_process+0x234>
 8007a16:	464b      	mov	r3, r9
 8007a18:	695a      	ldr	r2, [r3, #20]
 8007a1a:	4643      	mov	r3, r8
 8007a1c:	6817      	ldr	r7, [r2, #0]
 8007a1e:	011b      	lsls	r3, r3, #4
 8007a20:	18ff      	adds	r7, r7, r3
 8007a22:	2f00      	cmp	r7, #0
 8007a24:	d100      	bne.n	8007a28 <ai_platform_network_process+0x17c>
 8007a26:	e132      	b.n	8007c8e <ai_platform_network_process+0x3e2>
 8007a28:	69ab      	ldr	r3, [r5, #24]
 8007a2a:	2101      	movs	r1, #1
 8007a2c:	0030      	movs	r0, r6
 8007a2e:	685c      	ldr	r4, [r3, #4]
 8007a30:	f7ff fbf8 	bl	8007224 <ai_buffer_get_size>
 8007a34:	4284      	cmp	r4, r0
 8007a36:	d200      	bcs.n	8007a3a <ai_platform_network_process+0x18e>
 8007a38:	e078      	b.n	8007b2c <ai_platform_network_process+0x280>
 8007a3a:	68ea      	ldr	r2, [r5, #12]
 8007a3c:	69b3      	ldr	r3, [r6, #24]
 8007a3e:	68d0      	ldr	r0, [r2, #12]
 8007a40:	68d9      	ldr	r1, [r3, #12]
 8007a42:	4288      	cmp	r0, r1
 8007a44:	d000      	beq.n	8007a48 <ai_platform_network_process+0x19c>
 8007a46:	e071      	b.n	8007b2c <ai_platform_network_process+0x280>
 8007a48:	6890      	ldr	r0, [r2, #8]
 8007a4a:	6899      	ldr	r1, [r3, #8]
 8007a4c:	4288      	cmp	r0, r1
 8007a4e:	d000      	beq.n	8007a52 <ai_platform_network_process+0x1a6>
 8007a50:	e06c      	b.n	8007b2c <ai_platform_network_process+0x280>
 8007a52:	6852      	ldr	r2, [r2, #4]
 8007a54:	685b      	ldr	r3, [r3, #4]
 8007a56:	429a      	cmp	r2, r3
 8007a58:	d168      	bne.n	8007b2c <ai_platform_network_process+0x280>
 8007a5a:	69ab      	ldr	r3, [r5, #24]
 8007a5c:	cb03      	ldmia	r3!, {r0, r1}
 8007a5e:	f001 f8eb 	bl	8008c38 <ai_array_get_data_byte_size>
 8007a62:	0004      	movs	r4, r0
 8007a64:	0028      	movs	r0, r5
 8007a66:	f001 f8ff 	bl	8008c68 <get_tensor_byte_size>
 8007a6a:	4284      	cmp	r4, r0
 8007a6c:	d35e      	bcc.n	8007b2c <ai_platform_network_process+0x280>
 8007a6e:	69ab      	ldr	r3, [r5, #24]
 8007a70:	6818      	ldr	r0, [r3, #0]
 8007a72:	f001 f873 	bl	8008b5c <ai_array_to_buffer_fmt>
 8007a76:	0003      	movs	r3, r0
 8007a78:	6832      	ldr	r2, [r6, #0]
 8007a7a:	4053      	eors	r3, r2
 8007a7c:	01db      	lsls	r3, r3, #7
 8007a7e:	d000      	beq.n	8007a82 <ai_platform_network_process+0x1d6>
 8007a80:	e10c      	b.n	8007c9c <ai_platform_network_process+0x3f0>
 8007a82:	6873      	ldr	r3, [r6, #4]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d100      	bne.n	8007a8a <ai_platform_network_process+0x1de>
 8007a88:	e101      	b.n	8007c8e <ai_platform_network_process+0x3e2>
 8007a8a:	69b3      	ldr	r3, [r6, #24]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d100      	bne.n	8007a94 <ai_platform_network_process+0x1e8>
 8007a92:	e10a      	b.n	8007caa <ai_platform_network_process+0x3fe>
 8007a94:	9a01      	ldr	r2, [sp, #4]
 8007a96:	429a      	cmp	r2, r3
 8007a98:	d200      	bcs.n	8007a9c <ai_platform_network_process+0x1f0>
 8007a9a:	9301      	str	r3, [sp, #4]
 8007a9c:	0028      	movs	r0, r5
 8007a9e:	f001 f8e3 	bl	8008c68 <get_tensor_byte_size>
 8007aa2:	60b8      	str	r0, [r7, #8]
 8007aa4:	69b3      	ldr	r3, [r6, #24]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	4343      	muls	r3, r0
 8007aaa:	2080      	movs	r0, #128	@ 0x80
 8007aac:	60fb      	str	r3, [r7, #12]
 8007aae:	6872      	ldr	r2, [r6, #4]
 8007ab0:	0580      	lsls	r0, r0, #22
 8007ab2:	18d3      	adds	r3, r2, r3
 8007ab4:	607a      	str	r2, [r7, #4]
 8007ab6:	603b      	str	r3, [r7, #0]
 8007ab8:	69ab      	ldr	r3, [r5, #24]
 8007aba:	6819      	ldr	r1, [r3, #0]
 8007abc:	4201      	tst	r1, r0
 8007abe:	d107      	bne.n	8007ad0 <ai_platform_network_process+0x224>
 8007ac0:	6899      	ldr	r1, [r3, #8]
 8007ac2:	68d8      	ldr	r0, [r3, #12]
 8007ac4:	1a09      	subs	r1, r1, r0
 8007ac6:	1852      	adds	r2, r2, r1
 8007ac8:	609a      	str	r2, [r3, #8]
 8007aca:	69ab      	ldr	r3, [r5, #24]
 8007acc:	687a      	ldr	r2, [r7, #4]
 8007ace:	60da      	str	r2, [r3, #12]
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	469c      	mov	ip, r3
 8007ad4:	464b      	mov	r3, r9
 8007ad6:	899b      	ldrh	r3, [r3, #12]
 8007ad8:	44e0      	add	r8, ip
 8007ada:	361c      	adds	r6, #28
 8007adc:	4598      	cmp	r8, r3
 8007ade:	d391      	bcc.n	8007a04 <ai_platform_network_process+0x158>
 8007ae0:	466b      	mov	r3, sp
 8007ae2:	465a      	mov	r2, fp
 8007ae4:	889b      	ldrh	r3, [r3, #4]
 8007ae6:	8e12      	ldrh	r2, [r2, #48]	@ 0x30
 8007ae8:	e037      	b.n	8007b5a <ai_platform_network_process+0x2ae>
 8007aea:	6183      	str	r3, [r0, #24]
 8007aec:	6903      	ldr	r3, [r0, #16]
 8007aee:	43db      	mvns	r3, r3
 8007af0:	079b      	lsls	r3, r3, #30
 8007af2:	d10d      	bne.n	8007b10 <ai_platform_network_process+0x264>
 8007af4:	4658      	mov	r0, fp
 8007af6:	2217      	movs	r2, #23
 8007af8:	2112      	movs	r1, #18
 8007afa:	300c      	adds	r0, #12
 8007afc:	f000 f8e4 	bl	8007cc8 <core_set_error>
 8007b00:	2000      	movs	r0, #0
 8007b02:	b003      	add	sp, #12
 8007b04:	bcf0      	pop	{r4, r5, r6, r7}
 8007b06:	46bb      	mov	fp, r7
 8007b08:	46b2      	mov	sl, r6
 8007b0a:	46a9      	mov	r9, r5
 8007b0c:	46a0      	mov	r8, r4
 8007b0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b10:	4658      	mov	r0, fp
 8007b12:	2230      	movs	r2, #48	@ 0x30
 8007b14:	2111      	movs	r1, #17
 8007b16:	300c      	adds	r0, #12
 8007b18:	f000 f8d6 	bl	8007cc8 <core_set_error>
 8007b1c:	e7f0      	b.n	8007b00 <ai_platform_network_process+0x254>
 8007b1e:	4658      	mov	r0, fp
 8007b20:	2218      	movs	r2, #24
 8007b22:	2112      	movs	r1, #18
 8007b24:	300c      	adds	r0, #12
 8007b26:	f000 f8cf 	bl	8007cc8 <core_set_error>
 8007b2a:	e7e9      	b.n	8007b00 <ai_platform_network_process+0x254>
 8007b2c:	4658      	mov	r0, fp
 8007b2e:	2218      	movs	r2, #24
 8007b30:	2113      	movs	r1, #19
 8007b32:	300c      	adds	r0, #12
 8007b34:	f000 f8c8 	bl	8007cc8 <core_set_error>
 8007b38:	e7e2      	b.n	8007b00 <ai_platform_network_process+0x254>
 8007b3a:	4658      	mov	r0, fp
 8007b3c:	2219      	movs	r2, #25
 8007b3e:	2112      	movs	r1, #18
 8007b40:	300c      	adds	r0, #12
 8007b42:	f000 f8c1 	bl	8007cc8 <core_set_error>
 8007b46:	e7db      	b.n	8007b00 <ai_platform_network_process+0x254>
 8007b48:	4658      	mov	r0, fp
 8007b4a:	2221      	movs	r2, #33	@ 0x21
 8007b4c:	2112      	movs	r1, #18
 8007b4e:	300c      	adds	r0, #12
 8007b50:	f000 f8ba 	bl	8007cc8 <core_set_error>
 8007b54:	e7d4      	b.n	8007b00 <ai_platform_network_process+0x254>
 8007b56:	466b      	mov	r3, sp
 8007b58:	889b      	ldrh	r3, [r3, #4]
 8007b5a:	4659      	mov	r1, fp
 8007b5c:	830b      	strh	r3, [r1, #24]
 8007b5e:	2a00      	cmp	r2, #0
 8007b60:	d100      	bne.n	8007b64 <ai_platform_network_process+0x2b8>
 8007b62:	e08d      	b.n	8007c80 <ai_platform_network_process+0x3d4>
 8007b64:	6b4e      	ldr	r6, [r1, #52]	@ 0x34
 8007b66:	2a01      	cmp	r2, #1
 8007b68:	d100      	bne.n	8007b6c <ai_platform_network_process+0x2c0>
 8007b6a:	e08d      	b.n	8007c88 <ai_platform_network_process+0x3dc>
 8007b6c:	0037      	movs	r7, r6
 8007b6e:	370c      	adds	r7, #12
 8007b70:	46b9      	mov	r9, r7
 8007b72:	465a      	mov	r2, fp
 8007b74:	8b50      	ldrh	r0, [r2, #26]
 8007b76:	2280      	movs	r2, #128	@ 0x80
 8007b78:	0592      	lsls	r2, r2, #22
 8007b7a:	4690      	mov	r8, r2
 8007b7c:	4283      	cmp	r3, r0
 8007b7e:	d9c0      	bls.n	8007b02 <ai_platform_network_process+0x256>
 8007b80:	2400      	movs	r4, #0
 8007b82:	2e00      	cmp	r6, #0
 8007b84:	d114      	bne.n	8007bb0 <ai_platform_network_process+0x304>
 8007b86:	e02e      	b.n	8007be6 <ai_platform_network_process+0x33a>
 8007b88:	a1c00100 	.word	0xa1c00100
 8007b8c:	4657      	mov	r7, sl
 8007b8e:	68d9      	ldr	r1, [r3, #12]
 8007b90:	1a79      	subs	r1, r7, r1
 8007b92:	1840      	adds	r0, r0, r1
 8007b94:	6098      	str	r0, [r3, #8]
 8007b96:	6993      	ldr	r3, [r2, #24]
 8007b98:	686a      	ldr	r2, [r5, #4]
 8007b9a:	60da      	str	r2, [r3, #12]
 8007b9c:	68aa      	ldr	r2, [r5, #8]
 8007b9e:	686b      	ldr	r3, [r5, #4]
 8007ba0:	189b      	adds	r3, r3, r2
 8007ba2:	682a      	ldr	r2, [r5, #0]
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	d301      	bcc.n	8007bac <ai_platform_network_process+0x300>
 8007ba8:	68eb      	ldr	r3, [r5, #12]
 8007baa:	1ad3      	subs	r3, r2, r3
 8007bac:	606b      	str	r3, [r5, #4]
 8007bae:	3401      	adds	r4, #1
 8007bb0:	8833      	ldrh	r3, [r6, #0]
 8007bb2:	42a3      	cmp	r3, r4
 8007bb4:	d917      	bls.n	8007be6 <ai_platform_network_process+0x33a>
 8007bb6:	6873      	ldr	r3, [r6, #4]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d014      	beq.n	8007be6 <ai_platform_network_process+0x33a>
 8007bbc:	00a2      	lsls	r2, r4, #2
 8007bbe:	58d2      	ldr	r2, [r2, r3]
 8007bc0:	2a00      	cmp	r2, #0
 8007bc2:	d010      	beq.n	8007be6 <ai_platform_network_process+0x33a>
 8007bc4:	68b1      	ldr	r1, [r6, #8]
 8007bc6:	0123      	lsls	r3, r4, #4
 8007bc8:	680d      	ldr	r5, [r1, #0]
 8007bca:	18ed      	adds	r5, r5, r3
 8007bcc:	6993      	ldr	r3, [r2, #24]
 8007bce:	6868      	ldr	r0, [r5, #4]
 8007bd0:	6899      	ldr	r1, [r3, #8]
 8007bd2:	681f      	ldr	r7, [r3, #0]
 8007bd4:	468a      	mov	sl, r1
 8007bd6:	4641      	mov	r1, r8
 8007bd8:	420f      	tst	r7, r1
 8007bda:	d0d7      	beq.n	8007b8c <ai_platform_network_process+0x2e0>
 8007bdc:	4651      	mov	r1, sl
 8007bde:	68aa      	ldr	r2, [r5, #8]
 8007be0:	f000 ff76 	bl	8008ad0 <st_int8_copy>
 8007be4:	e7da      	b.n	8007b9c <ai_platform_network_process+0x2f0>
 8007be6:	4658      	mov	r0, fp
 8007be8:	f000 f8cc 	bl	8007d84 <ai_layers_forward_all>
 8007bec:	464b      	mov	r3, r9
 8007bee:	2400      	movs	r4, #0
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d02d      	beq.n	8007c50 <ai_platform_network_process+0x3a4>
 8007bf4:	464b      	mov	r3, r9
 8007bf6:	881b      	ldrh	r3, [r3, #0]
 8007bf8:	42a3      	cmp	r3, r4
 8007bfa:	d929      	bls.n	8007c50 <ai_platform_network_process+0x3a4>
 8007bfc:	464b      	mov	r3, r9
 8007bfe:	685b      	ldr	r3, [r3, #4]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d025      	beq.n	8007c50 <ai_platform_network_process+0x3a4>
 8007c04:	00a2      	lsls	r2, r4, #2
 8007c06:	58d3      	ldr	r3, [r2, r3]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d021      	beq.n	8007c50 <ai_platform_network_process+0x3a4>
 8007c0c:	464a      	mov	r2, r9
 8007c0e:	6891      	ldr	r1, [r2, #8]
 8007c10:	0122      	lsls	r2, r4, #4
 8007c12:	680d      	ldr	r5, [r1, #0]
 8007c14:	6998      	ldr	r0, [r3, #24]
 8007c16:	18ad      	adds	r5, r5, r2
 8007c18:	68aa      	ldr	r2, [r5, #8]
 8007c1a:	6807      	ldr	r7, [r0, #0]
 8007c1c:	4692      	mov	sl, r2
 8007c1e:	4642      	mov	r2, r8
 8007c20:	6869      	ldr	r1, [r5, #4]
 8007c22:	4217      	tst	r7, r2
 8007c24:	d11d      	bne.n	8007c62 <ai_platform_network_process+0x3b6>
 8007c26:	682a      	ldr	r2, [r5, #0]
 8007c28:	4451      	add	r1, sl
 8007c2a:	4291      	cmp	r1, r2
 8007c2c:	d301      	bcc.n	8007c32 <ai_platform_network_process+0x386>
 8007c2e:	68e9      	ldr	r1, [r5, #12]
 8007c30:	1a51      	subs	r1, r2, r1
 8007c32:	6069      	str	r1, [r5, #4]
 8007c34:	699a      	ldr	r2, [r3, #24]
 8007c36:	3401      	adds	r4, #1
 8007c38:	6890      	ldr	r0, [r2, #8]
 8007c3a:	68d7      	ldr	r7, [r2, #12]
 8007c3c:	1bc0      	subs	r0, r0, r7
 8007c3e:	1809      	adds	r1, r1, r0
 8007c40:	6091      	str	r1, [r2, #8]
 8007c42:	699b      	ldr	r3, [r3, #24]
 8007c44:	686a      	ldr	r2, [r5, #4]
 8007c46:	60da      	str	r2, [r3, #12]
 8007c48:	464b      	mov	r3, r9
 8007c4a:	881b      	ldrh	r3, [r3, #0]
 8007c4c:	42a3      	cmp	r3, r4
 8007c4e:	d8d5      	bhi.n	8007bfc <ai_platform_network_process+0x350>
 8007c50:	465b      	mov	r3, fp
 8007c52:	8b58      	ldrh	r0, [r3, #26]
 8007c54:	3001      	adds	r0, #1
 8007c56:	b280      	uxth	r0, r0
 8007c58:	8358      	strh	r0, [r3, #26]
 8007c5a:	8b1b      	ldrh	r3, [r3, #24]
 8007c5c:	4283      	cmp	r3, r0
 8007c5e:	d88f      	bhi.n	8007b80 <ai_platform_network_process+0x2d4>
 8007c60:	e74f      	b.n	8007b02 <ai_platform_network_process+0x256>
 8007c62:	4652      	mov	r2, sl
 8007c64:	6880      	ldr	r0, [r0, #8]
 8007c66:	f000 ff33 	bl	8008ad0 <st_int8_copy>
 8007c6a:	68aa      	ldr	r2, [r5, #8]
 8007c6c:	686b      	ldr	r3, [r5, #4]
 8007c6e:	189b      	adds	r3, r3, r2
 8007c70:	682a      	ldr	r2, [r5, #0]
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d301      	bcc.n	8007c7a <ai_platform_network_process+0x3ce>
 8007c76:	68eb      	ldr	r3, [r5, #12]
 8007c78:	1ad3      	subs	r3, r2, r3
 8007c7a:	606b      	str	r3, [r5, #4]
 8007c7c:	3401      	adds	r4, #1
 8007c7e:	e7e3      	b.n	8007c48 <ai_platform_network_process+0x39c>
 8007c80:	2200      	movs	r2, #0
 8007c82:	2600      	movs	r6, #0
 8007c84:	4691      	mov	r9, r2
 8007c86:	e774      	b.n	8007b72 <ai_platform_network_process+0x2c6>
 8007c88:	2200      	movs	r2, #0
 8007c8a:	4691      	mov	r9, r2
 8007c8c:	e771      	b.n	8007b72 <ai_platform_network_process+0x2c6>
 8007c8e:	4658      	mov	r0, fp
 8007c90:	2217      	movs	r2, #23
 8007c92:	2113      	movs	r1, #19
 8007c94:	300c      	adds	r0, #12
 8007c96:	f000 f817 	bl	8007cc8 <core_set_error>
 8007c9a:	e731      	b.n	8007b00 <ai_platform_network_process+0x254>
 8007c9c:	4658      	mov	r0, fp
 8007c9e:	2219      	movs	r2, #25
 8007ca0:	2113      	movs	r1, #19
 8007ca2:	300c      	adds	r0, #12
 8007ca4:	f000 f810 	bl	8007cc8 <core_set_error>
 8007ca8:	e72a      	b.n	8007b00 <ai_platform_network_process+0x254>
 8007caa:	4658      	mov	r0, fp
 8007cac:	2221      	movs	r2, #33	@ 0x21
 8007cae:	2113      	movs	r1, #19
 8007cb0:	300c      	adds	r0, #12
 8007cb2:	f000 f809 	bl	8007cc8 <core_set_error>
 8007cb6:	e723      	b.n	8007b00 <ai_platform_network_process+0x254>

08007cb8 <core_init>:
 8007cb8:	2001      	movs	r0, #1
 8007cba:	4770      	bx	lr

08007cbc <core_get_error>:
 8007cbc:	0003      	movs	r3, r0
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	6800      	ldr	r0, [r0, #0]
 8007cc2:	601a      	str	r2, [r3, #0]
 8007cc4:	4770      	bx	lr
 8007cc6:	46c0      	nop			@ (mov r8, r8)

08007cc8 <core_set_error>:
 8007cc8:	b510      	push	{r4, lr}
 8007cca:	7804      	ldrb	r4, [r0, #0]
 8007ccc:	0003      	movs	r3, r0
 8007cce:	2000      	movs	r0, #0
 8007cd0:	2c00      	cmp	r4, #0
 8007cd2:	d104      	bne.n	8007cde <core_set_error+0x16>
 8007cd4:	0212      	lsls	r2, r2, #8
 8007cd6:	b2c9      	uxtb	r1, r1
 8007cd8:	430a      	orrs	r2, r1
 8007cda:	601a      	str	r2, [r3, #0]
 8007cdc:	3001      	adds	r0, #1
 8007cde:	bd10      	pop	{r4, pc}

08007ce0 <ai_check_custom_types>:
 8007ce0:	4a12      	ldr	r2, [pc, #72]	@ (8007d2c <ai_check_custom_types+0x4c>)
 8007ce2:	b082      	sub	sp, #8
 8007ce4:	1e03      	subs	r3, r0, #0
 8007ce6:	9201      	str	r2, [sp, #4]
 8007ce8:	d00e      	beq.n	8007d08 <ai_check_custom_types+0x28>
 8007cea:	7802      	ldrb	r2, [r0, #0]
 8007cec:	2000      	movs	r0, #0
 8007cee:	2a03      	cmp	r2, #3
 8007cf0:	d001      	beq.n	8007cf6 <ai_check_custom_types+0x16>
 8007cf2:	b002      	add	sp, #8
 8007cf4:	4770      	bx	lr
 8007cf6:	4669      	mov	r1, sp
 8007cf8:	7909      	ldrb	r1, [r1, #4]
 8007cfa:	428a      	cmp	r2, r1
 8007cfc:	d006      	beq.n	8007d0c <ai_check_custom_types+0x2c>
 8007cfe:	2001      	movs	r0, #1
 8007d00:	4243      	negs	r3, r0
 8007d02:	4158      	adcs	r0, r3
 8007d04:	b2c0      	uxtb	r0, r0
 8007d06:	e7f4      	b.n	8007cf2 <ai_check_custom_types+0x12>
 8007d08:	2000      	movs	r0, #0
 8007d0a:	e7f2      	b.n	8007cf2 <ai_check_custom_types+0x12>
 8007d0c:	466a      	mov	r2, sp
 8007d0e:	7859      	ldrb	r1, [r3, #1]
 8007d10:	7952      	ldrb	r2, [r2, #5]
 8007d12:	4291      	cmp	r1, r2
 8007d14:	d1f3      	bne.n	8007cfe <ai_check_custom_types+0x1e>
 8007d16:	466a      	mov	r2, sp
 8007d18:	7899      	ldrb	r1, [r3, #2]
 8007d1a:	7992      	ldrb	r2, [r2, #6]
 8007d1c:	4291      	cmp	r1, r2
 8007d1e:	d1ee      	bne.n	8007cfe <ai_check_custom_types+0x1e>
 8007d20:	78da      	ldrb	r2, [r3, #3]
 8007d22:	466b      	mov	r3, sp
 8007d24:	79db      	ldrb	r3, [r3, #7]
 8007d26:	429a      	cmp	r2, r3
 8007d28:	d1e9      	bne.n	8007cfe <ai_check_custom_types+0x1e>
 8007d2a:	e7e9      	b.n	8007d00 <ai_check_custom_types+0x20>
 8007d2c:	84048403 	.word	0x84048403

08007d30 <ai_layers_init_all>:
 8007d30:	0001      	movs	r1, r0
 8007d32:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8007d34:	2000      	movs	r0, #0
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d005      	beq.n	8007d46 <ai_layers_init_all+0x16>
 8007d3a:	001a      	movs	r2, r3
 8007d3c:	60d9      	str	r1, [r3, #12]
 8007d3e:	691b      	ldr	r3, [r3, #16]
 8007d40:	3001      	adds	r0, #1
 8007d42:	4293      	cmp	r3, r2
 8007d44:	d1f7      	bne.n	8007d36 <ai_layers_init_all+0x6>
 8007d46:	4770      	bx	lr

08007d48 <ai_layers_post_init_all>:
 8007d48:	b570      	push	{r4, r5, r6, lr}
 8007d4a:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8007d4c:	2600      	movs	r6, #0
 8007d4e:	2c00      	cmp	r4, #0
 8007d50:	d015      	beq.n	8007d7e <ai_layers_post_init_all+0x36>
 8007d52:	2501      	movs	r5, #1
 8007d54:	6863      	ldr	r3, [r4, #4]
 8007d56:	422b      	tst	r3, r5
 8007d58:	d005      	beq.n	8007d66 <ai_layers_post_init_all+0x1e>
 8007d5a:	6a23      	ldr	r3, [r4, #32]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d002      	beq.n	8007d66 <ai_layers_post_init_all+0x1e>
 8007d60:	0020      	movs	r0, r4
 8007d62:	4798      	blx	r3
 8007d64:	3601      	adds	r6, #1
 8007d66:	6923      	ldr	r3, [r4, #16]
 8007d68:	42a3      	cmp	r3, r4
 8007d6a:	d008      	beq.n	8007d7e <ai_layers_post_init_all+0x36>
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d006      	beq.n	8007d7e <ai_layers_post_init_all+0x36>
 8007d70:	001c      	movs	r4, r3
 8007d72:	6863      	ldr	r3, [r4, #4]
 8007d74:	422b      	tst	r3, r5
 8007d76:	d1f0      	bne.n	8007d5a <ai_layers_post_init_all+0x12>
 8007d78:	6923      	ldr	r3, [r4, #16]
 8007d7a:	42a3      	cmp	r3, r4
 8007d7c:	d1f6      	bne.n	8007d6c <ai_layers_post_init_all+0x24>
 8007d7e:	0030      	movs	r0, r6
 8007d80:	bd70      	pop	{r4, r5, r6, pc}
 8007d82:	46c0      	nop			@ (mov r8, r8)

08007d84 <ai_layers_forward_all>:
 8007d84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d86:	46c6      	mov	lr, r8
 8007d88:	b500      	push	{lr}
 8007d8a:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8007d8c:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 8007d8e:	0004      	movs	r4, r0
 8007d90:	4698      	mov	r8, r3
 8007d92:	63c5      	str	r5, [r0, #60]	@ 0x3c
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d027      	beq.n	8007de8 <ai_layers_forward_all+0x64>
 8007d98:	2d00      	cmp	r5, #0
 8007d9a:	d023      	beq.n	8007de4 <ai_layers_forward_all+0x60>
 8007d9c:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8007d9e:	0029      	movs	r1, r5
 8007da0:	2001      	movs	r0, #1
 8007da2:	4798      	blx	r3
 8007da4:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 8007da6:	2e00      	cmp	r6, #0
 8007da8:	d01c      	beq.n	8007de4 <ai_layers_forward_all+0x60>
 8007daa:	2700      	movs	r7, #0
 8007dac:	0031      	movs	r1, r6
 8007dae:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8007db0:	2002      	movs	r0, #2
 8007db2:	47c0      	blx	r8
 8007db4:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8007db6:	0028      	movs	r0, r5
 8007db8:	696b      	ldr	r3, [r5, #20]
 8007dba:	4798      	blx	r3
 8007dbc:	692e      	ldr	r6, [r5, #16]
 8007dbe:	2003      	movs	r0, #3
 8007dc0:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8007dc2:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8007dc4:	42b5      	cmp	r5, r6
 8007dc6:	d008      	beq.n	8007dda <ai_layers_forward_all+0x56>
 8007dc8:	47c0      	blx	r8
 8007dca:	3701      	adds	r7, #1
 8007dcc:	63e6      	str	r6, [r4, #60]	@ 0x3c
 8007dce:	2e00      	cmp	r6, #0
 8007dd0:	d1ec      	bne.n	8007dac <ai_layers_forward_all+0x28>
 8007dd2:	0038      	movs	r0, r7
 8007dd4:	bc80      	pop	{r7}
 8007dd6:	46b8      	mov	r8, r7
 8007dd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007dda:	47c0      	blx	r8
 8007ddc:	2300      	movs	r3, #0
 8007dde:	3701      	adds	r7, #1
 8007de0:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8007de2:	e7f6      	b.n	8007dd2 <ai_layers_forward_all+0x4e>
 8007de4:	2700      	movs	r7, #0
 8007de6:	e7f4      	b.n	8007dd2 <ai_layers_forward_all+0x4e>
 8007de8:	2d00      	cmp	r5, #0
 8007dea:	d0fb      	beq.n	8007de4 <ai_layers_forward_all+0x60>
 8007dec:	696b      	ldr	r3, [r5, #20]
 8007dee:	0028      	movs	r0, r5
 8007df0:	4798      	blx	r3
 8007df2:	002b      	movs	r3, r5
 8007df4:	692d      	ldr	r5, [r5, #16]
 8007df6:	2700      	movs	r7, #0
 8007df8:	429d      	cmp	r5, r3
 8007dfa:	d00a      	beq.n	8007e12 <ai_layers_forward_all+0x8e>
 8007dfc:	63e5      	str	r5, [r4, #60]	@ 0x3c
 8007dfe:	3701      	adds	r7, #1
 8007e00:	2d00      	cmp	r5, #0
 8007e02:	d0e6      	beq.n	8007dd2 <ai_layers_forward_all+0x4e>
 8007e04:	696b      	ldr	r3, [r5, #20]
 8007e06:	0028      	movs	r0, r5
 8007e08:	4798      	blx	r3
 8007e0a:	002b      	movs	r3, r5
 8007e0c:	692d      	ldr	r5, [r5, #16]
 8007e0e:	429d      	cmp	r5, r3
 8007e10:	d1f4      	bne.n	8007dfc <ai_layers_forward_all+0x78>
 8007e12:	2300      	movs	r3, #0
 8007e14:	3701      	adds	r7, #1
 8007e16:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8007e18:	e7db      	b.n	8007dd2 <ai_layers_forward_all+0x4e>
 8007e1a:	46c0      	nop			@ (mov r8, r8)

08007e1c <forward_dense>:
 8007e1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e1e:	46ce      	mov	lr, r9
 8007e20:	4647      	mov	r7, r8
 8007e22:	b580      	push	{r7, lr}
 8007e24:	6982      	ldr	r2, [r0, #24]
 8007e26:	b08f      	sub	sp, #60	@ 0x3c
 8007e28:	8813      	ldrh	r3, [r2, #0]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d045      	beq.n	8007eba <forward_dense+0x9e>
 8007e2e:	6855      	ldr	r5, [r2, #4]
 8007e30:	6869      	ldr	r1, [r5, #4]
 8007e32:	2900      	cmp	r1, #0
 8007e34:	d000      	beq.n	8007e38 <forward_dense+0x1c>
 8007e36:	6809      	ldr	r1, [r1, #0]
 8007e38:	2b01      	cmp	r3, #1
 8007e3a:	d03d      	beq.n	8007eb8 <forward_dense+0x9c>
 8007e3c:	692a      	ldr	r2, [r5, #16]
 8007e3e:	2a00      	cmp	r2, #0
 8007e40:	d000      	beq.n	8007e44 <forward_dense+0x28>
 8007e42:	6812      	ldr	r2, [r2, #0]
 8007e44:	2b02      	cmp	r3, #2
 8007e46:	d037      	beq.n	8007eb8 <forward_dense+0x9c>
 8007e48:	69ee      	ldr	r6, [r5, #28]
 8007e4a:	2e00      	cmp	r6, #0
 8007e4c:	d05b      	beq.n	8007f06 <forward_dense+0xea>
 8007e4e:	8b28      	ldrh	r0, [r5, #24]
 8007e50:	6837      	ldr	r7, [r6, #0]
 8007e52:	2801      	cmp	r0, #1
 8007e54:	d959      	bls.n	8007f0a <forward_dense+0xee>
 8007e56:	6876      	ldr	r6, [r6, #4]
 8007e58:	68c8      	ldr	r0, [r1, #12]
 8007e5a:	69bf      	ldr	r7, [r7, #24]
 8007e5c:	6840      	ldr	r0, [r0, #4]
 8007e5e:	4684      	mov	ip, r0
 8007e60:	68d0      	ldr	r0, [r2, #12]
 8007e62:	6844      	ldr	r4, [r0, #4]
 8007e64:	46a0      	mov	r8, r4
 8007e66:	6884      	ldr	r4, [r0, #8]
 8007e68:	68c0      	ldr	r0, [r0, #12]
 8007e6a:	4360      	muls	r0, r4
 8007e6c:	683c      	ldr	r4, [r7, #0]
 8007e6e:	01e4      	lsls	r4, r4, #7
 8007e70:	09e4      	lsrs	r4, r4, #7
 8007e72:	2b03      	cmp	r3, #3
 8007e74:	d020      	beq.n	8007eb8 <forward_dense+0x9c>
 8007e76:	6aad      	ldr	r5, [r5, #40]	@ 0x28
 8007e78:	2d00      	cmp	r5, #0
 8007e7a:	d004      	beq.n	8007e86 <forward_dense+0x6a>
 8007e7c:	682d      	ldr	r5, [r5, #0]
 8007e7e:	2d00      	cmp	r5, #0
 8007e80:	d001      	beq.n	8007e86 <forward_dense+0x6a>
 8007e82:	69ab      	ldr	r3, [r5, #24]
 8007e84:	689d      	ldr	r5, [r3, #8]
 8007e86:	6993      	ldr	r3, [r2, #24]
 8007e88:	689b      	ldr	r3, [r3, #8]
 8007e8a:	4699      	mov	r9, r3
 8007e8c:	698b      	ldr	r3, [r1, #24]
 8007e8e:	6899      	ldr	r1, [r3, #8]
 8007e90:	2e00      	cmp	r6, #0
 8007e92:	d001      	beq.n	8007e98 <forward_dense+0x7c>
 8007e94:	69b3      	ldr	r3, [r6, #24]
 8007e96:	689e      	ldr	r6, [r3, #8]
 8007e98:	68ba      	ldr	r2, [r7, #8]
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	4f1c      	ldr	r7, [pc, #112]	@ (8007f10 <forward_dense+0xf4>)
 8007e9e:	42bc      	cmp	r4, r7
 8007ea0:	d026      	beq.n	8007ef0 <forward_dense+0xd4>
 8007ea2:	4f1c      	ldr	r7, [pc, #112]	@ (8007f14 <forward_dense+0xf8>)
 8007ea4:	42bc      	cmp	r4, r7
 8007ea6:	d018      	beq.n	8007eda <forward_dense+0xbe>
 8007ea8:	4b1b      	ldr	r3, [pc, #108]	@ (8007f18 <forward_dense+0xfc>)
 8007eaa:	429c      	cmp	r4, r3
 8007eac:	d007      	beq.n	8007ebe <forward_dense+0xa2>
 8007eae:	b00f      	add	sp, #60	@ 0x3c
 8007eb0:	bcc0      	pop	{r6, r7}
 8007eb2:	46b9      	mov	r9, r7
 8007eb4:	46b0      	mov	r8, r6
 8007eb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007eb8:	2300      	movs	r3, #0
 8007eba:	685b      	ldr	r3, [r3, #4]
 8007ebc:	deff      	udf	#255	@ 0xff
 8007ebe:	464b      	mov	r3, r9
 8007ec0:	9307      	str	r3, [sp, #28]
 8007ec2:	4663      	mov	r3, ip
 8007ec4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007ec6:	4643      	mov	r3, r8
 8007ec8:	900d      	str	r0, [sp, #52]	@ 0x34
 8007eca:	a807      	add	r0, sp, #28
 8007ecc:	9108      	str	r1, [sp, #32]
 8007ece:	9209      	str	r2, [sp, #36]	@ 0x24
 8007ed0:	960a      	str	r6, [sp, #40]	@ 0x28
 8007ed2:	930c      	str	r3, [sp, #48]	@ 0x30
 8007ed4:	f000 f936 	bl	8008144 <forward_lite_dense_if32of32wf32>
 8007ed8:	e7e9      	b.n	8007eae <forward_dense+0x92>
 8007eda:	9004      	str	r0, [sp, #16]
 8007edc:	4640      	mov	r0, r8
 8007ede:	9003      	str	r0, [sp, #12]
 8007ee0:	4660      	mov	r0, ip
 8007ee2:	9601      	str	r6, [sp, #4]
 8007ee4:	9002      	str	r0, [sp, #8]
 8007ee6:	9500      	str	r5, [sp, #0]
 8007ee8:	4648      	mov	r0, r9
 8007eea:	f000 fadd 	bl	80084a8 <forward_lite_dense_if32of32wf32_lut4>
 8007eee:	e7de      	b.n	8007eae <forward_dense+0x92>
 8007ef0:	9004      	str	r0, [sp, #16]
 8007ef2:	4640      	mov	r0, r8
 8007ef4:	9003      	str	r0, [sp, #12]
 8007ef6:	4660      	mov	r0, ip
 8007ef8:	9601      	str	r6, [sp, #4]
 8007efa:	9002      	str	r0, [sp, #8]
 8007efc:	9500      	str	r5, [sp, #0]
 8007efe:	4648      	mov	r0, r9
 8007f00:	f000 fc60 	bl	80087c4 <forward_lite_dense_if32of32wf32_lut8>
 8007f04:	e7d3      	b.n	8007eae <forward_dense+0x92>
 8007f06:	2700      	movs	r7, #0
 8007f08:	e7a6      	b.n	8007e58 <forward_dense+0x3c>
 8007f0a:	2600      	movs	r6, #0
 8007f0c:	e7a4      	b.n	8007e58 <forward_dense+0x3c>
 8007f0e:	46c0      	nop			@ (mov r8, r8)
 8007f10:	00d01040 	.word	0x00d01040
 8007f14:	00f01040 	.word	0x00f01040
 8007f18:	00821040 	.word	0x00821040

08007f1c <forward_relu>:
 8007f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f1e:	46ce      	mov	lr, r9
 8007f20:	4647      	mov	r7, r8
 8007f22:	b580      	push	{r7, lr}
 8007f24:	6982      	ldr	r2, [r0, #24]
 8007f26:	8813      	ldrh	r3, [r2, #0]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d02d      	beq.n	8007f88 <forward_relu+0x6c>
 8007f2c:	6852      	ldr	r2, [r2, #4]
 8007f2e:	6856      	ldr	r6, [r2, #4]
 8007f30:	2e00      	cmp	r6, #0
 8007f32:	d000      	beq.n	8007f36 <forward_relu+0x1a>
 8007f34:	6836      	ldr	r6, [r6, #0]
 8007f36:	2b01      	cmp	r3, #1
 8007f38:	d025      	beq.n	8007f86 <forward_relu+0x6a>
 8007f3a:	6913      	ldr	r3, [r2, #16]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d000      	beq.n	8007f42 <forward_relu+0x26>
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	699b      	ldr	r3, [r3, #24]
 8007f44:	69c1      	ldr	r1, [r0, #28]
 8007f46:	689c      	ldr	r4, [r3, #8]
 8007f48:	69b3      	ldr	r3, [r6, #24]
 8007f4a:	689d      	ldr	r5, [r3, #8]
 8007f4c:	68b3      	ldr	r3, [r6, #8]
 8007f4e:	0a1b      	lsrs	r3, r3, #8
 8007f50:	2900      	cmp	r1, #0
 8007f52:	d01b      	beq.n	8007f8c <forward_relu+0x70>
 8007f54:	684a      	ldr	r2, [r1, #4]
 8007f56:	2a01      	cmp	r2, #1
 8007f58:	d03b      	beq.n	8007fd2 <forward_relu+0xb6>
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d06c      	beq.n	8008038 <forward_relu+0x11c>
 8007f5e:	2201      	movs	r2, #1
 8007f60:	68f6      	ldr	r6, [r6, #12]
 8007f62:	3b01      	subs	r3, #1
 8007f64:	009b      	lsls	r3, r3, #2
 8007f66:	18f3      	adds	r3, r6, r3
 8007f68:	6818      	ldr	r0, [r3, #0]
 8007f6a:	4342      	muls	r2, r0
 8007f6c:	0018      	movs	r0, r3
 8007f6e:	3b04      	subs	r3, #4
 8007f70:	4286      	cmp	r6, r0
 8007f72:	d1f9      	bne.n	8007f68 <forward_relu+0x4c>
 8007f74:	688b      	ldr	r3, [r1, #8]
 8007f76:	0020      	movs	r0, r4
 8007f78:	0029      	movs	r1, r5
 8007f7a:	f000 f869 	bl	8008050 <forward_lite_nl_relu_generic_if32of32_kernel>
 8007f7e:	bcc0      	pop	{r6, r7}
 8007f80:	46b9      	mov	r9, r7
 8007f82:	46b0      	mov	r8, r6
 8007f84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f86:	2300      	movs	r3, #0
 8007f88:	685b      	ldr	r3, [r3, #4]
 8007f8a:	deff      	udf	#255	@ 0xff
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d055      	beq.n	800803c <forward_relu+0x120>
 8007f90:	2201      	movs	r2, #1
 8007f92:	68f0      	ldr	r0, [r6, #12]
 8007f94:	3b01      	subs	r3, #1
 8007f96:	009b      	lsls	r3, r3, #2
 8007f98:	18c3      	adds	r3, r0, r3
 8007f9a:	6819      	ldr	r1, [r3, #0]
 8007f9c:	434a      	muls	r2, r1
 8007f9e:	0019      	movs	r1, r3
 8007fa0:	3b04      	subs	r3, #4
 8007fa2:	4288      	cmp	r0, r1
 8007fa4:	d1f9      	bne.n	8007f9a <forward_relu+0x7e>
 8007fa6:	4b29      	ldr	r3, [pc, #164]	@ (800804c <forward_relu+0x130>)
 8007fa8:	469c      	mov	ip, r3
 8007faa:	4462      	add	r2, ip
 8007fac:	0092      	lsls	r2, r2, #2
 8007fae:	18ae      	adds	r6, r5, r2
 8007fb0:	18a4      	adds	r4, r4, r2
 8007fb2:	42ae      	cmp	r6, r5
 8007fb4:	d3e3      	bcc.n	8007f7e <forward_relu+0x62>
 8007fb6:	6837      	ldr	r7, [r6, #0]
 8007fb8:	2100      	movs	r1, #0
 8007fba:	1c38      	adds	r0, r7, #0
 8007fbc:	f7f8 faa2 	bl	8000504 <__aeabi_fcmpge>
 8007fc0:	2800      	cmp	r0, #0
 8007fc2:	d100      	bne.n	8007fc6 <forward_relu+0xaa>
 8007fc4:	2700      	movs	r7, #0
 8007fc6:	3e04      	subs	r6, #4
 8007fc8:	6027      	str	r7, [r4, #0]
 8007fca:	3c04      	subs	r4, #4
 8007fcc:	42ae      	cmp	r6, r5
 8007fce:	d2f2      	bcs.n	8007fb6 <forward_relu+0x9a>
 8007fd0:	e7d5      	b.n	8007f7e <forward_relu+0x62>
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d034      	beq.n	8008040 <forward_relu+0x124>
 8007fd6:	68f6      	ldr	r6, [r6, #12]
 8007fd8:	3b01      	subs	r3, #1
 8007fda:	009b      	lsls	r3, r3, #2
 8007fdc:	18f3      	adds	r3, r6, r3
 8007fde:	6818      	ldr	r0, [r3, #0]
 8007fe0:	4342      	muls	r2, r0
 8007fe2:	0018      	movs	r0, r3
 8007fe4:	3b04      	subs	r3, #4
 8007fe6:	4286      	cmp	r6, r0
 8007fe8:	d1f9      	bne.n	8007fde <forward_relu+0xc2>
 8007fea:	4b18      	ldr	r3, [pc, #96]	@ (800804c <forward_relu+0x130>)
 8007fec:	469c      	mov	ip, r3
 8007fee:	688b      	ldr	r3, [r1, #8]
 8007ff0:	4462      	add	r2, ip
 8007ff2:	0092      	lsls	r2, r2, #2
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	18ae      	adds	r6, r5, r2
 8007ff8:	4698      	mov	r8, r3
 8007ffa:	18a4      	adds	r4, r4, r2
 8007ffc:	42ae      	cmp	r6, r5
 8007ffe:	d3be      	bcc.n	8007f7e <forward_relu+0x62>
 8008000:	2300      	movs	r3, #0
 8008002:	4699      	mov	r9, r3
 8008004:	6837      	ldr	r7, [r6, #0]
 8008006:	4640      	mov	r0, r8
 8008008:	1c39      	adds	r1, r7, #0
 800800a:	f7f8 fa5d 	bl	80004c8 <__aeabi_fcmplt>
 800800e:	2800      	cmp	r0, #0
 8008010:	d00b      	beq.n	800802a <forward_relu+0x10e>
 8008012:	3e04      	subs	r6, #4
 8008014:	6027      	str	r7, [r4, #0]
 8008016:	3c04      	subs	r4, #4
 8008018:	42ae      	cmp	r6, r5
 800801a:	d3b0      	bcc.n	8007f7e <forward_relu+0x62>
 800801c:	6837      	ldr	r7, [r6, #0]
 800801e:	4640      	mov	r0, r8
 8008020:	1c39      	adds	r1, r7, #0
 8008022:	f7f8 fa51 	bl	80004c8 <__aeabi_fcmplt>
 8008026:	2800      	cmp	r0, #0
 8008028:	d1f3      	bne.n	8008012 <forward_relu+0xf6>
 800802a:	464b      	mov	r3, r9
 800802c:	3e04      	subs	r6, #4
 800802e:	6023      	str	r3, [r4, #0]
 8008030:	3c04      	subs	r4, #4
 8008032:	42ae      	cmp	r6, r5
 8008034:	d2e6      	bcs.n	8008004 <forward_relu+0xe8>
 8008036:	e7a2      	b.n	8007f7e <forward_relu+0x62>
 8008038:	2201      	movs	r2, #1
 800803a:	e79b      	b.n	8007f74 <forward_relu+0x58>
 800803c:	002e      	movs	r6, r5
 800803e:	e7ba      	b.n	8007fb6 <forward_relu+0x9a>
 8008040:	688b      	ldr	r3, [r1, #8]
 8008042:	002e      	movs	r6, r5
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	4698      	mov	r8, r3
 8008048:	e7da      	b.n	8008000 <forward_relu+0xe4>
 800804a:	46c0      	nop			@ (mov r8, r8)
 800804c:	3fffffff 	.word	0x3fffffff

08008050 <forward_lite_nl_relu_generic_if32of32_kernel>:
 8008050:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008052:	464f      	mov	r7, r9
 8008054:	46d6      	mov	lr, sl
 8008056:	4646      	mov	r6, r8
 8008058:	b5c0      	push	{r6, r7, lr}
 800805a:	000f      	movs	r7, r1
 800805c:	6819      	ldr	r1, [r3, #0]
 800805e:	4689      	mov	r9, r1
 8008060:	6859      	ldr	r1, [r3, #4]
 8008062:	689b      	ldr	r3, [r3, #8]
 8008064:	468a      	mov	sl, r1
 8008066:	4698      	mov	r8, r3
 8008068:	4b35      	ldr	r3, [pc, #212]	@ (8008140 <forward_lite_nl_relu_generic_if32of32_kernel+0xf0>)
 800806a:	2100      	movs	r1, #0
 800806c:	18d5      	adds	r5, r2, r3
 800806e:	00ad      	lsls	r5, r5, #2
 8008070:	197c      	adds	r4, r7, r5
 8008072:	1945      	adds	r5, r0, r5
 8008074:	4640      	mov	r0, r8
 8008076:	f7f8 fa27 	bl	80004c8 <__aeabi_fcmplt>
 800807a:	2800      	cmp	r0, #0
 800807c:	d011      	beq.n	80080a2 <forward_lite_nl_relu_generic_if32of32_kernel+0x52>
 800807e:	e030      	b.n	80080e2 <forward_lite_nl_relu_generic_if32of32_kernel+0x92>
 8008080:	4648      	mov	r0, r9
 8008082:	1c31      	adds	r1, r6, #0
 8008084:	f7f8 fa3e 	bl	8000504 <__aeabi_fcmpge>
 8008088:	2800      	cmp	r0, #0
 800808a:	d007      	beq.n	800809c <forward_lite_nl_relu_generic_if32of32_kernel+0x4c>
 800808c:	4649      	mov	r1, r9
 800808e:	1c30      	adds	r0, r6, #0
 8008090:	f7f8 ff32 	bl	8000ef8 <__aeabi_fsub>
 8008094:	4651      	mov	r1, sl
 8008096:	f7f8 fdd5 	bl	8000c44 <__aeabi_fmul>
 800809a:	1c06      	adds	r6, r0, #0
 800809c:	602e      	str	r6, [r5, #0]
 800809e:	3c04      	subs	r4, #4
 80080a0:	3d04      	subs	r5, #4
 80080a2:	42a7      	cmp	r7, r4
 80080a4:	d818      	bhi.n	80080d8 <forward_lite_nl_relu_generic_if32of32_kernel+0x88>
 80080a6:	6826      	ldr	r6, [r4, #0]
 80080a8:	4640      	mov	r0, r8
 80080aa:	1c31      	adds	r1, r6, #0
 80080ac:	f7f8 fa2a 	bl	8000504 <__aeabi_fcmpge>
 80080b0:	2800      	cmp	r0, #0
 80080b2:	d1e5      	bne.n	8008080 <forward_lite_nl_relu_generic_if32of32_kernel+0x30>
 80080b4:	4646      	mov	r6, r8
 80080b6:	e7f1      	b.n	800809c <forward_lite_nl_relu_generic_if32of32_kernel+0x4c>
 80080b8:	42bc      	cmp	r4, r7
 80080ba:	d30d      	bcc.n	80080d8 <forward_lite_nl_relu_generic_if32of32_kernel+0x88>
 80080bc:	2300      	movs	r3, #0
 80080be:	4698      	mov	r8, r3
 80080c0:	6826      	ldr	r6, [r4, #0]
 80080c2:	4649      	mov	r1, r9
 80080c4:	1c30      	adds	r0, r6, #0
 80080c6:	f7f8 fa13 	bl	80004f0 <__aeabi_fcmpgt>
 80080ca:	2800      	cmp	r0, #0
 80080cc:	d031      	beq.n	8008132 <forward_lite_nl_relu_generic_if32of32_kernel+0xe2>
 80080ce:	3c04      	subs	r4, #4
 80080d0:	602e      	str	r6, [r5, #0]
 80080d2:	3d04      	subs	r5, #4
 80080d4:	42a7      	cmp	r7, r4
 80080d6:	d9f3      	bls.n	80080c0 <forward_lite_nl_relu_generic_if32of32_kernel+0x70>
 80080d8:	bce0      	pop	{r5, r6, r7}
 80080da:	46ba      	mov	sl, r7
 80080dc:	46b1      	mov	r9, r6
 80080de:	46a8      	mov	r8, r5
 80080e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080e2:	2100      	movs	r1, #0
 80080e4:	4650      	mov	r0, sl
 80080e6:	f7f8 f9e9 	bl	80004bc <__aeabi_fcmpeq>
 80080ea:	2800      	cmp	r0, #0
 80080ec:	d1e4      	bne.n	80080b8 <forward_lite_nl_relu_generic_if32of32_kernel+0x68>
 80080ee:	42bc      	cmp	r4, r7
 80080f0:	d3f2      	bcc.n	80080d8 <forward_lite_nl_relu_generic_if32of32_kernel+0x88>
 80080f2:	6826      	ldr	r6, [r4, #0]
 80080f4:	4649      	mov	r1, r9
 80080f6:	1c30      	adds	r0, r6, #0
 80080f8:	f7f8 f9f0 	bl	80004dc <__aeabi_fcmple>
 80080fc:	2800      	cmp	r0, #0
 80080fe:	d012      	beq.n	8008126 <forward_lite_nl_relu_generic_if32of32_kernel+0xd6>
 8008100:	4649      	mov	r1, r9
 8008102:	1c30      	adds	r0, r6, #0
 8008104:	f7f8 fef8 	bl	8000ef8 <__aeabi_fsub>
 8008108:	4651      	mov	r1, sl
 800810a:	f7f8 fd9b 	bl	8000c44 <__aeabi_fmul>
 800810e:	3c04      	subs	r4, #4
 8008110:	6028      	str	r0, [r5, #0]
 8008112:	3d04      	subs	r5, #4
 8008114:	42bc      	cmp	r4, r7
 8008116:	d3df      	bcc.n	80080d8 <forward_lite_nl_relu_generic_if32of32_kernel+0x88>
 8008118:	6826      	ldr	r6, [r4, #0]
 800811a:	4649      	mov	r1, r9
 800811c:	1c30      	adds	r0, r6, #0
 800811e:	f7f8 f9dd 	bl	80004dc <__aeabi_fcmple>
 8008122:	2800      	cmp	r0, #0
 8008124:	d1ec      	bne.n	8008100 <forward_lite_nl_relu_generic_if32of32_kernel+0xb0>
 8008126:	3c04      	subs	r4, #4
 8008128:	602e      	str	r6, [r5, #0]
 800812a:	3d04      	subs	r5, #4
 800812c:	42a7      	cmp	r7, r4
 800812e:	d9e0      	bls.n	80080f2 <forward_lite_nl_relu_generic_if32of32_kernel+0xa2>
 8008130:	e7d2      	b.n	80080d8 <forward_lite_nl_relu_generic_if32of32_kernel+0x88>
 8008132:	4643      	mov	r3, r8
 8008134:	3c04      	subs	r4, #4
 8008136:	602b      	str	r3, [r5, #0]
 8008138:	3d04      	subs	r5, #4
 800813a:	42a7      	cmp	r7, r4
 800813c:	d9c0      	bls.n	80080c0 <forward_lite_nl_relu_generic_if32of32_kernel+0x70>
 800813e:	e7cb      	b.n	80080d8 <forward_lite_nl_relu_generic_if32of32_kernel+0x88>
 8008140:	3fffffff 	.word	0x3fffffff

08008144 <forward_lite_dense_if32of32wf32>:
 8008144:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008146:	4645      	mov	r5, r8
 8008148:	464e      	mov	r6, r9
 800814a:	46de      	mov	lr, fp
 800814c:	4657      	mov	r7, sl
 800814e:	b5e0      	push	{r5, r6, r7, lr}
 8008150:	6843      	ldr	r3, [r0, #4]
 8008152:	b08b      	sub	sp, #44	@ 0x2c
 8008154:	6941      	ldr	r1, [r0, #20]
 8008156:	9302      	str	r3, [sp, #8]
 8008158:	6983      	ldr	r3, [r0, #24]
 800815a:	6806      	ldr	r6, [r0, #0]
 800815c:	434b      	muls	r3, r1
 800815e:	009b      	lsls	r3, r3, #2
 8008160:	4698      	mov	r8, r3
 8008162:	44b0      	add	r8, r6
 8008164:	0005      	movs	r5, r0
 8008166:	4546      	cmp	r6, r8
 8008168:	d300      	bcc.n	800816c <forward_lite_dense_if32of32wf32+0x28>
 800816a:	e17e      	b.n	800846a <forward_lite_dense_if32of32wf32+0x326>
 800816c:	6903      	ldr	r3, [r0, #16]
 800816e:	4640      	mov	r0, r8
 8008170:	008a      	lsls	r2, r1, #2
 8008172:	9009      	str	r0, [sp, #36]	@ 0x24
 8008174:	68a8      	ldr	r0, [r5, #8]
 8008176:	18b2      	adds	r2, r6, r2
 8008178:	4681      	mov	r9, r0
 800817a:	42b2      	cmp	r2, r6
 800817c:	d800      	bhi.n	8008180 <forward_lite_dense_if32of32wf32+0x3c>
 800817e:	e164      	b.n	800844a <forward_lite_dense_if32of32wf32+0x306>
 8008180:	0099      	lsls	r1, r3, #2
 8008182:	9103      	str	r1, [sp, #12]
 8008184:	0019      	movs	r1, r3
 8008186:	3910      	subs	r1, #16
 8008188:	0909      	lsrs	r1, r1, #4
 800818a:	3101      	adds	r1, #1
 800818c:	0189      	lsls	r1, r1, #6
 800818e:	468c      	mov	ip, r1
 8008190:	46b2      	mov	sl, r6
 8008192:	9802      	ldr	r0, [sp, #8]
 8008194:	9105      	str	r1, [sp, #20]
 8008196:	4460      	add	r0, ip
 8008198:	9006      	str	r0, [sp, #24]
 800819a:	9204      	str	r2, [sp, #16]
 800819c:	9301      	str	r3, [sp, #4]
 800819e:	9607      	str	r6, [sp, #28]
 80081a0:	9508      	str	r5, [sp, #32]
 80081a2:	9b01      	ldr	r3, [sp, #4]
 80081a4:	464e      	mov	r6, r9
 80081a6:	4698      	mov	r8, r3
 80081a8:	2400      	movs	r4, #0
 80081aa:	001f      	movs	r7, r3
 80081ac:	9d02      	ldr	r5, [sp, #8]
 80081ae:	2b0f      	cmp	r3, #15
 80081b0:	d800      	bhi.n	80081b4 <forward_lite_dense_if32of32wf32+0x70>
 80081b2:	e09c      	b.n	80082ee <forward_lite_dense_if32of32wf32+0x1aa>
 80081b4:	6831      	ldr	r1, [r6, #0]
 80081b6:	6828      	ldr	r0, [r5, #0]
 80081b8:	f7f8 fd44 	bl	8000c44 <__aeabi_fmul>
 80081bc:	6871      	ldr	r1, [r6, #4]
 80081be:	4680      	mov	r8, r0
 80081c0:	6868      	ldr	r0, [r5, #4]
 80081c2:	f7f8 fd3f 	bl	8000c44 <__aeabi_fmul>
 80081c6:	1c01      	adds	r1, r0, #0
 80081c8:	4640      	mov	r0, r8
 80081ca:	f7f8 fa91 	bl	80006f0 <__aeabi_fadd>
 80081ce:	68b1      	ldr	r1, [r6, #8]
 80081d0:	4680      	mov	r8, r0
 80081d2:	68a8      	ldr	r0, [r5, #8]
 80081d4:	f7f8 fd36 	bl	8000c44 <__aeabi_fmul>
 80081d8:	1c01      	adds	r1, r0, #0
 80081da:	4640      	mov	r0, r8
 80081dc:	f7f8 fa88 	bl	80006f0 <__aeabi_fadd>
 80081e0:	68f1      	ldr	r1, [r6, #12]
 80081e2:	4680      	mov	r8, r0
 80081e4:	68e8      	ldr	r0, [r5, #12]
 80081e6:	f7f8 fd2d 	bl	8000c44 <__aeabi_fmul>
 80081ea:	1c01      	adds	r1, r0, #0
 80081ec:	4640      	mov	r0, r8
 80081ee:	f7f8 fa7f 	bl	80006f0 <__aeabi_fadd>
 80081f2:	6931      	ldr	r1, [r6, #16]
 80081f4:	4680      	mov	r8, r0
 80081f6:	6928      	ldr	r0, [r5, #16]
 80081f8:	f7f8 fd24 	bl	8000c44 <__aeabi_fmul>
 80081fc:	1c01      	adds	r1, r0, #0
 80081fe:	4640      	mov	r0, r8
 8008200:	f7f8 fa76 	bl	80006f0 <__aeabi_fadd>
 8008204:	6971      	ldr	r1, [r6, #20]
 8008206:	4680      	mov	r8, r0
 8008208:	6968      	ldr	r0, [r5, #20]
 800820a:	f7f8 fd1b 	bl	8000c44 <__aeabi_fmul>
 800820e:	1c01      	adds	r1, r0, #0
 8008210:	4640      	mov	r0, r8
 8008212:	f7f8 fa6d 	bl	80006f0 <__aeabi_fadd>
 8008216:	69b1      	ldr	r1, [r6, #24]
 8008218:	4680      	mov	r8, r0
 800821a:	69a8      	ldr	r0, [r5, #24]
 800821c:	f7f8 fd12 	bl	8000c44 <__aeabi_fmul>
 8008220:	1c01      	adds	r1, r0, #0
 8008222:	4640      	mov	r0, r8
 8008224:	f7f8 fa64 	bl	80006f0 <__aeabi_fadd>
 8008228:	69f1      	ldr	r1, [r6, #28]
 800822a:	4680      	mov	r8, r0
 800822c:	69e8      	ldr	r0, [r5, #28]
 800822e:	f7f8 fd09 	bl	8000c44 <__aeabi_fmul>
 8008232:	1c01      	adds	r1, r0, #0
 8008234:	4640      	mov	r0, r8
 8008236:	f7f8 fa5b 	bl	80006f0 <__aeabi_fadd>
 800823a:	6a31      	ldr	r1, [r6, #32]
 800823c:	4680      	mov	r8, r0
 800823e:	6a28      	ldr	r0, [r5, #32]
 8008240:	f7f8 fd00 	bl	8000c44 <__aeabi_fmul>
 8008244:	1c01      	adds	r1, r0, #0
 8008246:	4640      	mov	r0, r8
 8008248:	f7f8 fa52 	bl	80006f0 <__aeabi_fadd>
 800824c:	6a71      	ldr	r1, [r6, #36]	@ 0x24
 800824e:	4680      	mov	r8, r0
 8008250:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8008252:	f7f8 fcf7 	bl	8000c44 <__aeabi_fmul>
 8008256:	1c01      	adds	r1, r0, #0
 8008258:	4640      	mov	r0, r8
 800825a:	f7f8 fa49 	bl	80006f0 <__aeabi_fadd>
 800825e:	6ab1      	ldr	r1, [r6, #40]	@ 0x28
 8008260:	4680      	mov	r8, r0
 8008262:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8008264:	f7f8 fcee 	bl	8000c44 <__aeabi_fmul>
 8008268:	1c01      	adds	r1, r0, #0
 800826a:	4640      	mov	r0, r8
 800826c:	f7f8 fa40 	bl	80006f0 <__aeabi_fadd>
 8008270:	6af1      	ldr	r1, [r6, #44]	@ 0x2c
 8008272:	4680      	mov	r8, r0
 8008274:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8008276:	f7f8 fce5 	bl	8000c44 <__aeabi_fmul>
 800827a:	1c01      	adds	r1, r0, #0
 800827c:	4640      	mov	r0, r8
 800827e:	f7f8 fa37 	bl	80006f0 <__aeabi_fadd>
 8008282:	6b31      	ldr	r1, [r6, #48]	@ 0x30
 8008284:	4680      	mov	r8, r0
 8008286:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8008288:	f7f8 fcdc 	bl	8000c44 <__aeabi_fmul>
 800828c:	1c01      	adds	r1, r0, #0
 800828e:	4640      	mov	r0, r8
 8008290:	f7f8 fa2e 	bl	80006f0 <__aeabi_fadd>
 8008294:	6b71      	ldr	r1, [r6, #52]	@ 0x34
 8008296:	4680      	mov	r8, r0
 8008298:	6b68      	ldr	r0, [r5, #52]	@ 0x34
 800829a:	f7f8 fcd3 	bl	8000c44 <__aeabi_fmul>
 800829e:	1c01      	adds	r1, r0, #0
 80082a0:	4640      	mov	r0, r8
 80082a2:	f7f8 fa25 	bl	80006f0 <__aeabi_fadd>
 80082a6:	6bb1      	ldr	r1, [r6, #56]	@ 0x38
 80082a8:	4680      	mov	r8, r0
 80082aa:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 80082ac:	f7f8 fcca 	bl	8000c44 <__aeabi_fmul>
 80082b0:	1c01      	adds	r1, r0, #0
 80082b2:	4640      	mov	r0, r8
 80082b4:	f7f8 fa1c 	bl	80006f0 <__aeabi_fadd>
 80082b8:	6bf1      	ldr	r1, [r6, #60]	@ 0x3c
 80082ba:	4680      	mov	r8, r0
 80082bc:	6be8      	ldr	r0, [r5, #60]	@ 0x3c
 80082be:	f7f8 fcc1 	bl	8000c44 <__aeabi_fmul>
 80082c2:	1c01      	adds	r1, r0, #0
 80082c4:	4640      	mov	r0, r8
 80082c6:	f7f8 fa13 	bl	80006f0 <__aeabi_fadd>
 80082ca:	1c01      	adds	r1, r0, #0
 80082cc:	1c20      	adds	r0, r4, #0
 80082ce:	f7f8 fa0f 	bl	80006f0 <__aeabi_fadd>
 80082d2:	3f10      	subs	r7, #16
 80082d4:	1c04      	adds	r4, r0, #0
 80082d6:	3540      	adds	r5, #64	@ 0x40
 80082d8:	3640      	adds	r6, #64	@ 0x40
 80082da:	2f0f      	cmp	r7, #15
 80082dc:	d900      	bls.n	80082e0 <forward_lite_dense_if32of32wf32+0x19c>
 80082de:	e769      	b.n	80081b4 <forward_lite_dense_if32of32wf32+0x70>
 80082e0:	230f      	movs	r3, #15
 80082e2:	9a01      	ldr	r2, [sp, #4]
 80082e4:	9e05      	ldr	r6, [sp, #20]
 80082e6:	4013      	ands	r3, r2
 80082e8:	4698      	mov	r8, r3
 80082ea:	9d06      	ldr	r5, [sp, #24]
 80082ec:	444e      	add	r6, r9
 80082ee:	4643      	mov	r3, r8
 80082f0:	2b03      	cmp	r3, #3
 80082f2:	d979      	bls.n	80083e8 <forward_lite_dense_if32of32wf32+0x2a4>
 80082f4:	6871      	ldr	r1, [r6, #4]
 80082f6:	6868      	ldr	r0, [r5, #4]
 80082f8:	f7f8 fca4 	bl	8000c44 <__aeabi_fmul>
 80082fc:	6831      	ldr	r1, [r6, #0]
 80082fe:	1c07      	adds	r7, r0, #0
 8008300:	6828      	ldr	r0, [r5, #0]
 8008302:	f7f8 fc9f 	bl	8000c44 <__aeabi_fmul>
 8008306:	1c01      	adds	r1, r0, #0
 8008308:	1c38      	adds	r0, r7, #0
 800830a:	f7f8 f9f1 	bl	80006f0 <__aeabi_fadd>
 800830e:	1c21      	adds	r1, r4, #0
 8008310:	f7f8 f9ee 	bl	80006f0 <__aeabi_fadd>
 8008314:	68b1      	ldr	r1, [r6, #8]
 8008316:	1c04      	adds	r4, r0, #0
 8008318:	68a8      	ldr	r0, [r5, #8]
 800831a:	f7f8 fc93 	bl	8000c44 <__aeabi_fmul>
 800831e:	1c21      	adds	r1, r4, #0
 8008320:	f7f8 f9e6 	bl	80006f0 <__aeabi_fadd>
 8008324:	68f1      	ldr	r1, [r6, #12]
 8008326:	1c04      	adds	r4, r0, #0
 8008328:	68e8      	ldr	r0, [r5, #12]
 800832a:	f7f8 fc8b 	bl	8000c44 <__aeabi_fmul>
 800832e:	1c21      	adds	r1, r4, #0
 8008330:	f7f8 f9de 	bl	80006f0 <__aeabi_fadd>
 8008334:	4643      	mov	r3, r8
 8008336:	1f1f      	subs	r7, r3, #4
 8008338:	1c04      	adds	r4, r0, #0
 800833a:	2f03      	cmp	r7, #3
 800833c:	d94b      	bls.n	80083d6 <forward_lite_dense_if32of32wf32+0x292>
 800833e:	6971      	ldr	r1, [r6, #20]
 8008340:	6968      	ldr	r0, [r5, #20]
 8008342:	f7f8 fc7f 	bl	8000c44 <__aeabi_fmul>
 8008346:	6931      	ldr	r1, [r6, #16]
 8008348:	4683      	mov	fp, r0
 800834a:	6928      	ldr	r0, [r5, #16]
 800834c:	f7f8 fc7a 	bl	8000c44 <__aeabi_fmul>
 8008350:	1c01      	adds	r1, r0, #0
 8008352:	4658      	mov	r0, fp
 8008354:	f7f8 f9cc 	bl	80006f0 <__aeabi_fadd>
 8008358:	69b1      	ldr	r1, [r6, #24]
 800835a:	4683      	mov	fp, r0
 800835c:	69a8      	ldr	r0, [r5, #24]
 800835e:	f7f8 fc71 	bl	8000c44 <__aeabi_fmul>
 8008362:	1c01      	adds	r1, r0, #0
 8008364:	4658      	mov	r0, fp
 8008366:	f7f8 f9c3 	bl	80006f0 <__aeabi_fadd>
 800836a:	69f1      	ldr	r1, [r6, #28]
 800836c:	4683      	mov	fp, r0
 800836e:	69e8      	ldr	r0, [r5, #28]
 8008370:	f7f8 fc68 	bl	8000c44 <__aeabi_fmul>
 8008374:	1c01      	adds	r1, r0, #0
 8008376:	4658      	mov	r0, fp
 8008378:	f7f8 f9ba 	bl	80006f0 <__aeabi_fadd>
 800837c:	1c01      	adds	r1, r0, #0
 800837e:	1c20      	adds	r0, r4, #0
 8008380:	f7f8 f9b6 	bl	80006f0 <__aeabi_fadd>
 8008384:	4643      	mov	r3, r8
 8008386:	3b08      	subs	r3, #8
 8008388:	1c04      	adds	r4, r0, #0
 800838a:	2b03      	cmp	r3, #3
 800838c:	d923      	bls.n	80083d6 <forward_lite_dense_if32of32wf32+0x292>
 800838e:	6a29      	ldr	r1, [r5, #32]
 8008390:	6a30      	ldr	r0, [r6, #32]
 8008392:	f7f8 fc57 	bl	8000c44 <__aeabi_fmul>
 8008396:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8008398:	4683      	mov	fp, r0
 800839a:	6a70      	ldr	r0, [r6, #36]	@ 0x24
 800839c:	f7f8 fc52 	bl	8000c44 <__aeabi_fmul>
 80083a0:	1c01      	adds	r1, r0, #0
 80083a2:	4658      	mov	r0, fp
 80083a4:	f7f8 f9a4 	bl	80006f0 <__aeabi_fadd>
 80083a8:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 80083aa:	4683      	mov	fp, r0
 80083ac:	6ab0      	ldr	r0, [r6, #40]	@ 0x28
 80083ae:	f7f8 fc49 	bl	8000c44 <__aeabi_fmul>
 80083b2:	1c01      	adds	r1, r0, #0
 80083b4:	4658      	mov	r0, fp
 80083b6:	f7f8 f99b 	bl	80006f0 <__aeabi_fadd>
 80083ba:	6ae9      	ldr	r1, [r5, #44]	@ 0x2c
 80083bc:	4683      	mov	fp, r0
 80083be:	6af0      	ldr	r0, [r6, #44]	@ 0x2c
 80083c0:	f7f8 fc40 	bl	8000c44 <__aeabi_fmul>
 80083c4:	1c01      	adds	r1, r0, #0
 80083c6:	4658      	mov	r0, fp
 80083c8:	f7f8 f992 	bl	80006f0 <__aeabi_fadd>
 80083cc:	1c01      	adds	r1, r0, #0
 80083ce:	1c20      	adds	r0, r4, #0
 80083d0:	f7f8 f98e 	bl	80006f0 <__aeabi_fadd>
 80083d4:	1c04      	adds	r4, r0, #0
 80083d6:	4643      	mov	r3, r8
 80083d8:	2203      	movs	r2, #3
 80083da:	4013      	ands	r3, r2
 80083dc:	4698      	mov	r8, r3
 80083de:	08bf      	lsrs	r7, r7, #2
 80083e0:	3701      	adds	r7, #1
 80083e2:	013f      	lsls	r7, r7, #4
 80083e4:	19f6      	adds	r6, r6, r7
 80083e6:	19ed      	adds	r5, r5, r7
 80083e8:	4643      	mov	r3, r8
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d020      	beq.n	8008430 <forward_lite_dense_if32of32wf32+0x2ec>
 80083ee:	6831      	ldr	r1, [r6, #0]
 80083f0:	6828      	ldr	r0, [r5, #0]
 80083f2:	f7f8 fc27 	bl	8000c44 <__aeabi_fmul>
 80083f6:	1c01      	adds	r1, r0, #0
 80083f8:	1c20      	adds	r0, r4, #0
 80083fa:	f7f8 f979 	bl	80006f0 <__aeabi_fadd>
 80083fe:	4643      	mov	r3, r8
 8008400:	1c04      	adds	r4, r0, #0
 8008402:	2b01      	cmp	r3, #1
 8008404:	d014      	beq.n	8008430 <forward_lite_dense_if32of32wf32+0x2ec>
 8008406:	6871      	ldr	r1, [r6, #4]
 8008408:	6868      	ldr	r0, [r5, #4]
 800840a:	f7f8 fc1b 	bl	8000c44 <__aeabi_fmul>
 800840e:	1c01      	adds	r1, r0, #0
 8008410:	1c20      	adds	r0, r4, #0
 8008412:	f7f8 f96d 	bl	80006f0 <__aeabi_fadd>
 8008416:	4643      	mov	r3, r8
 8008418:	1c04      	adds	r4, r0, #0
 800841a:	2b02      	cmp	r3, #2
 800841c:	d008      	beq.n	8008430 <forward_lite_dense_if32of32wf32+0x2ec>
 800841e:	68a9      	ldr	r1, [r5, #8]
 8008420:	68b0      	ldr	r0, [r6, #8]
 8008422:	f7f8 fc0f 	bl	8000c44 <__aeabi_fmul>
 8008426:	1c01      	adds	r1, r0, #0
 8008428:	1c20      	adds	r0, r4, #0
 800842a:	f7f8 f961 	bl	80006f0 <__aeabi_fadd>
 800842e:	1c04      	adds	r4, r0, #0
 8008430:	9b03      	ldr	r3, [sp, #12]
 8008432:	469c      	mov	ip, r3
 8008434:	4653      	mov	r3, sl
 8008436:	c310      	stmia	r3!, {r4}
 8008438:	469a      	mov	sl, r3
 800843a:	9b04      	ldr	r3, [sp, #16]
 800843c:	44e1      	add	r9, ip
 800843e:	4553      	cmp	r3, sl
 8008440:	d900      	bls.n	8008444 <forward_lite_dense_if32of32wf32+0x300>
 8008442:	e6ae      	b.n	80081a2 <forward_lite_dense_if32of32wf32+0x5e>
 8008444:	9d08      	ldr	r5, [sp, #32]
 8008446:	9e07      	ldr	r6, [sp, #28]
 8008448:	6969      	ldr	r1, [r5, #20]
 800844a:	68eb      	ldr	r3, [r5, #12]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d113      	bne.n	8008478 <forward_lite_dense_if32of32wf32+0x334>
 8008450:	9802      	ldr	r0, [sp, #8]
 8008452:	692b      	ldr	r3, [r5, #16]
 8008454:	4684      	mov	ip, r0
 8008456:	009a      	lsls	r2, r3, #2
 8008458:	4494      	add	ip, r2
 800845a:	4662      	mov	r2, ip
 800845c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800845e:	9202      	str	r2, [sp, #8]
 8008460:	008a      	lsls	r2, r1, #2
 8008462:	18b6      	adds	r6, r6, r2
 8008464:	42b0      	cmp	r0, r6
 8008466:	d900      	bls.n	800846a <forward_lite_dense_if32of32wf32+0x326>
 8008468:	e684      	b.n	8008174 <forward_lite_dense_if32of32wf32+0x30>
 800846a:	b00b      	add	sp, #44	@ 0x2c
 800846c:	bcf0      	pop	{r4, r5, r6, r7}
 800846e:	46bb      	mov	fp, r7
 8008470:	46b2      	mov	sl, r6
 8008472:	46a9      	mov	r9, r5
 8008474:	46a0      	mov	r8, r4
 8008476:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008478:	2900      	cmp	r1, #0
 800847a:	d0e9      	beq.n	8008450 <forward_lite_dense_if32of32wf32+0x30c>
 800847c:	6819      	ldr	r1, [r3, #0]
 800847e:	6830      	ldr	r0, [r6, #0]
 8008480:	f7f8 f936 	bl	80006f0 <__aeabi_fadd>
 8008484:	6030      	str	r0, [r6, #0]
 8008486:	6969      	ldr	r1, [r5, #20]
 8008488:	2404      	movs	r4, #4
 800848a:	2701      	movs	r7, #1
 800848c:	2901      	cmp	r1, #1
 800848e:	d9df      	bls.n	8008450 <forward_lite_dense_if32of32wf32+0x30c>
 8008490:	68eb      	ldr	r3, [r5, #12]
 8008492:	5930      	ldr	r0, [r6, r4]
 8008494:	5919      	ldr	r1, [r3, r4]
 8008496:	f7f8 f92b 	bl	80006f0 <__aeabi_fadd>
 800849a:	5130      	str	r0, [r6, r4]
 800849c:	6969      	ldr	r1, [r5, #20]
 800849e:	3701      	adds	r7, #1
 80084a0:	3404      	adds	r4, #4
 80084a2:	42b9      	cmp	r1, r7
 80084a4:	d8f4      	bhi.n	8008490 <forward_lite_dense_if32of32wf32+0x34c>
 80084a6:	e7d3      	b.n	8008450 <forward_lite_dense_if32of32wf32+0x30c>

080084a8 <forward_lite_dense_if32of32wf32_lut4>:
 80084a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80084aa:	4657      	mov	r7, sl
 80084ac:	464e      	mov	r6, r9
 80084ae:	4645      	mov	r5, r8
 80084b0:	46de      	mov	lr, fp
 80084b2:	b5e0      	push	{r5, r6, r7, lr}
 80084b4:	b093      	sub	sp, #76	@ 0x4c
 80084b6:	001f      	movs	r7, r3
 80084b8:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80084ba:	920f      	str	r2, [sp, #60]	@ 0x3c
 80084bc:	4698      	mov	r8, r3
 80084be:	4642      	mov	r2, r8
 80084c0:	4681      	mov	r9, r0
 80084c2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80084c4:	9c1e      	ldr	r4, [sp, #120]	@ 0x78
 80084c6:	4353      	muls	r3, r2
 80084c8:	009b      	lsls	r3, r3, #2
 80084ca:	4499      	add	r9, r3
 80084cc:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 80084ce:	900d      	str	r0, [sp, #52]	@ 0x34
 80084d0:	9106      	str	r1, [sp, #24]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d005      	beq.n	80084e2 <forward_lite_dense_if32of32wf32_lut4+0x3a>
 80084d6:	0038      	movs	r0, r7
 80084d8:	2240      	movs	r2, #64	@ 0x40
 80084da:	0019      	movs	r1, r3
 80084dc:	f000 faf8 	bl	8008ad0 <st_int8_copy>
 80084e0:	9f1c      	ldr	r7, [sp, #112]	@ 0x70
 80084e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80084e4:	454b      	cmp	r3, r9
 80084e6:	d300      	bcc.n	80084ea <forward_lite_dense_if32of32wf32_lut4+0x42>
 80084e8:	e14c      	b.n	8008784 <forward_lite_dense_if32of32wf32_lut4+0x2dc>
 80084ea:	4643      	mov	r3, r8
 80084ec:	009b      	lsls	r3, r3, #2
 80084ee:	469b      	mov	fp, r3
 80084f0:	2301      	movs	r3, #1
 80084f2:	0019      	movs	r1, r3
 80084f4:	4021      	ands	r1, r4
 80084f6:	910a      	str	r1, [sp, #40]	@ 0x28
 80084f8:	9906      	ldr	r1, [sp, #24]
 80084fa:	08e2      	lsrs	r2, r4, #3
 80084fc:	468c      	mov	ip, r1
 80084fe:	00a0      	lsls	r0, r4, #2
 8008500:	439c      	bics	r4, r3
 8008502:	0153      	lsls	r3, r2, #5
 8008504:	4463      	add	r3, ip
 8008506:	9308      	str	r3, [sp, #32]
 8008508:	0093      	lsls	r3, r2, #2
 800850a:	930c      	str	r3, [sp, #48]	@ 0x30
 800850c:	230f      	movs	r3, #15
 800850e:	469a      	mov	sl, r3
 8008510:	465b      	mov	r3, fp
 8008512:	930e      	str	r3, [sp, #56]	@ 0x38
 8008514:	9310      	str	r3, [sp, #64]	@ 0x40
 8008516:	464b      	mov	r3, r9
 8008518:	9311      	str	r3, [sp, #68]	@ 0x44
 800851a:	4643      	mov	r3, r8
 800851c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800851e:	931f      	str	r3, [sp, #124]	@ 0x7c
 8008520:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008522:	00a4      	lsls	r4, r4, #2
 8008524:	4464      	add	r4, ip
 8008526:	9209      	str	r2, [sp, #36]	@ 0x24
 8008528:	468c      	mov	ip, r1
 800852a:	001a      	movs	r2, r3
 800852c:	4462      	add	r2, ip
 800852e:	4681      	mov	r9, r0
 8008530:	9403      	str	r4, [sp, #12]
 8008532:	9207      	str	r2, [sp, #28]
 8008534:	429a      	cmp	r2, r3
 8008536:	d800      	bhi.n	800853a <forward_lite_dense_if32of32wf32_lut4+0x92>
 8008538:	e10d      	b.n	8008756 <forward_lite_dense_if32of32wf32_lut4+0x2ae>
 800853a:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800853c:	9304      	str	r3, [sp, #16]
 800853e:	002e      	movs	r6, r5
 8008540:	9b03      	ldr	r3, [sp, #12]
 8008542:	3b01      	subs	r3, #1
 8008544:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008546:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008548:	2b00      	cmp	r3, #0
 800854a:	d100      	bne.n	800854e <forward_lite_dense_if32of32wf32_lut4+0xa6>
 800854c:	e0cf      	b.n	80086ee <forward_lite_dense_if32of32wf32_lut4+0x246>
 800854e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008550:	9c06      	ldr	r4, [sp, #24]
 8008552:	469c      	mov	ip, r3
 8008554:	44b4      	add	ip, r6
 8008556:	4663      	mov	r3, ip
 8008558:	9302      	str	r3, [sp, #8]
 800855a:	2300      	movs	r3, #0
 800855c:	469b      	mov	fp, r3
 800855e:	464b      	mov	r3, r9
 8008560:	9305      	str	r3, [sp, #20]
 8008562:	465b      	mov	r3, fp
 8008564:	46b3      	mov	fp, r6
 8008566:	9300      	str	r3, [sp, #0]
 8008568:	465b      	mov	r3, fp
 800856a:	781b      	ldrb	r3, [r3, #0]
 800856c:	6821      	ldr	r1, [r4, #0]
 800856e:	4699      	mov	r9, r3
 8008570:	465b      	mov	r3, fp
 8008572:	785b      	ldrb	r3, [r3, #1]
 8008574:	4698      	mov	r8, r3
 8008576:	465b      	mov	r3, fp
 8008578:	789e      	ldrb	r6, [r3, #2]
 800857a:	78dd      	ldrb	r5, [r3, #3]
 800857c:	2304      	movs	r3, #4
 800857e:	469c      	mov	ip, r3
 8008580:	464b      	mov	r3, r9
 8008582:	091b      	lsrs	r3, r3, #4
 8008584:	009b      	lsls	r3, r3, #2
 8008586:	59d8      	ldr	r0, [r3, r7]
 8008588:	44e3      	add	fp, ip
 800858a:	f7f8 fb5b 	bl	8000c44 <__aeabi_fmul>
 800858e:	4652      	mov	r2, sl
 8008590:	464b      	mov	r3, r9
 8008592:	4013      	ands	r3, r2
 8008594:	009b      	lsls	r3, r3, #2
 8008596:	6861      	ldr	r1, [r4, #4]
 8008598:	9001      	str	r0, [sp, #4]
 800859a:	59d8      	ldr	r0, [r3, r7]
 800859c:	f7f8 fb52 	bl	8000c44 <__aeabi_fmul>
 80085a0:	1c01      	adds	r1, r0, #0
 80085a2:	9801      	ldr	r0, [sp, #4]
 80085a4:	f7f8 f8a4 	bl	80006f0 <__aeabi_fadd>
 80085a8:	4643      	mov	r3, r8
 80085aa:	091b      	lsrs	r3, r3, #4
 80085ac:	009b      	lsls	r3, r3, #2
 80085ae:	68a1      	ldr	r1, [r4, #8]
 80085b0:	4681      	mov	r9, r0
 80085b2:	59d8      	ldr	r0, [r3, r7]
 80085b4:	f7f8 fb46 	bl	8000c44 <__aeabi_fmul>
 80085b8:	1c01      	adds	r1, r0, #0
 80085ba:	4648      	mov	r0, r9
 80085bc:	f7f8 f898 	bl	80006f0 <__aeabi_fadd>
 80085c0:	4652      	mov	r2, sl
 80085c2:	4643      	mov	r3, r8
 80085c4:	4013      	ands	r3, r2
 80085c6:	009b      	lsls	r3, r3, #2
 80085c8:	68e1      	ldr	r1, [r4, #12]
 80085ca:	4681      	mov	r9, r0
 80085cc:	59d8      	ldr	r0, [r3, r7]
 80085ce:	f7f8 fb39 	bl	8000c44 <__aeabi_fmul>
 80085d2:	1c01      	adds	r1, r0, #0
 80085d4:	4648      	mov	r0, r9
 80085d6:	f7f8 f88b 	bl	80006f0 <__aeabi_fadd>
 80085da:	0933      	lsrs	r3, r6, #4
 80085dc:	009b      	lsls	r3, r3, #2
 80085de:	6921      	ldr	r1, [r4, #16]
 80085e0:	4680      	mov	r8, r0
 80085e2:	59d8      	ldr	r0, [r3, r7]
 80085e4:	f7f8 fb2e 	bl	8000c44 <__aeabi_fmul>
 80085e8:	1c01      	adds	r1, r0, #0
 80085ea:	4640      	mov	r0, r8
 80085ec:	f7f8 f880 	bl	80006f0 <__aeabi_fadd>
 80085f0:	4653      	mov	r3, sl
 80085f2:	401e      	ands	r6, r3
 80085f4:	00b6      	lsls	r6, r6, #2
 80085f6:	6961      	ldr	r1, [r4, #20]
 80085f8:	4680      	mov	r8, r0
 80085fa:	59f0      	ldr	r0, [r6, r7]
 80085fc:	f7f8 fb22 	bl	8000c44 <__aeabi_fmul>
 8008600:	1c01      	adds	r1, r0, #0
 8008602:	4640      	mov	r0, r8
 8008604:	f7f8 f874 	bl	80006f0 <__aeabi_fadd>
 8008608:	092b      	lsrs	r3, r5, #4
 800860a:	009b      	lsls	r3, r3, #2
 800860c:	69a1      	ldr	r1, [r4, #24]
 800860e:	1c06      	adds	r6, r0, #0
 8008610:	59d8      	ldr	r0, [r3, r7]
 8008612:	f7f8 fb17 	bl	8000c44 <__aeabi_fmul>
 8008616:	1c01      	adds	r1, r0, #0
 8008618:	1c30      	adds	r0, r6, #0
 800861a:	f7f8 f869 	bl	80006f0 <__aeabi_fadd>
 800861e:	4653      	mov	r3, sl
 8008620:	401d      	ands	r5, r3
 8008622:	00ad      	lsls	r5, r5, #2
 8008624:	69e1      	ldr	r1, [r4, #28]
 8008626:	1c06      	adds	r6, r0, #0
 8008628:	59e8      	ldr	r0, [r5, r7]
 800862a:	f7f8 fb0b 	bl	8000c44 <__aeabi_fmul>
 800862e:	1c01      	adds	r1, r0, #0
 8008630:	1c30      	adds	r0, r6, #0
 8008632:	f7f8 f85d 	bl	80006f0 <__aeabi_fadd>
 8008636:	1c01      	adds	r1, r0, #0
 8008638:	9800      	ldr	r0, [sp, #0]
 800863a:	f7f8 f859 	bl	80006f0 <__aeabi_fadd>
 800863e:	9b02      	ldr	r3, [sp, #8]
 8008640:	9000      	str	r0, [sp, #0]
 8008642:	3420      	adds	r4, #32
 8008644:	459b      	cmp	fp, r3
 8008646:	d18f      	bne.n	8008568 <forward_lite_dense_if32of32wf32_lut4+0xc0>
 8008648:	9b05      	ldr	r3, [sp, #20]
 800864a:	9a08      	ldr	r2, [sp, #32]
 800864c:	4699      	mov	r9, r3
 800864e:	9b03      	ldr	r3, [sp, #12]
 8008650:	4683      	mov	fp, r0
 8008652:	429a      	cmp	r2, r3
 8008654:	d252      	bcs.n	80086fc <forward_lite_dense_if32of32wf32_lut4+0x254>
 8008656:	9e02      	ldr	r6, [sp, #8]
 8008658:	0015      	movs	r5, r2
 800865a:	46b0      	mov	r8, r6
 800865c:	465e      	mov	r6, fp
 800865e:	46bb      	mov	fp, r7
 8008660:	9200      	str	r2, [sp, #0]
 8008662:	4643      	mov	r3, r8
 8008664:	781c      	ldrb	r4, [r3, #0]
 8008666:	2301      	movs	r3, #1
 8008668:	465a      	mov	r2, fp
 800866a:	469c      	mov	ip, r3
 800866c:	0923      	lsrs	r3, r4, #4
 800866e:	009b      	lsls	r3, r3, #2
 8008670:	5898      	ldr	r0, [r3, r2]
 8008672:	6829      	ldr	r1, [r5, #0]
 8008674:	44e0      	add	r8, ip
 8008676:	f7f8 fae5 	bl	8000c44 <__aeabi_fmul>
 800867a:	4653      	mov	r3, sl
 800867c:	401c      	ands	r4, r3
 800867e:	465b      	mov	r3, fp
 8008680:	00a4      	lsls	r4, r4, #2
 8008682:	6869      	ldr	r1, [r5, #4]
 8008684:	1c07      	adds	r7, r0, #0
 8008686:	58e0      	ldr	r0, [r4, r3]
 8008688:	f7f8 fadc 	bl	8000c44 <__aeabi_fmul>
 800868c:	1c01      	adds	r1, r0, #0
 800868e:	1c38      	adds	r0, r7, #0
 8008690:	f7f8 f82e 	bl	80006f0 <__aeabi_fadd>
 8008694:	1c01      	adds	r1, r0, #0
 8008696:	1c30      	adds	r0, r6, #0
 8008698:	f7f8 f82a 	bl	80006f0 <__aeabi_fadd>
 800869c:	9b03      	ldr	r3, [sp, #12]
 800869e:	3508      	adds	r5, #8
 80086a0:	1c06      	adds	r6, r0, #0
 80086a2:	42ab      	cmp	r3, r5
 80086a4:	d8dd      	bhi.n	8008662 <forward_lite_dense_if32of32wf32_lut4+0x1ba>
 80086a6:	9a00      	ldr	r2, [sp, #0]
 80086a8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80086aa:	9902      	ldr	r1, [sp, #8]
 80086ac:	1a9b      	subs	r3, r3, r2
 80086ae:	08db      	lsrs	r3, r3, #3
 80086b0:	3301      	adds	r3, #1
 80086b2:	18ce      	adds	r6, r1, r3
 80086b4:	00db      	lsls	r3, r3, #3
 80086b6:	18d2      	adds	r2, r2, r3
 80086b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80086ba:	465f      	mov	r7, fp
 80086bc:	4683      	mov	fp, r0
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d020      	beq.n	8008704 <forward_lite_dense_if32of32wf32_lut4+0x25c>
 80086c2:	7833      	ldrb	r3, [r6, #0]
 80086c4:	6811      	ldr	r1, [r2, #0]
 80086c6:	091b      	lsrs	r3, r3, #4
 80086c8:	009b      	lsls	r3, r3, #2
 80086ca:	59d8      	ldr	r0, [r3, r7]
 80086cc:	f7f8 faba 	bl	8000c44 <__aeabi_fmul>
 80086d0:	4659      	mov	r1, fp
 80086d2:	f7f8 f80d 	bl	80006f0 <__aeabi_fadd>
 80086d6:	9b04      	ldr	r3, [sp, #16]
 80086d8:	9a07      	ldr	r2, [sp, #28]
 80086da:	c301      	stmia	r3!, {r0}
 80086dc:	1c74      	adds	r4, r6, #1
 80086de:	9304      	str	r3, [sp, #16]
 80086e0:	429a      	cmp	r2, r3
 80086e2:	d917      	bls.n	8008714 <forward_lite_dense_if32of32wf32_lut4+0x26c>
 80086e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086e6:	0026      	movs	r6, r4
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d000      	beq.n	80086ee <forward_lite_dense_if32of32wf32_lut4+0x246>
 80086ec:	e72f      	b.n	800854e <forward_lite_dense_if32of32wf32_lut4+0xa6>
 80086ee:	2300      	movs	r3, #0
 80086f0:	9a06      	ldr	r2, [sp, #24]
 80086f2:	469b      	mov	fp, r3
 80086f4:	9b03      	ldr	r3, [sp, #12]
 80086f6:	9602      	str	r6, [sp, #8]
 80086f8:	429a      	cmp	r2, r3
 80086fa:	d3ac      	bcc.n	8008656 <forward_lite_dense_if32of32wf32_lut4+0x1ae>
 80086fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80086fe:	9e02      	ldr	r6, [sp, #8]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d1de      	bne.n	80086c2 <forward_lite_dense_if32of32wf32_lut4+0x21a>
 8008704:	465a      	mov	r2, fp
 8008706:	9b04      	ldr	r3, [sp, #16]
 8008708:	c304      	stmia	r3!, {r2}
 800870a:	9a07      	ldr	r2, [sp, #28]
 800870c:	9304      	str	r3, [sp, #16]
 800870e:	429a      	cmp	r2, r3
 8008710:	d900      	bls.n	8008714 <forward_lite_dense_if32of32wf32_lut4+0x26c>
 8008712:	e718      	b.n	8008546 <forward_lite_dense_if32of32wf32_lut4+0x9e>
 8008714:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008716:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 8008718:	469c      	mov	ip, r3
 800871a:	9b06      	ldr	r3, [sp, #24]
 800871c:	4466      	add	r6, ip
 800871e:	444b      	add	r3, r9
 8008720:	9306      	str	r3, [sp, #24]
 8008722:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008724:	2b00      	cmp	r3, #0
 8008726:	d11d      	bne.n	8008764 <forward_lite_dense_if32of32wf32_lut4+0x2bc>
 8008728:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800872a:	42b3      	cmp	r3, r6
 800872c:	d92a      	bls.n	8008784 <forward_lite_dense_if32of32wf32_lut4+0x2dc>
 800872e:	9b03      	ldr	r3, [sp, #12]
 8008730:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008732:	444b      	add	r3, r9
 8008734:	9303      	str	r3, [sp, #12]
 8008736:	9b08      	ldr	r3, [sp, #32]
 8008738:	444b      	add	r3, r9
 800873a:	9308      	str	r3, [sp, #32]
 800873c:	9b07      	ldr	r3, [sp, #28]
 800873e:	4293      	cmp	r3, r2
 8008740:	d927      	bls.n	8008792 <forward_lite_dense_if32of32wf32_lut4+0x2ea>
 8008742:	0033      	movs	r3, r6
 8008744:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008746:	001a      	movs	r2, r3
 8008748:	468c      	mov	ip, r1
 800874a:	4462      	add	r2, ip
 800874c:	960d      	str	r6, [sp, #52]	@ 0x34
 800874e:	9207      	str	r2, [sp, #28]
 8008750:	429a      	cmp	r2, r3
 8008752:	d900      	bls.n	8008756 <forward_lite_dense_if32of32wf32_lut4+0x2ae>
 8008754:	e6f1      	b.n	800853a <forward_lite_dense_if32of32wf32_lut4+0x92>
 8008756:	001e      	movs	r6, r3
 8008758:	9b06      	ldr	r3, [sp, #24]
 800875a:	444b      	add	r3, r9
 800875c:	9306      	str	r3, [sp, #24]
 800875e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008760:	2b00      	cmp	r3, #0
 8008762:	d0e1      	beq.n	8008728 <forward_lite_dense_if32of32wf32_lut4+0x280>
 8008764:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8008766:	2b00      	cmp	r3, #0
 8008768:	d0de      	beq.n	8008728 <forward_lite_dense_if32of32wf32_lut4+0x280>
 800876a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800876c:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 800876e:	1af4      	subs	r4, r6, r3
 8008770:	cd02      	ldmia	r5!, {r1}
 8008772:	6820      	ldr	r0, [r4, #0]
 8008774:	f7f7 ffbc 	bl	80006f0 <__aeabi_fadd>
 8008778:	c401      	stmia	r4!, {r0}
 800877a:	42a6      	cmp	r6, r4
 800877c:	d1f8      	bne.n	8008770 <forward_lite_dense_if32of32wf32_lut4+0x2c8>
 800877e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008780:	42b3      	cmp	r3, r6
 8008782:	d8d4      	bhi.n	800872e <forward_lite_dense_if32of32wf32_lut4+0x286>
 8008784:	b013      	add	sp, #76	@ 0x4c
 8008786:	bcf0      	pop	{r4, r5, r6, r7}
 8008788:	46bb      	mov	fp, r7
 800878a:	46b2      	mov	sl, r6
 800878c:	46a9      	mov	r9, r5
 800878e:	46a0      	mov	r8, r4
 8008790:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008792:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008794:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8008796:	469b      	mov	fp, r3
 8008798:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800879a:	4698      	mov	r8, r3
 800879c:	465b      	mov	r3, fp
 800879e:	4641      	mov	r1, r8
 80087a0:	425b      	negs	r3, r3
 80087a2:	2a00      	cmp	r2, #0
 80087a4:	d100      	bne.n	80087a8 <forward_lite_dense_if32of32wf32_lut4+0x300>
 80087a6:	e7fe      	b.n	80087a6 <forward_lite_dense_if32of32wf32_lut4+0x2fe>
 80087a8:	2900      	cmp	r1, #0
 80087aa:	d0fa      	beq.n	80087a2 <forward_lite_dense_if32of32wf32_lut4+0x2fa>
 80087ac:	18f7      	adds	r7, r6, r3
 80087ae:	003c      	movs	r4, r7
 80087b0:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 80087b2:	cd02      	ldmia	r5!, {r1}
 80087b4:	6820      	ldr	r0, [r4, #0]
 80087b6:	f7f7 ff9b 	bl	80006f0 <__aeabi_fadd>
 80087ba:	c401      	stmia	r4!, {r0}
 80087bc:	42a6      	cmp	r6, r4
 80087be:	d1f8      	bne.n	80087b2 <forward_lite_dense_if32of32wf32_lut4+0x30a>
 80087c0:	e7f5      	b.n	80087ae <forward_lite_dense_if32of32wf32_lut4+0x306>
 80087c2:	46c0      	nop			@ (mov r8, r8)

080087c4 <forward_lite_dense_if32of32wf32_lut8>:
 80087c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80087c6:	4645      	mov	r5, r8
 80087c8:	46de      	mov	lr, fp
 80087ca:	464e      	mov	r6, r9
 80087cc:	4657      	mov	r7, sl
 80087ce:	4683      	mov	fp, r0
 80087d0:	b5e0      	push	{r5, r6, r7, lr}
 80087d2:	b08f      	sub	sp, #60	@ 0x3c
 80087d4:	001d      	movs	r5, r3
 80087d6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80087d8:	920c      	str	r2, [sp, #48]	@ 0x30
 80087da:	4698      	mov	r8, r3
 80087dc:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80087de:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 80087e0:	4689      	mov	r9, r1
 80087e2:	4353      	muls	r3, r2
 80087e4:	009b      	lsls	r3, r3, #2
 80087e6:	445b      	add	r3, fp
 80087e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80087ea:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 80087ec:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d006      	beq.n	8008800 <forward_lite_dense_if32of32wf32_lut8+0x3c>
 80087f2:	2280      	movs	r2, #128	@ 0x80
 80087f4:	0028      	movs	r0, r5
 80087f6:	0019      	movs	r1, r3
 80087f8:	00d2      	lsls	r2, r2, #3
 80087fa:	f000 f969 	bl	8008ad0 <st_int8_copy>
 80087fe:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 8008800:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008802:	459b      	cmp	fp, r3
 8008804:	d300      	bcc.n	8008808 <forward_lite_dense_if32of32wf32_lut8+0x44>
 8008806:	e13b      	b.n	8008a80 <forward_lite_dense_if32of32wf32_lut8+0x2bc>
 8008808:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800880a:	08e2      	lsrs	r2, r4, #3
 800880c:	0099      	lsls	r1, r3, #2
 800880e:	00a3      	lsls	r3, r4, #2
 8008810:	9308      	str	r3, [sp, #32]
 8008812:	0153      	lsls	r3, r2, #5
 8008814:	444b      	add	r3, r9
 8008816:	9206      	str	r2, [sp, #24]
 8008818:	9305      	str	r3, [sp, #20]
 800881a:	00d3      	lsls	r3, r2, #3
 800881c:	464a      	mov	r2, r9
 800881e:	2607      	movs	r6, #7
 8008820:	9203      	str	r2, [sp, #12]
 8008822:	4642      	mov	r2, r8
 8008824:	9307      	str	r3, [sp, #28]
 8008826:	465b      	mov	r3, fp
 8008828:	4026      	ands	r6, r4
 800882a:	910a      	str	r1, [sp, #40]	@ 0x28
 800882c:	910d      	str	r1, [sp, #52]	@ 0x34
 800882e:	9601      	str	r6, [sp, #4]
 8008830:	9219      	str	r2, [sp, #100]	@ 0x64
 8008832:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008834:	469a      	mov	sl, r3
 8008836:	4694      	mov	ip, r2
 8008838:	449c      	add	ip, r3
 800883a:	4662      	mov	r2, ip
 800883c:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 800883e:	9204      	str	r2, [sp, #16]
 8008840:	429a      	cmp	r2, r3
 8008842:	d800      	bhi.n	8008846 <forward_lite_dense_if32of32wf32_lut8+0x82>
 8008844:	e0ff      	b.n	8008a46 <forward_lite_dense_if32of32wf32_lut8+0x282>
 8008846:	9309      	str	r3, [sp, #36]	@ 0x24
 8008848:	9b06      	ldr	r3, [sp, #24]
 800884a:	9c03      	ldr	r4, [sp, #12]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d100      	bne.n	8008852 <forward_lite_dense_if32of32wf32_lut8+0x8e>
 8008850:	e0f6      	b.n	8008a40 <forward_lite_dense_if32of32wf32_lut8+0x27c>
 8008852:	9b07      	ldr	r3, [sp, #28]
 8008854:	2600      	movs	r6, #0
 8008856:	469c      	mov	ip, r3
 8008858:	44bc      	add	ip, r7
 800885a:	4663      	mov	r3, ip
 800885c:	9300      	str	r3, [sp, #0]
 800885e:	4653      	mov	r3, sl
 8008860:	9302      	str	r3, [sp, #8]
 8008862:	783b      	ldrb	r3, [r7, #0]
 8008864:	6821      	ldr	r1, [r4, #0]
 8008866:	009b      	lsls	r3, r3, #2
 8008868:	5958      	ldr	r0, [r3, r5]
 800886a:	f7f8 f9eb 	bl	8000c44 <__aeabi_fmul>
 800886e:	787b      	ldrb	r3, [r7, #1]
 8008870:	6861      	ldr	r1, [r4, #4]
 8008872:	009b      	lsls	r3, r3, #2
 8008874:	4680      	mov	r8, r0
 8008876:	5958      	ldr	r0, [r3, r5]
 8008878:	f7f8 f9e4 	bl	8000c44 <__aeabi_fmul>
 800887c:	1c01      	adds	r1, r0, #0
 800887e:	4640      	mov	r0, r8
 8008880:	f7f7 ff36 	bl	80006f0 <__aeabi_fadd>
 8008884:	78bb      	ldrb	r3, [r7, #2]
 8008886:	68a1      	ldr	r1, [r4, #8]
 8008888:	009b      	lsls	r3, r3, #2
 800888a:	4680      	mov	r8, r0
 800888c:	5958      	ldr	r0, [r3, r5]
 800888e:	f7f8 f9d9 	bl	8000c44 <__aeabi_fmul>
 8008892:	1c01      	adds	r1, r0, #0
 8008894:	4640      	mov	r0, r8
 8008896:	f7f7 ff2b 	bl	80006f0 <__aeabi_fadd>
 800889a:	78fb      	ldrb	r3, [r7, #3]
 800889c:	68e1      	ldr	r1, [r4, #12]
 800889e:	009b      	lsls	r3, r3, #2
 80088a0:	4680      	mov	r8, r0
 80088a2:	5958      	ldr	r0, [r3, r5]
 80088a4:	f7f8 f9ce 	bl	8000c44 <__aeabi_fmul>
 80088a8:	1c01      	adds	r1, r0, #0
 80088aa:	4640      	mov	r0, r8
 80088ac:	f7f7 ff20 	bl	80006f0 <__aeabi_fadd>
 80088b0:	797a      	ldrb	r2, [r7, #5]
 80088b2:	4682      	mov	sl, r0
 80088b4:	4693      	mov	fp, r2
 80088b6:	793b      	ldrb	r3, [r7, #4]
 80088b8:	79ba      	ldrb	r2, [r7, #6]
 80088ba:	009b      	lsls	r3, r3, #2
 80088bc:	4691      	mov	r9, r2
 80088be:	79fa      	ldrb	r2, [r7, #7]
 80088c0:	6921      	ldr	r1, [r4, #16]
 80088c2:	5958      	ldr	r0, [r3, r5]
 80088c4:	4690      	mov	r8, r2
 80088c6:	f7f8 f9bd 	bl	8000c44 <__aeabi_fmul>
 80088ca:	4651      	mov	r1, sl
 80088cc:	f7f7 ff10 	bl	80006f0 <__aeabi_fadd>
 80088d0:	465b      	mov	r3, fp
 80088d2:	009b      	lsls	r3, r3, #2
 80088d4:	6961      	ldr	r1, [r4, #20]
 80088d6:	4682      	mov	sl, r0
 80088d8:	5958      	ldr	r0, [r3, r5]
 80088da:	f7f8 f9b3 	bl	8000c44 <__aeabi_fmul>
 80088de:	1c01      	adds	r1, r0, #0
 80088e0:	4650      	mov	r0, sl
 80088e2:	f7f7 ff05 	bl	80006f0 <__aeabi_fadd>
 80088e6:	464b      	mov	r3, r9
 80088e8:	009b      	lsls	r3, r3, #2
 80088ea:	69a1      	ldr	r1, [r4, #24]
 80088ec:	4682      	mov	sl, r0
 80088ee:	5958      	ldr	r0, [r3, r5]
 80088f0:	f7f8 f9a8 	bl	8000c44 <__aeabi_fmul>
 80088f4:	1c01      	adds	r1, r0, #0
 80088f6:	4650      	mov	r0, sl
 80088f8:	f7f7 fefa 	bl	80006f0 <__aeabi_fadd>
 80088fc:	4643      	mov	r3, r8
 80088fe:	009b      	lsls	r3, r3, #2
 8008900:	69e1      	ldr	r1, [r4, #28]
 8008902:	4681      	mov	r9, r0
 8008904:	5958      	ldr	r0, [r3, r5]
 8008906:	f7f8 f99d 	bl	8000c44 <__aeabi_fmul>
 800890a:	1c01      	adds	r1, r0, #0
 800890c:	4648      	mov	r0, r9
 800890e:	f7f7 feef 	bl	80006f0 <__aeabi_fadd>
 8008912:	1c01      	adds	r1, r0, #0
 8008914:	1c30      	adds	r0, r6, #0
 8008916:	f7f7 feeb 	bl	80006f0 <__aeabi_fadd>
 800891a:	9b00      	ldr	r3, [sp, #0]
 800891c:	3708      	adds	r7, #8
 800891e:	1c06      	adds	r6, r0, #0
 8008920:	3420      	adds	r4, #32
 8008922:	429f      	cmp	r7, r3
 8008924:	d19d      	bne.n	8008862 <forward_lite_dense_if32of32wf32_lut8+0x9e>
 8008926:	9b02      	ldr	r3, [sp, #8]
 8008928:	9c05      	ldr	r4, [sp, #20]
 800892a:	469a      	mov	sl, r3
 800892c:	9f01      	ldr	r7, [sp, #4]
 800892e:	2f00      	cmp	r7, #0
 8008930:	d100      	bne.n	8008934 <forward_lite_dense_if32of32wf32_lut8+0x170>
 8008932:	e083      	b.n	8008a3c <forward_lite_dense_if32of32wf32_lut8+0x278>
 8008934:	9b00      	ldr	r3, [sp, #0]
 8008936:	6821      	ldr	r1, [r4, #0]
 8008938:	781b      	ldrb	r3, [r3, #0]
 800893a:	009b      	lsls	r3, r3, #2
 800893c:	5958      	ldr	r0, [r3, r5]
 800893e:	f7f8 f981 	bl	8000c44 <__aeabi_fmul>
 8008942:	1c01      	adds	r1, r0, #0
 8008944:	1c30      	adds	r0, r6, #0
 8008946:	f7f7 fed3 	bl	80006f0 <__aeabi_fadd>
 800894a:	1c06      	adds	r6, r0, #0
 800894c:	2f01      	cmp	r7, #1
 800894e:	d051      	beq.n	80089f4 <forward_lite_dense_if32of32wf32_lut8+0x230>
 8008950:	9b00      	ldr	r3, [sp, #0]
 8008952:	6861      	ldr	r1, [r4, #4]
 8008954:	785b      	ldrb	r3, [r3, #1]
 8008956:	009b      	lsls	r3, r3, #2
 8008958:	5958      	ldr	r0, [r3, r5]
 800895a:	f7f8 f973 	bl	8000c44 <__aeabi_fmul>
 800895e:	1c01      	adds	r1, r0, #0
 8008960:	1c30      	adds	r0, r6, #0
 8008962:	f7f7 fec5 	bl	80006f0 <__aeabi_fadd>
 8008966:	1c06      	adds	r6, r0, #0
 8008968:	2f02      	cmp	r7, #2
 800896a:	d043      	beq.n	80089f4 <forward_lite_dense_if32of32wf32_lut8+0x230>
 800896c:	9b00      	ldr	r3, [sp, #0]
 800896e:	68a1      	ldr	r1, [r4, #8]
 8008970:	789b      	ldrb	r3, [r3, #2]
 8008972:	009b      	lsls	r3, r3, #2
 8008974:	5958      	ldr	r0, [r3, r5]
 8008976:	f7f8 f965 	bl	8000c44 <__aeabi_fmul>
 800897a:	1c01      	adds	r1, r0, #0
 800897c:	1c30      	adds	r0, r6, #0
 800897e:	f7f7 feb7 	bl	80006f0 <__aeabi_fadd>
 8008982:	1c06      	adds	r6, r0, #0
 8008984:	2f03      	cmp	r7, #3
 8008986:	d035      	beq.n	80089f4 <forward_lite_dense_if32of32wf32_lut8+0x230>
 8008988:	9b00      	ldr	r3, [sp, #0]
 800898a:	68e1      	ldr	r1, [r4, #12]
 800898c:	78db      	ldrb	r3, [r3, #3]
 800898e:	009b      	lsls	r3, r3, #2
 8008990:	5958      	ldr	r0, [r3, r5]
 8008992:	f7f8 f957 	bl	8000c44 <__aeabi_fmul>
 8008996:	1c01      	adds	r1, r0, #0
 8008998:	1c30      	adds	r0, r6, #0
 800899a:	f7f7 fea9 	bl	80006f0 <__aeabi_fadd>
 800899e:	1c06      	adds	r6, r0, #0
 80089a0:	2f04      	cmp	r7, #4
 80089a2:	d027      	beq.n	80089f4 <forward_lite_dense_if32of32wf32_lut8+0x230>
 80089a4:	9b00      	ldr	r3, [sp, #0]
 80089a6:	6921      	ldr	r1, [r4, #16]
 80089a8:	791b      	ldrb	r3, [r3, #4]
 80089aa:	009b      	lsls	r3, r3, #2
 80089ac:	5958      	ldr	r0, [r3, r5]
 80089ae:	f7f8 f949 	bl	8000c44 <__aeabi_fmul>
 80089b2:	1c01      	adds	r1, r0, #0
 80089b4:	1c30      	adds	r0, r6, #0
 80089b6:	f7f7 fe9b 	bl	80006f0 <__aeabi_fadd>
 80089ba:	1c06      	adds	r6, r0, #0
 80089bc:	2f05      	cmp	r7, #5
 80089be:	d019      	beq.n	80089f4 <forward_lite_dense_if32of32wf32_lut8+0x230>
 80089c0:	9b00      	ldr	r3, [sp, #0]
 80089c2:	6961      	ldr	r1, [r4, #20]
 80089c4:	795b      	ldrb	r3, [r3, #5]
 80089c6:	009b      	lsls	r3, r3, #2
 80089c8:	5958      	ldr	r0, [r3, r5]
 80089ca:	f7f8 f93b 	bl	8000c44 <__aeabi_fmul>
 80089ce:	1c01      	adds	r1, r0, #0
 80089d0:	1c30      	adds	r0, r6, #0
 80089d2:	f7f7 fe8d 	bl	80006f0 <__aeabi_fadd>
 80089d6:	1c06      	adds	r6, r0, #0
 80089d8:	2f06      	cmp	r7, #6
 80089da:	d00b      	beq.n	80089f4 <forward_lite_dense_if32of32wf32_lut8+0x230>
 80089dc:	9b00      	ldr	r3, [sp, #0]
 80089de:	69a1      	ldr	r1, [r4, #24]
 80089e0:	799b      	ldrb	r3, [r3, #6]
 80089e2:	009b      	lsls	r3, r3, #2
 80089e4:	5958      	ldr	r0, [r3, r5]
 80089e6:	f7f8 f92d 	bl	8000c44 <__aeabi_fmul>
 80089ea:	1c01      	adds	r1, r0, #0
 80089ec:	1c30      	adds	r0, r6, #0
 80089ee:	f7f7 fe7f 	bl	80006f0 <__aeabi_fadd>
 80089f2:	1c06      	adds	r6, r0, #0
 80089f4:	9b01      	ldr	r3, [sp, #4]
 80089f6:	9f00      	ldr	r7, [sp, #0]
 80089f8:	469c      	mov	ip, r3
 80089fa:	4467      	add	r7, ip
 80089fc:	4653      	mov	r3, sl
 80089fe:	c340      	stmia	r3!, {r6}
 8008a00:	469a      	mov	sl, r3
 8008a02:	9b04      	ldr	r3, [sp, #16]
 8008a04:	4553      	cmp	r3, sl
 8008a06:	d900      	bls.n	8008a0a <forward_lite_dense_if32of32wf32_lut8+0x246>
 8008a08:	e71e      	b.n	8008848 <forward_lite_dense_if32of32wf32_lut8+0x84>
 8008a0a:	9908      	ldr	r1, [sp, #32]
 8008a0c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008a0e:	468c      	mov	ip, r1
 8008a10:	4692      	mov	sl, r2
 8008a12:	9a03      	ldr	r2, [sp, #12]
 8008a14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a16:	4462      	add	r2, ip
 8008a18:	9203      	str	r2, [sp, #12]
 8008a1a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008a1c:	449a      	add	sl, r3
 8008a1e:	2a00      	cmp	r2, #0
 8008a20:	d119      	bne.n	8008a56 <forward_lite_dense_if32of32wf32_lut8+0x292>
 8008a22:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008a24:	4552      	cmp	r2, sl
 8008a26:	d92b      	bls.n	8008a80 <forward_lite_dense_if32of32wf32_lut8+0x2bc>
 8008a28:	9908      	ldr	r1, [sp, #32]
 8008a2a:	9a05      	ldr	r2, [sp, #20]
 8008a2c:	468c      	mov	ip, r1
 8008a2e:	4462      	add	r2, ip
 8008a30:	9205      	str	r2, [sp, #20]
 8008a32:	9a04      	ldr	r2, [sp, #16]
 8008a34:	429a      	cmp	r2, r3
 8008a36:	d946      	bls.n	8008ac6 <forward_lite_dense_if32of32wf32_lut8+0x302>
 8008a38:	4653      	mov	r3, sl
 8008a3a:	e6fa      	b.n	8008832 <forward_lite_dense_if32of32wf32_lut8+0x6e>
 8008a3c:	9f00      	ldr	r7, [sp, #0]
 8008a3e:	e7dd      	b.n	80089fc <forward_lite_dense_if32of32wf32_lut8+0x238>
 8008a40:	2600      	movs	r6, #0
 8008a42:	9700      	str	r7, [sp, #0]
 8008a44:	e772      	b.n	800892c <forward_lite_dense_if32of32wf32_lut8+0x168>
 8008a46:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008a48:	2a00      	cmp	r2, #0
 8008a4a:	d020      	beq.n	8008a8e <forward_lite_dense_if32of32wf32_lut8+0x2ca>
 8008a4c:	9908      	ldr	r1, [sp, #32]
 8008a4e:	9a03      	ldr	r2, [sp, #12]
 8008a50:	468c      	mov	ip, r1
 8008a52:	4462      	add	r2, ip
 8008a54:	9203      	str	r2, [sp, #12]
 8008a56:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008a58:	2a00      	cmp	r2, #0
 8008a5a:	d0e2      	beq.n	8008a22 <forward_lite_dense_if32of32wf32_lut8+0x25e>
 8008a5c:	4652      	mov	r2, sl
 8008a5e:	4657      	mov	r7, sl
 8008a60:	469a      	mov	sl, r3
 8008a62:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008a64:	9e19      	ldr	r6, [sp, #100]	@ 0x64
 8008a66:	1a54      	subs	r4, r2, r1
 8008a68:	ce02      	ldmia	r6!, {r1}
 8008a6a:	6820      	ldr	r0, [r4, #0]
 8008a6c:	f7f7 fe40 	bl	80006f0 <__aeabi_fadd>
 8008a70:	c401      	stmia	r4!, {r0}
 8008a72:	42a7      	cmp	r7, r4
 8008a74:	d1f8      	bne.n	8008a68 <forward_lite_dense_if32of32wf32_lut8+0x2a4>
 8008a76:	4653      	mov	r3, sl
 8008a78:	46ba      	mov	sl, r7
 8008a7a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008a7c:	4552      	cmp	r2, sl
 8008a7e:	d8d3      	bhi.n	8008a28 <forward_lite_dense_if32of32wf32_lut8+0x264>
 8008a80:	b00f      	add	sp, #60	@ 0x3c
 8008a82:	bcf0      	pop	{r4, r5, r6, r7}
 8008a84:	46bb      	mov	fp, r7
 8008a86:	46b2      	mov	sl, r6
 8008a88:	46a9      	mov	r9, r5
 8008a8a:	46a0      	mov	r8, r4
 8008a8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a8e:	469b      	mov	fp, r3
 8008a90:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a92:	4698      	mov	r8, r3
 8008a94:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a96:	4553      	cmp	r3, sl
 8008a98:	d9f2      	bls.n	8008a80 <forward_lite_dense_if32of32wf32_lut8+0x2bc>
 8008a9a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a9c:	425e      	negs	r6, r3
 8008a9e:	4643      	mov	r3, r8
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d100      	bne.n	8008aa6 <forward_lite_dense_if32of32wf32_lut8+0x2e2>
 8008aa4:	e7fe      	b.n	8008aa4 <forward_lite_dense_if32of32wf32_lut8+0x2e0>
 8008aa6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008aa8:	2a00      	cmp	r2, #0
 8008aaa:	d0f9      	beq.n	8008aa0 <forward_lite_dense_if32of32wf32_lut8+0x2dc>
 8008aac:	4698      	mov	r8, r3
 8008aae:	465f      	mov	r7, fp
 8008ab0:	445e      	add	r6, fp
 8008ab2:	0034      	movs	r4, r6
 8008ab4:	4645      	mov	r5, r8
 8008ab6:	cd02      	ldmia	r5!, {r1}
 8008ab8:	6820      	ldr	r0, [r4, #0]
 8008aba:	f7f7 fe19 	bl	80006f0 <__aeabi_fadd>
 8008abe:	c401      	stmia	r4!, {r0}
 8008ac0:	42a7      	cmp	r7, r4
 8008ac2:	d1f8      	bne.n	8008ab6 <forward_lite_dense_if32of32wf32_lut8+0x2f2>
 8008ac4:	e7f5      	b.n	8008ab2 <forward_lite_dense_if32of32wf32_lut8+0x2ee>
 8008ac6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008ac8:	46d3      	mov	fp, sl
 8008aca:	4698      	mov	r8, r3
 8008acc:	e7e5      	b.n	8008a9a <forward_lite_dense_if32of32wf32_lut8+0x2d6>
 8008ace:	46c0      	nop			@ (mov r8, r8)

08008ad0 <st_int8_copy>:
 8008ad0:	b530      	push	{r4, r5, lr}
 8008ad2:	4288      	cmp	r0, r1
 8008ad4:	d02b      	beq.n	8008b2e <st_int8_copy+0x5e>
 8008ad6:	2a00      	cmp	r2, #0
 8008ad8:	d029      	beq.n	8008b2e <st_int8_copy+0x5e>
 8008ada:	4288      	cmp	r0, r1
 8008adc:	d328      	bcc.n	8008b30 <st_int8_copy+0x60>
 8008ade:	1e53      	subs	r3, r2, #1
 8008ae0:	2b06      	cmp	r3, #6
 8008ae2:	d933      	bls.n	8008b4c <st_int8_copy+0x7c>
 8008ae4:	1c43      	adds	r3, r0, #1
 8008ae6:	1acb      	subs	r3, r1, r3
 8008ae8:	2b02      	cmp	r3, #2
 8008aea:	d92f      	bls.n	8008b4c <st_int8_copy+0x7c>
 8008aec:	000b      	movs	r3, r1
 8008aee:	4303      	orrs	r3, r0
 8008af0:	079b      	lsls	r3, r3, #30
 8008af2:	d12b      	bne.n	8008b4c <st_int8_copy+0x7c>
 8008af4:	2300      	movs	r3, #0
 8008af6:	0895      	lsrs	r5, r2, #2
 8008af8:	00ad      	lsls	r5, r5, #2
 8008afa:	58c4      	ldr	r4, [r0, r3]
 8008afc:	50cc      	str	r4, [r1, r3]
 8008afe:	3304      	adds	r3, #4
 8008b00:	429d      	cmp	r5, r3
 8008b02:	d1fa      	bne.n	8008afa <st_int8_copy+0x2a>
 8008b04:	2403      	movs	r4, #3
 8008b06:	0013      	movs	r3, r2
 8008b08:	43a3      	bics	r3, r4
 8008b0a:	18c0      	adds	r0, r0, r3
 8008b0c:	18c9      	adds	r1, r1, r3
 8008b0e:	1ad3      	subs	r3, r2, r3
 8008b10:	4214      	tst	r4, r2
 8008b12:	d00c      	beq.n	8008b2e <st_int8_copy+0x5e>
 8008b14:	2200      	movs	r2, #0
 8008b16:	5682      	ldrsb	r2, [r0, r2]
 8008b18:	700a      	strb	r2, [r1, #0]
 8008b1a:	2b01      	cmp	r3, #1
 8008b1c:	d007      	beq.n	8008b2e <st_int8_copy+0x5e>
 8008b1e:	2201      	movs	r2, #1
 8008b20:	5682      	ldrsb	r2, [r0, r2]
 8008b22:	704a      	strb	r2, [r1, #1]
 8008b24:	2b02      	cmp	r3, #2
 8008b26:	d002      	beq.n	8008b2e <st_int8_copy+0x5e>
 8008b28:	2302      	movs	r3, #2
 8008b2a:	56c3      	ldrsb	r3, [r0, r3]
 8008b2c:	708b      	strb	r3, [r1, #2]
 8008b2e:	bd30      	pop	{r4, r5, pc}
 8008b30:	1884      	adds	r4, r0, r2
 8008b32:	42a1      	cmp	r1, r4
 8008b34:	d2d3      	bcs.n	8008ade <st_int8_copy+0xe>
 8008b36:	2301      	movs	r3, #1
 8008b38:	3801      	subs	r0, #1
 8008b3a:	188a      	adds	r2, r1, r2
 8008b3c:	1b00      	subs	r0, r0, r4
 8008b3e:	425b      	negs	r3, r3
 8008b40:	56e1      	ldrsb	r1, [r4, r3]
 8008b42:	54d1      	strb	r1, [r2, r3]
 8008b44:	3b01      	subs	r3, #1
 8008b46:	4298      	cmp	r0, r3
 8008b48:	d1fa      	bne.n	8008b40 <st_int8_copy+0x70>
 8008b4a:	e7f0      	b.n	8008b2e <st_int8_copy+0x5e>
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	56c4      	ldrsb	r4, [r0, r3]
 8008b50:	54cc      	strb	r4, [r1, r3]
 8008b52:	3301      	adds	r3, #1
 8008b54:	429a      	cmp	r2, r3
 8008b56:	d1fa      	bne.n	8008b4e <st_int8_copy+0x7e>
 8008b58:	e7e9      	b.n	8008b2e <st_int8_copy+0x5e>
 8008b5a:	46c0      	nop			@ (mov r8, r8)

08008b5c <ai_array_to_buffer_fmt>:
 8008b5c:	02c3      	lsls	r3, r0, #11
 8008b5e:	0f1b      	lsrs	r3, r3, #28
 8008b60:	2b02      	cmp	r3, #2
 8008b62:	d040      	beq.n	8008be6 <ai_array_to_buffer_fmt+0x8a>
 8008b64:	4a23      	ldr	r2, [pc, #140]	@ (8008bf4 <ai_array_to_buffer_fmt+0x98>)
 8008b66:	01c3      	lsls	r3, r0, #7
 8008b68:	09db      	lsrs	r3, r3, #7
 8008b6a:	4293      	cmp	r3, r2
 8008b6c:	d00a      	beq.n	8008b84 <ai_array_to_buffer_fmt+0x28>
 8008b6e:	dc17      	bgt.n	8008ba0 <ai_array_to_buffer_fmt+0x44>
 8008b70:	4a21      	ldr	r2, [pc, #132]	@ (8008bf8 <ai_array_to_buffer_fmt+0x9c>)
 8008b72:	4293      	cmp	r3, r2
 8008b74:	d006      	beq.n	8008b84 <ai_array_to_buffer_fmt+0x28>
 8008b76:	dd0a      	ble.n	8008b8e <ai_array_to_buffer_fmt+0x32>
 8008b78:	4a20      	ldr	r2, [pc, #128]	@ (8008bfc <ai_array_to_buffer_fmt+0xa0>)
 8008b7a:	4293      	cmp	r3, r2
 8008b7c:	d002      	beq.n	8008b84 <ai_array_to_buffer_fmt+0x28>
 8008b7e:	4a20      	ldr	r2, [pc, #128]	@ (8008c00 <ai_array_to_buffer_fmt+0xa4>)
 8008b80:	4293      	cmp	r3, r2
 8008b82:	d125      	bne.n	8008bd0 <ai_array_to_buffer_fmt+0x74>
 8008b84:	22d0      	movs	r2, #208	@ 0xd0
 8008b86:	05d2      	lsls	r2, r2, #23
 8008b88:	4010      	ands	r0, r2
 8008b8a:	4318      	orrs	r0, r3
 8008b8c:	4770      	bx	lr
 8008b8e:	4a1d      	ldr	r2, [pc, #116]	@ (8008c04 <ai_array_to_buffer_fmt+0xa8>)
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d0f7      	beq.n	8008b84 <ai_array_to_buffer_fmt+0x28>
 8008b94:	dd20      	ble.n	8008bd8 <ai_array_to_buffer_fmt+0x7c>
 8008b96:	4a1c      	ldr	r2, [pc, #112]	@ (8008c08 <ai_array_to_buffer_fmt+0xac>)
 8008b98:	4293      	cmp	r3, r2
 8008b9a:	d0f3      	beq.n	8008b84 <ai_array_to_buffer_fmt+0x28>
 8008b9c:	2340      	movs	r3, #64	@ 0x40
 8008b9e:	e7f1      	b.n	8008b84 <ai_array_to_buffer_fmt+0x28>
 8008ba0:	4a1a      	ldr	r2, [pc, #104]	@ (8008c0c <ai_array_to_buffer_fmt+0xb0>)
 8008ba2:	4293      	cmp	r3, r2
 8008ba4:	d0ee      	beq.n	8008b84 <ai_array_to_buffer_fmt+0x28>
 8008ba6:	dd09      	ble.n	8008bbc <ai_array_to_buffer_fmt+0x60>
 8008ba8:	4a19      	ldr	r2, [pc, #100]	@ (8008c10 <ai_array_to_buffer_fmt+0xb4>)
 8008baa:	4293      	cmp	r3, r2
 8008bac:	d0ea      	beq.n	8008b84 <ai_array_to_buffer_fmt+0x28>
 8008bae:	4a19      	ldr	r2, [pc, #100]	@ (8008c14 <ai_array_to_buffer_fmt+0xb8>)
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	d0e7      	beq.n	8008b84 <ai_array_to_buffer_fmt+0x28>
 8008bb4:	4a18      	ldr	r2, [pc, #96]	@ (8008c18 <ai_array_to_buffer_fmt+0xbc>)
 8008bb6:	4293      	cmp	r3, r2
 8008bb8:	d0e4      	beq.n	8008b84 <ai_array_to_buffer_fmt+0x28>
 8008bba:	e7ef      	b.n	8008b9c <ai_array_to_buffer_fmt+0x40>
 8008bbc:	4a17      	ldr	r2, [pc, #92]	@ (8008c1c <ai_array_to_buffer_fmt+0xc0>)
 8008bbe:	4293      	cmp	r3, r2
 8008bc0:	d0e0      	beq.n	8008b84 <ai_array_to_buffer_fmt+0x28>
 8008bc2:	4a17      	ldr	r2, [pc, #92]	@ (8008c20 <ai_array_to_buffer_fmt+0xc4>)
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d0dd      	beq.n	8008b84 <ai_array_to_buffer_fmt+0x28>
 8008bc8:	4a16      	ldr	r2, [pc, #88]	@ (8008c24 <ai_array_to_buffer_fmt+0xc8>)
 8008bca:	4293      	cmp	r3, r2
 8008bcc:	d0da      	beq.n	8008b84 <ai_array_to_buffer_fmt+0x28>
 8008bce:	e7e5      	b.n	8008b9c <ai_array_to_buffer_fmt+0x40>
 8008bd0:	4a15      	ldr	r2, [pc, #84]	@ (8008c28 <ai_array_to_buffer_fmt+0xcc>)
 8008bd2:	4293      	cmp	r3, r2
 8008bd4:	d0d6      	beq.n	8008b84 <ai_array_to_buffer_fmt+0x28>
 8008bd6:	e7e1      	b.n	8008b9c <ai_array_to_buffer_fmt+0x40>
 8008bd8:	4a14      	ldr	r2, [pc, #80]	@ (8008c2c <ai_array_to_buffer_fmt+0xd0>)
 8008bda:	4293      	cmp	r3, r2
 8008bdc:	d0d2      	beq.n	8008b84 <ai_array_to_buffer_fmt+0x28>
 8008bde:	4a14      	ldr	r2, [pc, #80]	@ (8008c30 <ai_array_to_buffer_fmt+0xd4>)
 8008be0:	4293      	cmp	r3, r2
 8008be2:	d0cf      	beq.n	8008b84 <ai_array_to_buffer_fmt+0x28>
 8008be4:	e7da      	b.n	8008b9c <ai_array_to_buffer_fmt+0x40>
 8008be6:	2380      	movs	r3, #128	@ 0x80
 8008be8:	4a12      	ldr	r2, [pc, #72]	@ (8008c34 <ai_array_to_buffer_fmt+0xd8>)
 8008bea:	02db      	lsls	r3, r3, #11
 8008bec:	4002      	ands	r2, r0
 8008bee:	4313      	orrs	r3, r2
 8008bf0:	e7c8      	b.n	8008b84 <ai_array_to_buffer_fmt+0x28>
 8008bf2:	46c0      	nop			@ (mov r8, r8)
 8008bf4:	00821040 	.word	0x00821040
 8008bf8:	00040840 	.word	0x00040840
 8008bfc:	00041040 	.word	0x00041040
 8008c00:	00060440 	.word	0x00060440
 8008c04:	00040440 	.word	0x00040440
 8008c08:	00040447 	.word	0x00040447
 8008c0c:	00840447 	.word	0x00840447
 8008c10:	0084084f 	.word	0x0084084f
 8008c14:	00841040 	.word	0x00841040
 8008c18:	00840840 	.word	0x00840840
 8008c1c:	008400c0 	.word	0x008400c0
 8008c20:	00840440 	.word	0x00840440
 8008c24:	00840040 	.word	0x00840040
 8008c28:	0004084f 	.word	0x0004084f
 8008c2c:	00040040 	.word	0x00040040
 8008c30:	000400c0 	.word	0x000400c0
 8008c34:	00803fff 	.word	0x00803fff

08008c38 <ai_array_get_data_byte_size>:
 8008c38:	0003      	movs	r3, r0
 8008c3a:	2900      	cmp	r1, #0
 8008c3c:	d00b      	beq.n	8008c56 <ai_array_get_data_byte_size+0x1e>
 8008c3e:	2207      	movs	r2, #7
 8008c40:	0480      	lsls	r0, r0, #18
 8008c42:	0e40      	lsrs	r0, r0, #25
 8008c44:	4348      	muls	r0, r1
 8008c46:	025b      	lsls	r3, r3, #9
 8008c48:	3007      	adds	r0, #7
 8008c4a:	4390      	bics	r0, r2
 8008c4c:	0f9b      	lsrs	r3, r3, #30
 8008c4e:	40d8      	lsrs	r0, r3
 8008c50:	3007      	adds	r0, #7
 8008c52:	08c0      	lsrs	r0, r0, #3
 8008c54:	4770      	bx	lr
 8008c56:	2000      	movs	r0, #0
 8008c58:	e7fc      	b.n	8008c54 <ai_array_get_data_byte_size+0x1c>
 8008c5a:	46c0      	nop			@ (mov r8, r8)

08008c5c <ai_version_get>:
 8008c5c:	0212      	lsls	r2, r2, #8
 8008c5e:	0409      	lsls	r1, r1, #16
 8008c60:	4311      	orrs	r1, r2
 8008c62:	0600      	lsls	r0, r0, #24
 8008c64:	4308      	orrs	r0, r1
 8008c66:	4770      	bx	lr

08008c68 <get_tensor_byte_size>:
 8008c68:	0003      	movs	r3, r0
 8008c6a:	68c2      	ldr	r2, [r0, #12]
 8008c6c:	6941      	ldr	r1, [r0, #20]
 8008c6e:	68d2      	ldr	r2, [r2, #12]
 8008c70:	68c8      	ldr	r0, [r1, #12]
 8008c72:	699b      	ldr	r3, [r3, #24]
 8008c74:	4350      	muls	r0, r2
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	4a03      	ldr	r2, [pc, #12]	@ (8008c88 <get_tensor_byte_size+0x20>)
 8008c7a:	4013      	ands	r3, r2
 8008c7c:	4a03      	ldr	r2, [pc, #12]	@ (8008c8c <get_tensor_byte_size+0x24>)
 8008c7e:	4293      	cmp	r3, r2
 8008c80:	d101      	bne.n	8008c86 <get_tensor_byte_size+0x1e>
 8008c82:	3007      	adds	r0, #7
 8008c84:	08c0      	lsrs	r0, r0, #3
 8008c86:	4770      	bx	lr
 8008c88:	017fffff 	.word	0x017fffff
 8008c8c:	000400c0 	.word	0x000400c0

08008c90 <malloc>:
 8008c90:	b510      	push	{r4, lr}
 8008c92:	4b03      	ldr	r3, [pc, #12]	@ (8008ca0 <malloc+0x10>)
 8008c94:	0001      	movs	r1, r0
 8008c96:	6818      	ldr	r0, [r3, #0]
 8008c98:	f000 f826 	bl	8008ce8 <_malloc_r>
 8008c9c:	bd10      	pop	{r4, pc}
 8008c9e:	46c0      	nop			@ (mov r8, r8)
 8008ca0:	200006a0 	.word	0x200006a0

08008ca4 <sbrk_aligned>:
 8008ca4:	b570      	push	{r4, r5, r6, lr}
 8008ca6:	4e0f      	ldr	r6, [pc, #60]	@ (8008ce4 <sbrk_aligned+0x40>)
 8008ca8:	000d      	movs	r5, r1
 8008caa:	6831      	ldr	r1, [r6, #0]
 8008cac:	0004      	movs	r4, r0
 8008cae:	2900      	cmp	r1, #0
 8008cb0:	d102      	bne.n	8008cb8 <sbrk_aligned+0x14>
 8008cb2:	f000 ff6f 	bl	8009b94 <_sbrk_r>
 8008cb6:	6030      	str	r0, [r6, #0]
 8008cb8:	0029      	movs	r1, r5
 8008cba:	0020      	movs	r0, r4
 8008cbc:	f000 ff6a 	bl	8009b94 <_sbrk_r>
 8008cc0:	1c43      	adds	r3, r0, #1
 8008cc2:	d103      	bne.n	8008ccc <sbrk_aligned+0x28>
 8008cc4:	2501      	movs	r5, #1
 8008cc6:	426d      	negs	r5, r5
 8008cc8:	0028      	movs	r0, r5
 8008cca:	bd70      	pop	{r4, r5, r6, pc}
 8008ccc:	2303      	movs	r3, #3
 8008cce:	1cc5      	adds	r5, r0, #3
 8008cd0:	439d      	bics	r5, r3
 8008cd2:	42a8      	cmp	r0, r5
 8008cd4:	d0f8      	beq.n	8008cc8 <sbrk_aligned+0x24>
 8008cd6:	1a29      	subs	r1, r5, r0
 8008cd8:	0020      	movs	r0, r4
 8008cda:	f000 ff5b 	bl	8009b94 <_sbrk_r>
 8008cde:	3001      	adds	r0, #1
 8008ce0:	d1f2      	bne.n	8008cc8 <sbrk_aligned+0x24>
 8008ce2:	e7ef      	b.n	8008cc4 <sbrk_aligned+0x20>
 8008ce4:	20000c00 	.word	0x20000c00

08008ce8 <_malloc_r>:
 8008ce8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008cea:	2203      	movs	r2, #3
 8008cec:	1ccb      	adds	r3, r1, #3
 8008cee:	4393      	bics	r3, r2
 8008cf0:	3308      	adds	r3, #8
 8008cf2:	0005      	movs	r5, r0
 8008cf4:	001f      	movs	r7, r3
 8008cf6:	2b0c      	cmp	r3, #12
 8008cf8:	d234      	bcs.n	8008d64 <_malloc_r+0x7c>
 8008cfa:	270c      	movs	r7, #12
 8008cfc:	42b9      	cmp	r1, r7
 8008cfe:	d833      	bhi.n	8008d68 <_malloc_r+0x80>
 8008d00:	0028      	movs	r0, r5
 8008d02:	f000 f871 	bl	8008de8 <__malloc_lock>
 8008d06:	4e37      	ldr	r6, [pc, #220]	@ (8008de4 <_malloc_r+0xfc>)
 8008d08:	6833      	ldr	r3, [r6, #0]
 8008d0a:	001c      	movs	r4, r3
 8008d0c:	2c00      	cmp	r4, #0
 8008d0e:	d12f      	bne.n	8008d70 <_malloc_r+0x88>
 8008d10:	0039      	movs	r1, r7
 8008d12:	0028      	movs	r0, r5
 8008d14:	f7ff ffc6 	bl	8008ca4 <sbrk_aligned>
 8008d18:	0004      	movs	r4, r0
 8008d1a:	1c43      	adds	r3, r0, #1
 8008d1c:	d15f      	bne.n	8008dde <_malloc_r+0xf6>
 8008d1e:	6834      	ldr	r4, [r6, #0]
 8008d20:	9400      	str	r4, [sp, #0]
 8008d22:	9b00      	ldr	r3, [sp, #0]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d14a      	bne.n	8008dbe <_malloc_r+0xd6>
 8008d28:	2c00      	cmp	r4, #0
 8008d2a:	d052      	beq.n	8008dd2 <_malloc_r+0xea>
 8008d2c:	6823      	ldr	r3, [r4, #0]
 8008d2e:	0028      	movs	r0, r5
 8008d30:	18e3      	adds	r3, r4, r3
 8008d32:	9900      	ldr	r1, [sp, #0]
 8008d34:	9301      	str	r3, [sp, #4]
 8008d36:	f000 ff2d 	bl	8009b94 <_sbrk_r>
 8008d3a:	9b01      	ldr	r3, [sp, #4]
 8008d3c:	4283      	cmp	r3, r0
 8008d3e:	d148      	bne.n	8008dd2 <_malloc_r+0xea>
 8008d40:	6823      	ldr	r3, [r4, #0]
 8008d42:	0028      	movs	r0, r5
 8008d44:	1aff      	subs	r7, r7, r3
 8008d46:	0039      	movs	r1, r7
 8008d48:	f7ff ffac 	bl	8008ca4 <sbrk_aligned>
 8008d4c:	3001      	adds	r0, #1
 8008d4e:	d040      	beq.n	8008dd2 <_malloc_r+0xea>
 8008d50:	6823      	ldr	r3, [r4, #0]
 8008d52:	19db      	adds	r3, r3, r7
 8008d54:	6023      	str	r3, [r4, #0]
 8008d56:	6833      	ldr	r3, [r6, #0]
 8008d58:	685a      	ldr	r2, [r3, #4]
 8008d5a:	2a00      	cmp	r2, #0
 8008d5c:	d133      	bne.n	8008dc6 <_malloc_r+0xde>
 8008d5e:	9b00      	ldr	r3, [sp, #0]
 8008d60:	6033      	str	r3, [r6, #0]
 8008d62:	e019      	b.n	8008d98 <_malloc_r+0xb0>
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	dac9      	bge.n	8008cfc <_malloc_r+0x14>
 8008d68:	230c      	movs	r3, #12
 8008d6a:	602b      	str	r3, [r5, #0]
 8008d6c:	2000      	movs	r0, #0
 8008d6e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008d70:	6821      	ldr	r1, [r4, #0]
 8008d72:	1bc9      	subs	r1, r1, r7
 8008d74:	d420      	bmi.n	8008db8 <_malloc_r+0xd0>
 8008d76:	290b      	cmp	r1, #11
 8008d78:	d90a      	bls.n	8008d90 <_malloc_r+0xa8>
 8008d7a:	19e2      	adds	r2, r4, r7
 8008d7c:	6027      	str	r7, [r4, #0]
 8008d7e:	42a3      	cmp	r3, r4
 8008d80:	d104      	bne.n	8008d8c <_malloc_r+0xa4>
 8008d82:	6032      	str	r2, [r6, #0]
 8008d84:	6863      	ldr	r3, [r4, #4]
 8008d86:	6011      	str	r1, [r2, #0]
 8008d88:	6053      	str	r3, [r2, #4]
 8008d8a:	e005      	b.n	8008d98 <_malloc_r+0xb0>
 8008d8c:	605a      	str	r2, [r3, #4]
 8008d8e:	e7f9      	b.n	8008d84 <_malloc_r+0x9c>
 8008d90:	6862      	ldr	r2, [r4, #4]
 8008d92:	42a3      	cmp	r3, r4
 8008d94:	d10e      	bne.n	8008db4 <_malloc_r+0xcc>
 8008d96:	6032      	str	r2, [r6, #0]
 8008d98:	0028      	movs	r0, r5
 8008d9a:	f000 f82d 	bl	8008df8 <__malloc_unlock>
 8008d9e:	0020      	movs	r0, r4
 8008da0:	2207      	movs	r2, #7
 8008da2:	300b      	adds	r0, #11
 8008da4:	1d23      	adds	r3, r4, #4
 8008da6:	4390      	bics	r0, r2
 8008da8:	1ac2      	subs	r2, r0, r3
 8008daa:	4298      	cmp	r0, r3
 8008dac:	d0df      	beq.n	8008d6e <_malloc_r+0x86>
 8008dae:	1a1b      	subs	r3, r3, r0
 8008db0:	50a3      	str	r3, [r4, r2]
 8008db2:	e7dc      	b.n	8008d6e <_malloc_r+0x86>
 8008db4:	605a      	str	r2, [r3, #4]
 8008db6:	e7ef      	b.n	8008d98 <_malloc_r+0xb0>
 8008db8:	0023      	movs	r3, r4
 8008dba:	6864      	ldr	r4, [r4, #4]
 8008dbc:	e7a6      	b.n	8008d0c <_malloc_r+0x24>
 8008dbe:	9c00      	ldr	r4, [sp, #0]
 8008dc0:	6863      	ldr	r3, [r4, #4]
 8008dc2:	9300      	str	r3, [sp, #0]
 8008dc4:	e7ad      	b.n	8008d22 <_malloc_r+0x3a>
 8008dc6:	001a      	movs	r2, r3
 8008dc8:	685b      	ldr	r3, [r3, #4]
 8008dca:	42a3      	cmp	r3, r4
 8008dcc:	d1fb      	bne.n	8008dc6 <_malloc_r+0xde>
 8008dce:	2300      	movs	r3, #0
 8008dd0:	e7da      	b.n	8008d88 <_malloc_r+0xa0>
 8008dd2:	230c      	movs	r3, #12
 8008dd4:	0028      	movs	r0, r5
 8008dd6:	602b      	str	r3, [r5, #0]
 8008dd8:	f000 f80e 	bl	8008df8 <__malloc_unlock>
 8008ddc:	e7c6      	b.n	8008d6c <_malloc_r+0x84>
 8008dde:	6007      	str	r7, [r0, #0]
 8008de0:	e7da      	b.n	8008d98 <_malloc_r+0xb0>
 8008de2:	46c0      	nop			@ (mov r8, r8)
 8008de4:	20000c04 	.word	0x20000c04

08008de8 <__malloc_lock>:
 8008de8:	b510      	push	{r4, lr}
 8008dea:	4802      	ldr	r0, [pc, #8]	@ (8008df4 <__malloc_lock+0xc>)
 8008dec:	f000 ff23 	bl	8009c36 <__retarget_lock_acquire_recursive>
 8008df0:	bd10      	pop	{r4, pc}
 8008df2:	46c0      	nop			@ (mov r8, r8)
 8008df4:	20000d48 	.word	0x20000d48

08008df8 <__malloc_unlock>:
 8008df8:	b510      	push	{r4, lr}
 8008dfa:	4802      	ldr	r0, [pc, #8]	@ (8008e04 <__malloc_unlock+0xc>)
 8008dfc:	f000 ff1c 	bl	8009c38 <__retarget_lock_release_recursive>
 8008e00:	bd10      	pop	{r4, pc}
 8008e02:	46c0      	nop			@ (mov r8, r8)
 8008e04:	20000d48 	.word	0x20000d48

08008e08 <__cvt>:
 8008e08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e0a:	001f      	movs	r7, r3
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	0016      	movs	r6, r2
 8008e10:	b08b      	sub	sp, #44	@ 0x2c
 8008e12:	429f      	cmp	r7, r3
 8008e14:	da04      	bge.n	8008e20 <__cvt+0x18>
 8008e16:	2180      	movs	r1, #128	@ 0x80
 8008e18:	0609      	lsls	r1, r1, #24
 8008e1a:	187b      	adds	r3, r7, r1
 8008e1c:	001f      	movs	r7, r3
 8008e1e:	232d      	movs	r3, #45	@ 0x2d
 8008e20:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008e22:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8008e24:	7013      	strb	r3, [r2, #0]
 8008e26:	2320      	movs	r3, #32
 8008e28:	2203      	movs	r2, #3
 8008e2a:	439d      	bics	r5, r3
 8008e2c:	2d46      	cmp	r5, #70	@ 0x46
 8008e2e:	d007      	beq.n	8008e40 <__cvt+0x38>
 8008e30:	002b      	movs	r3, r5
 8008e32:	3b45      	subs	r3, #69	@ 0x45
 8008e34:	4259      	negs	r1, r3
 8008e36:	414b      	adcs	r3, r1
 8008e38:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8008e3a:	3a01      	subs	r2, #1
 8008e3c:	18cb      	adds	r3, r1, r3
 8008e3e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008e40:	ab09      	add	r3, sp, #36	@ 0x24
 8008e42:	9304      	str	r3, [sp, #16]
 8008e44:	ab08      	add	r3, sp, #32
 8008e46:	9303      	str	r3, [sp, #12]
 8008e48:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008e4a:	9200      	str	r2, [sp, #0]
 8008e4c:	9302      	str	r3, [sp, #8]
 8008e4e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008e50:	0032      	movs	r2, r6
 8008e52:	9301      	str	r3, [sp, #4]
 8008e54:	003b      	movs	r3, r7
 8008e56:	f000 ff89 	bl	8009d6c <_dtoa_r>
 8008e5a:	0004      	movs	r4, r0
 8008e5c:	2d47      	cmp	r5, #71	@ 0x47
 8008e5e:	d11b      	bne.n	8008e98 <__cvt+0x90>
 8008e60:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008e62:	07db      	lsls	r3, r3, #31
 8008e64:	d511      	bpl.n	8008e8a <__cvt+0x82>
 8008e66:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008e68:	18c3      	adds	r3, r0, r3
 8008e6a:	9307      	str	r3, [sp, #28]
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	2300      	movs	r3, #0
 8008e70:	0030      	movs	r0, r6
 8008e72:	0039      	movs	r1, r7
 8008e74:	f7f7 fae8 	bl	8000448 <__aeabi_dcmpeq>
 8008e78:	2800      	cmp	r0, #0
 8008e7a:	d001      	beq.n	8008e80 <__cvt+0x78>
 8008e7c:	9b07      	ldr	r3, [sp, #28]
 8008e7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e80:	2230      	movs	r2, #48	@ 0x30
 8008e82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e84:	9907      	ldr	r1, [sp, #28]
 8008e86:	428b      	cmp	r3, r1
 8008e88:	d320      	bcc.n	8008ecc <__cvt+0xc4>
 8008e8a:	0020      	movs	r0, r4
 8008e8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e8e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008e90:	1b1b      	subs	r3, r3, r4
 8008e92:	6013      	str	r3, [r2, #0]
 8008e94:	b00b      	add	sp, #44	@ 0x2c
 8008e96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e98:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008e9a:	18c3      	adds	r3, r0, r3
 8008e9c:	9307      	str	r3, [sp, #28]
 8008e9e:	2d46      	cmp	r5, #70	@ 0x46
 8008ea0:	d1e4      	bne.n	8008e6c <__cvt+0x64>
 8008ea2:	7803      	ldrb	r3, [r0, #0]
 8008ea4:	2b30      	cmp	r3, #48	@ 0x30
 8008ea6:	d10c      	bne.n	8008ec2 <__cvt+0xba>
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	2300      	movs	r3, #0
 8008eac:	0030      	movs	r0, r6
 8008eae:	0039      	movs	r1, r7
 8008eb0:	f7f7 faca 	bl	8000448 <__aeabi_dcmpeq>
 8008eb4:	2800      	cmp	r0, #0
 8008eb6:	d104      	bne.n	8008ec2 <__cvt+0xba>
 8008eb8:	2301      	movs	r3, #1
 8008eba:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8008ebc:	1a9b      	subs	r3, r3, r2
 8008ebe:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008ec0:	6013      	str	r3, [r2, #0]
 8008ec2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008ec4:	9a07      	ldr	r2, [sp, #28]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	18d3      	adds	r3, r2, r3
 8008eca:	e7ce      	b.n	8008e6a <__cvt+0x62>
 8008ecc:	1c59      	adds	r1, r3, #1
 8008ece:	9109      	str	r1, [sp, #36]	@ 0x24
 8008ed0:	701a      	strb	r2, [r3, #0]
 8008ed2:	e7d6      	b.n	8008e82 <__cvt+0x7a>

08008ed4 <__exponent>:
 8008ed4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ed6:	232b      	movs	r3, #43	@ 0x2b
 8008ed8:	b085      	sub	sp, #20
 8008eda:	0005      	movs	r5, r0
 8008edc:	1e0c      	subs	r4, r1, #0
 8008ede:	7002      	strb	r2, [r0, #0]
 8008ee0:	da01      	bge.n	8008ee6 <__exponent+0x12>
 8008ee2:	424c      	negs	r4, r1
 8008ee4:	3302      	adds	r3, #2
 8008ee6:	706b      	strb	r3, [r5, #1]
 8008ee8:	2c09      	cmp	r4, #9
 8008eea:	dd2c      	ble.n	8008f46 <__exponent+0x72>
 8008eec:	ab02      	add	r3, sp, #8
 8008eee:	1dde      	adds	r6, r3, #7
 8008ef0:	0020      	movs	r0, r4
 8008ef2:	210a      	movs	r1, #10
 8008ef4:	f7f7 fa92 	bl	800041c <__aeabi_idivmod>
 8008ef8:	0037      	movs	r7, r6
 8008efa:	3130      	adds	r1, #48	@ 0x30
 8008efc:	3e01      	subs	r6, #1
 8008efe:	0020      	movs	r0, r4
 8008f00:	7031      	strb	r1, [r6, #0]
 8008f02:	210a      	movs	r1, #10
 8008f04:	9401      	str	r4, [sp, #4]
 8008f06:	f7f7 f9a3 	bl	8000250 <__divsi3>
 8008f0a:	9b01      	ldr	r3, [sp, #4]
 8008f0c:	0004      	movs	r4, r0
 8008f0e:	2b63      	cmp	r3, #99	@ 0x63
 8008f10:	dcee      	bgt.n	8008ef0 <__exponent+0x1c>
 8008f12:	1eba      	subs	r2, r7, #2
 8008f14:	1ca8      	adds	r0, r5, #2
 8008f16:	0001      	movs	r1, r0
 8008f18:	0013      	movs	r3, r2
 8008f1a:	3430      	adds	r4, #48	@ 0x30
 8008f1c:	7014      	strb	r4, [r2, #0]
 8008f1e:	ac02      	add	r4, sp, #8
 8008f20:	3407      	adds	r4, #7
 8008f22:	429c      	cmp	r4, r3
 8008f24:	d80a      	bhi.n	8008f3c <__exponent+0x68>
 8008f26:	2300      	movs	r3, #0
 8008f28:	4294      	cmp	r4, r2
 8008f2a:	d303      	bcc.n	8008f34 <__exponent+0x60>
 8008f2c:	3309      	adds	r3, #9
 8008f2e:	aa02      	add	r2, sp, #8
 8008f30:	189b      	adds	r3, r3, r2
 8008f32:	1bdb      	subs	r3, r3, r7
 8008f34:	18c0      	adds	r0, r0, r3
 8008f36:	1b40      	subs	r0, r0, r5
 8008f38:	b005      	add	sp, #20
 8008f3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f3c:	781c      	ldrb	r4, [r3, #0]
 8008f3e:	3301      	adds	r3, #1
 8008f40:	700c      	strb	r4, [r1, #0]
 8008f42:	3101      	adds	r1, #1
 8008f44:	e7eb      	b.n	8008f1e <__exponent+0x4a>
 8008f46:	2330      	movs	r3, #48	@ 0x30
 8008f48:	18e4      	adds	r4, r4, r3
 8008f4a:	70ab      	strb	r3, [r5, #2]
 8008f4c:	1d28      	adds	r0, r5, #4
 8008f4e:	70ec      	strb	r4, [r5, #3]
 8008f50:	e7f1      	b.n	8008f36 <__exponent+0x62>
	...

08008f54 <_printf_float>:
 8008f54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f56:	b097      	sub	sp, #92	@ 0x5c
 8008f58:	000d      	movs	r5, r1
 8008f5a:	920a      	str	r2, [sp, #40]	@ 0x28
 8008f5c:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8008f5e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008f60:	9009      	str	r0, [sp, #36]	@ 0x24
 8008f62:	f000 fdd9 	bl	8009b18 <_localeconv_r>
 8008f66:	6803      	ldr	r3, [r0, #0]
 8008f68:	0018      	movs	r0, r3
 8008f6a:	930d      	str	r3, [sp, #52]	@ 0x34
 8008f6c:	f7f7 f8ca 	bl	8000104 <strlen>
 8008f70:	2300      	movs	r3, #0
 8008f72:	900f      	str	r0, [sp, #60]	@ 0x3c
 8008f74:	9314      	str	r3, [sp, #80]	@ 0x50
 8008f76:	7e2b      	ldrb	r3, [r5, #24]
 8008f78:	2207      	movs	r2, #7
 8008f7a:	930c      	str	r3, [sp, #48]	@ 0x30
 8008f7c:	682b      	ldr	r3, [r5, #0]
 8008f7e:	930e      	str	r3, [sp, #56]	@ 0x38
 8008f80:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008f82:	6823      	ldr	r3, [r4, #0]
 8008f84:	05c9      	lsls	r1, r1, #23
 8008f86:	d545      	bpl.n	8009014 <_printf_float+0xc0>
 8008f88:	189b      	adds	r3, r3, r2
 8008f8a:	4393      	bics	r3, r2
 8008f8c:	001a      	movs	r2, r3
 8008f8e:	3208      	adds	r2, #8
 8008f90:	6022      	str	r2, [r4, #0]
 8008f92:	2201      	movs	r2, #1
 8008f94:	681e      	ldr	r6, [r3, #0]
 8008f96:	685f      	ldr	r7, [r3, #4]
 8008f98:	007b      	lsls	r3, r7, #1
 8008f9a:	085b      	lsrs	r3, r3, #1
 8008f9c:	9311      	str	r3, [sp, #68]	@ 0x44
 8008f9e:	9610      	str	r6, [sp, #64]	@ 0x40
 8008fa0:	64ae      	str	r6, [r5, #72]	@ 0x48
 8008fa2:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8008fa4:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8008fa6:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8008fa8:	4ba7      	ldr	r3, [pc, #668]	@ (8009248 <_printf_float+0x2f4>)
 8008faa:	4252      	negs	r2, r2
 8008fac:	f7fa f918 	bl	80031e0 <__aeabi_dcmpun>
 8008fb0:	2800      	cmp	r0, #0
 8008fb2:	d131      	bne.n	8009018 <_printf_float+0xc4>
 8008fb4:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8008fb6:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8008fb8:	2201      	movs	r2, #1
 8008fba:	4ba3      	ldr	r3, [pc, #652]	@ (8009248 <_printf_float+0x2f4>)
 8008fbc:	4252      	negs	r2, r2
 8008fbe:	f7f7 fa53 	bl	8000468 <__aeabi_dcmple>
 8008fc2:	2800      	cmp	r0, #0
 8008fc4:	d128      	bne.n	8009018 <_printf_float+0xc4>
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	2300      	movs	r3, #0
 8008fca:	0030      	movs	r0, r6
 8008fcc:	0039      	movs	r1, r7
 8008fce:	f7f7 fa41 	bl	8000454 <__aeabi_dcmplt>
 8008fd2:	2800      	cmp	r0, #0
 8008fd4:	d003      	beq.n	8008fde <_printf_float+0x8a>
 8008fd6:	002b      	movs	r3, r5
 8008fd8:	222d      	movs	r2, #45	@ 0x2d
 8008fda:	3343      	adds	r3, #67	@ 0x43
 8008fdc:	701a      	strb	r2, [r3, #0]
 8008fde:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008fe0:	4f9a      	ldr	r7, [pc, #616]	@ (800924c <_printf_float+0x2f8>)
 8008fe2:	2b47      	cmp	r3, #71	@ 0x47
 8008fe4:	d800      	bhi.n	8008fe8 <_printf_float+0x94>
 8008fe6:	4f9a      	ldr	r7, [pc, #616]	@ (8009250 <_printf_float+0x2fc>)
 8008fe8:	2303      	movs	r3, #3
 8008fea:	2400      	movs	r4, #0
 8008fec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008fee:	612b      	str	r3, [r5, #16]
 8008ff0:	3301      	adds	r3, #1
 8008ff2:	439a      	bics	r2, r3
 8008ff4:	602a      	str	r2, [r5, #0]
 8008ff6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ff8:	0029      	movs	r1, r5
 8008ffa:	9300      	str	r3, [sp, #0]
 8008ffc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008ffe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009000:	aa15      	add	r2, sp, #84	@ 0x54
 8009002:	f000 f9e5 	bl	80093d0 <_printf_common>
 8009006:	3001      	adds	r0, #1
 8009008:	d000      	beq.n	800900c <_printf_float+0xb8>
 800900a:	e09e      	b.n	800914a <_printf_float+0x1f6>
 800900c:	2001      	movs	r0, #1
 800900e:	4240      	negs	r0, r0
 8009010:	b017      	add	sp, #92	@ 0x5c
 8009012:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009014:	3307      	adds	r3, #7
 8009016:	e7b8      	b.n	8008f8a <_printf_float+0x36>
 8009018:	0032      	movs	r2, r6
 800901a:	003b      	movs	r3, r7
 800901c:	0030      	movs	r0, r6
 800901e:	0039      	movs	r1, r7
 8009020:	f7fa f8de 	bl	80031e0 <__aeabi_dcmpun>
 8009024:	2800      	cmp	r0, #0
 8009026:	d00b      	beq.n	8009040 <_printf_float+0xec>
 8009028:	2f00      	cmp	r7, #0
 800902a:	da03      	bge.n	8009034 <_printf_float+0xe0>
 800902c:	002b      	movs	r3, r5
 800902e:	222d      	movs	r2, #45	@ 0x2d
 8009030:	3343      	adds	r3, #67	@ 0x43
 8009032:	701a      	strb	r2, [r3, #0]
 8009034:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009036:	4f87      	ldr	r7, [pc, #540]	@ (8009254 <_printf_float+0x300>)
 8009038:	2b47      	cmp	r3, #71	@ 0x47
 800903a:	d8d5      	bhi.n	8008fe8 <_printf_float+0x94>
 800903c:	4f86      	ldr	r7, [pc, #536]	@ (8009258 <_printf_float+0x304>)
 800903e:	e7d3      	b.n	8008fe8 <_printf_float+0x94>
 8009040:	2220      	movs	r2, #32
 8009042:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8009044:	686b      	ldr	r3, [r5, #4]
 8009046:	4394      	bics	r4, r2
 8009048:	1c5a      	adds	r2, r3, #1
 800904a:	d146      	bne.n	80090da <_printf_float+0x186>
 800904c:	3307      	adds	r3, #7
 800904e:	606b      	str	r3, [r5, #4]
 8009050:	2380      	movs	r3, #128	@ 0x80
 8009052:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009054:	00db      	lsls	r3, r3, #3
 8009056:	4313      	orrs	r3, r2
 8009058:	2200      	movs	r2, #0
 800905a:	602b      	str	r3, [r5, #0]
 800905c:	9206      	str	r2, [sp, #24]
 800905e:	aa14      	add	r2, sp, #80	@ 0x50
 8009060:	9205      	str	r2, [sp, #20]
 8009062:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009064:	a90a      	add	r1, sp, #40	@ 0x28
 8009066:	9204      	str	r2, [sp, #16]
 8009068:	aa13      	add	r2, sp, #76	@ 0x4c
 800906a:	9203      	str	r2, [sp, #12]
 800906c:	2223      	movs	r2, #35	@ 0x23
 800906e:	1852      	adds	r2, r2, r1
 8009070:	9202      	str	r2, [sp, #8]
 8009072:	9301      	str	r3, [sp, #4]
 8009074:	686b      	ldr	r3, [r5, #4]
 8009076:	0032      	movs	r2, r6
 8009078:	9300      	str	r3, [sp, #0]
 800907a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800907c:	003b      	movs	r3, r7
 800907e:	f7ff fec3 	bl	8008e08 <__cvt>
 8009082:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009084:	0007      	movs	r7, r0
 8009086:	2c47      	cmp	r4, #71	@ 0x47
 8009088:	d12d      	bne.n	80090e6 <_printf_float+0x192>
 800908a:	1cd3      	adds	r3, r2, #3
 800908c:	db02      	blt.n	8009094 <_printf_float+0x140>
 800908e:	686b      	ldr	r3, [r5, #4]
 8009090:	429a      	cmp	r2, r3
 8009092:	dd47      	ble.n	8009124 <_printf_float+0x1d0>
 8009094:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009096:	3b02      	subs	r3, #2
 8009098:	b2db      	uxtb	r3, r3
 800909a:	930c      	str	r3, [sp, #48]	@ 0x30
 800909c:	0028      	movs	r0, r5
 800909e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80090a0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80090a2:	3901      	subs	r1, #1
 80090a4:	3050      	adds	r0, #80	@ 0x50
 80090a6:	9113      	str	r1, [sp, #76]	@ 0x4c
 80090a8:	f7ff ff14 	bl	8008ed4 <__exponent>
 80090ac:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80090ae:	0004      	movs	r4, r0
 80090b0:	1813      	adds	r3, r2, r0
 80090b2:	612b      	str	r3, [r5, #16]
 80090b4:	2a01      	cmp	r2, #1
 80090b6:	dc02      	bgt.n	80090be <_printf_float+0x16a>
 80090b8:	682a      	ldr	r2, [r5, #0]
 80090ba:	07d2      	lsls	r2, r2, #31
 80090bc:	d501      	bpl.n	80090c2 <_printf_float+0x16e>
 80090be:	3301      	adds	r3, #1
 80090c0:	612b      	str	r3, [r5, #16]
 80090c2:	2323      	movs	r3, #35	@ 0x23
 80090c4:	aa0a      	add	r2, sp, #40	@ 0x28
 80090c6:	189b      	adds	r3, r3, r2
 80090c8:	781b      	ldrb	r3, [r3, #0]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d100      	bne.n	80090d0 <_printf_float+0x17c>
 80090ce:	e792      	b.n	8008ff6 <_printf_float+0xa2>
 80090d0:	002b      	movs	r3, r5
 80090d2:	222d      	movs	r2, #45	@ 0x2d
 80090d4:	3343      	adds	r3, #67	@ 0x43
 80090d6:	701a      	strb	r2, [r3, #0]
 80090d8:	e78d      	b.n	8008ff6 <_printf_float+0xa2>
 80090da:	2c47      	cmp	r4, #71	@ 0x47
 80090dc:	d1b8      	bne.n	8009050 <_printf_float+0xfc>
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d1b6      	bne.n	8009050 <_printf_float+0xfc>
 80090e2:	3301      	adds	r3, #1
 80090e4:	e7b3      	b.n	800904e <_printf_float+0xfa>
 80090e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80090e8:	2b65      	cmp	r3, #101	@ 0x65
 80090ea:	d9d7      	bls.n	800909c <_printf_float+0x148>
 80090ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80090ee:	2b66      	cmp	r3, #102	@ 0x66
 80090f0:	d11a      	bne.n	8009128 <_printf_float+0x1d4>
 80090f2:	686b      	ldr	r3, [r5, #4]
 80090f4:	2a00      	cmp	r2, #0
 80090f6:	dd09      	ble.n	800910c <_printf_float+0x1b8>
 80090f8:	612a      	str	r2, [r5, #16]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d102      	bne.n	8009104 <_printf_float+0x1b0>
 80090fe:	6829      	ldr	r1, [r5, #0]
 8009100:	07c9      	lsls	r1, r1, #31
 8009102:	d50b      	bpl.n	800911c <_printf_float+0x1c8>
 8009104:	3301      	adds	r3, #1
 8009106:	189b      	adds	r3, r3, r2
 8009108:	612b      	str	r3, [r5, #16]
 800910a:	e007      	b.n	800911c <_printf_float+0x1c8>
 800910c:	2b00      	cmp	r3, #0
 800910e:	d103      	bne.n	8009118 <_printf_float+0x1c4>
 8009110:	2201      	movs	r2, #1
 8009112:	6829      	ldr	r1, [r5, #0]
 8009114:	4211      	tst	r1, r2
 8009116:	d000      	beq.n	800911a <_printf_float+0x1c6>
 8009118:	1c9a      	adds	r2, r3, #2
 800911a:	612a      	str	r2, [r5, #16]
 800911c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800911e:	2400      	movs	r4, #0
 8009120:	65ab      	str	r3, [r5, #88]	@ 0x58
 8009122:	e7ce      	b.n	80090c2 <_printf_float+0x16e>
 8009124:	2367      	movs	r3, #103	@ 0x67
 8009126:	930c      	str	r3, [sp, #48]	@ 0x30
 8009128:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800912a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800912c:	4299      	cmp	r1, r3
 800912e:	db06      	blt.n	800913e <_printf_float+0x1ea>
 8009130:	682b      	ldr	r3, [r5, #0]
 8009132:	6129      	str	r1, [r5, #16]
 8009134:	07db      	lsls	r3, r3, #31
 8009136:	d5f1      	bpl.n	800911c <_printf_float+0x1c8>
 8009138:	3101      	adds	r1, #1
 800913a:	6129      	str	r1, [r5, #16]
 800913c:	e7ee      	b.n	800911c <_printf_float+0x1c8>
 800913e:	2201      	movs	r2, #1
 8009140:	2900      	cmp	r1, #0
 8009142:	dce0      	bgt.n	8009106 <_printf_float+0x1b2>
 8009144:	1892      	adds	r2, r2, r2
 8009146:	1a52      	subs	r2, r2, r1
 8009148:	e7dd      	b.n	8009106 <_printf_float+0x1b2>
 800914a:	682a      	ldr	r2, [r5, #0]
 800914c:	0553      	lsls	r3, r2, #21
 800914e:	d408      	bmi.n	8009162 <_printf_float+0x20e>
 8009150:	692b      	ldr	r3, [r5, #16]
 8009152:	003a      	movs	r2, r7
 8009154:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009156:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009158:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800915a:	47a0      	blx	r4
 800915c:	3001      	adds	r0, #1
 800915e:	d129      	bne.n	80091b4 <_printf_float+0x260>
 8009160:	e754      	b.n	800900c <_printf_float+0xb8>
 8009162:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009164:	2b65      	cmp	r3, #101	@ 0x65
 8009166:	d800      	bhi.n	800916a <_printf_float+0x216>
 8009168:	e0db      	b.n	8009322 <_printf_float+0x3ce>
 800916a:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800916c:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800916e:	2200      	movs	r2, #0
 8009170:	2300      	movs	r3, #0
 8009172:	f7f7 f969 	bl	8000448 <__aeabi_dcmpeq>
 8009176:	2800      	cmp	r0, #0
 8009178:	d033      	beq.n	80091e2 <_printf_float+0x28e>
 800917a:	2301      	movs	r3, #1
 800917c:	4a37      	ldr	r2, [pc, #220]	@ (800925c <_printf_float+0x308>)
 800917e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009180:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009182:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009184:	47a0      	blx	r4
 8009186:	3001      	adds	r0, #1
 8009188:	d100      	bne.n	800918c <_printf_float+0x238>
 800918a:	e73f      	b.n	800900c <_printf_float+0xb8>
 800918c:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800918e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009190:	42b3      	cmp	r3, r6
 8009192:	db02      	blt.n	800919a <_printf_float+0x246>
 8009194:	682b      	ldr	r3, [r5, #0]
 8009196:	07db      	lsls	r3, r3, #31
 8009198:	d50c      	bpl.n	80091b4 <_printf_float+0x260>
 800919a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800919c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800919e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80091a0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80091a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80091a4:	47a0      	blx	r4
 80091a6:	2400      	movs	r4, #0
 80091a8:	3001      	adds	r0, #1
 80091aa:	d100      	bne.n	80091ae <_printf_float+0x25a>
 80091ac:	e72e      	b.n	800900c <_printf_float+0xb8>
 80091ae:	1e73      	subs	r3, r6, #1
 80091b0:	42a3      	cmp	r3, r4
 80091b2:	dc0a      	bgt.n	80091ca <_printf_float+0x276>
 80091b4:	682b      	ldr	r3, [r5, #0]
 80091b6:	079b      	lsls	r3, r3, #30
 80091b8:	d500      	bpl.n	80091bc <_printf_float+0x268>
 80091ba:	e106      	b.n	80093ca <_printf_float+0x476>
 80091bc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80091be:	68e8      	ldr	r0, [r5, #12]
 80091c0:	4298      	cmp	r0, r3
 80091c2:	db00      	blt.n	80091c6 <_printf_float+0x272>
 80091c4:	e724      	b.n	8009010 <_printf_float+0xbc>
 80091c6:	0018      	movs	r0, r3
 80091c8:	e722      	b.n	8009010 <_printf_float+0xbc>
 80091ca:	002a      	movs	r2, r5
 80091cc:	2301      	movs	r3, #1
 80091ce:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80091d0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80091d2:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80091d4:	321a      	adds	r2, #26
 80091d6:	47b8      	blx	r7
 80091d8:	3001      	adds	r0, #1
 80091da:	d100      	bne.n	80091de <_printf_float+0x28a>
 80091dc:	e716      	b.n	800900c <_printf_float+0xb8>
 80091de:	3401      	adds	r4, #1
 80091e0:	e7e5      	b.n	80091ae <_printf_float+0x25a>
 80091e2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	dc3b      	bgt.n	8009260 <_printf_float+0x30c>
 80091e8:	2301      	movs	r3, #1
 80091ea:	4a1c      	ldr	r2, [pc, #112]	@ (800925c <_printf_float+0x308>)
 80091ec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80091ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80091f0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80091f2:	47a0      	blx	r4
 80091f4:	3001      	adds	r0, #1
 80091f6:	d100      	bne.n	80091fa <_printf_float+0x2a6>
 80091f8:	e708      	b.n	800900c <_printf_float+0xb8>
 80091fa:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 80091fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80091fe:	4333      	orrs	r3, r6
 8009200:	d102      	bne.n	8009208 <_printf_float+0x2b4>
 8009202:	682b      	ldr	r3, [r5, #0]
 8009204:	07db      	lsls	r3, r3, #31
 8009206:	d5d5      	bpl.n	80091b4 <_printf_float+0x260>
 8009208:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800920a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800920c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800920e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009210:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009212:	47a0      	blx	r4
 8009214:	2300      	movs	r3, #0
 8009216:	3001      	adds	r0, #1
 8009218:	d100      	bne.n	800921c <_printf_float+0x2c8>
 800921a:	e6f7      	b.n	800900c <_printf_float+0xb8>
 800921c:	930c      	str	r3, [sp, #48]	@ 0x30
 800921e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009220:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009222:	425b      	negs	r3, r3
 8009224:	4293      	cmp	r3, r2
 8009226:	dc01      	bgt.n	800922c <_printf_float+0x2d8>
 8009228:	0033      	movs	r3, r6
 800922a:	e792      	b.n	8009152 <_printf_float+0x1fe>
 800922c:	002a      	movs	r2, r5
 800922e:	2301      	movs	r3, #1
 8009230:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009232:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009234:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009236:	321a      	adds	r2, #26
 8009238:	47a0      	blx	r4
 800923a:	3001      	adds	r0, #1
 800923c:	d100      	bne.n	8009240 <_printf_float+0x2ec>
 800923e:	e6e5      	b.n	800900c <_printf_float+0xb8>
 8009240:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009242:	3301      	adds	r3, #1
 8009244:	e7ea      	b.n	800921c <_printf_float+0x2c8>
 8009246:	46c0      	nop			@ (mov r8, r8)
 8009248:	7fefffff 	.word	0x7fefffff
 800924c:	0800c64c 	.word	0x0800c64c
 8009250:	0800c648 	.word	0x0800c648
 8009254:	0800c654 	.word	0x0800c654
 8009258:	0800c650 	.word	0x0800c650
 800925c:	0800c658 	.word	0x0800c658
 8009260:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009262:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8009264:	930c      	str	r3, [sp, #48]	@ 0x30
 8009266:	429e      	cmp	r6, r3
 8009268:	dd00      	ble.n	800926c <_printf_float+0x318>
 800926a:	001e      	movs	r6, r3
 800926c:	2e00      	cmp	r6, #0
 800926e:	dc31      	bgt.n	80092d4 <_printf_float+0x380>
 8009270:	43f3      	mvns	r3, r6
 8009272:	2400      	movs	r4, #0
 8009274:	17db      	asrs	r3, r3, #31
 8009276:	4033      	ands	r3, r6
 8009278:	930e      	str	r3, [sp, #56]	@ 0x38
 800927a:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800927c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800927e:	1af3      	subs	r3, r6, r3
 8009280:	42a3      	cmp	r3, r4
 8009282:	dc30      	bgt.n	80092e6 <_printf_float+0x392>
 8009284:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009286:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009288:	429a      	cmp	r2, r3
 800928a:	dc38      	bgt.n	80092fe <_printf_float+0x3aa>
 800928c:	682b      	ldr	r3, [r5, #0]
 800928e:	07db      	lsls	r3, r3, #31
 8009290:	d435      	bmi.n	80092fe <_printf_float+0x3aa>
 8009292:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8009294:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009296:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009298:	1b9b      	subs	r3, r3, r6
 800929a:	1b14      	subs	r4, r2, r4
 800929c:	429c      	cmp	r4, r3
 800929e:	dd00      	ble.n	80092a2 <_printf_float+0x34e>
 80092a0:	001c      	movs	r4, r3
 80092a2:	2c00      	cmp	r4, #0
 80092a4:	dc34      	bgt.n	8009310 <_printf_float+0x3bc>
 80092a6:	43e3      	mvns	r3, r4
 80092a8:	2600      	movs	r6, #0
 80092aa:	17db      	asrs	r3, r3, #31
 80092ac:	401c      	ands	r4, r3
 80092ae:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80092b0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80092b2:	1ad3      	subs	r3, r2, r3
 80092b4:	1b1b      	subs	r3, r3, r4
 80092b6:	42b3      	cmp	r3, r6
 80092b8:	dc00      	bgt.n	80092bc <_printf_float+0x368>
 80092ba:	e77b      	b.n	80091b4 <_printf_float+0x260>
 80092bc:	002a      	movs	r2, r5
 80092be:	2301      	movs	r3, #1
 80092c0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80092c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80092c4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80092c6:	321a      	adds	r2, #26
 80092c8:	47b8      	blx	r7
 80092ca:	3001      	adds	r0, #1
 80092cc:	d100      	bne.n	80092d0 <_printf_float+0x37c>
 80092ce:	e69d      	b.n	800900c <_printf_float+0xb8>
 80092d0:	3601      	adds	r6, #1
 80092d2:	e7ec      	b.n	80092ae <_printf_float+0x35a>
 80092d4:	0033      	movs	r3, r6
 80092d6:	003a      	movs	r2, r7
 80092d8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80092da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80092dc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80092de:	47a0      	blx	r4
 80092e0:	3001      	adds	r0, #1
 80092e2:	d1c5      	bne.n	8009270 <_printf_float+0x31c>
 80092e4:	e692      	b.n	800900c <_printf_float+0xb8>
 80092e6:	002a      	movs	r2, r5
 80092e8:	2301      	movs	r3, #1
 80092ea:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80092ec:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80092ee:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80092f0:	321a      	adds	r2, #26
 80092f2:	47b0      	blx	r6
 80092f4:	3001      	adds	r0, #1
 80092f6:	d100      	bne.n	80092fa <_printf_float+0x3a6>
 80092f8:	e688      	b.n	800900c <_printf_float+0xb8>
 80092fa:	3401      	adds	r4, #1
 80092fc:	e7bd      	b.n	800927a <_printf_float+0x326>
 80092fe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009300:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009302:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009304:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009306:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009308:	47a0      	blx	r4
 800930a:	3001      	adds	r0, #1
 800930c:	d1c1      	bne.n	8009292 <_printf_float+0x33e>
 800930e:	e67d      	b.n	800900c <_printf_float+0xb8>
 8009310:	19ba      	adds	r2, r7, r6
 8009312:	0023      	movs	r3, r4
 8009314:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009316:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009318:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800931a:	47b0      	blx	r6
 800931c:	3001      	adds	r0, #1
 800931e:	d1c2      	bne.n	80092a6 <_printf_float+0x352>
 8009320:	e674      	b.n	800900c <_printf_float+0xb8>
 8009322:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009324:	930c      	str	r3, [sp, #48]	@ 0x30
 8009326:	2b01      	cmp	r3, #1
 8009328:	dc02      	bgt.n	8009330 <_printf_float+0x3dc>
 800932a:	2301      	movs	r3, #1
 800932c:	421a      	tst	r2, r3
 800932e:	d039      	beq.n	80093a4 <_printf_float+0x450>
 8009330:	2301      	movs	r3, #1
 8009332:	003a      	movs	r2, r7
 8009334:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009336:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009338:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800933a:	47b0      	blx	r6
 800933c:	3001      	adds	r0, #1
 800933e:	d100      	bne.n	8009342 <_printf_float+0x3ee>
 8009340:	e664      	b.n	800900c <_printf_float+0xb8>
 8009342:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009344:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009346:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009348:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800934a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800934c:	47b0      	blx	r6
 800934e:	3001      	adds	r0, #1
 8009350:	d100      	bne.n	8009354 <_printf_float+0x400>
 8009352:	e65b      	b.n	800900c <_printf_float+0xb8>
 8009354:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8009356:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8009358:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800935a:	2200      	movs	r2, #0
 800935c:	3b01      	subs	r3, #1
 800935e:	930c      	str	r3, [sp, #48]	@ 0x30
 8009360:	2300      	movs	r3, #0
 8009362:	f7f7 f871 	bl	8000448 <__aeabi_dcmpeq>
 8009366:	2800      	cmp	r0, #0
 8009368:	d11a      	bne.n	80093a0 <_printf_float+0x44c>
 800936a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800936c:	1c7a      	adds	r2, r7, #1
 800936e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009370:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009372:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009374:	47b0      	blx	r6
 8009376:	3001      	adds	r0, #1
 8009378:	d10e      	bne.n	8009398 <_printf_float+0x444>
 800937a:	e647      	b.n	800900c <_printf_float+0xb8>
 800937c:	002a      	movs	r2, r5
 800937e:	2301      	movs	r3, #1
 8009380:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009382:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009384:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8009386:	321a      	adds	r2, #26
 8009388:	47b8      	blx	r7
 800938a:	3001      	adds	r0, #1
 800938c:	d100      	bne.n	8009390 <_printf_float+0x43c>
 800938e:	e63d      	b.n	800900c <_printf_float+0xb8>
 8009390:	3601      	adds	r6, #1
 8009392:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009394:	429e      	cmp	r6, r3
 8009396:	dbf1      	blt.n	800937c <_printf_float+0x428>
 8009398:	002a      	movs	r2, r5
 800939a:	0023      	movs	r3, r4
 800939c:	3250      	adds	r2, #80	@ 0x50
 800939e:	e6d9      	b.n	8009154 <_printf_float+0x200>
 80093a0:	2600      	movs	r6, #0
 80093a2:	e7f6      	b.n	8009392 <_printf_float+0x43e>
 80093a4:	003a      	movs	r2, r7
 80093a6:	e7e2      	b.n	800936e <_printf_float+0x41a>
 80093a8:	002a      	movs	r2, r5
 80093aa:	2301      	movs	r3, #1
 80093ac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80093ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80093b0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80093b2:	3219      	adds	r2, #25
 80093b4:	47b0      	blx	r6
 80093b6:	3001      	adds	r0, #1
 80093b8:	d100      	bne.n	80093bc <_printf_float+0x468>
 80093ba:	e627      	b.n	800900c <_printf_float+0xb8>
 80093bc:	3401      	adds	r4, #1
 80093be:	68eb      	ldr	r3, [r5, #12]
 80093c0:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80093c2:	1a9b      	subs	r3, r3, r2
 80093c4:	42a3      	cmp	r3, r4
 80093c6:	dcef      	bgt.n	80093a8 <_printf_float+0x454>
 80093c8:	e6f8      	b.n	80091bc <_printf_float+0x268>
 80093ca:	2400      	movs	r4, #0
 80093cc:	e7f7      	b.n	80093be <_printf_float+0x46a>
 80093ce:	46c0      	nop			@ (mov r8, r8)

080093d0 <_printf_common>:
 80093d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80093d2:	0016      	movs	r6, r2
 80093d4:	9301      	str	r3, [sp, #4]
 80093d6:	688a      	ldr	r2, [r1, #8]
 80093d8:	690b      	ldr	r3, [r1, #16]
 80093da:	000c      	movs	r4, r1
 80093dc:	9000      	str	r0, [sp, #0]
 80093de:	4293      	cmp	r3, r2
 80093e0:	da00      	bge.n	80093e4 <_printf_common+0x14>
 80093e2:	0013      	movs	r3, r2
 80093e4:	0022      	movs	r2, r4
 80093e6:	6033      	str	r3, [r6, #0]
 80093e8:	3243      	adds	r2, #67	@ 0x43
 80093ea:	7812      	ldrb	r2, [r2, #0]
 80093ec:	2a00      	cmp	r2, #0
 80093ee:	d001      	beq.n	80093f4 <_printf_common+0x24>
 80093f0:	3301      	adds	r3, #1
 80093f2:	6033      	str	r3, [r6, #0]
 80093f4:	6823      	ldr	r3, [r4, #0]
 80093f6:	069b      	lsls	r3, r3, #26
 80093f8:	d502      	bpl.n	8009400 <_printf_common+0x30>
 80093fa:	6833      	ldr	r3, [r6, #0]
 80093fc:	3302      	adds	r3, #2
 80093fe:	6033      	str	r3, [r6, #0]
 8009400:	6822      	ldr	r2, [r4, #0]
 8009402:	2306      	movs	r3, #6
 8009404:	0015      	movs	r5, r2
 8009406:	401d      	ands	r5, r3
 8009408:	421a      	tst	r2, r3
 800940a:	d027      	beq.n	800945c <_printf_common+0x8c>
 800940c:	0023      	movs	r3, r4
 800940e:	3343      	adds	r3, #67	@ 0x43
 8009410:	781b      	ldrb	r3, [r3, #0]
 8009412:	1e5a      	subs	r2, r3, #1
 8009414:	4193      	sbcs	r3, r2
 8009416:	6822      	ldr	r2, [r4, #0]
 8009418:	0692      	lsls	r2, r2, #26
 800941a:	d430      	bmi.n	800947e <_printf_common+0xae>
 800941c:	0022      	movs	r2, r4
 800941e:	9901      	ldr	r1, [sp, #4]
 8009420:	9800      	ldr	r0, [sp, #0]
 8009422:	9d08      	ldr	r5, [sp, #32]
 8009424:	3243      	adds	r2, #67	@ 0x43
 8009426:	47a8      	blx	r5
 8009428:	3001      	adds	r0, #1
 800942a:	d025      	beq.n	8009478 <_printf_common+0xa8>
 800942c:	2206      	movs	r2, #6
 800942e:	6823      	ldr	r3, [r4, #0]
 8009430:	2500      	movs	r5, #0
 8009432:	4013      	ands	r3, r2
 8009434:	2b04      	cmp	r3, #4
 8009436:	d105      	bne.n	8009444 <_printf_common+0x74>
 8009438:	6833      	ldr	r3, [r6, #0]
 800943a:	68e5      	ldr	r5, [r4, #12]
 800943c:	1aed      	subs	r5, r5, r3
 800943e:	43eb      	mvns	r3, r5
 8009440:	17db      	asrs	r3, r3, #31
 8009442:	401d      	ands	r5, r3
 8009444:	68a3      	ldr	r3, [r4, #8]
 8009446:	6922      	ldr	r2, [r4, #16]
 8009448:	4293      	cmp	r3, r2
 800944a:	dd01      	ble.n	8009450 <_printf_common+0x80>
 800944c:	1a9b      	subs	r3, r3, r2
 800944e:	18ed      	adds	r5, r5, r3
 8009450:	2600      	movs	r6, #0
 8009452:	42b5      	cmp	r5, r6
 8009454:	d120      	bne.n	8009498 <_printf_common+0xc8>
 8009456:	2000      	movs	r0, #0
 8009458:	e010      	b.n	800947c <_printf_common+0xac>
 800945a:	3501      	adds	r5, #1
 800945c:	68e3      	ldr	r3, [r4, #12]
 800945e:	6832      	ldr	r2, [r6, #0]
 8009460:	1a9b      	subs	r3, r3, r2
 8009462:	42ab      	cmp	r3, r5
 8009464:	ddd2      	ble.n	800940c <_printf_common+0x3c>
 8009466:	0022      	movs	r2, r4
 8009468:	2301      	movs	r3, #1
 800946a:	9901      	ldr	r1, [sp, #4]
 800946c:	9800      	ldr	r0, [sp, #0]
 800946e:	9f08      	ldr	r7, [sp, #32]
 8009470:	3219      	adds	r2, #25
 8009472:	47b8      	blx	r7
 8009474:	3001      	adds	r0, #1
 8009476:	d1f0      	bne.n	800945a <_printf_common+0x8a>
 8009478:	2001      	movs	r0, #1
 800947a:	4240      	negs	r0, r0
 800947c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800947e:	2030      	movs	r0, #48	@ 0x30
 8009480:	18e1      	adds	r1, r4, r3
 8009482:	3143      	adds	r1, #67	@ 0x43
 8009484:	7008      	strb	r0, [r1, #0]
 8009486:	0021      	movs	r1, r4
 8009488:	1c5a      	adds	r2, r3, #1
 800948a:	3145      	adds	r1, #69	@ 0x45
 800948c:	7809      	ldrb	r1, [r1, #0]
 800948e:	18a2      	adds	r2, r4, r2
 8009490:	3243      	adds	r2, #67	@ 0x43
 8009492:	3302      	adds	r3, #2
 8009494:	7011      	strb	r1, [r2, #0]
 8009496:	e7c1      	b.n	800941c <_printf_common+0x4c>
 8009498:	0022      	movs	r2, r4
 800949a:	2301      	movs	r3, #1
 800949c:	9901      	ldr	r1, [sp, #4]
 800949e:	9800      	ldr	r0, [sp, #0]
 80094a0:	9f08      	ldr	r7, [sp, #32]
 80094a2:	321a      	adds	r2, #26
 80094a4:	47b8      	blx	r7
 80094a6:	3001      	adds	r0, #1
 80094a8:	d0e6      	beq.n	8009478 <_printf_common+0xa8>
 80094aa:	3601      	adds	r6, #1
 80094ac:	e7d1      	b.n	8009452 <_printf_common+0x82>
	...

080094b0 <_printf_i>:
 80094b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80094b2:	b08b      	sub	sp, #44	@ 0x2c
 80094b4:	9206      	str	r2, [sp, #24]
 80094b6:	000a      	movs	r2, r1
 80094b8:	3243      	adds	r2, #67	@ 0x43
 80094ba:	9307      	str	r3, [sp, #28]
 80094bc:	9005      	str	r0, [sp, #20]
 80094be:	9203      	str	r2, [sp, #12]
 80094c0:	7e0a      	ldrb	r2, [r1, #24]
 80094c2:	000c      	movs	r4, r1
 80094c4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80094c6:	2a78      	cmp	r2, #120	@ 0x78
 80094c8:	d809      	bhi.n	80094de <_printf_i+0x2e>
 80094ca:	2a62      	cmp	r2, #98	@ 0x62
 80094cc:	d80b      	bhi.n	80094e6 <_printf_i+0x36>
 80094ce:	2a00      	cmp	r2, #0
 80094d0:	d100      	bne.n	80094d4 <_printf_i+0x24>
 80094d2:	e0ba      	b.n	800964a <_printf_i+0x19a>
 80094d4:	497a      	ldr	r1, [pc, #488]	@ (80096c0 <_printf_i+0x210>)
 80094d6:	9104      	str	r1, [sp, #16]
 80094d8:	2a58      	cmp	r2, #88	@ 0x58
 80094da:	d100      	bne.n	80094de <_printf_i+0x2e>
 80094dc:	e08e      	b.n	80095fc <_printf_i+0x14c>
 80094de:	0025      	movs	r5, r4
 80094e0:	3542      	adds	r5, #66	@ 0x42
 80094e2:	702a      	strb	r2, [r5, #0]
 80094e4:	e022      	b.n	800952c <_printf_i+0x7c>
 80094e6:	0010      	movs	r0, r2
 80094e8:	3863      	subs	r0, #99	@ 0x63
 80094ea:	2815      	cmp	r0, #21
 80094ec:	d8f7      	bhi.n	80094de <_printf_i+0x2e>
 80094ee:	f7f6 fe1b 	bl	8000128 <__gnu_thumb1_case_shi>
 80094f2:	0016      	.short	0x0016
 80094f4:	fff6001f 	.word	0xfff6001f
 80094f8:	fff6fff6 	.word	0xfff6fff6
 80094fc:	001ffff6 	.word	0x001ffff6
 8009500:	fff6fff6 	.word	0xfff6fff6
 8009504:	fff6fff6 	.word	0xfff6fff6
 8009508:	0036009f 	.word	0x0036009f
 800950c:	fff6007e 	.word	0xfff6007e
 8009510:	00b0fff6 	.word	0x00b0fff6
 8009514:	0036fff6 	.word	0x0036fff6
 8009518:	fff6fff6 	.word	0xfff6fff6
 800951c:	0082      	.short	0x0082
 800951e:	0025      	movs	r5, r4
 8009520:	681a      	ldr	r2, [r3, #0]
 8009522:	3542      	adds	r5, #66	@ 0x42
 8009524:	1d11      	adds	r1, r2, #4
 8009526:	6019      	str	r1, [r3, #0]
 8009528:	6813      	ldr	r3, [r2, #0]
 800952a:	702b      	strb	r3, [r5, #0]
 800952c:	2301      	movs	r3, #1
 800952e:	e09e      	b.n	800966e <_printf_i+0x1be>
 8009530:	6818      	ldr	r0, [r3, #0]
 8009532:	6809      	ldr	r1, [r1, #0]
 8009534:	1d02      	adds	r2, r0, #4
 8009536:	060d      	lsls	r5, r1, #24
 8009538:	d50b      	bpl.n	8009552 <_printf_i+0xa2>
 800953a:	6806      	ldr	r6, [r0, #0]
 800953c:	601a      	str	r2, [r3, #0]
 800953e:	2e00      	cmp	r6, #0
 8009540:	da03      	bge.n	800954a <_printf_i+0x9a>
 8009542:	232d      	movs	r3, #45	@ 0x2d
 8009544:	9a03      	ldr	r2, [sp, #12]
 8009546:	4276      	negs	r6, r6
 8009548:	7013      	strb	r3, [r2, #0]
 800954a:	4b5d      	ldr	r3, [pc, #372]	@ (80096c0 <_printf_i+0x210>)
 800954c:	270a      	movs	r7, #10
 800954e:	9304      	str	r3, [sp, #16]
 8009550:	e018      	b.n	8009584 <_printf_i+0xd4>
 8009552:	6806      	ldr	r6, [r0, #0]
 8009554:	601a      	str	r2, [r3, #0]
 8009556:	0649      	lsls	r1, r1, #25
 8009558:	d5f1      	bpl.n	800953e <_printf_i+0x8e>
 800955a:	b236      	sxth	r6, r6
 800955c:	e7ef      	b.n	800953e <_printf_i+0x8e>
 800955e:	6808      	ldr	r0, [r1, #0]
 8009560:	6819      	ldr	r1, [r3, #0]
 8009562:	c940      	ldmia	r1!, {r6}
 8009564:	0605      	lsls	r5, r0, #24
 8009566:	d402      	bmi.n	800956e <_printf_i+0xbe>
 8009568:	0640      	lsls	r0, r0, #25
 800956a:	d500      	bpl.n	800956e <_printf_i+0xbe>
 800956c:	b2b6      	uxth	r6, r6
 800956e:	6019      	str	r1, [r3, #0]
 8009570:	4b53      	ldr	r3, [pc, #332]	@ (80096c0 <_printf_i+0x210>)
 8009572:	270a      	movs	r7, #10
 8009574:	9304      	str	r3, [sp, #16]
 8009576:	2a6f      	cmp	r2, #111	@ 0x6f
 8009578:	d100      	bne.n	800957c <_printf_i+0xcc>
 800957a:	3f02      	subs	r7, #2
 800957c:	0023      	movs	r3, r4
 800957e:	2200      	movs	r2, #0
 8009580:	3343      	adds	r3, #67	@ 0x43
 8009582:	701a      	strb	r2, [r3, #0]
 8009584:	6863      	ldr	r3, [r4, #4]
 8009586:	60a3      	str	r3, [r4, #8]
 8009588:	2b00      	cmp	r3, #0
 800958a:	db06      	blt.n	800959a <_printf_i+0xea>
 800958c:	2104      	movs	r1, #4
 800958e:	6822      	ldr	r2, [r4, #0]
 8009590:	9d03      	ldr	r5, [sp, #12]
 8009592:	438a      	bics	r2, r1
 8009594:	6022      	str	r2, [r4, #0]
 8009596:	4333      	orrs	r3, r6
 8009598:	d00c      	beq.n	80095b4 <_printf_i+0x104>
 800959a:	9d03      	ldr	r5, [sp, #12]
 800959c:	0030      	movs	r0, r6
 800959e:	0039      	movs	r1, r7
 80095a0:	f7f6 fe52 	bl	8000248 <__aeabi_uidivmod>
 80095a4:	9b04      	ldr	r3, [sp, #16]
 80095a6:	3d01      	subs	r5, #1
 80095a8:	5c5b      	ldrb	r3, [r3, r1]
 80095aa:	702b      	strb	r3, [r5, #0]
 80095ac:	0033      	movs	r3, r6
 80095ae:	0006      	movs	r6, r0
 80095b0:	429f      	cmp	r7, r3
 80095b2:	d9f3      	bls.n	800959c <_printf_i+0xec>
 80095b4:	2f08      	cmp	r7, #8
 80095b6:	d109      	bne.n	80095cc <_printf_i+0x11c>
 80095b8:	6823      	ldr	r3, [r4, #0]
 80095ba:	07db      	lsls	r3, r3, #31
 80095bc:	d506      	bpl.n	80095cc <_printf_i+0x11c>
 80095be:	6862      	ldr	r2, [r4, #4]
 80095c0:	6923      	ldr	r3, [r4, #16]
 80095c2:	429a      	cmp	r2, r3
 80095c4:	dc02      	bgt.n	80095cc <_printf_i+0x11c>
 80095c6:	2330      	movs	r3, #48	@ 0x30
 80095c8:	3d01      	subs	r5, #1
 80095ca:	702b      	strb	r3, [r5, #0]
 80095cc:	9b03      	ldr	r3, [sp, #12]
 80095ce:	1b5b      	subs	r3, r3, r5
 80095d0:	6123      	str	r3, [r4, #16]
 80095d2:	9b07      	ldr	r3, [sp, #28]
 80095d4:	0021      	movs	r1, r4
 80095d6:	9300      	str	r3, [sp, #0]
 80095d8:	9805      	ldr	r0, [sp, #20]
 80095da:	9b06      	ldr	r3, [sp, #24]
 80095dc:	aa09      	add	r2, sp, #36	@ 0x24
 80095de:	f7ff fef7 	bl	80093d0 <_printf_common>
 80095e2:	3001      	adds	r0, #1
 80095e4:	d148      	bne.n	8009678 <_printf_i+0x1c8>
 80095e6:	2001      	movs	r0, #1
 80095e8:	4240      	negs	r0, r0
 80095ea:	b00b      	add	sp, #44	@ 0x2c
 80095ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80095ee:	2220      	movs	r2, #32
 80095f0:	6809      	ldr	r1, [r1, #0]
 80095f2:	430a      	orrs	r2, r1
 80095f4:	6022      	str	r2, [r4, #0]
 80095f6:	2278      	movs	r2, #120	@ 0x78
 80095f8:	4932      	ldr	r1, [pc, #200]	@ (80096c4 <_printf_i+0x214>)
 80095fa:	9104      	str	r1, [sp, #16]
 80095fc:	0021      	movs	r1, r4
 80095fe:	3145      	adds	r1, #69	@ 0x45
 8009600:	700a      	strb	r2, [r1, #0]
 8009602:	6819      	ldr	r1, [r3, #0]
 8009604:	6822      	ldr	r2, [r4, #0]
 8009606:	c940      	ldmia	r1!, {r6}
 8009608:	0610      	lsls	r0, r2, #24
 800960a:	d402      	bmi.n	8009612 <_printf_i+0x162>
 800960c:	0650      	lsls	r0, r2, #25
 800960e:	d500      	bpl.n	8009612 <_printf_i+0x162>
 8009610:	b2b6      	uxth	r6, r6
 8009612:	6019      	str	r1, [r3, #0]
 8009614:	07d3      	lsls	r3, r2, #31
 8009616:	d502      	bpl.n	800961e <_printf_i+0x16e>
 8009618:	2320      	movs	r3, #32
 800961a:	4313      	orrs	r3, r2
 800961c:	6023      	str	r3, [r4, #0]
 800961e:	2e00      	cmp	r6, #0
 8009620:	d001      	beq.n	8009626 <_printf_i+0x176>
 8009622:	2710      	movs	r7, #16
 8009624:	e7aa      	b.n	800957c <_printf_i+0xcc>
 8009626:	2220      	movs	r2, #32
 8009628:	6823      	ldr	r3, [r4, #0]
 800962a:	4393      	bics	r3, r2
 800962c:	6023      	str	r3, [r4, #0]
 800962e:	e7f8      	b.n	8009622 <_printf_i+0x172>
 8009630:	681a      	ldr	r2, [r3, #0]
 8009632:	680d      	ldr	r5, [r1, #0]
 8009634:	1d10      	adds	r0, r2, #4
 8009636:	6949      	ldr	r1, [r1, #20]
 8009638:	6018      	str	r0, [r3, #0]
 800963a:	6813      	ldr	r3, [r2, #0]
 800963c:	062e      	lsls	r6, r5, #24
 800963e:	d501      	bpl.n	8009644 <_printf_i+0x194>
 8009640:	6019      	str	r1, [r3, #0]
 8009642:	e002      	b.n	800964a <_printf_i+0x19a>
 8009644:	066d      	lsls	r5, r5, #25
 8009646:	d5fb      	bpl.n	8009640 <_printf_i+0x190>
 8009648:	8019      	strh	r1, [r3, #0]
 800964a:	2300      	movs	r3, #0
 800964c:	9d03      	ldr	r5, [sp, #12]
 800964e:	6123      	str	r3, [r4, #16]
 8009650:	e7bf      	b.n	80095d2 <_printf_i+0x122>
 8009652:	681a      	ldr	r2, [r3, #0]
 8009654:	1d11      	adds	r1, r2, #4
 8009656:	6019      	str	r1, [r3, #0]
 8009658:	6815      	ldr	r5, [r2, #0]
 800965a:	2100      	movs	r1, #0
 800965c:	0028      	movs	r0, r5
 800965e:	6862      	ldr	r2, [r4, #4]
 8009660:	f000 faeb 	bl	8009c3a <memchr>
 8009664:	2800      	cmp	r0, #0
 8009666:	d001      	beq.n	800966c <_printf_i+0x1bc>
 8009668:	1b40      	subs	r0, r0, r5
 800966a:	6060      	str	r0, [r4, #4]
 800966c:	6863      	ldr	r3, [r4, #4]
 800966e:	6123      	str	r3, [r4, #16]
 8009670:	2300      	movs	r3, #0
 8009672:	9a03      	ldr	r2, [sp, #12]
 8009674:	7013      	strb	r3, [r2, #0]
 8009676:	e7ac      	b.n	80095d2 <_printf_i+0x122>
 8009678:	002a      	movs	r2, r5
 800967a:	6923      	ldr	r3, [r4, #16]
 800967c:	9906      	ldr	r1, [sp, #24]
 800967e:	9805      	ldr	r0, [sp, #20]
 8009680:	9d07      	ldr	r5, [sp, #28]
 8009682:	47a8      	blx	r5
 8009684:	3001      	adds	r0, #1
 8009686:	d0ae      	beq.n	80095e6 <_printf_i+0x136>
 8009688:	6823      	ldr	r3, [r4, #0]
 800968a:	079b      	lsls	r3, r3, #30
 800968c:	d415      	bmi.n	80096ba <_printf_i+0x20a>
 800968e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009690:	68e0      	ldr	r0, [r4, #12]
 8009692:	4298      	cmp	r0, r3
 8009694:	daa9      	bge.n	80095ea <_printf_i+0x13a>
 8009696:	0018      	movs	r0, r3
 8009698:	e7a7      	b.n	80095ea <_printf_i+0x13a>
 800969a:	0022      	movs	r2, r4
 800969c:	2301      	movs	r3, #1
 800969e:	9906      	ldr	r1, [sp, #24]
 80096a0:	9805      	ldr	r0, [sp, #20]
 80096a2:	9e07      	ldr	r6, [sp, #28]
 80096a4:	3219      	adds	r2, #25
 80096a6:	47b0      	blx	r6
 80096a8:	3001      	adds	r0, #1
 80096aa:	d09c      	beq.n	80095e6 <_printf_i+0x136>
 80096ac:	3501      	adds	r5, #1
 80096ae:	68e3      	ldr	r3, [r4, #12]
 80096b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80096b2:	1a9b      	subs	r3, r3, r2
 80096b4:	42ab      	cmp	r3, r5
 80096b6:	dcf0      	bgt.n	800969a <_printf_i+0x1ea>
 80096b8:	e7e9      	b.n	800968e <_printf_i+0x1de>
 80096ba:	2500      	movs	r5, #0
 80096bc:	e7f7      	b.n	80096ae <_printf_i+0x1fe>
 80096be:	46c0      	nop			@ (mov r8, r8)
 80096c0:	0800c65a 	.word	0x0800c65a
 80096c4:	0800c66b 	.word	0x0800c66b

080096c8 <std>:
 80096c8:	2300      	movs	r3, #0
 80096ca:	b510      	push	{r4, lr}
 80096cc:	0004      	movs	r4, r0
 80096ce:	6003      	str	r3, [r0, #0]
 80096d0:	6043      	str	r3, [r0, #4]
 80096d2:	6083      	str	r3, [r0, #8]
 80096d4:	8181      	strh	r1, [r0, #12]
 80096d6:	6643      	str	r3, [r0, #100]	@ 0x64
 80096d8:	81c2      	strh	r2, [r0, #14]
 80096da:	6103      	str	r3, [r0, #16]
 80096dc:	6143      	str	r3, [r0, #20]
 80096de:	6183      	str	r3, [r0, #24]
 80096e0:	0019      	movs	r1, r3
 80096e2:	2208      	movs	r2, #8
 80096e4:	305c      	adds	r0, #92	@ 0x5c
 80096e6:	f000 fa0f 	bl	8009b08 <memset>
 80096ea:	4b0b      	ldr	r3, [pc, #44]	@ (8009718 <std+0x50>)
 80096ec:	6224      	str	r4, [r4, #32]
 80096ee:	6263      	str	r3, [r4, #36]	@ 0x24
 80096f0:	4b0a      	ldr	r3, [pc, #40]	@ (800971c <std+0x54>)
 80096f2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80096f4:	4b0a      	ldr	r3, [pc, #40]	@ (8009720 <std+0x58>)
 80096f6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80096f8:	4b0a      	ldr	r3, [pc, #40]	@ (8009724 <std+0x5c>)
 80096fa:	6323      	str	r3, [r4, #48]	@ 0x30
 80096fc:	4b0a      	ldr	r3, [pc, #40]	@ (8009728 <std+0x60>)
 80096fe:	429c      	cmp	r4, r3
 8009700:	d005      	beq.n	800970e <std+0x46>
 8009702:	4b0a      	ldr	r3, [pc, #40]	@ (800972c <std+0x64>)
 8009704:	429c      	cmp	r4, r3
 8009706:	d002      	beq.n	800970e <std+0x46>
 8009708:	4b09      	ldr	r3, [pc, #36]	@ (8009730 <std+0x68>)
 800970a:	429c      	cmp	r4, r3
 800970c:	d103      	bne.n	8009716 <std+0x4e>
 800970e:	0020      	movs	r0, r4
 8009710:	3058      	adds	r0, #88	@ 0x58
 8009712:	f000 fa8f 	bl	8009c34 <__retarget_lock_init_recursive>
 8009716:	bd10      	pop	{r4, pc}
 8009718:	08009931 	.word	0x08009931
 800971c:	08009959 	.word	0x08009959
 8009720:	08009991 	.word	0x08009991
 8009724:	080099bd 	.word	0x080099bd
 8009728:	20000c08 	.word	0x20000c08
 800972c:	20000c70 	.word	0x20000c70
 8009730:	20000cd8 	.word	0x20000cd8

08009734 <stdio_exit_handler>:
 8009734:	b510      	push	{r4, lr}
 8009736:	4a03      	ldr	r2, [pc, #12]	@ (8009744 <stdio_exit_handler+0x10>)
 8009738:	4903      	ldr	r1, [pc, #12]	@ (8009748 <stdio_exit_handler+0x14>)
 800973a:	4804      	ldr	r0, [pc, #16]	@ (800974c <stdio_exit_handler+0x18>)
 800973c:	f000 f86c 	bl	8009818 <_fwalk_sglue>
 8009740:	bd10      	pop	{r4, pc}
 8009742:	46c0      	nop			@ (mov r8, r8)
 8009744:	20000694 	.word	0x20000694
 8009748:	0800b4ad 	.word	0x0800b4ad
 800974c:	200006a4 	.word	0x200006a4

08009750 <cleanup_stdio>:
 8009750:	6841      	ldr	r1, [r0, #4]
 8009752:	4b0b      	ldr	r3, [pc, #44]	@ (8009780 <cleanup_stdio+0x30>)
 8009754:	b510      	push	{r4, lr}
 8009756:	0004      	movs	r4, r0
 8009758:	4299      	cmp	r1, r3
 800975a:	d001      	beq.n	8009760 <cleanup_stdio+0x10>
 800975c:	f001 fea6 	bl	800b4ac <_fflush_r>
 8009760:	68a1      	ldr	r1, [r4, #8]
 8009762:	4b08      	ldr	r3, [pc, #32]	@ (8009784 <cleanup_stdio+0x34>)
 8009764:	4299      	cmp	r1, r3
 8009766:	d002      	beq.n	800976e <cleanup_stdio+0x1e>
 8009768:	0020      	movs	r0, r4
 800976a:	f001 fe9f 	bl	800b4ac <_fflush_r>
 800976e:	68e1      	ldr	r1, [r4, #12]
 8009770:	4b05      	ldr	r3, [pc, #20]	@ (8009788 <cleanup_stdio+0x38>)
 8009772:	4299      	cmp	r1, r3
 8009774:	d002      	beq.n	800977c <cleanup_stdio+0x2c>
 8009776:	0020      	movs	r0, r4
 8009778:	f001 fe98 	bl	800b4ac <_fflush_r>
 800977c:	bd10      	pop	{r4, pc}
 800977e:	46c0      	nop			@ (mov r8, r8)
 8009780:	20000c08 	.word	0x20000c08
 8009784:	20000c70 	.word	0x20000c70
 8009788:	20000cd8 	.word	0x20000cd8

0800978c <global_stdio_init.part.0>:
 800978c:	b510      	push	{r4, lr}
 800978e:	4b09      	ldr	r3, [pc, #36]	@ (80097b4 <global_stdio_init.part.0+0x28>)
 8009790:	4a09      	ldr	r2, [pc, #36]	@ (80097b8 <global_stdio_init.part.0+0x2c>)
 8009792:	2104      	movs	r1, #4
 8009794:	601a      	str	r2, [r3, #0]
 8009796:	4809      	ldr	r0, [pc, #36]	@ (80097bc <global_stdio_init.part.0+0x30>)
 8009798:	2200      	movs	r2, #0
 800979a:	f7ff ff95 	bl	80096c8 <std>
 800979e:	2201      	movs	r2, #1
 80097a0:	2109      	movs	r1, #9
 80097a2:	4807      	ldr	r0, [pc, #28]	@ (80097c0 <global_stdio_init.part.0+0x34>)
 80097a4:	f7ff ff90 	bl	80096c8 <std>
 80097a8:	2202      	movs	r2, #2
 80097aa:	2112      	movs	r1, #18
 80097ac:	4805      	ldr	r0, [pc, #20]	@ (80097c4 <global_stdio_init.part.0+0x38>)
 80097ae:	f7ff ff8b 	bl	80096c8 <std>
 80097b2:	bd10      	pop	{r4, pc}
 80097b4:	20000d40 	.word	0x20000d40
 80097b8:	08009735 	.word	0x08009735
 80097bc:	20000c08 	.word	0x20000c08
 80097c0:	20000c70 	.word	0x20000c70
 80097c4:	20000cd8 	.word	0x20000cd8

080097c8 <__sfp_lock_acquire>:
 80097c8:	b510      	push	{r4, lr}
 80097ca:	4802      	ldr	r0, [pc, #8]	@ (80097d4 <__sfp_lock_acquire+0xc>)
 80097cc:	f000 fa33 	bl	8009c36 <__retarget_lock_acquire_recursive>
 80097d0:	bd10      	pop	{r4, pc}
 80097d2:	46c0      	nop			@ (mov r8, r8)
 80097d4:	20000d49 	.word	0x20000d49

080097d8 <__sfp_lock_release>:
 80097d8:	b510      	push	{r4, lr}
 80097da:	4802      	ldr	r0, [pc, #8]	@ (80097e4 <__sfp_lock_release+0xc>)
 80097dc:	f000 fa2c 	bl	8009c38 <__retarget_lock_release_recursive>
 80097e0:	bd10      	pop	{r4, pc}
 80097e2:	46c0      	nop			@ (mov r8, r8)
 80097e4:	20000d49 	.word	0x20000d49

080097e8 <__sinit>:
 80097e8:	b510      	push	{r4, lr}
 80097ea:	0004      	movs	r4, r0
 80097ec:	f7ff ffec 	bl	80097c8 <__sfp_lock_acquire>
 80097f0:	6a23      	ldr	r3, [r4, #32]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d002      	beq.n	80097fc <__sinit+0x14>
 80097f6:	f7ff ffef 	bl	80097d8 <__sfp_lock_release>
 80097fa:	bd10      	pop	{r4, pc}
 80097fc:	4b04      	ldr	r3, [pc, #16]	@ (8009810 <__sinit+0x28>)
 80097fe:	6223      	str	r3, [r4, #32]
 8009800:	4b04      	ldr	r3, [pc, #16]	@ (8009814 <__sinit+0x2c>)
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	2b00      	cmp	r3, #0
 8009806:	d1f6      	bne.n	80097f6 <__sinit+0xe>
 8009808:	f7ff ffc0 	bl	800978c <global_stdio_init.part.0>
 800980c:	e7f3      	b.n	80097f6 <__sinit+0xe>
 800980e:	46c0      	nop			@ (mov r8, r8)
 8009810:	08009751 	.word	0x08009751
 8009814:	20000d40 	.word	0x20000d40

08009818 <_fwalk_sglue>:
 8009818:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800981a:	0014      	movs	r4, r2
 800981c:	2600      	movs	r6, #0
 800981e:	9000      	str	r0, [sp, #0]
 8009820:	9101      	str	r1, [sp, #4]
 8009822:	68a5      	ldr	r5, [r4, #8]
 8009824:	6867      	ldr	r7, [r4, #4]
 8009826:	3f01      	subs	r7, #1
 8009828:	d504      	bpl.n	8009834 <_fwalk_sglue+0x1c>
 800982a:	6824      	ldr	r4, [r4, #0]
 800982c:	2c00      	cmp	r4, #0
 800982e:	d1f8      	bne.n	8009822 <_fwalk_sglue+0xa>
 8009830:	0030      	movs	r0, r6
 8009832:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009834:	89ab      	ldrh	r3, [r5, #12]
 8009836:	2b01      	cmp	r3, #1
 8009838:	d908      	bls.n	800984c <_fwalk_sglue+0x34>
 800983a:	220e      	movs	r2, #14
 800983c:	5eab      	ldrsh	r3, [r5, r2]
 800983e:	3301      	adds	r3, #1
 8009840:	d004      	beq.n	800984c <_fwalk_sglue+0x34>
 8009842:	0029      	movs	r1, r5
 8009844:	9800      	ldr	r0, [sp, #0]
 8009846:	9b01      	ldr	r3, [sp, #4]
 8009848:	4798      	blx	r3
 800984a:	4306      	orrs	r6, r0
 800984c:	3568      	adds	r5, #104	@ 0x68
 800984e:	e7ea      	b.n	8009826 <_fwalk_sglue+0xe>

08009850 <iprintf>:
 8009850:	b40f      	push	{r0, r1, r2, r3}
 8009852:	b507      	push	{r0, r1, r2, lr}
 8009854:	4905      	ldr	r1, [pc, #20]	@ (800986c <iprintf+0x1c>)
 8009856:	ab04      	add	r3, sp, #16
 8009858:	6808      	ldr	r0, [r1, #0]
 800985a:	cb04      	ldmia	r3!, {r2}
 800985c:	6881      	ldr	r1, [r0, #8]
 800985e:	9301      	str	r3, [sp, #4]
 8009860:	f001 fc82 	bl	800b168 <_vfiprintf_r>
 8009864:	b003      	add	sp, #12
 8009866:	bc08      	pop	{r3}
 8009868:	b004      	add	sp, #16
 800986a:	4718      	bx	r3
 800986c:	200006a0 	.word	0x200006a0

08009870 <_puts_r>:
 8009870:	6a03      	ldr	r3, [r0, #32]
 8009872:	b570      	push	{r4, r5, r6, lr}
 8009874:	0005      	movs	r5, r0
 8009876:	000e      	movs	r6, r1
 8009878:	6884      	ldr	r4, [r0, #8]
 800987a:	2b00      	cmp	r3, #0
 800987c:	d101      	bne.n	8009882 <_puts_r+0x12>
 800987e:	f7ff ffb3 	bl	80097e8 <__sinit>
 8009882:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009884:	07db      	lsls	r3, r3, #31
 8009886:	d405      	bmi.n	8009894 <_puts_r+0x24>
 8009888:	89a3      	ldrh	r3, [r4, #12]
 800988a:	059b      	lsls	r3, r3, #22
 800988c:	d402      	bmi.n	8009894 <_puts_r+0x24>
 800988e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009890:	f000 f9d1 	bl	8009c36 <__retarget_lock_acquire_recursive>
 8009894:	89a3      	ldrh	r3, [r4, #12]
 8009896:	071b      	lsls	r3, r3, #28
 8009898:	d502      	bpl.n	80098a0 <_puts_r+0x30>
 800989a:	6923      	ldr	r3, [r4, #16]
 800989c:	2b00      	cmp	r3, #0
 800989e:	d11f      	bne.n	80098e0 <_puts_r+0x70>
 80098a0:	0021      	movs	r1, r4
 80098a2:	0028      	movs	r0, r5
 80098a4:	f000 f8d2 	bl	8009a4c <__swsetup_r>
 80098a8:	2800      	cmp	r0, #0
 80098aa:	d019      	beq.n	80098e0 <_puts_r+0x70>
 80098ac:	2501      	movs	r5, #1
 80098ae:	426d      	negs	r5, r5
 80098b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80098b2:	07db      	lsls	r3, r3, #31
 80098b4:	d405      	bmi.n	80098c2 <_puts_r+0x52>
 80098b6:	89a3      	ldrh	r3, [r4, #12]
 80098b8:	059b      	lsls	r3, r3, #22
 80098ba:	d402      	bmi.n	80098c2 <_puts_r+0x52>
 80098bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80098be:	f000 f9bb 	bl	8009c38 <__retarget_lock_release_recursive>
 80098c2:	0028      	movs	r0, r5
 80098c4:	bd70      	pop	{r4, r5, r6, pc}
 80098c6:	3601      	adds	r6, #1
 80098c8:	60a3      	str	r3, [r4, #8]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	da04      	bge.n	80098d8 <_puts_r+0x68>
 80098ce:	69a2      	ldr	r2, [r4, #24]
 80098d0:	429a      	cmp	r2, r3
 80098d2:	dc16      	bgt.n	8009902 <_puts_r+0x92>
 80098d4:	290a      	cmp	r1, #10
 80098d6:	d014      	beq.n	8009902 <_puts_r+0x92>
 80098d8:	6823      	ldr	r3, [r4, #0]
 80098da:	1c5a      	adds	r2, r3, #1
 80098dc:	6022      	str	r2, [r4, #0]
 80098de:	7019      	strb	r1, [r3, #0]
 80098e0:	68a3      	ldr	r3, [r4, #8]
 80098e2:	7831      	ldrb	r1, [r6, #0]
 80098e4:	3b01      	subs	r3, #1
 80098e6:	2900      	cmp	r1, #0
 80098e8:	d1ed      	bne.n	80098c6 <_puts_r+0x56>
 80098ea:	60a3      	str	r3, [r4, #8]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	da0f      	bge.n	8009910 <_puts_r+0xa0>
 80098f0:	0022      	movs	r2, r4
 80098f2:	0028      	movs	r0, r5
 80098f4:	310a      	adds	r1, #10
 80098f6:	f000 f867 	bl	80099c8 <__swbuf_r>
 80098fa:	3001      	adds	r0, #1
 80098fc:	d0d6      	beq.n	80098ac <_puts_r+0x3c>
 80098fe:	250a      	movs	r5, #10
 8009900:	e7d6      	b.n	80098b0 <_puts_r+0x40>
 8009902:	0022      	movs	r2, r4
 8009904:	0028      	movs	r0, r5
 8009906:	f000 f85f 	bl	80099c8 <__swbuf_r>
 800990a:	3001      	adds	r0, #1
 800990c:	d1e8      	bne.n	80098e0 <_puts_r+0x70>
 800990e:	e7cd      	b.n	80098ac <_puts_r+0x3c>
 8009910:	6823      	ldr	r3, [r4, #0]
 8009912:	1c5a      	adds	r2, r3, #1
 8009914:	6022      	str	r2, [r4, #0]
 8009916:	220a      	movs	r2, #10
 8009918:	701a      	strb	r2, [r3, #0]
 800991a:	e7f0      	b.n	80098fe <_puts_r+0x8e>

0800991c <puts>:
 800991c:	b510      	push	{r4, lr}
 800991e:	4b03      	ldr	r3, [pc, #12]	@ (800992c <puts+0x10>)
 8009920:	0001      	movs	r1, r0
 8009922:	6818      	ldr	r0, [r3, #0]
 8009924:	f7ff ffa4 	bl	8009870 <_puts_r>
 8009928:	bd10      	pop	{r4, pc}
 800992a:	46c0      	nop			@ (mov r8, r8)
 800992c:	200006a0 	.word	0x200006a0

08009930 <__sread>:
 8009930:	b570      	push	{r4, r5, r6, lr}
 8009932:	000c      	movs	r4, r1
 8009934:	250e      	movs	r5, #14
 8009936:	5f49      	ldrsh	r1, [r1, r5]
 8009938:	f000 f918 	bl	8009b6c <_read_r>
 800993c:	2800      	cmp	r0, #0
 800993e:	db03      	blt.n	8009948 <__sread+0x18>
 8009940:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8009942:	181b      	adds	r3, r3, r0
 8009944:	6563      	str	r3, [r4, #84]	@ 0x54
 8009946:	bd70      	pop	{r4, r5, r6, pc}
 8009948:	89a3      	ldrh	r3, [r4, #12]
 800994a:	4a02      	ldr	r2, [pc, #8]	@ (8009954 <__sread+0x24>)
 800994c:	4013      	ands	r3, r2
 800994e:	81a3      	strh	r3, [r4, #12]
 8009950:	e7f9      	b.n	8009946 <__sread+0x16>
 8009952:	46c0      	nop			@ (mov r8, r8)
 8009954:	ffffefff 	.word	0xffffefff

08009958 <__swrite>:
 8009958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800995a:	001f      	movs	r7, r3
 800995c:	898b      	ldrh	r3, [r1, #12]
 800995e:	0005      	movs	r5, r0
 8009960:	000c      	movs	r4, r1
 8009962:	0016      	movs	r6, r2
 8009964:	05db      	lsls	r3, r3, #23
 8009966:	d505      	bpl.n	8009974 <__swrite+0x1c>
 8009968:	230e      	movs	r3, #14
 800996a:	5ec9      	ldrsh	r1, [r1, r3]
 800996c:	2200      	movs	r2, #0
 800996e:	2302      	movs	r3, #2
 8009970:	f000 f8e8 	bl	8009b44 <_lseek_r>
 8009974:	89a3      	ldrh	r3, [r4, #12]
 8009976:	4a05      	ldr	r2, [pc, #20]	@ (800998c <__swrite+0x34>)
 8009978:	0028      	movs	r0, r5
 800997a:	4013      	ands	r3, r2
 800997c:	81a3      	strh	r3, [r4, #12]
 800997e:	0032      	movs	r2, r6
 8009980:	230e      	movs	r3, #14
 8009982:	5ee1      	ldrsh	r1, [r4, r3]
 8009984:	003b      	movs	r3, r7
 8009986:	f000 f917 	bl	8009bb8 <_write_r>
 800998a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800998c:	ffffefff 	.word	0xffffefff

08009990 <__sseek>:
 8009990:	b570      	push	{r4, r5, r6, lr}
 8009992:	000c      	movs	r4, r1
 8009994:	250e      	movs	r5, #14
 8009996:	5f49      	ldrsh	r1, [r1, r5]
 8009998:	f000 f8d4 	bl	8009b44 <_lseek_r>
 800999c:	89a3      	ldrh	r3, [r4, #12]
 800999e:	1c42      	adds	r2, r0, #1
 80099a0:	d103      	bne.n	80099aa <__sseek+0x1a>
 80099a2:	4a05      	ldr	r2, [pc, #20]	@ (80099b8 <__sseek+0x28>)
 80099a4:	4013      	ands	r3, r2
 80099a6:	81a3      	strh	r3, [r4, #12]
 80099a8:	bd70      	pop	{r4, r5, r6, pc}
 80099aa:	2280      	movs	r2, #128	@ 0x80
 80099ac:	0152      	lsls	r2, r2, #5
 80099ae:	4313      	orrs	r3, r2
 80099b0:	81a3      	strh	r3, [r4, #12]
 80099b2:	6560      	str	r0, [r4, #84]	@ 0x54
 80099b4:	e7f8      	b.n	80099a8 <__sseek+0x18>
 80099b6:	46c0      	nop			@ (mov r8, r8)
 80099b8:	ffffefff 	.word	0xffffefff

080099bc <__sclose>:
 80099bc:	b510      	push	{r4, lr}
 80099be:	230e      	movs	r3, #14
 80099c0:	5ec9      	ldrsh	r1, [r1, r3]
 80099c2:	f000 f8ad 	bl	8009b20 <_close_r>
 80099c6:	bd10      	pop	{r4, pc}

080099c8 <__swbuf_r>:
 80099c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099ca:	0006      	movs	r6, r0
 80099cc:	000d      	movs	r5, r1
 80099ce:	0014      	movs	r4, r2
 80099d0:	2800      	cmp	r0, #0
 80099d2:	d004      	beq.n	80099de <__swbuf_r+0x16>
 80099d4:	6a03      	ldr	r3, [r0, #32]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d101      	bne.n	80099de <__swbuf_r+0x16>
 80099da:	f7ff ff05 	bl	80097e8 <__sinit>
 80099de:	69a3      	ldr	r3, [r4, #24]
 80099e0:	60a3      	str	r3, [r4, #8]
 80099e2:	89a3      	ldrh	r3, [r4, #12]
 80099e4:	071b      	lsls	r3, r3, #28
 80099e6:	d502      	bpl.n	80099ee <__swbuf_r+0x26>
 80099e8:	6923      	ldr	r3, [r4, #16]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d109      	bne.n	8009a02 <__swbuf_r+0x3a>
 80099ee:	0021      	movs	r1, r4
 80099f0:	0030      	movs	r0, r6
 80099f2:	f000 f82b 	bl	8009a4c <__swsetup_r>
 80099f6:	2800      	cmp	r0, #0
 80099f8:	d003      	beq.n	8009a02 <__swbuf_r+0x3a>
 80099fa:	2501      	movs	r5, #1
 80099fc:	426d      	negs	r5, r5
 80099fe:	0028      	movs	r0, r5
 8009a00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a02:	6923      	ldr	r3, [r4, #16]
 8009a04:	6820      	ldr	r0, [r4, #0]
 8009a06:	b2ef      	uxtb	r7, r5
 8009a08:	1ac0      	subs	r0, r0, r3
 8009a0a:	6963      	ldr	r3, [r4, #20]
 8009a0c:	b2ed      	uxtb	r5, r5
 8009a0e:	4283      	cmp	r3, r0
 8009a10:	dc05      	bgt.n	8009a1e <__swbuf_r+0x56>
 8009a12:	0021      	movs	r1, r4
 8009a14:	0030      	movs	r0, r6
 8009a16:	f001 fd49 	bl	800b4ac <_fflush_r>
 8009a1a:	2800      	cmp	r0, #0
 8009a1c:	d1ed      	bne.n	80099fa <__swbuf_r+0x32>
 8009a1e:	68a3      	ldr	r3, [r4, #8]
 8009a20:	3001      	adds	r0, #1
 8009a22:	3b01      	subs	r3, #1
 8009a24:	60a3      	str	r3, [r4, #8]
 8009a26:	6823      	ldr	r3, [r4, #0]
 8009a28:	1c5a      	adds	r2, r3, #1
 8009a2a:	6022      	str	r2, [r4, #0]
 8009a2c:	701f      	strb	r7, [r3, #0]
 8009a2e:	6963      	ldr	r3, [r4, #20]
 8009a30:	4283      	cmp	r3, r0
 8009a32:	d004      	beq.n	8009a3e <__swbuf_r+0x76>
 8009a34:	89a3      	ldrh	r3, [r4, #12]
 8009a36:	07db      	lsls	r3, r3, #31
 8009a38:	d5e1      	bpl.n	80099fe <__swbuf_r+0x36>
 8009a3a:	2d0a      	cmp	r5, #10
 8009a3c:	d1df      	bne.n	80099fe <__swbuf_r+0x36>
 8009a3e:	0021      	movs	r1, r4
 8009a40:	0030      	movs	r0, r6
 8009a42:	f001 fd33 	bl	800b4ac <_fflush_r>
 8009a46:	2800      	cmp	r0, #0
 8009a48:	d0d9      	beq.n	80099fe <__swbuf_r+0x36>
 8009a4a:	e7d6      	b.n	80099fa <__swbuf_r+0x32>

08009a4c <__swsetup_r>:
 8009a4c:	4b2d      	ldr	r3, [pc, #180]	@ (8009b04 <__swsetup_r+0xb8>)
 8009a4e:	b570      	push	{r4, r5, r6, lr}
 8009a50:	0005      	movs	r5, r0
 8009a52:	6818      	ldr	r0, [r3, #0]
 8009a54:	000c      	movs	r4, r1
 8009a56:	2800      	cmp	r0, #0
 8009a58:	d004      	beq.n	8009a64 <__swsetup_r+0x18>
 8009a5a:	6a03      	ldr	r3, [r0, #32]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d101      	bne.n	8009a64 <__swsetup_r+0x18>
 8009a60:	f7ff fec2 	bl	80097e8 <__sinit>
 8009a64:	220c      	movs	r2, #12
 8009a66:	5ea3      	ldrsh	r3, [r4, r2]
 8009a68:	071a      	lsls	r2, r3, #28
 8009a6a:	d423      	bmi.n	8009ab4 <__swsetup_r+0x68>
 8009a6c:	06da      	lsls	r2, r3, #27
 8009a6e:	d407      	bmi.n	8009a80 <__swsetup_r+0x34>
 8009a70:	2209      	movs	r2, #9
 8009a72:	602a      	str	r2, [r5, #0]
 8009a74:	2240      	movs	r2, #64	@ 0x40
 8009a76:	2001      	movs	r0, #1
 8009a78:	4313      	orrs	r3, r2
 8009a7a:	81a3      	strh	r3, [r4, #12]
 8009a7c:	4240      	negs	r0, r0
 8009a7e:	e03a      	b.n	8009af6 <__swsetup_r+0xaa>
 8009a80:	075b      	lsls	r3, r3, #29
 8009a82:	d513      	bpl.n	8009aac <__swsetup_r+0x60>
 8009a84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009a86:	2900      	cmp	r1, #0
 8009a88:	d008      	beq.n	8009a9c <__swsetup_r+0x50>
 8009a8a:	0023      	movs	r3, r4
 8009a8c:	3344      	adds	r3, #68	@ 0x44
 8009a8e:	4299      	cmp	r1, r3
 8009a90:	d002      	beq.n	8009a98 <__swsetup_r+0x4c>
 8009a92:	0028      	movs	r0, r5
 8009a94:	f000 ff5a 	bl	800a94c <_free_r>
 8009a98:	2300      	movs	r3, #0
 8009a9a:	6363      	str	r3, [r4, #52]	@ 0x34
 8009a9c:	2224      	movs	r2, #36	@ 0x24
 8009a9e:	89a3      	ldrh	r3, [r4, #12]
 8009aa0:	4393      	bics	r3, r2
 8009aa2:	81a3      	strh	r3, [r4, #12]
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	6063      	str	r3, [r4, #4]
 8009aa8:	6923      	ldr	r3, [r4, #16]
 8009aaa:	6023      	str	r3, [r4, #0]
 8009aac:	2308      	movs	r3, #8
 8009aae:	89a2      	ldrh	r2, [r4, #12]
 8009ab0:	4313      	orrs	r3, r2
 8009ab2:	81a3      	strh	r3, [r4, #12]
 8009ab4:	6923      	ldr	r3, [r4, #16]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d10b      	bne.n	8009ad2 <__swsetup_r+0x86>
 8009aba:	21a0      	movs	r1, #160	@ 0xa0
 8009abc:	2280      	movs	r2, #128	@ 0x80
 8009abe:	89a3      	ldrh	r3, [r4, #12]
 8009ac0:	0089      	lsls	r1, r1, #2
 8009ac2:	0092      	lsls	r2, r2, #2
 8009ac4:	400b      	ands	r3, r1
 8009ac6:	4293      	cmp	r3, r2
 8009ac8:	d003      	beq.n	8009ad2 <__swsetup_r+0x86>
 8009aca:	0021      	movs	r1, r4
 8009acc:	0028      	movs	r0, r5
 8009ace:	f001 fd43 	bl	800b558 <__smakebuf_r>
 8009ad2:	220c      	movs	r2, #12
 8009ad4:	5ea3      	ldrsh	r3, [r4, r2]
 8009ad6:	2101      	movs	r1, #1
 8009ad8:	001a      	movs	r2, r3
 8009ada:	400a      	ands	r2, r1
 8009adc:	420b      	tst	r3, r1
 8009ade:	d00b      	beq.n	8009af8 <__swsetup_r+0xac>
 8009ae0:	2200      	movs	r2, #0
 8009ae2:	60a2      	str	r2, [r4, #8]
 8009ae4:	6962      	ldr	r2, [r4, #20]
 8009ae6:	4252      	negs	r2, r2
 8009ae8:	61a2      	str	r2, [r4, #24]
 8009aea:	2000      	movs	r0, #0
 8009aec:	6922      	ldr	r2, [r4, #16]
 8009aee:	4282      	cmp	r2, r0
 8009af0:	d101      	bne.n	8009af6 <__swsetup_r+0xaa>
 8009af2:	061a      	lsls	r2, r3, #24
 8009af4:	d4be      	bmi.n	8009a74 <__swsetup_r+0x28>
 8009af6:	bd70      	pop	{r4, r5, r6, pc}
 8009af8:	0799      	lsls	r1, r3, #30
 8009afa:	d400      	bmi.n	8009afe <__swsetup_r+0xb2>
 8009afc:	6962      	ldr	r2, [r4, #20]
 8009afe:	60a2      	str	r2, [r4, #8]
 8009b00:	e7f3      	b.n	8009aea <__swsetup_r+0x9e>
 8009b02:	46c0      	nop			@ (mov r8, r8)
 8009b04:	200006a0 	.word	0x200006a0

08009b08 <memset>:
 8009b08:	0003      	movs	r3, r0
 8009b0a:	1882      	adds	r2, r0, r2
 8009b0c:	4293      	cmp	r3, r2
 8009b0e:	d100      	bne.n	8009b12 <memset+0xa>
 8009b10:	4770      	bx	lr
 8009b12:	7019      	strb	r1, [r3, #0]
 8009b14:	3301      	adds	r3, #1
 8009b16:	e7f9      	b.n	8009b0c <memset+0x4>

08009b18 <_localeconv_r>:
 8009b18:	4800      	ldr	r0, [pc, #0]	@ (8009b1c <_localeconv_r+0x4>)
 8009b1a:	4770      	bx	lr
 8009b1c:	200007e0 	.word	0x200007e0

08009b20 <_close_r>:
 8009b20:	2300      	movs	r3, #0
 8009b22:	b570      	push	{r4, r5, r6, lr}
 8009b24:	4d06      	ldr	r5, [pc, #24]	@ (8009b40 <_close_r+0x20>)
 8009b26:	0004      	movs	r4, r0
 8009b28:	0008      	movs	r0, r1
 8009b2a:	602b      	str	r3, [r5, #0]
 8009b2c:	f7f9 fffb 	bl	8003b26 <_close>
 8009b30:	1c43      	adds	r3, r0, #1
 8009b32:	d103      	bne.n	8009b3c <_close_r+0x1c>
 8009b34:	682b      	ldr	r3, [r5, #0]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d000      	beq.n	8009b3c <_close_r+0x1c>
 8009b3a:	6023      	str	r3, [r4, #0]
 8009b3c:	bd70      	pop	{r4, r5, r6, pc}
 8009b3e:	46c0      	nop			@ (mov r8, r8)
 8009b40:	20000d44 	.word	0x20000d44

08009b44 <_lseek_r>:
 8009b44:	b570      	push	{r4, r5, r6, lr}
 8009b46:	0004      	movs	r4, r0
 8009b48:	0008      	movs	r0, r1
 8009b4a:	0011      	movs	r1, r2
 8009b4c:	001a      	movs	r2, r3
 8009b4e:	2300      	movs	r3, #0
 8009b50:	4d05      	ldr	r5, [pc, #20]	@ (8009b68 <_lseek_r+0x24>)
 8009b52:	602b      	str	r3, [r5, #0]
 8009b54:	f7fa f808 	bl	8003b68 <_lseek>
 8009b58:	1c43      	adds	r3, r0, #1
 8009b5a:	d103      	bne.n	8009b64 <_lseek_r+0x20>
 8009b5c:	682b      	ldr	r3, [r5, #0]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d000      	beq.n	8009b64 <_lseek_r+0x20>
 8009b62:	6023      	str	r3, [r4, #0]
 8009b64:	bd70      	pop	{r4, r5, r6, pc}
 8009b66:	46c0      	nop			@ (mov r8, r8)
 8009b68:	20000d44 	.word	0x20000d44

08009b6c <_read_r>:
 8009b6c:	b570      	push	{r4, r5, r6, lr}
 8009b6e:	0004      	movs	r4, r0
 8009b70:	0008      	movs	r0, r1
 8009b72:	0011      	movs	r1, r2
 8009b74:	001a      	movs	r2, r3
 8009b76:	2300      	movs	r3, #0
 8009b78:	4d05      	ldr	r5, [pc, #20]	@ (8009b90 <_read_r+0x24>)
 8009b7a:	602b      	str	r3, [r5, #0]
 8009b7c:	f7f9 ffb6 	bl	8003aec <_read>
 8009b80:	1c43      	adds	r3, r0, #1
 8009b82:	d103      	bne.n	8009b8c <_read_r+0x20>
 8009b84:	682b      	ldr	r3, [r5, #0]
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d000      	beq.n	8009b8c <_read_r+0x20>
 8009b8a:	6023      	str	r3, [r4, #0]
 8009b8c:	bd70      	pop	{r4, r5, r6, pc}
 8009b8e:	46c0      	nop			@ (mov r8, r8)
 8009b90:	20000d44 	.word	0x20000d44

08009b94 <_sbrk_r>:
 8009b94:	2300      	movs	r3, #0
 8009b96:	b570      	push	{r4, r5, r6, lr}
 8009b98:	4d06      	ldr	r5, [pc, #24]	@ (8009bb4 <_sbrk_r+0x20>)
 8009b9a:	0004      	movs	r4, r0
 8009b9c:	0008      	movs	r0, r1
 8009b9e:	602b      	str	r3, [r5, #0]
 8009ba0:	f7f9 ffee 	bl	8003b80 <_sbrk>
 8009ba4:	1c43      	adds	r3, r0, #1
 8009ba6:	d103      	bne.n	8009bb0 <_sbrk_r+0x1c>
 8009ba8:	682b      	ldr	r3, [r5, #0]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d000      	beq.n	8009bb0 <_sbrk_r+0x1c>
 8009bae:	6023      	str	r3, [r4, #0]
 8009bb0:	bd70      	pop	{r4, r5, r6, pc}
 8009bb2:	46c0      	nop			@ (mov r8, r8)
 8009bb4:	20000d44 	.word	0x20000d44

08009bb8 <_write_r>:
 8009bb8:	b570      	push	{r4, r5, r6, lr}
 8009bba:	0004      	movs	r4, r0
 8009bbc:	0008      	movs	r0, r1
 8009bbe:	0011      	movs	r1, r2
 8009bc0:	001a      	movs	r2, r3
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	4d05      	ldr	r5, [pc, #20]	@ (8009bdc <_write_r+0x24>)
 8009bc6:	602b      	str	r3, [r5, #0]
 8009bc8:	f7f9 fc2c 	bl	8003424 <_write>
 8009bcc:	1c43      	adds	r3, r0, #1
 8009bce:	d103      	bne.n	8009bd8 <_write_r+0x20>
 8009bd0:	682b      	ldr	r3, [r5, #0]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d000      	beq.n	8009bd8 <_write_r+0x20>
 8009bd6:	6023      	str	r3, [r4, #0]
 8009bd8:	bd70      	pop	{r4, r5, r6, pc}
 8009bda:	46c0      	nop			@ (mov r8, r8)
 8009bdc:	20000d44 	.word	0x20000d44

08009be0 <__errno>:
 8009be0:	4b01      	ldr	r3, [pc, #4]	@ (8009be8 <__errno+0x8>)
 8009be2:	6818      	ldr	r0, [r3, #0]
 8009be4:	4770      	bx	lr
 8009be6:	46c0      	nop			@ (mov r8, r8)
 8009be8:	200006a0 	.word	0x200006a0

08009bec <__libc_init_array>:
 8009bec:	b570      	push	{r4, r5, r6, lr}
 8009bee:	2600      	movs	r6, #0
 8009bf0:	4c0c      	ldr	r4, [pc, #48]	@ (8009c24 <__libc_init_array+0x38>)
 8009bf2:	4d0d      	ldr	r5, [pc, #52]	@ (8009c28 <__libc_init_array+0x3c>)
 8009bf4:	1b64      	subs	r4, r4, r5
 8009bf6:	10a4      	asrs	r4, r4, #2
 8009bf8:	42a6      	cmp	r6, r4
 8009bfa:	d109      	bne.n	8009c10 <__libc_init_array+0x24>
 8009bfc:	2600      	movs	r6, #0
 8009bfe:	f001 fddb 	bl	800b7b8 <_init>
 8009c02:	4c0a      	ldr	r4, [pc, #40]	@ (8009c2c <__libc_init_array+0x40>)
 8009c04:	4d0a      	ldr	r5, [pc, #40]	@ (8009c30 <__libc_init_array+0x44>)
 8009c06:	1b64      	subs	r4, r4, r5
 8009c08:	10a4      	asrs	r4, r4, #2
 8009c0a:	42a6      	cmp	r6, r4
 8009c0c:	d105      	bne.n	8009c1a <__libc_init_array+0x2e>
 8009c0e:	bd70      	pop	{r4, r5, r6, pc}
 8009c10:	00b3      	lsls	r3, r6, #2
 8009c12:	58eb      	ldr	r3, [r5, r3]
 8009c14:	4798      	blx	r3
 8009c16:	3601      	adds	r6, #1
 8009c18:	e7ee      	b.n	8009bf8 <__libc_init_array+0xc>
 8009c1a:	00b3      	lsls	r3, r6, #2
 8009c1c:	58eb      	ldr	r3, [r5, r3]
 8009c1e:	4798      	blx	r3
 8009c20:	3601      	adds	r6, #1
 8009c22:	e7f2      	b.n	8009c0a <__libc_init_array+0x1e>
 8009c24:	0800c9c4 	.word	0x0800c9c4
 8009c28:	0800c9c4 	.word	0x0800c9c4
 8009c2c:	0800c9c8 	.word	0x0800c9c8
 8009c30:	0800c9c4 	.word	0x0800c9c4

08009c34 <__retarget_lock_init_recursive>:
 8009c34:	4770      	bx	lr

08009c36 <__retarget_lock_acquire_recursive>:
 8009c36:	4770      	bx	lr

08009c38 <__retarget_lock_release_recursive>:
 8009c38:	4770      	bx	lr

08009c3a <memchr>:
 8009c3a:	b2c9      	uxtb	r1, r1
 8009c3c:	1882      	adds	r2, r0, r2
 8009c3e:	4290      	cmp	r0, r2
 8009c40:	d101      	bne.n	8009c46 <memchr+0xc>
 8009c42:	2000      	movs	r0, #0
 8009c44:	4770      	bx	lr
 8009c46:	7803      	ldrb	r3, [r0, #0]
 8009c48:	428b      	cmp	r3, r1
 8009c4a:	d0fb      	beq.n	8009c44 <memchr+0xa>
 8009c4c:	3001      	adds	r0, #1
 8009c4e:	e7f6      	b.n	8009c3e <memchr+0x4>

08009c50 <memcpy>:
 8009c50:	2300      	movs	r3, #0
 8009c52:	b510      	push	{r4, lr}
 8009c54:	429a      	cmp	r2, r3
 8009c56:	d100      	bne.n	8009c5a <memcpy+0xa>
 8009c58:	bd10      	pop	{r4, pc}
 8009c5a:	5ccc      	ldrb	r4, [r1, r3]
 8009c5c:	54c4      	strb	r4, [r0, r3]
 8009c5e:	3301      	adds	r3, #1
 8009c60:	e7f8      	b.n	8009c54 <memcpy+0x4>

08009c62 <quorem>:
 8009c62:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c64:	6903      	ldr	r3, [r0, #16]
 8009c66:	690c      	ldr	r4, [r1, #16]
 8009c68:	b089      	sub	sp, #36	@ 0x24
 8009c6a:	9003      	str	r0, [sp, #12]
 8009c6c:	9106      	str	r1, [sp, #24]
 8009c6e:	2000      	movs	r0, #0
 8009c70:	42a3      	cmp	r3, r4
 8009c72:	db63      	blt.n	8009d3c <quorem+0xda>
 8009c74:	000b      	movs	r3, r1
 8009c76:	3c01      	subs	r4, #1
 8009c78:	3314      	adds	r3, #20
 8009c7a:	00a5      	lsls	r5, r4, #2
 8009c7c:	9304      	str	r3, [sp, #16]
 8009c7e:	195b      	adds	r3, r3, r5
 8009c80:	9305      	str	r3, [sp, #20]
 8009c82:	9b03      	ldr	r3, [sp, #12]
 8009c84:	3314      	adds	r3, #20
 8009c86:	9301      	str	r3, [sp, #4]
 8009c88:	195d      	adds	r5, r3, r5
 8009c8a:	9b05      	ldr	r3, [sp, #20]
 8009c8c:	682f      	ldr	r7, [r5, #0]
 8009c8e:	681e      	ldr	r6, [r3, #0]
 8009c90:	0038      	movs	r0, r7
 8009c92:	3601      	adds	r6, #1
 8009c94:	0031      	movs	r1, r6
 8009c96:	f7f6 fa51 	bl	800013c <__udivsi3>
 8009c9a:	9002      	str	r0, [sp, #8]
 8009c9c:	42b7      	cmp	r7, r6
 8009c9e:	d327      	bcc.n	8009cf0 <quorem+0x8e>
 8009ca0:	9b04      	ldr	r3, [sp, #16]
 8009ca2:	2700      	movs	r7, #0
 8009ca4:	469c      	mov	ip, r3
 8009ca6:	9e01      	ldr	r6, [sp, #4]
 8009ca8:	9707      	str	r7, [sp, #28]
 8009caa:	4662      	mov	r2, ip
 8009cac:	ca08      	ldmia	r2!, {r3}
 8009cae:	6830      	ldr	r0, [r6, #0]
 8009cb0:	4694      	mov	ip, r2
 8009cb2:	9a02      	ldr	r2, [sp, #8]
 8009cb4:	b299      	uxth	r1, r3
 8009cb6:	4351      	muls	r1, r2
 8009cb8:	0c1b      	lsrs	r3, r3, #16
 8009cba:	4353      	muls	r3, r2
 8009cbc:	19c9      	adds	r1, r1, r7
 8009cbe:	0c0a      	lsrs	r2, r1, #16
 8009cc0:	189b      	adds	r3, r3, r2
 8009cc2:	b289      	uxth	r1, r1
 8009cc4:	b282      	uxth	r2, r0
 8009cc6:	1a52      	subs	r2, r2, r1
 8009cc8:	9907      	ldr	r1, [sp, #28]
 8009cca:	0c1f      	lsrs	r7, r3, #16
 8009ccc:	1852      	adds	r2, r2, r1
 8009cce:	0c00      	lsrs	r0, r0, #16
 8009cd0:	b29b      	uxth	r3, r3
 8009cd2:	1411      	asrs	r1, r2, #16
 8009cd4:	1ac3      	subs	r3, r0, r3
 8009cd6:	185b      	adds	r3, r3, r1
 8009cd8:	1419      	asrs	r1, r3, #16
 8009cda:	b292      	uxth	r2, r2
 8009cdc:	041b      	lsls	r3, r3, #16
 8009cde:	431a      	orrs	r2, r3
 8009ce0:	9b05      	ldr	r3, [sp, #20]
 8009ce2:	9107      	str	r1, [sp, #28]
 8009ce4:	c604      	stmia	r6!, {r2}
 8009ce6:	4563      	cmp	r3, ip
 8009ce8:	d2df      	bcs.n	8009caa <quorem+0x48>
 8009cea:	682b      	ldr	r3, [r5, #0]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d02b      	beq.n	8009d48 <quorem+0xe6>
 8009cf0:	9906      	ldr	r1, [sp, #24]
 8009cf2:	9803      	ldr	r0, [sp, #12]
 8009cf4:	f001 f8fa 	bl	800aeec <__mcmp>
 8009cf8:	2800      	cmp	r0, #0
 8009cfa:	db1e      	blt.n	8009d3a <quorem+0xd8>
 8009cfc:	2600      	movs	r6, #0
 8009cfe:	9d01      	ldr	r5, [sp, #4]
 8009d00:	9904      	ldr	r1, [sp, #16]
 8009d02:	c901      	ldmia	r1!, {r0}
 8009d04:	682b      	ldr	r3, [r5, #0]
 8009d06:	b287      	uxth	r7, r0
 8009d08:	b29a      	uxth	r2, r3
 8009d0a:	1bd2      	subs	r2, r2, r7
 8009d0c:	1992      	adds	r2, r2, r6
 8009d0e:	0c00      	lsrs	r0, r0, #16
 8009d10:	0c1b      	lsrs	r3, r3, #16
 8009d12:	1a1b      	subs	r3, r3, r0
 8009d14:	1410      	asrs	r0, r2, #16
 8009d16:	181b      	adds	r3, r3, r0
 8009d18:	141e      	asrs	r6, r3, #16
 8009d1a:	b292      	uxth	r2, r2
 8009d1c:	041b      	lsls	r3, r3, #16
 8009d1e:	431a      	orrs	r2, r3
 8009d20:	9b05      	ldr	r3, [sp, #20]
 8009d22:	c504      	stmia	r5!, {r2}
 8009d24:	428b      	cmp	r3, r1
 8009d26:	d2ec      	bcs.n	8009d02 <quorem+0xa0>
 8009d28:	9a01      	ldr	r2, [sp, #4]
 8009d2a:	00a3      	lsls	r3, r4, #2
 8009d2c:	18d3      	adds	r3, r2, r3
 8009d2e:	681a      	ldr	r2, [r3, #0]
 8009d30:	2a00      	cmp	r2, #0
 8009d32:	d014      	beq.n	8009d5e <quorem+0xfc>
 8009d34:	9b02      	ldr	r3, [sp, #8]
 8009d36:	3301      	adds	r3, #1
 8009d38:	9302      	str	r3, [sp, #8]
 8009d3a:	9802      	ldr	r0, [sp, #8]
 8009d3c:	b009      	add	sp, #36	@ 0x24
 8009d3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d40:	682b      	ldr	r3, [r5, #0]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d104      	bne.n	8009d50 <quorem+0xee>
 8009d46:	3c01      	subs	r4, #1
 8009d48:	9b01      	ldr	r3, [sp, #4]
 8009d4a:	3d04      	subs	r5, #4
 8009d4c:	42ab      	cmp	r3, r5
 8009d4e:	d3f7      	bcc.n	8009d40 <quorem+0xde>
 8009d50:	9b03      	ldr	r3, [sp, #12]
 8009d52:	611c      	str	r4, [r3, #16]
 8009d54:	e7cc      	b.n	8009cf0 <quorem+0x8e>
 8009d56:	681a      	ldr	r2, [r3, #0]
 8009d58:	2a00      	cmp	r2, #0
 8009d5a:	d104      	bne.n	8009d66 <quorem+0x104>
 8009d5c:	3c01      	subs	r4, #1
 8009d5e:	9a01      	ldr	r2, [sp, #4]
 8009d60:	3b04      	subs	r3, #4
 8009d62:	429a      	cmp	r2, r3
 8009d64:	d3f7      	bcc.n	8009d56 <quorem+0xf4>
 8009d66:	9b03      	ldr	r3, [sp, #12]
 8009d68:	611c      	str	r4, [r3, #16]
 8009d6a:	e7e3      	b.n	8009d34 <quorem+0xd2>

08009d6c <_dtoa_r>:
 8009d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d6e:	0014      	movs	r4, r2
 8009d70:	001d      	movs	r5, r3
 8009d72:	69c6      	ldr	r6, [r0, #28]
 8009d74:	b09d      	sub	sp, #116	@ 0x74
 8009d76:	940a      	str	r4, [sp, #40]	@ 0x28
 8009d78:	950b      	str	r5, [sp, #44]	@ 0x2c
 8009d7a:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8009d7c:	9003      	str	r0, [sp, #12]
 8009d7e:	2e00      	cmp	r6, #0
 8009d80:	d10f      	bne.n	8009da2 <_dtoa_r+0x36>
 8009d82:	2010      	movs	r0, #16
 8009d84:	f7fe ff84 	bl	8008c90 <malloc>
 8009d88:	9b03      	ldr	r3, [sp, #12]
 8009d8a:	1e02      	subs	r2, r0, #0
 8009d8c:	61d8      	str	r0, [r3, #28]
 8009d8e:	d104      	bne.n	8009d9a <_dtoa_r+0x2e>
 8009d90:	21ef      	movs	r1, #239	@ 0xef
 8009d92:	4bc7      	ldr	r3, [pc, #796]	@ (800a0b0 <_dtoa_r+0x344>)
 8009d94:	48c7      	ldr	r0, [pc, #796]	@ (800a0b4 <_dtoa_r+0x348>)
 8009d96:	f001 fc45 	bl	800b624 <__assert_func>
 8009d9a:	6046      	str	r6, [r0, #4]
 8009d9c:	6086      	str	r6, [r0, #8]
 8009d9e:	6006      	str	r6, [r0, #0]
 8009da0:	60c6      	str	r6, [r0, #12]
 8009da2:	9b03      	ldr	r3, [sp, #12]
 8009da4:	69db      	ldr	r3, [r3, #28]
 8009da6:	6819      	ldr	r1, [r3, #0]
 8009da8:	2900      	cmp	r1, #0
 8009daa:	d00b      	beq.n	8009dc4 <_dtoa_r+0x58>
 8009dac:	685a      	ldr	r2, [r3, #4]
 8009dae:	2301      	movs	r3, #1
 8009db0:	4093      	lsls	r3, r2
 8009db2:	604a      	str	r2, [r1, #4]
 8009db4:	608b      	str	r3, [r1, #8]
 8009db6:	9803      	ldr	r0, [sp, #12]
 8009db8:	f000 fe56 	bl	800aa68 <_Bfree>
 8009dbc:	2200      	movs	r2, #0
 8009dbe:	9b03      	ldr	r3, [sp, #12]
 8009dc0:	69db      	ldr	r3, [r3, #28]
 8009dc2:	601a      	str	r2, [r3, #0]
 8009dc4:	2d00      	cmp	r5, #0
 8009dc6:	da1e      	bge.n	8009e06 <_dtoa_r+0x9a>
 8009dc8:	2301      	movs	r3, #1
 8009dca:	603b      	str	r3, [r7, #0]
 8009dcc:	006b      	lsls	r3, r5, #1
 8009dce:	085b      	lsrs	r3, r3, #1
 8009dd0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009dd2:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8009dd4:	4bb8      	ldr	r3, [pc, #736]	@ (800a0b8 <_dtoa_r+0x34c>)
 8009dd6:	4ab8      	ldr	r2, [pc, #736]	@ (800a0b8 <_dtoa_r+0x34c>)
 8009dd8:	403b      	ands	r3, r7
 8009dda:	4293      	cmp	r3, r2
 8009ddc:	d116      	bne.n	8009e0c <_dtoa_r+0xa0>
 8009dde:	4bb7      	ldr	r3, [pc, #732]	@ (800a0bc <_dtoa_r+0x350>)
 8009de0:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8009de2:	6013      	str	r3, [r2, #0]
 8009de4:	033b      	lsls	r3, r7, #12
 8009de6:	0b1b      	lsrs	r3, r3, #12
 8009de8:	4323      	orrs	r3, r4
 8009dea:	d101      	bne.n	8009df0 <_dtoa_r+0x84>
 8009dec:	f000 fd80 	bl	800a8f0 <_dtoa_r+0xb84>
 8009df0:	4bb3      	ldr	r3, [pc, #716]	@ (800a0c0 <_dtoa_r+0x354>)
 8009df2:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8009df4:	9308      	str	r3, [sp, #32]
 8009df6:	2a00      	cmp	r2, #0
 8009df8:	d002      	beq.n	8009e00 <_dtoa_r+0x94>
 8009dfa:	4bb2      	ldr	r3, [pc, #712]	@ (800a0c4 <_dtoa_r+0x358>)
 8009dfc:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8009dfe:	6013      	str	r3, [r2, #0]
 8009e00:	9808      	ldr	r0, [sp, #32]
 8009e02:	b01d      	add	sp, #116	@ 0x74
 8009e04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e06:	2300      	movs	r3, #0
 8009e08:	603b      	str	r3, [r7, #0]
 8009e0a:	e7e2      	b.n	8009dd2 <_dtoa_r+0x66>
 8009e0c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009e0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e10:	9212      	str	r2, [sp, #72]	@ 0x48
 8009e12:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009e14:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8009e16:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009e18:	2200      	movs	r2, #0
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	f7f6 fb14 	bl	8000448 <__aeabi_dcmpeq>
 8009e20:	1e06      	subs	r6, r0, #0
 8009e22:	d00b      	beq.n	8009e3c <_dtoa_r+0xd0>
 8009e24:	2301      	movs	r3, #1
 8009e26:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8009e28:	6013      	str	r3, [r2, #0]
 8009e2a:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d002      	beq.n	8009e36 <_dtoa_r+0xca>
 8009e30:	4ba5      	ldr	r3, [pc, #660]	@ (800a0c8 <_dtoa_r+0x35c>)
 8009e32:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8009e34:	6013      	str	r3, [r2, #0]
 8009e36:	4ba5      	ldr	r3, [pc, #660]	@ (800a0cc <_dtoa_r+0x360>)
 8009e38:	9308      	str	r3, [sp, #32]
 8009e3a:	e7e1      	b.n	8009e00 <_dtoa_r+0x94>
 8009e3c:	ab1a      	add	r3, sp, #104	@ 0x68
 8009e3e:	9301      	str	r3, [sp, #4]
 8009e40:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009e42:	9300      	str	r3, [sp, #0]
 8009e44:	9803      	ldr	r0, [sp, #12]
 8009e46:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009e48:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009e4a:	f001 f905 	bl	800b058 <__d2b>
 8009e4e:	007a      	lsls	r2, r7, #1
 8009e50:	9005      	str	r0, [sp, #20]
 8009e52:	0d52      	lsrs	r2, r2, #21
 8009e54:	d100      	bne.n	8009e58 <_dtoa_r+0xec>
 8009e56:	e07b      	b.n	8009f50 <_dtoa_r+0x1e4>
 8009e58:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009e5a:	9618      	str	r6, [sp, #96]	@ 0x60
 8009e5c:	0319      	lsls	r1, r3, #12
 8009e5e:	4b9c      	ldr	r3, [pc, #624]	@ (800a0d0 <_dtoa_r+0x364>)
 8009e60:	0b09      	lsrs	r1, r1, #12
 8009e62:	430b      	orrs	r3, r1
 8009e64:	499b      	ldr	r1, [pc, #620]	@ (800a0d4 <_dtoa_r+0x368>)
 8009e66:	1857      	adds	r7, r2, r1
 8009e68:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8009e6a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009e6c:	0019      	movs	r1, r3
 8009e6e:	2200      	movs	r2, #0
 8009e70:	4b99      	ldr	r3, [pc, #612]	@ (800a0d8 <_dtoa_r+0x36c>)
 8009e72:	f7f8 fdab 	bl	80029cc <__aeabi_dsub>
 8009e76:	4a99      	ldr	r2, [pc, #612]	@ (800a0dc <_dtoa_r+0x370>)
 8009e78:	4b99      	ldr	r3, [pc, #612]	@ (800a0e0 <_dtoa_r+0x374>)
 8009e7a:	f7f8 fac1 	bl	8002400 <__aeabi_dmul>
 8009e7e:	4a99      	ldr	r2, [pc, #612]	@ (800a0e4 <_dtoa_r+0x378>)
 8009e80:	4b99      	ldr	r3, [pc, #612]	@ (800a0e8 <_dtoa_r+0x37c>)
 8009e82:	f7f7 fabd 	bl	8001400 <__aeabi_dadd>
 8009e86:	0004      	movs	r4, r0
 8009e88:	0038      	movs	r0, r7
 8009e8a:	000d      	movs	r5, r1
 8009e8c:	f7f9 fa06 	bl	800329c <__aeabi_i2d>
 8009e90:	4a96      	ldr	r2, [pc, #600]	@ (800a0ec <_dtoa_r+0x380>)
 8009e92:	4b97      	ldr	r3, [pc, #604]	@ (800a0f0 <_dtoa_r+0x384>)
 8009e94:	f7f8 fab4 	bl	8002400 <__aeabi_dmul>
 8009e98:	0002      	movs	r2, r0
 8009e9a:	000b      	movs	r3, r1
 8009e9c:	0020      	movs	r0, r4
 8009e9e:	0029      	movs	r1, r5
 8009ea0:	f7f7 faae 	bl	8001400 <__aeabi_dadd>
 8009ea4:	0004      	movs	r4, r0
 8009ea6:	000d      	movs	r5, r1
 8009ea8:	f7f9 f9bc 	bl	8003224 <__aeabi_d2iz>
 8009eac:	2200      	movs	r2, #0
 8009eae:	9004      	str	r0, [sp, #16]
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	0020      	movs	r0, r4
 8009eb4:	0029      	movs	r1, r5
 8009eb6:	f7f6 facd 	bl	8000454 <__aeabi_dcmplt>
 8009eba:	2800      	cmp	r0, #0
 8009ebc:	d00b      	beq.n	8009ed6 <_dtoa_r+0x16a>
 8009ebe:	9804      	ldr	r0, [sp, #16]
 8009ec0:	f7f9 f9ec 	bl	800329c <__aeabi_i2d>
 8009ec4:	002b      	movs	r3, r5
 8009ec6:	0022      	movs	r2, r4
 8009ec8:	f7f6 fabe 	bl	8000448 <__aeabi_dcmpeq>
 8009ecc:	4243      	negs	r3, r0
 8009ece:	4158      	adcs	r0, r3
 8009ed0:	9b04      	ldr	r3, [sp, #16]
 8009ed2:	1a1b      	subs	r3, r3, r0
 8009ed4:	9304      	str	r3, [sp, #16]
 8009ed6:	2301      	movs	r3, #1
 8009ed8:	9315      	str	r3, [sp, #84]	@ 0x54
 8009eda:	9b04      	ldr	r3, [sp, #16]
 8009edc:	2b16      	cmp	r3, #22
 8009ede:	d810      	bhi.n	8009f02 <_dtoa_r+0x196>
 8009ee0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8009ee2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009ee4:	9a04      	ldr	r2, [sp, #16]
 8009ee6:	4b83      	ldr	r3, [pc, #524]	@ (800a0f4 <_dtoa_r+0x388>)
 8009ee8:	00d2      	lsls	r2, r2, #3
 8009eea:	189b      	adds	r3, r3, r2
 8009eec:	681a      	ldr	r2, [r3, #0]
 8009eee:	685b      	ldr	r3, [r3, #4]
 8009ef0:	f7f6 fab0 	bl	8000454 <__aeabi_dcmplt>
 8009ef4:	2800      	cmp	r0, #0
 8009ef6:	d047      	beq.n	8009f88 <_dtoa_r+0x21c>
 8009ef8:	9b04      	ldr	r3, [sp, #16]
 8009efa:	3b01      	subs	r3, #1
 8009efc:	9304      	str	r3, [sp, #16]
 8009efe:	2300      	movs	r3, #0
 8009f00:	9315      	str	r3, [sp, #84]	@ 0x54
 8009f02:	2200      	movs	r2, #0
 8009f04:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8009f06:	9206      	str	r2, [sp, #24]
 8009f08:	1bdb      	subs	r3, r3, r7
 8009f0a:	1e5a      	subs	r2, r3, #1
 8009f0c:	d53e      	bpl.n	8009f8c <_dtoa_r+0x220>
 8009f0e:	2201      	movs	r2, #1
 8009f10:	1ad3      	subs	r3, r2, r3
 8009f12:	9306      	str	r3, [sp, #24]
 8009f14:	2300      	movs	r3, #0
 8009f16:	930d      	str	r3, [sp, #52]	@ 0x34
 8009f18:	9b04      	ldr	r3, [sp, #16]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	db38      	blt.n	8009f90 <_dtoa_r+0x224>
 8009f1e:	9a04      	ldr	r2, [sp, #16]
 8009f20:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009f22:	4694      	mov	ip, r2
 8009f24:	4463      	add	r3, ip
 8009f26:	930d      	str	r3, [sp, #52]	@ 0x34
 8009f28:	2300      	movs	r3, #0
 8009f2a:	9214      	str	r2, [sp, #80]	@ 0x50
 8009f2c:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009f2e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009f30:	2401      	movs	r4, #1
 8009f32:	2b09      	cmp	r3, #9
 8009f34:	d862      	bhi.n	8009ffc <_dtoa_r+0x290>
 8009f36:	2b05      	cmp	r3, #5
 8009f38:	dd02      	ble.n	8009f40 <_dtoa_r+0x1d4>
 8009f3a:	2400      	movs	r4, #0
 8009f3c:	3b04      	subs	r3, #4
 8009f3e:	9322      	str	r3, [sp, #136]	@ 0x88
 8009f40:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009f42:	1e98      	subs	r0, r3, #2
 8009f44:	2803      	cmp	r0, #3
 8009f46:	d863      	bhi.n	800a010 <_dtoa_r+0x2a4>
 8009f48:	f7f6 f8e4 	bl	8000114 <__gnu_thumb1_case_uqi>
 8009f4c:	2b385654 	.word	0x2b385654
 8009f50:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8009f52:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8009f54:	18f6      	adds	r6, r6, r3
 8009f56:	4b68      	ldr	r3, [pc, #416]	@ (800a0f8 <_dtoa_r+0x38c>)
 8009f58:	18f2      	adds	r2, r6, r3
 8009f5a:	2a20      	cmp	r2, #32
 8009f5c:	dd0f      	ble.n	8009f7e <_dtoa_r+0x212>
 8009f5e:	2340      	movs	r3, #64	@ 0x40
 8009f60:	1a9b      	subs	r3, r3, r2
 8009f62:	409f      	lsls	r7, r3
 8009f64:	4b65      	ldr	r3, [pc, #404]	@ (800a0fc <_dtoa_r+0x390>)
 8009f66:	0038      	movs	r0, r7
 8009f68:	18f3      	adds	r3, r6, r3
 8009f6a:	40dc      	lsrs	r4, r3
 8009f6c:	4320      	orrs	r0, r4
 8009f6e:	f7f9 f9c3 	bl	80032f8 <__aeabi_ui2d>
 8009f72:	2201      	movs	r2, #1
 8009f74:	4b62      	ldr	r3, [pc, #392]	@ (800a100 <_dtoa_r+0x394>)
 8009f76:	1e77      	subs	r7, r6, #1
 8009f78:	18cb      	adds	r3, r1, r3
 8009f7a:	9218      	str	r2, [sp, #96]	@ 0x60
 8009f7c:	e776      	b.n	8009e6c <_dtoa_r+0x100>
 8009f7e:	2320      	movs	r3, #32
 8009f80:	0020      	movs	r0, r4
 8009f82:	1a9b      	subs	r3, r3, r2
 8009f84:	4098      	lsls	r0, r3
 8009f86:	e7f2      	b.n	8009f6e <_dtoa_r+0x202>
 8009f88:	9015      	str	r0, [sp, #84]	@ 0x54
 8009f8a:	e7ba      	b.n	8009f02 <_dtoa_r+0x196>
 8009f8c:	920d      	str	r2, [sp, #52]	@ 0x34
 8009f8e:	e7c3      	b.n	8009f18 <_dtoa_r+0x1ac>
 8009f90:	9b06      	ldr	r3, [sp, #24]
 8009f92:	9a04      	ldr	r2, [sp, #16]
 8009f94:	1a9b      	subs	r3, r3, r2
 8009f96:	9306      	str	r3, [sp, #24]
 8009f98:	4253      	negs	r3, r2
 8009f9a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	9314      	str	r3, [sp, #80]	@ 0x50
 8009fa0:	e7c5      	b.n	8009f2e <_dtoa_r+0x1c2>
 8009fa2:	2301      	movs	r3, #1
 8009fa4:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009fa6:	9310      	str	r3, [sp, #64]	@ 0x40
 8009fa8:	4694      	mov	ip, r2
 8009faa:	9b04      	ldr	r3, [sp, #16]
 8009fac:	4463      	add	r3, ip
 8009fae:	930e      	str	r3, [sp, #56]	@ 0x38
 8009fb0:	3301      	adds	r3, #1
 8009fb2:	9309      	str	r3, [sp, #36]	@ 0x24
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	dc08      	bgt.n	8009fca <_dtoa_r+0x25e>
 8009fb8:	2301      	movs	r3, #1
 8009fba:	e006      	b.n	8009fca <_dtoa_r+0x25e>
 8009fbc:	2301      	movs	r3, #1
 8009fbe:	9310      	str	r3, [sp, #64]	@ 0x40
 8009fc0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	dd28      	ble.n	800a018 <_dtoa_r+0x2ac>
 8009fc6:	930e      	str	r3, [sp, #56]	@ 0x38
 8009fc8:	9309      	str	r3, [sp, #36]	@ 0x24
 8009fca:	9a03      	ldr	r2, [sp, #12]
 8009fcc:	2100      	movs	r1, #0
 8009fce:	69d0      	ldr	r0, [r2, #28]
 8009fd0:	2204      	movs	r2, #4
 8009fd2:	0015      	movs	r5, r2
 8009fd4:	3514      	adds	r5, #20
 8009fd6:	429d      	cmp	r5, r3
 8009fd8:	d923      	bls.n	800a022 <_dtoa_r+0x2b6>
 8009fda:	6041      	str	r1, [r0, #4]
 8009fdc:	9803      	ldr	r0, [sp, #12]
 8009fde:	f000 fcff 	bl	800a9e0 <_Balloc>
 8009fe2:	9008      	str	r0, [sp, #32]
 8009fe4:	2800      	cmp	r0, #0
 8009fe6:	d11f      	bne.n	800a028 <_dtoa_r+0x2bc>
 8009fe8:	21b0      	movs	r1, #176	@ 0xb0
 8009fea:	4b46      	ldr	r3, [pc, #280]	@ (800a104 <_dtoa_r+0x398>)
 8009fec:	4831      	ldr	r0, [pc, #196]	@ (800a0b4 <_dtoa_r+0x348>)
 8009fee:	9a08      	ldr	r2, [sp, #32]
 8009ff0:	31ff      	adds	r1, #255	@ 0xff
 8009ff2:	e6d0      	b.n	8009d96 <_dtoa_r+0x2a>
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	e7e2      	b.n	8009fbe <_dtoa_r+0x252>
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	e7d3      	b.n	8009fa4 <_dtoa_r+0x238>
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	9410      	str	r4, [sp, #64]	@ 0x40
 800a000:	9322      	str	r3, [sp, #136]	@ 0x88
 800a002:	3b01      	subs	r3, #1
 800a004:	2200      	movs	r2, #0
 800a006:	930e      	str	r3, [sp, #56]	@ 0x38
 800a008:	9309      	str	r3, [sp, #36]	@ 0x24
 800a00a:	3313      	adds	r3, #19
 800a00c:	9223      	str	r2, [sp, #140]	@ 0x8c
 800a00e:	e7dc      	b.n	8009fca <_dtoa_r+0x25e>
 800a010:	2301      	movs	r3, #1
 800a012:	9310      	str	r3, [sp, #64]	@ 0x40
 800a014:	3b02      	subs	r3, #2
 800a016:	e7f5      	b.n	800a004 <_dtoa_r+0x298>
 800a018:	2301      	movs	r3, #1
 800a01a:	001a      	movs	r2, r3
 800a01c:	930e      	str	r3, [sp, #56]	@ 0x38
 800a01e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a020:	e7f4      	b.n	800a00c <_dtoa_r+0x2a0>
 800a022:	3101      	adds	r1, #1
 800a024:	0052      	lsls	r2, r2, #1
 800a026:	e7d4      	b.n	8009fd2 <_dtoa_r+0x266>
 800a028:	9b03      	ldr	r3, [sp, #12]
 800a02a:	9a08      	ldr	r2, [sp, #32]
 800a02c:	69db      	ldr	r3, [r3, #28]
 800a02e:	601a      	str	r2, [r3, #0]
 800a030:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a032:	2b0e      	cmp	r3, #14
 800a034:	d900      	bls.n	800a038 <_dtoa_r+0x2cc>
 800a036:	e0d6      	b.n	800a1e6 <_dtoa_r+0x47a>
 800a038:	2c00      	cmp	r4, #0
 800a03a:	d100      	bne.n	800a03e <_dtoa_r+0x2d2>
 800a03c:	e0d3      	b.n	800a1e6 <_dtoa_r+0x47a>
 800a03e:	9b04      	ldr	r3, [sp, #16]
 800a040:	2b00      	cmp	r3, #0
 800a042:	dd63      	ble.n	800a10c <_dtoa_r+0x3a0>
 800a044:	210f      	movs	r1, #15
 800a046:	9a04      	ldr	r2, [sp, #16]
 800a048:	4b2a      	ldr	r3, [pc, #168]	@ (800a0f4 <_dtoa_r+0x388>)
 800a04a:	400a      	ands	r2, r1
 800a04c:	00d2      	lsls	r2, r2, #3
 800a04e:	189b      	adds	r3, r3, r2
 800a050:	681e      	ldr	r6, [r3, #0]
 800a052:	685f      	ldr	r7, [r3, #4]
 800a054:	9b04      	ldr	r3, [sp, #16]
 800a056:	2402      	movs	r4, #2
 800a058:	111d      	asrs	r5, r3, #4
 800a05a:	05db      	lsls	r3, r3, #23
 800a05c:	d50a      	bpl.n	800a074 <_dtoa_r+0x308>
 800a05e:	4b2a      	ldr	r3, [pc, #168]	@ (800a108 <_dtoa_r+0x39c>)
 800a060:	400d      	ands	r5, r1
 800a062:	6a1a      	ldr	r2, [r3, #32]
 800a064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a066:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800a068:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a06a:	f7f7 fd8f 	bl	8001b8c <__aeabi_ddiv>
 800a06e:	900a      	str	r0, [sp, #40]	@ 0x28
 800a070:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a072:	3401      	adds	r4, #1
 800a074:	4b24      	ldr	r3, [pc, #144]	@ (800a108 <_dtoa_r+0x39c>)
 800a076:	930c      	str	r3, [sp, #48]	@ 0x30
 800a078:	2d00      	cmp	r5, #0
 800a07a:	d108      	bne.n	800a08e <_dtoa_r+0x322>
 800a07c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a07e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a080:	0032      	movs	r2, r6
 800a082:	003b      	movs	r3, r7
 800a084:	f7f7 fd82 	bl	8001b8c <__aeabi_ddiv>
 800a088:	900a      	str	r0, [sp, #40]	@ 0x28
 800a08a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a08c:	e059      	b.n	800a142 <_dtoa_r+0x3d6>
 800a08e:	2301      	movs	r3, #1
 800a090:	421d      	tst	r5, r3
 800a092:	d009      	beq.n	800a0a8 <_dtoa_r+0x33c>
 800a094:	18e4      	adds	r4, r4, r3
 800a096:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a098:	0030      	movs	r0, r6
 800a09a:	681a      	ldr	r2, [r3, #0]
 800a09c:	685b      	ldr	r3, [r3, #4]
 800a09e:	0039      	movs	r1, r7
 800a0a0:	f7f8 f9ae 	bl	8002400 <__aeabi_dmul>
 800a0a4:	0006      	movs	r6, r0
 800a0a6:	000f      	movs	r7, r1
 800a0a8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a0aa:	106d      	asrs	r5, r5, #1
 800a0ac:	3308      	adds	r3, #8
 800a0ae:	e7e2      	b.n	800a076 <_dtoa_r+0x30a>
 800a0b0:	0800c689 	.word	0x0800c689
 800a0b4:	0800c6a0 	.word	0x0800c6a0
 800a0b8:	7ff00000 	.word	0x7ff00000
 800a0bc:	0000270f 	.word	0x0000270f
 800a0c0:	0800c685 	.word	0x0800c685
 800a0c4:	0800c688 	.word	0x0800c688
 800a0c8:	0800c659 	.word	0x0800c659
 800a0cc:	0800c658 	.word	0x0800c658
 800a0d0:	3ff00000 	.word	0x3ff00000
 800a0d4:	fffffc01 	.word	0xfffffc01
 800a0d8:	3ff80000 	.word	0x3ff80000
 800a0dc:	636f4361 	.word	0x636f4361
 800a0e0:	3fd287a7 	.word	0x3fd287a7
 800a0e4:	8b60c8b3 	.word	0x8b60c8b3
 800a0e8:	3fc68a28 	.word	0x3fc68a28
 800a0ec:	509f79fb 	.word	0x509f79fb
 800a0f0:	3fd34413 	.word	0x3fd34413
 800a0f4:	0800c7f0 	.word	0x0800c7f0
 800a0f8:	00000432 	.word	0x00000432
 800a0fc:	00000412 	.word	0x00000412
 800a100:	fe100000 	.word	0xfe100000
 800a104:	0800c6f8 	.word	0x0800c6f8
 800a108:	0800c7c8 	.word	0x0800c7c8
 800a10c:	9b04      	ldr	r3, [sp, #16]
 800a10e:	2402      	movs	r4, #2
 800a110:	2b00      	cmp	r3, #0
 800a112:	d016      	beq.n	800a142 <_dtoa_r+0x3d6>
 800a114:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800a116:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a118:	220f      	movs	r2, #15
 800a11a:	425d      	negs	r5, r3
 800a11c:	402a      	ands	r2, r5
 800a11e:	4bd5      	ldr	r3, [pc, #852]	@ (800a474 <_dtoa_r+0x708>)
 800a120:	00d2      	lsls	r2, r2, #3
 800a122:	189b      	adds	r3, r3, r2
 800a124:	681a      	ldr	r2, [r3, #0]
 800a126:	685b      	ldr	r3, [r3, #4]
 800a128:	f7f8 f96a 	bl	8002400 <__aeabi_dmul>
 800a12c:	2701      	movs	r7, #1
 800a12e:	2300      	movs	r3, #0
 800a130:	900a      	str	r0, [sp, #40]	@ 0x28
 800a132:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a134:	4ed0      	ldr	r6, [pc, #832]	@ (800a478 <_dtoa_r+0x70c>)
 800a136:	112d      	asrs	r5, r5, #4
 800a138:	2d00      	cmp	r5, #0
 800a13a:	d000      	beq.n	800a13e <_dtoa_r+0x3d2>
 800a13c:	e095      	b.n	800a26a <_dtoa_r+0x4fe>
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d1a2      	bne.n	800a088 <_dtoa_r+0x31c>
 800a142:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800a144:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a146:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d100      	bne.n	800a14e <_dtoa_r+0x3e2>
 800a14c:	e098      	b.n	800a280 <_dtoa_r+0x514>
 800a14e:	2200      	movs	r2, #0
 800a150:	0030      	movs	r0, r6
 800a152:	0039      	movs	r1, r7
 800a154:	4bc9      	ldr	r3, [pc, #804]	@ (800a47c <_dtoa_r+0x710>)
 800a156:	f7f6 f97d 	bl	8000454 <__aeabi_dcmplt>
 800a15a:	2800      	cmp	r0, #0
 800a15c:	d100      	bne.n	800a160 <_dtoa_r+0x3f4>
 800a15e:	e08f      	b.n	800a280 <_dtoa_r+0x514>
 800a160:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a162:	2b00      	cmp	r3, #0
 800a164:	d100      	bne.n	800a168 <_dtoa_r+0x3fc>
 800a166:	e08b      	b.n	800a280 <_dtoa_r+0x514>
 800a168:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	dd37      	ble.n	800a1de <_dtoa_r+0x472>
 800a16e:	9b04      	ldr	r3, [sp, #16]
 800a170:	2200      	movs	r2, #0
 800a172:	3b01      	subs	r3, #1
 800a174:	930c      	str	r3, [sp, #48]	@ 0x30
 800a176:	0030      	movs	r0, r6
 800a178:	4bc1      	ldr	r3, [pc, #772]	@ (800a480 <_dtoa_r+0x714>)
 800a17a:	0039      	movs	r1, r7
 800a17c:	f7f8 f940 	bl	8002400 <__aeabi_dmul>
 800a180:	900a      	str	r0, [sp, #40]	@ 0x28
 800a182:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a184:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a186:	3401      	adds	r4, #1
 800a188:	0020      	movs	r0, r4
 800a18a:	9311      	str	r3, [sp, #68]	@ 0x44
 800a18c:	f7f9 f886 	bl	800329c <__aeabi_i2d>
 800a190:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a192:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a194:	f7f8 f934 	bl	8002400 <__aeabi_dmul>
 800a198:	4bba      	ldr	r3, [pc, #744]	@ (800a484 <_dtoa_r+0x718>)
 800a19a:	2200      	movs	r2, #0
 800a19c:	f7f7 f930 	bl	8001400 <__aeabi_dadd>
 800a1a0:	4bb9      	ldr	r3, [pc, #740]	@ (800a488 <_dtoa_r+0x71c>)
 800a1a2:	0006      	movs	r6, r0
 800a1a4:	18cf      	adds	r7, r1, r3
 800a1a6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d16d      	bne.n	800a288 <_dtoa_r+0x51c>
 800a1ac:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a1ae:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a1b0:	2200      	movs	r2, #0
 800a1b2:	4bb6      	ldr	r3, [pc, #728]	@ (800a48c <_dtoa_r+0x720>)
 800a1b4:	f7f8 fc0a 	bl	80029cc <__aeabi_dsub>
 800a1b8:	0032      	movs	r2, r6
 800a1ba:	003b      	movs	r3, r7
 800a1bc:	0004      	movs	r4, r0
 800a1be:	000d      	movs	r5, r1
 800a1c0:	f7f6 f95c 	bl	800047c <__aeabi_dcmpgt>
 800a1c4:	2800      	cmp	r0, #0
 800a1c6:	d000      	beq.n	800a1ca <_dtoa_r+0x45e>
 800a1c8:	e2b6      	b.n	800a738 <_dtoa_r+0x9cc>
 800a1ca:	2180      	movs	r1, #128	@ 0x80
 800a1cc:	0609      	lsls	r1, r1, #24
 800a1ce:	187b      	adds	r3, r7, r1
 800a1d0:	0032      	movs	r2, r6
 800a1d2:	0020      	movs	r0, r4
 800a1d4:	0029      	movs	r1, r5
 800a1d6:	f7f6 f93d 	bl	8000454 <__aeabi_dcmplt>
 800a1da:	2800      	cmp	r0, #0
 800a1dc:	d128      	bne.n	800a230 <_dtoa_r+0x4c4>
 800a1de:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a1e0:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800a1e2:	930a      	str	r3, [sp, #40]	@ 0x28
 800a1e4:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a1e6:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	da00      	bge.n	800a1ee <_dtoa_r+0x482>
 800a1ec:	e174      	b.n	800a4d8 <_dtoa_r+0x76c>
 800a1ee:	9a04      	ldr	r2, [sp, #16]
 800a1f0:	2a0e      	cmp	r2, #14
 800a1f2:	dd00      	ble.n	800a1f6 <_dtoa_r+0x48a>
 800a1f4:	e170      	b.n	800a4d8 <_dtoa_r+0x76c>
 800a1f6:	4b9f      	ldr	r3, [pc, #636]	@ (800a474 <_dtoa_r+0x708>)
 800a1f8:	00d2      	lsls	r2, r2, #3
 800a1fa:	189b      	adds	r3, r3, r2
 800a1fc:	685c      	ldr	r4, [r3, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	9306      	str	r3, [sp, #24]
 800a202:	9407      	str	r4, [sp, #28]
 800a204:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a206:	2b00      	cmp	r3, #0
 800a208:	db00      	blt.n	800a20c <_dtoa_r+0x4a0>
 800a20a:	e0e7      	b.n	800a3dc <_dtoa_r+0x670>
 800a20c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a20e:	2b00      	cmp	r3, #0
 800a210:	dd00      	ble.n	800a214 <_dtoa_r+0x4a8>
 800a212:	e0e3      	b.n	800a3dc <_dtoa_r+0x670>
 800a214:	d10c      	bne.n	800a230 <_dtoa_r+0x4c4>
 800a216:	9806      	ldr	r0, [sp, #24]
 800a218:	9907      	ldr	r1, [sp, #28]
 800a21a:	2200      	movs	r2, #0
 800a21c:	4b9b      	ldr	r3, [pc, #620]	@ (800a48c <_dtoa_r+0x720>)
 800a21e:	f7f8 f8ef 	bl	8002400 <__aeabi_dmul>
 800a222:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a224:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a226:	f7f6 f933 	bl	8000490 <__aeabi_dcmpge>
 800a22a:	2800      	cmp	r0, #0
 800a22c:	d100      	bne.n	800a230 <_dtoa_r+0x4c4>
 800a22e:	e286      	b.n	800a73e <_dtoa_r+0x9d2>
 800a230:	2600      	movs	r6, #0
 800a232:	0037      	movs	r7, r6
 800a234:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a236:	9c08      	ldr	r4, [sp, #32]
 800a238:	43db      	mvns	r3, r3
 800a23a:	930c      	str	r3, [sp, #48]	@ 0x30
 800a23c:	9704      	str	r7, [sp, #16]
 800a23e:	2700      	movs	r7, #0
 800a240:	0031      	movs	r1, r6
 800a242:	9803      	ldr	r0, [sp, #12]
 800a244:	f000 fc10 	bl	800aa68 <_Bfree>
 800a248:	9b04      	ldr	r3, [sp, #16]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d100      	bne.n	800a250 <_dtoa_r+0x4e4>
 800a24e:	e0bb      	b.n	800a3c8 <_dtoa_r+0x65c>
 800a250:	2f00      	cmp	r7, #0
 800a252:	d005      	beq.n	800a260 <_dtoa_r+0x4f4>
 800a254:	429f      	cmp	r7, r3
 800a256:	d003      	beq.n	800a260 <_dtoa_r+0x4f4>
 800a258:	0039      	movs	r1, r7
 800a25a:	9803      	ldr	r0, [sp, #12]
 800a25c:	f000 fc04 	bl	800aa68 <_Bfree>
 800a260:	9904      	ldr	r1, [sp, #16]
 800a262:	9803      	ldr	r0, [sp, #12]
 800a264:	f000 fc00 	bl	800aa68 <_Bfree>
 800a268:	e0ae      	b.n	800a3c8 <_dtoa_r+0x65c>
 800a26a:	423d      	tst	r5, r7
 800a26c:	d005      	beq.n	800a27a <_dtoa_r+0x50e>
 800a26e:	6832      	ldr	r2, [r6, #0]
 800a270:	6873      	ldr	r3, [r6, #4]
 800a272:	f7f8 f8c5 	bl	8002400 <__aeabi_dmul>
 800a276:	003b      	movs	r3, r7
 800a278:	3401      	adds	r4, #1
 800a27a:	106d      	asrs	r5, r5, #1
 800a27c:	3608      	adds	r6, #8
 800a27e:	e75b      	b.n	800a138 <_dtoa_r+0x3cc>
 800a280:	9b04      	ldr	r3, [sp, #16]
 800a282:	930c      	str	r3, [sp, #48]	@ 0x30
 800a284:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a286:	e77f      	b.n	800a188 <_dtoa_r+0x41c>
 800a288:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a28a:	4b7a      	ldr	r3, [pc, #488]	@ (800a474 <_dtoa_r+0x708>)
 800a28c:	3a01      	subs	r2, #1
 800a28e:	00d2      	lsls	r2, r2, #3
 800a290:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800a292:	189b      	adds	r3, r3, r2
 800a294:	681a      	ldr	r2, [r3, #0]
 800a296:	685b      	ldr	r3, [r3, #4]
 800a298:	2900      	cmp	r1, #0
 800a29a:	d04c      	beq.n	800a336 <_dtoa_r+0x5ca>
 800a29c:	2000      	movs	r0, #0
 800a29e:	497c      	ldr	r1, [pc, #496]	@ (800a490 <_dtoa_r+0x724>)
 800a2a0:	f7f7 fc74 	bl	8001b8c <__aeabi_ddiv>
 800a2a4:	0032      	movs	r2, r6
 800a2a6:	003b      	movs	r3, r7
 800a2a8:	f7f8 fb90 	bl	80029cc <__aeabi_dsub>
 800a2ac:	9a08      	ldr	r2, [sp, #32]
 800a2ae:	0006      	movs	r6, r0
 800a2b0:	4694      	mov	ip, r2
 800a2b2:	000f      	movs	r7, r1
 800a2b4:	9b08      	ldr	r3, [sp, #32]
 800a2b6:	9316      	str	r3, [sp, #88]	@ 0x58
 800a2b8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a2ba:	4463      	add	r3, ip
 800a2bc:	9311      	str	r3, [sp, #68]	@ 0x44
 800a2be:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a2c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a2c2:	f7f8 ffaf 	bl	8003224 <__aeabi_d2iz>
 800a2c6:	0005      	movs	r5, r0
 800a2c8:	f7f8 ffe8 	bl	800329c <__aeabi_i2d>
 800a2cc:	0002      	movs	r2, r0
 800a2ce:	000b      	movs	r3, r1
 800a2d0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a2d2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a2d4:	f7f8 fb7a 	bl	80029cc <__aeabi_dsub>
 800a2d8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a2da:	3530      	adds	r5, #48	@ 0x30
 800a2dc:	1c5c      	adds	r4, r3, #1
 800a2de:	701d      	strb	r5, [r3, #0]
 800a2e0:	0032      	movs	r2, r6
 800a2e2:	003b      	movs	r3, r7
 800a2e4:	900a      	str	r0, [sp, #40]	@ 0x28
 800a2e6:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a2e8:	f7f6 f8b4 	bl	8000454 <__aeabi_dcmplt>
 800a2ec:	2800      	cmp	r0, #0
 800a2ee:	d16b      	bne.n	800a3c8 <_dtoa_r+0x65c>
 800a2f0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a2f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a2f4:	2000      	movs	r0, #0
 800a2f6:	4961      	ldr	r1, [pc, #388]	@ (800a47c <_dtoa_r+0x710>)
 800a2f8:	f7f8 fb68 	bl	80029cc <__aeabi_dsub>
 800a2fc:	0032      	movs	r2, r6
 800a2fe:	003b      	movs	r3, r7
 800a300:	f7f6 f8a8 	bl	8000454 <__aeabi_dcmplt>
 800a304:	2800      	cmp	r0, #0
 800a306:	d000      	beq.n	800a30a <_dtoa_r+0x59e>
 800a308:	e0c6      	b.n	800a498 <_dtoa_r+0x72c>
 800a30a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a30c:	42a3      	cmp	r3, r4
 800a30e:	d100      	bne.n	800a312 <_dtoa_r+0x5a6>
 800a310:	e765      	b.n	800a1de <_dtoa_r+0x472>
 800a312:	2200      	movs	r2, #0
 800a314:	0030      	movs	r0, r6
 800a316:	0039      	movs	r1, r7
 800a318:	4b59      	ldr	r3, [pc, #356]	@ (800a480 <_dtoa_r+0x714>)
 800a31a:	f7f8 f871 	bl	8002400 <__aeabi_dmul>
 800a31e:	2200      	movs	r2, #0
 800a320:	0006      	movs	r6, r0
 800a322:	000f      	movs	r7, r1
 800a324:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a326:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a328:	4b55      	ldr	r3, [pc, #340]	@ (800a480 <_dtoa_r+0x714>)
 800a32a:	f7f8 f869 	bl	8002400 <__aeabi_dmul>
 800a32e:	9416      	str	r4, [sp, #88]	@ 0x58
 800a330:	900a      	str	r0, [sp, #40]	@ 0x28
 800a332:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a334:	e7c3      	b.n	800a2be <_dtoa_r+0x552>
 800a336:	0030      	movs	r0, r6
 800a338:	0039      	movs	r1, r7
 800a33a:	f7f8 f861 	bl	8002400 <__aeabi_dmul>
 800a33e:	9d08      	ldr	r5, [sp, #32]
 800a340:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a342:	002b      	movs	r3, r5
 800a344:	4694      	mov	ip, r2
 800a346:	9016      	str	r0, [sp, #88]	@ 0x58
 800a348:	9117      	str	r1, [sp, #92]	@ 0x5c
 800a34a:	4463      	add	r3, ip
 800a34c:	9319      	str	r3, [sp, #100]	@ 0x64
 800a34e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a350:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a352:	f7f8 ff67 	bl	8003224 <__aeabi_d2iz>
 800a356:	0004      	movs	r4, r0
 800a358:	f7f8 ffa0 	bl	800329c <__aeabi_i2d>
 800a35c:	000b      	movs	r3, r1
 800a35e:	0002      	movs	r2, r0
 800a360:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a362:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a364:	f7f8 fb32 	bl	80029cc <__aeabi_dsub>
 800a368:	3430      	adds	r4, #48	@ 0x30
 800a36a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a36c:	702c      	strb	r4, [r5, #0]
 800a36e:	3501      	adds	r5, #1
 800a370:	0006      	movs	r6, r0
 800a372:	000f      	movs	r7, r1
 800a374:	42ab      	cmp	r3, r5
 800a376:	d12a      	bne.n	800a3ce <_dtoa_r+0x662>
 800a378:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800a37a:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800a37c:	9b08      	ldr	r3, [sp, #32]
 800a37e:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800a380:	469c      	mov	ip, r3
 800a382:	2200      	movs	r2, #0
 800a384:	4b42      	ldr	r3, [pc, #264]	@ (800a490 <_dtoa_r+0x724>)
 800a386:	4464      	add	r4, ip
 800a388:	f7f7 f83a 	bl	8001400 <__aeabi_dadd>
 800a38c:	0002      	movs	r2, r0
 800a38e:	000b      	movs	r3, r1
 800a390:	0030      	movs	r0, r6
 800a392:	0039      	movs	r1, r7
 800a394:	f7f6 f872 	bl	800047c <__aeabi_dcmpgt>
 800a398:	2800      	cmp	r0, #0
 800a39a:	d000      	beq.n	800a39e <_dtoa_r+0x632>
 800a39c:	e07c      	b.n	800a498 <_dtoa_r+0x72c>
 800a39e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a3a0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a3a2:	2000      	movs	r0, #0
 800a3a4:	493a      	ldr	r1, [pc, #232]	@ (800a490 <_dtoa_r+0x724>)
 800a3a6:	f7f8 fb11 	bl	80029cc <__aeabi_dsub>
 800a3aa:	0002      	movs	r2, r0
 800a3ac:	000b      	movs	r3, r1
 800a3ae:	0030      	movs	r0, r6
 800a3b0:	0039      	movs	r1, r7
 800a3b2:	f7f6 f84f 	bl	8000454 <__aeabi_dcmplt>
 800a3b6:	2800      	cmp	r0, #0
 800a3b8:	d100      	bne.n	800a3bc <_dtoa_r+0x650>
 800a3ba:	e710      	b.n	800a1de <_dtoa_r+0x472>
 800a3bc:	0023      	movs	r3, r4
 800a3be:	3c01      	subs	r4, #1
 800a3c0:	7822      	ldrb	r2, [r4, #0]
 800a3c2:	2a30      	cmp	r2, #48	@ 0x30
 800a3c4:	d0fa      	beq.n	800a3bc <_dtoa_r+0x650>
 800a3c6:	001c      	movs	r4, r3
 800a3c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a3ca:	9304      	str	r3, [sp, #16]
 800a3cc:	e042      	b.n	800a454 <_dtoa_r+0x6e8>
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	4b2b      	ldr	r3, [pc, #172]	@ (800a480 <_dtoa_r+0x714>)
 800a3d2:	f7f8 f815 	bl	8002400 <__aeabi_dmul>
 800a3d6:	900a      	str	r0, [sp, #40]	@ 0x28
 800a3d8:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a3da:	e7b8      	b.n	800a34e <_dtoa_r+0x5e2>
 800a3dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3de:	9d08      	ldr	r5, [sp, #32]
 800a3e0:	3b01      	subs	r3, #1
 800a3e2:	195b      	adds	r3, r3, r5
 800a3e4:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800a3e6:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a3e8:	930a      	str	r3, [sp, #40]	@ 0x28
 800a3ea:	9a06      	ldr	r2, [sp, #24]
 800a3ec:	9b07      	ldr	r3, [sp, #28]
 800a3ee:	0030      	movs	r0, r6
 800a3f0:	0039      	movs	r1, r7
 800a3f2:	f7f7 fbcb 	bl	8001b8c <__aeabi_ddiv>
 800a3f6:	f7f8 ff15 	bl	8003224 <__aeabi_d2iz>
 800a3fa:	9009      	str	r0, [sp, #36]	@ 0x24
 800a3fc:	f7f8 ff4e 	bl	800329c <__aeabi_i2d>
 800a400:	9a06      	ldr	r2, [sp, #24]
 800a402:	9b07      	ldr	r3, [sp, #28]
 800a404:	f7f7 fffc 	bl	8002400 <__aeabi_dmul>
 800a408:	0002      	movs	r2, r0
 800a40a:	000b      	movs	r3, r1
 800a40c:	0030      	movs	r0, r6
 800a40e:	0039      	movs	r1, r7
 800a410:	f7f8 fadc 	bl	80029cc <__aeabi_dsub>
 800a414:	002b      	movs	r3, r5
 800a416:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a418:	3501      	adds	r5, #1
 800a41a:	3230      	adds	r2, #48	@ 0x30
 800a41c:	701a      	strb	r2, [r3, #0]
 800a41e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a420:	002c      	movs	r4, r5
 800a422:	429a      	cmp	r2, r3
 800a424:	d14b      	bne.n	800a4be <_dtoa_r+0x752>
 800a426:	0002      	movs	r2, r0
 800a428:	000b      	movs	r3, r1
 800a42a:	f7f6 ffe9 	bl	8001400 <__aeabi_dadd>
 800a42e:	9a06      	ldr	r2, [sp, #24]
 800a430:	9b07      	ldr	r3, [sp, #28]
 800a432:	0006      	movs	r6, r0
 800a434:	000f      	movs	r7, r1
 800a436:	f7f6 f821 	bl	800047c <__aeabi_dcmpgt>
 800a43a:	2800      	cmp	r0, #0
 800a43c:	d12a      	bne.n	800a494 <_dtoa_r+0x728>
 800a43e:	9a06      	ldr	r2, [sp, #24]
 800a440:	9b07      	ldr	r3, [sp, #28]
 800a442:	0030      	movs	r0, r6
 800a444:	0039      	movs	r1, r7
 800a446:	f7f5 ffff 	bl	8000448 <__aeabi_dcmpeq>
 800a44a:	2800      	cmp	r0, #0
 800a44c:	d002      	beq.n	800a454 <_dtoa_r+0x6e8>
 800a44e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a450:	07dd      	lsls	r5, r3, #31
 800a452:	d41f      	bmi.n	800a494 <_dtoa_r+0x728>
 800a454:	9905      	ldr	r1, [sp, #20]
 800a456:	9803      	ldr	r0, [sp, #12]
 800a458:	f000 fb06 	bl	800aa68 <_Bfree>
 800a45c:	2300      	movs	r3, #0
 800a45e:	7023      	strb	r3, [r4, #0]
 800a460:	9b04      	ldr	r3, [sp, #16]
 800a462:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a464:	3301      	adds	r3, #1
 800a466:	6013      	str	r3, [r2, #0]
 800a468:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d100      	bne.n	800a470 <_dtoa_r+0x704>
 800a46e:	e4c7      	b.n	8009e00 <_dtoa_r+0x94>
 800a470:	601c      	str	r4, [r3, #0]
 800a472:	e4c5      	b.n	8009e00 <_dtoa_r+0x94>
 800a474:	0800c7f0 	.word	0x0800c7f0
 800a478:	0800c7c8 	.word	0x0800c7c8
 800a47c:	3ff00000 	.word	0x3ff00000
 800a480:	40240000 	.word	0x40240000
 800a484:	401c0000 	.word	0x401c0000
 800a488:	fcc00000 	.word	0xfcc00000
 800a48c:	40140000 	.word	0x40140000
 800a490:	3fe00000 	.word	0x3fe00000
 800a494:	9b04      	ldr	r3, [sp, #16]
 800a496:	930c      	str	r3, [sp, #48]	@ 0x30
 800a498:	0023      	movs	r3, r4
 800a49a:	001c      	movs	r4, r3
 800a49c:	3b01      	subs	r3, #1
 800a49e:	781a      	ldrb	r2, [r3, #0]
 800a4a0:	2a39      	cmp	r2, #57	@ 0x39
 800a4a2:	d108      	bne.n	800a4b6 <_dtoa_r+0x74a>
 800a4a4:	9a08      	ldr	r2, [sp, #32]
 800a4a6:	429a      	cmp	r2, r3
 800a4a8:	d1f7      	bne.n	800a49a <_dtoa_r+0x72e>
 800a4aa:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a4ac:	9908      	ldr	r1, [sp, #32]
 800a4ae:	3201      	adds	r2, #1
 800a4b0:	920c      	str	r2, [sp, #48]	@ 0x30
 800a4b2:	2230      	movs	r2, #48	@ 0x30
 800a4b4:	700a      	strb	r2, [r1, #0]
 800a4b6:	781a      	ldrb	r2, [r3, #0]
 800a4b8:	3201      	adds	r2, #1
 800a4ba:	701a      	strb	r2, [r3, #0]
 800a4bc:	e784      	b.n	800a3c8 <_dtoa_r+0x65c>
 800a4be:	2200      	movs	r2, #0
 800a4c0:	4bc6      	ldr	r3, [pc, #792]	@ (800a7dc <_dtoa_r+0xa70>)
 800a4c2:	f7f7 ff9d 	bl	8002400 <__aeabi_dmul>
 800a4c6:	2200      	movs	r2, #0
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	0006      	movs	r6, r0
 800a4cc:	000f      	movs	r7, r1
 800a4ce:	f7f5 ffbb 	bl	8000448 <__aeabi_dcmpeq>
 800a4d2:	2800      	cmp	r0, #0
 800a4d4:	d089      	beq.n	800a3ea <_dtoa_r+0x67e>
 800a4d6:	e7bd      	b.n	800a454 <_dtoa_r+0x6e8>
 800a4d8:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800a4da:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800a4dc:	9c06      	ldr	r4, [sp, #24]
 800a4de:	2f00      	cmp	r7, #0
 800a4e0:	d014      	beq.n	800a50c <_dtoa_r+0x7a0>
 800a4e2:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a4e4:	2a01      	cmp	r2, #1
 800a4e6:	dd00      	ble.n	800a4ea <_dtoa_r+0x77e>
 800a4e8:	e0e4      	b.n	800a6b4 <_dtoa_r+0x948>
 800a4ea:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800a4ec:	2a00      	cmp	r2, #0
 800a4ee:	d100      	bne.n	800a4f2 <_dtoa_r+0x786>
 800a4f0:	e0da      	b.n	800a6a8 <_dtoa_r+0x93c>
 800a4f2:	4abb      	ldr	r2, [pc, #748]	@ (800a7e0 <_dtoa_r+0xa74>)
 800a4f4:	189b      	adds	r3, r3, r2
 800a4f6:	9a06      	ldr	r2, [sp, #24]
 800a4f8:	2101      	movs	r1, #1
 800a4fa:	18d2      	adds	r2, r2, r3
 800a4fc:	9206      	str	r2, [sp, #24]
 800a4fe:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a500:	9803      	ldr	r0, [sp, #12]
 800a502:	18d3      	adds	r3, r2, r3
 800a504:	930d      	str	r3, [sp, #52]	@ 0x34
 800a506:	f000 fb67 	bl	800abd8 <__i2b>
 800a50a:	0007      	movs	r7, r0
 800a50c:	2c00      	cmp	r4, #0
 800a50e:	d00e      	beq.n	800a52e <_dtoa_r+0x7c2>
 800a510:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a512:	2b00      	cmp	r3, #0
 800a514:	dd0b      	ble.n	800a52e <_dtoa_r+0x7c2>
 800a516:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a518:	0023      	movs	r3, r4
 800a51a:	4294      	cmp	r4, r2
 800a51c:	dd00      	ble.n	800a520 <_dtoa_r+0x7b4>
 800a51e:	0013      	movs	r3, r2
 800a520:	9a06      	ldr	r2, [sp, #24]
 800a522:	1ae4      	subs	r4, r4, r3
 800a524:	1ad2      	subs	r2, r2, r3
 800a526:	9206      	str	r2, [sp, #24]
 800a528:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a52a:	1ad3      	subs	r3, r2, r3
 800a52c:	930d      	str	r3, [sp, #52]	@ 0x34
 800a52e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a530:	2b00      	cmp	r3, #0
 800a532:	d021      	beq.n	800a578 <_dtoa_r+0x80c>
 800a534:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a536:	2b00      	cmp	r3, #0
 800a538:	d100      	bne.n	800a53c <_dtoa_r+0x7d0>
 800a53a:	e0d3      	b.n	800a6e4 <_dtoa_r+0x978>
 800a53c:	9e05      	ldr	r6, [sp, #20]
 800a53e:	2d00      	cmp	r5, #0
 800a540:	d014      	beq.n	800a56c <_dtoa_r+0x800>
 800a542:	0039      	movs	r1, r7
 800a544:	002a      	movs	r2, r5
 800a546:	9803      	ldr	r0, [sp, #12]
 800a548:	f000 fc08 	bl	800ad5c <__pow5mult>
 800a54c:	9a05      	ldr	r2, [sp, #20]
 800a54e:	0001      	movs	r1, r0
 800a550:	0007      	movs	r7, r0
 800a552:	9803      	ldr	r0, [sp, #12]
 800a554:	f000 fb58 	bl	800ac08 <__multiply>
 800a558:	0006      	movs	r6, r0
 800a55a:	9905      	ldr	r1, [sp, #20]
 800a55c:	9803      	ldr	r0, [sp, #12]
 800a55e:	f000 fa83 	bl	800aa68 <_Bfree>
 800a562:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a564:	9605      	str	r6, [sp, #20]
 800a566:	1b5b      	subs	r3, r3, r5
 800a568:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a56a:	d005      	beq.n	800a578 <_dtoa_r+0x80c>
 800a56c:	0031      	movs	r1, r6
 800a56e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a570:	9803      	ldr	r0, [sp, #12]
 800a572:	f000 fbf3 	bl	800ad5c <__pow5mult>
 800a576:	9005      	str	r0, [sp, #20]
 800a578:	2101      	movs	r1, #1
 800a57a:	9803      	ldr	r0, [sp, #12]
 800a57c:	f000 fb2c 	bl	800abd8 <__i2b>
 800a580:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a582:	0006      	movs	r6, r0
 800a584:	2b00      	cmp	r3, #0
 800a586:	d100      	bne.n	800a58a <_dtoa_r+0x81e>
 800a588:	e1bc      	b.n	800a904 <_dtoa_r+0xb98>
 800a58a:	001a      	movs	r2, r3
 800a58c:	0001      	movs	r1, r0
 800a58e:	9803      	ldr	r0, [sp, #12]
 800a590:	f000 fbe4 	bl	800ad5c <__pow5mult>
 800a594:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a596:	0006      	movs	r6, r0
 800a598:	2500      	movs	r5, #0
 800a59a:	2b01      	cmp	r3, #1
 800a59c:	dc16      	bgt.n	800a5cc <_dtoa_r+0x860>
 800a59e:	2500      	movs	r5, #0
 800a5a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a5a2:	42ab      	cmp	r3, r5
 800a5a4:	d10e      	bne.n	800a5c4 <_dtoa_r+0x858>
 800a5a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a5a8:	031b      	lsls	r3, r3, #12
 800a5aa:	42ab      	cmp	r3, r5
 800a5ac:	d10a      	bne.n	800a5c4 <_dtoa_r+0x858>
 800a5ae:	4b8d      	ldr	r3, [pc, #564]	@ (800a7e4 <_dtoa_r+0xa78>)
 800a5b0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a5b2:	4213      	tst	r3, r2
 800a5b4:	d006      	beq.n	800a5c4 <_dtoa_r+0x858>
 800a5b6:	9b06      	ldr	r3, [sp, #24]
 800a5b8:	3501      	adds	r5, #1
 800a5ba:	3301      	adds	r3, #1
 800a5bc:	9306      	str	r3, [sp, #24]
 800a5be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a5c0:	3301      	adds	r3, #1
 800a5c2:	930d      	str	r3, [sp, #52]	@ 0x34
 800a5c4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a5c6:	2001      	movs	r0, #1
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d008      	beq.n	800a5de <_dtoa_r+0x872>
 800a5cc:	6933      	ldr	r3, [r6, #16]
 800a5ce:	3303      	adds	r3, #3
 800a5d0:	009b      	lsls	r3, r3, #2
 800a5d2:	18f3      	adds	r3, r6, r3
 800a5d4:	6858      	ldr	r0, [r3, #4]
 800a5d6:	f000 faaf 	bl	800ab38 <__hi0bits>
 800a5da:	2320      	movs	r3, #32
 800a5dc:	1a18      	subs	r0, r3, r0
 800a5de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a5e0:	1818      	adds	r0, r3, r0
 800a5e2:	0002      	movs	r2, r0
 800a5e4:	231f      	movs	r3, #31
 800a5e6:	401a      	ands	r2, r3
 800a5e8:	4218      	tst	r0, r3
 800a5ea:	d100      	bne.n	800a5ee <_dtoa_r+0x882>
 800a5ec:	e081      	b.n	800a6f2 <_dtoa_r+0x986>
 800a5ee:	3301      	adds	r3, #1
 800a5f0:	1a9b      	subs	r3, r3, r2
 800a5f2:	2b04      	cmp	r3, #4
 800a5f4:	dd79      	ble.n	800a6ea <_dtoa_r+0x97e>
 800a5f6:	231c      	movs	r3, #28
 800a5f8:	1a9b      	subs	r3, r3, r2
 800a5fa:	9a06      	ldr	r2, [sp, #24]
 800a5fc:	18e4      	adds	r4, r4, r3
 800a5fe:	18d2      	adds	r2, r2, r3
 800a600:	9206      	str	r2, [sp, #24]
 800a602:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a604:	18d3      	adds	r3, r2, r3
 800a606:	930d      	str	r3, [sp, #52]	@ 0x34
 800a608:	9b06      	ldr	r3, [sp, #24]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	dd05      	ble.n	800a61a <_dtoa_r+0x8ae>
 800a60e:	001a      	movs	r2, r3
 800a610:	9905      	ldr	r1, [sp, #20]
 800a612:	9803      	ldr	r0, [sp, #12]
 800a614:	f000 fbfe 	bl	800ae14 <__lshift>
 800a618:	9005      	str	r0, [sp, #20]
 800a61a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	dd05      	ble.n	800a62c <_dtoa_r+0x8c0>
 800a620:	0031      	movs	r1, r6
 800a622:	001a      	movs	r2, r3
 800a624:	9803      	ldr	r0, [sp, #12]
 800a626:	f000 fbf5 	bl	800ae14 <__lshift>
 800a62a:	0006      	movs	r6, r0
 800a62c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d061      	beq.n	800a6f6 <_dtoa_r+0x98a>
 800a632:	0031      	movs	r1, r6
 800a634:	9805      	ldr	r0, [sp, #20]
 800a636:	f000 fc59 	bl	800aeec <__mcmp>
 800a63a:	2800      	cmp	r0, #0
 800a63c:	da5b      	bge.n	800a6f6 <_dtoa_r+0x98a>
 800a63e:	9b04      	ldr	r3, [sp, #16]
 800a640:	220a      	movs	r2, #10
 800a642:	3b01      	subs	r3, #1
 800a644:	930c      	str	r3, [sp, #48]	@ 0x30
 800a646:	9905      	ldr	r1, [sp, #20]
 800a648:	2300      	movs	r3, #0
 800a64a:	9803      	ldr	r0, [sp, #12]
 800a64c:	f000 fa30 	bl	800aab0 <__multadd>
 800a650:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a652:	9005      	str	r0, [sp, #20]
 800a654:	2b00      	cmp	r3, #0
 800a656:	d100      	bne.n	800a65a <_dtoa_r+0x8ee>
 800a658:	e15b      	b.n	800a912 <_dtoa_r+0xba6>
 800a65a:	2300      	movs	r3, #0
 800a65c:	0039      	movs	r1, r7
 800a65e:	220a      	movs	r2, #10
 800a660:	9803      	ldr	r0, [sp, #12]
 800a662:	f000 fa25 	bl	800aab0 <__multadd>
 800a666:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a668:	0007      	movs	r7, r0
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	dc4d      	bgt.n	800a70a <_dtoa_r+0x99e>
 800a66e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a670:	2b02      	cmp	r3, #2
 800a672:	dd46      	ble.n	800a702 <_dtoa_r+0x996>
 800a674:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a676:	2b00      	cmp	r3, #0
 800a678:	d000      	beq.n	800a67c <_dtoa_r+0x910>
 800a67a:	e5db      	b.n	800a234 <_dtoa_r+0x4c8>
 800a67c:	0031      	movs	r1, r6
 800a67e:	2205      	movs	r2, #5
 800a680:	9803      	ldr	r0, [sp, #12]
 800a682:	f000 fa15 	bl	800aab0 <__multadd>
 800a686:	0006      	movs	r6, r0
 800a688:	0001      	movs	r1, r0
 800a68a:	9805      	ldr	r0, [sp, #20]
 800a68c:	f000 fc2e 	bl	800aeec <__mcmp>
 800a690:	2800      	cmp	r0, #0
 800a692:	dc00      	bgt.n	800a696 <_dtoa_r+0x92a>
 800a694:	e5ce      	b.n	800a234 <_dtoa_r+0x4c8>
 800a696:	9b08      	ldr	r3, [sp, #32]
 800a698:	9a08      	ldr	r2, [sp, #32]
 800a69a:	1c5c      	adds	r4, r3, #1
 800a69c:	2331      	movs	r3, #49	@ 0x31
 800a69e:	7013      	strb	r3, [r2, #0]
 800a6a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a6a2:	3301      	adds	r3, #1
 800a6a4:	930c      	str	r3, [sp, #48]	@ 0x30
 800a6a6:	e5c9      	b.n	800a23c <_dtoa_r+0x4d0>
 800a6a8:	2336      	movs	r3, #54	@ 0x36
 800a6aa:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a6ac:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800a6ae:	1a9b      	subs	r3, r3, r2
 800a6b0:	9c06      	ldr	r4, [sp, #24]
 800a6b2:	e720      	b.n	800a4f6 <_dtoa_r+0x78a>
 800a6b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6b6:	1e5d      	subs	r5, r3, #1
 800a6b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a6ba:	42ab      	cmp	r3, r5
 800a6bc:	db08      	blt.n	800a6d0 <_dtoa_r+0x964>
 800a6be:	1b5d      	subs	r5, r3, r5
 800a6c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	daf4      	bge.n	800a6b0 <_dtoa_r+0x944>
 800a6c6:	9b06      	ldr	r3, [sp, #24]
 800a6c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a6ca:	1a9c      	subs	r4, r3, r2
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	e712      	b.n	800a4f6 <_dtoa_r+0x78a>
 800a6d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a6d2:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a6d4:	1aeb      	subs	r3, r5, r3
 800a6d6:	18d3      	adds	r3, r2, r3
 800a6d8:	9314      	str	r3, [sp, #80]	@ 0x50
 800a6da:	950f      	str	r5, [sp, #60]	@ 0x3c
 800a6dc:	9c06      	ldr	r4, [sp, #24]
 800a6de:	2500      	movs	r5, #0
 800a6e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6e2:	e708      	b.n	800a4f6 <_dtoa_r+0x78a>
 800a6e4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a6e6:	9905      	ldr	r1, [sp, #20]
 800a6e8:	e742      	b.n	800a570 <_dtoa_r+0x804>
 800a6ea:	2b04      	cmp	r3, #4
 800a6ec:	d08c      	beq.n	800a608 <_dtoa_r+0x89c>
 800a6ee:	331c      	adds	r3, #28
 800a6f0:	e783      	b.n	800a5fa <_dtoa_r+0x88e>
 800a6f2:	0013      	movs	r3, r2
 800a6f4:	e7fb      	b.n	800a6ee <_dtoa_r+0x982>
 800a6f6:	9b04      	ldr	r3, [sp, #16]
 800a6f8:	930c      	str	r3, [sp, #48]	@ 0x30
 800a6fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6fc:	930e      	str	r3, [sp, #56]	@ 0x38
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	ddb5      	ble.n	800a66e <_dtoa_r+0x902>
 800a702:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a704:	2b00      	cmp	r3, #0
 800a706:	d100      	bne.n	800a70a <_dtoa_r+0x99e>
 800a708:	e107      	b.n	800a91a <_dtoa_r+0xbae>
 800a70a:	2c00      	cmp	r4, #0
 800a70c:	dd05      	ble.n	800a71a <_dtoa_r+0x9ae>
 800a70e:	0039      	movs	r1, r7
 800a710:	0022      	movs	r2, r4
 800a712:	9803      	ldr	r0, [sp, #12]
 800a714:	f000 fb7e 	bl	800ae14 <__lshift>
 800a718:	0007      	movs	r7, r0
 800a71a:	9704      	str	r7, [sp, #16]
 800a71c:	2d00      	cmp	r5, #0
 800a71e:	d020      	beq.n	800a762 <_dtoa_r+0x9f6>
 800a720:	6879      	ldr	r1, [r7, #4]
 800a722:	9803      	ldr	r0, [sp, #12]
 800a724:	f000 f95c 	bl	800a9e0 <_Balloc>
 800a728:	1e04      	subs	r4, r0, #0
 800a72a:	d10c      	bne.n	800a746 <_dtoa_r+0x9da>
 800a72c:	0022      	movs	r2, r4
 800a72e:	4b2e      	ldr	r3, [pc, #184]	@ (800a7e8 <_dtoa_r+0xa7c>)
 800a730:	482e      	ldr	r0, [pc, #184]	@ (800a7ec <_dtoa_r+0xa80>)
 800a732:	492f      	ldr	r1, [pc, #188]	@ (800a7f0 <_dtoa_r+0xa84>)
 800a734:	f7ff fb2f 	bl	8009d96 <_dtoa_r+0x2a>
 800a738:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800a73a:	0037      	movs	r7, r6
 800a73c:	e7ab      	b.n	800a696 <_dtoa_r+0x92a>
 800a73e:	9b04      	ldr	r3, [sp, #16]
 800a740:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800a742:	930c      	str	r3, [sp, #48]	@ 0x30
 800a744:	e7f9      	b.n	800a73a <_dtoa_r+0x9ce>
 800a746:	0039      	movs	r1, r7
 800a748:	693a      	ldr	r2, [r7, #16]
 800a74a:	310c      	adds	r1, #12
 800a74c:	3202      	adds	r2, #2
 800a74e:	0092      	lsls	r2, r2, #2
 800a750:	300c      	adds	r0, #12
 800a752:	f7ff fa7d 	bl	8009c50 <memcpy>
 800a756:	2201      	movs	r2, #1
 800a758:	0021      	movs	r1, r4
 800a75a:	9803      	ldr	r0, [sp, #12]
 800a75c:	f000 fb5a 	bl	800ae14 <__lshift>
 800a760:	9004      	str	r0, [sp, #16]
 800a762:	9b08      	ldr	r3, [sp, #32]
 800a764:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a766:	9306      	str	r3, [sp, #24]
 800a768:	3b01      	subs	r3, #1
 800a76a:	189b      	adds	r3, r3, r2
 800a76c:	2201      	movs	r2, #1
 800a76e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a770:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a772:	4013      	ands	r3, r2
 800a774:	930e      	str	r3, [sp, #56]	@ 0x38
 800a776:	0031      	movs	r1, r6
 800a778:	9805      	ldr	r0, [sp, #20]
 800a77a:	f7ff fa72 	bl	8009c62 <quorem>
 800a77e:	0039      	movs	r1, r7
 800a780:	0005      	movs	r5, r0
 800a782:	900a      	str	r0, [sp, #40]	@ 0x28
 800a784:	9805      	ldr	r0, [sp, #20]
 800a786:	f000 fbb1 	bl	800aeec <__mcmp>
 800a78a:	9a04      	ldr	r2, [sp, #16]
 800a78c:	900d      	str	r0, [sp, #52]	@ 0x34
 800a78e:	0031      	movs	r1, r6
 800a790:	9803      	ldr	r0, [sp, #12]
 800a792:	f000 fbc7 	bl	800af24 <__mdiff>
 800a796:	2201      	movs	r2, #1
 800a798:	68c3      	ldr	r3, [r0, #12]
 800a79a:	0004      	movs	r4, r0
 800a79c:	3530      	adds	r5, #48	@ 0x30
 800a79e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d104      	bne.n	800a7ae <_dtoa_r+0xa42>
 800a7a4:	0001      	movs	r1, r0
 800a7a6:	9805      	ldr	r0, [sp, #20]
 800a7a8:	f000 fba0 	bl	800aeec <__mcmp>
 800a7ac:	9009      	str	r0, [sp, #36]	@ 0x24
 800a7ae:	0021      	movs	r1, r4
 800a7b0:	9803      	ldr	r0, [sp, #12]
 800a7b2:	f000 f959 	bl	800aa68 <_Bfree>
 800a7b6:	9b06      	ldr	r3, [sp, #24]
 800a7b8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a7ba:	1c5c      	adds	r4, r3, #1
 800a7bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7be:	4313      	orrs	r3, r2
 800a7c0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a7c2:	4313      	orrs	r3, r2
 800a7c4:	d116      	bne.n	800a7f4 <_dtoa_r+0xa88>
 800a7c6:	2d39      	cmp	r5, #57	@ 0x39
 800a7c8:	d02f      	beq.n	800a82a <_dtoa_r+0xabe>
 800a7ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	dd01      	ble.n	800a7d4 <_dtoa_r+0xa68>
 800a7d0:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800a7d2:	3531      	adds	r5, #49	@ 0x31
 800a7d4:	9b06      	ldr	r3, [sp, #24]
 800a7d6:	701d      	strb	r5, [r3, #0]
 800a7d8:	e532      	b.n	800a240 <_dtoa_r+0x4d4>
 800a7da:	46c0      	nop			@ (mov r8, r8)
 800a7dc:	40240000 	.word	0x40240000
 800a7e0:	00000433 	.word	0x00000433
 800a7e4:	7ff00000 	.word	0x7ff00000
 800a7e8:	0800c6f8 	.word	0x0800c6f8
 800a7ec:	0800c6a0 	.word	0x0800c6a0
 800a7f0:	000002ef 	.word	0x000002ef
 800a7f4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	db04      	blt.n	800a804 <_dtoa_r+0xa98>
 800a7fa:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a7fc:	4313      	orrs	r3, r2
 800a7fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a800:	4313      	orrs	r3, r2
 800a802:	d11e      	bne.n	800a842 <_dtoa_r+0xad6>
 800a804:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a806:	2b00      	cmp	r3, #0
 800a808:	dde4      	ble.n	800a7d4 <_dtoa_r+0xa68>
 800a80a:	9905      	ldr	r1, [sp, #20]
 800a80c:	2201      	movs	r2, #1
 800a80e:	9803      	ldr	r0, [sp, #12]
 800a810:	f000 fb00 	bl	800ae14 <__lshift>
 800a814:	0031      	movs	r1, r6
 800a816:	9005      	str	r0, [sp, #20]
 800a818:	f000 fb68 	bl	800aeec <__mcmp>
 800a81c:	2800      	cmp	r0, #0
 800a81e:	dc02      	bgt.n	800a826 <_dtoa_r+0xaba>
 800a820:	d1d8      	bne.n	800a7d4 <_dtoa_r+0xa68>
 800a822:	07eb      	lsls	r3, r5, #31
 800a824:	d5d6      	bpl.n	800a7d4 <_dtoa_r+0xa68>
 800a826:	2d39      	cmp	r5, #57	@ 0x39
 800a828:	d1d2      	bne.n	800a7d0 <_dtoa_r+0xa64>
 800a82a:	2339      	movs	r3, #57	@ 0x39
 800a82c:	9a06      	ldr	r2, [sp, #24]
 800a82e:	7013      	strb	r3, [r2, #0]
 800a830:	0023      	movs	r3, r4
 800a832:	001c      	movs	r4, r3
 800a834:	3b01      	subs	r3, #1
 800a836:	781a      	ldrb	r2, [r3, #0]
 800a838:	2a39      	cmp	r2, #57	@ 0x39
 800a83a:	d050      	beq.n	800a8de <_dtoa_r+0xb72>
 800a83c:	3201      	adds	r2, #1
 800a83e:	701a      	strb	r2, [r3, #0]
 800a840:	e4fe      	b.n	800a240 <_dtoa_r+0x4d4>
 800a842:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a844:	2b00      	cmp	r3, #0
 800a846:	dd03      	ble.n	800a850 <_dtoa_r+0xae4>
 800a848:	2d39      	cmp	r5, #57	@ 0x39
 800a84a:	d0ee      	beq.n	800a82a <_dtoa_r+0xabe>
 800a84c:	3501      	adds	r5, #1
 800a84e:	e7c1      	b.n	800a7d4 <_dtoa_r+0xa68>
 800a850:	9b06      	ldr	r3, [sp, #24]
 800a852:	9a06      	ldr	r2, [sp, #24]
 800a854:	701d      	strb	r5, [r3, #0]
 800a856:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a858:	4293      	cmp	r3, r2
 800a85a:	d02b      	beq.n	800a8b4 <_dtoa_r+0xb48>
 800a85c:	2300      	movs	r3, #0
 800a85e:	220a      	movs	r2, #10
 800a860:	9905      	ldr	r1, [sp, #20]
 800a862:	9803      	ldr	r0, [sp, #12]
 800a864:	f000 f924 	bl	800aab0 <__multadd>
 800a868:	9b04      	ldr	r3, [sp, #16]
 800a86a:	9005      	str	r0, [sp, #20]
 800a86c:	429f      	cmp	r7, r3
 800a86e:	d109      	bne.n	800a884 <_dtoa_r+0xb18>
 800a870:	0039      	movs	r1, r7
 800a872:	2300      	movs	r3, #0
 800a874:	220a      	movs	r2, #10
 800a876:	9803      	ldr	r0, [sp, #12]
 800a878:	f000 f91a 	bl	800aab0 <__multadd>
 800a87c:	0007      	movs	r7, r0
 800a87e:	9004      	str	r0, [sp, #16]
 800a880:	9406      	str	r4, [sp, #24]
 800a882:	e778      	b.n	800a776 <_dtoa_r+0xa0a>
 800a884:	0039      	movs	r1, r7
 800a886:	2300      	movs	r3, #0
 800a888:	220a      	movs	r2, #10
 800a88a:	9803      	ldr	r0, [sp, #12]
 800a88c:	f000 f910 	bl	800aab0 <__multadd>
 800a890:	2300      	movs	r3, #0
 800a892:	0007      	movs	r7, r0
 800a894:	220a      	movs	r2, #10
 800a896:	9904      	ldr	r1, [sp, #16]
 800a898:	9803      	ldr	r0, [sp, #12]
 800a89a:	f000 f909 	bl	800aab0 <__multadd>
 800a89e:	9004      	str	r0, [sp, #16]
 800a8a0:	e7ee      	b.n	800a880 <_dtoa_r+0xb14>
 800a8a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a8a4:	2401      	movs	r4, #1
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	dd00      	ble.n	800a8ac <_dtoa_r+0xb40>
 800a8aa:	001c      	movs	r4, r3
 800a8ac:	9704      	str	r7, [sp, #16]
 800a8ae:	2700      	movs	r7, #0
 800a8b0:	9b08      	ldr	r3, [sp, #32]
 800a8b2:	191c      	adds	r4, r3, r4
 800a8b4:	9905      	ldr	r1, [sp, #20]
 800a8b6:	2201      	movs	r2, #1
 800a8b8:	9803      	ldr	r0, [sp, #12]
 800a8ba:	f000 faab 	bl	800ae14 <__lshift>
 800a8be:	0031      	movs	r1, r6
 800a8c0:	9005      	str	r0, [sp, #20]
 800a8c2:	f000 fb13 	bl	800aeec <__mcmp>
 800a8c6:	2800      	cmp	r0, #0
 800a8c8:	dcb2      	bgt.n	800a830 <_dtoa_r+0xac4>
 800a8ca:	d101      	bne.n	800a8d0 <_dtoa_r+0xb64>
 800a8cc:	07ed      	lsls	r5, r5, #31
 800a8ce:	d4af      	bmi.n	800a830 <_dtoa_r+0xac4>
 800a8d0:	0023      	movs	r3, r4
 800a8d2:	001c      	movs	r4, r3
 800a8d4:	3b01      	subs	r3, #1
 800a8d6:	781a      	ldrb	r2, [r3, #0]
 800a8d8:	2a30      	cmp	r2, #48	@ 0x30
 800a8da:	d0fa      	beq.n	800a8d2 <_dtoa_r+0xb66>
 800a8dc:	e4b0      	b.n	800a240 <_dtoa_r+0x4d4>
 800a8de:	9a08      	ldr	r2, [sp, #32]
 800a8e0:	429a      	cmp	r2, r3
 800a8e2:	d1a6      	bne.n	800a832 <_dtoa_r+0xac6>
 800a8e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a8e6:	3301      	adds	r3, #1
 800a8e8:	930c      	str	r3, [sp, #48]	@ 0x30
 800a8ea:	2331      	movs	r3, #49	@ 0x31
 800a8ec:	7013      	strb	r3, [r2, #0]
 800a8ee:	e4a7      	b.n	800a240 <_dtoa_r+0x4d4>
 800a8f0:	4b14      	ldr	r3, [pc, #80]	@ (800a944 <_dtoa_r+0xbd8>)
 800a8f2:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800a8f4:	9308      	str	r3, [sp, #32]
 800a8f6:	4b14      	ldr	r3, [pc, #80]	@ (800a948 <_dtoa_r+0xbdc>)
 800a8f8:	2a00      	cmp	r2, #0
 800a8fa:	d001      	beq.n	800a900 <_dtoa_r+0xb94>
 800a8fc:	f7ff fa7e 	bl	8009dfc <_dtoa_r+0x90>
 800a900:	f7ff fa7e 	bl	8009e00 <_dtoa_r+0x94>
 800a904:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a906:	2b01      	cmp	r3, #1
 800a908:	dc00      	bgt.n	800a90c <_dtoa_r+0xba0>
 800a90a:	e648      	b.n	800a59e <_dtoa_r+0x832>
 800a90c:	2001      	movs	r0, #1
 800a90e:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800a910:	e665      	b.n	800a5de <_dtoa_r+0x872>
 800a912:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a914:	2b00      	cmp	r3, #0
 800a916:	dc00      	bgt.n	800a91a <_dtoa_r+0xbae>
 800a918:	e6a9      	b.n	800a66e <_dtoa_r+0x902>
 800a91a:	2400      	movs	r4, #0
 800a91c:	0031      	movs	r1, r6
 800a91e:	9805      	ldr	r0, [sp, #20]
 800a920:	f7ff f99f 	bl	8009c62 <quorem>
 800a924:	9b08      	ldr	r3, [sp, #32]
 800a926:	3030      	adds	r0, #48	@ 0x30
 800a928:	5518      	strb	r0, [r3, r4]
 800a92a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a92c:	3401      	adds	r4, #1
 800a92e:	0005      	movs	r5, r0
 800a930:	42a3      	cmp	r3, r4
 800a932:	ddb6      	ble.n	800a8a2 <_dtoa_r+0xb36>
 800a934:	2300      	movs	r3, #0
 800a936:	220a      	movs	r2, #10
 800a938:	9905      	ldr	r1, [sp, #20]
 800a93a:	9803      	ldr	r0, [sp, #12]
 800a93c:	f000 f8b8 	bl	800aab0 <__multadd>
 800a940:	9005      	str	r0, [sp, #20]
 800a942:	e7eb      	b.n	800a91c <_dtoa_r+0xbb0>
 800a944:	0800c67c 	.word	0x0800c67c
 800a948:	0800c684 	.word	0x0800c684

0800a94c <_free_r>:
 800a94c:	b570      	push	{r4, r5, r6, lr}
 800a94e:	0005      	movs	r5, r0
 800a950:	1e0c      	subs	r4, r1, #0
 800a952:	d010      	beq.n	800a976 <_free_r+0x2a>
 800a954:	3c04      	subs	r4, #4
 800a956:	6823      	ldr	r3, [r4, #0]
 800a958:	2b00      	cmp	r3, #0
 800a95a:	da00      	bge.n	800a95e <_free_r+0x12>
 800a95c:	18e4      	adds	r4, r4, r3
 800a95e:	0028      	movs	r0, r5
 800a960:	f7fe fa42 	bl	8008de8 <__malloc_lock>
 800a964:	4a1d      	ldr	r2, [pc, #116]	@ (800a9dc <_free_r+0x90>)
 800a966:	6813      	ldr	r3, [r2, #0]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d105      	bne.n	800a978 <_free_r+0x2c>
 800a96c:	6063      	str	r3, [r4, #4]
 800a96e:	6014      	str	r4, [r2, #0]
 800a970:	0028      	movs	r0, r5
 800a972:	f7fe fa41 	bl	8008df8 <__malloc_unlock>
 800a976:	bd70      	pop	{r4, r5, r6, pc}
 800a978:	42a3      	cmp	r3, r4
 800a97a:	d908      	bls.n	800a98e <_free_r+0x42>
 800a97c:	6820      	ldr	r0, [r4, #0]
 800a97e:	1821      	adds	r1, r4, r0
 800a980:	428b      	cmp	r3, r1
 800a982:	d1f3      	bne.n	800a96c <_free_r+0x20>
 800a984:	6819      	ldr	r1, [r3, #0]
 800a986:	685b      	ldr	r3, [r3, #4]
 800a988:	1809      	adds	r1, r1, r0
 800a98a:	6021      	str	r1, [r4, #0]
 800a98c:	e7ee      	b.n	800a96c <_free_r+0x20>
 800a98e:	001a      	movs	r2, r3
 800a990:	685b      	ldr	r3, [r3, #4]
 800a992:	2b00      	cmp	r3, #0
 800a994:	d001      	beq.n	800a99a <_free_r+0x4e>
 800a996:	42a3      	cmp	r3, r4
 800a998:	d9f9      	bls.n	800a98e <_free_r+0x42>
 800a99a:	6811      	ldr	r1, [r2, #0]
 800a99c:	1850      	adds	r0, r2, r1
 800a99e:	42a0      	cmp	r0, r4
 800a9a0:	d10b      	bne.n	800a9ba <_free_r+0x6e>
 800a9a2:	6820      	ldr	r0, [r4, #0]
 800a9a4:	1809      	adds	r1, r1, r0
 800a9a6:	1850      	adds	r0, r2, r1
 800a9a8:	6011      	str	r1, [r2, #0]
 800a9aa:	4283      	cmp	r3, r0
 800a9ac:	d1e0      	bne.n	800a970 <_free_r+0x24>
 800a9ae:	6818      	ldr	r0, [r3, #0]
 800a9b0:	685b      	ldr	r3, [r3, #4]
 800a9b2:	1841      	adds	r1, r0, r1
 800a9b4:	6011      	str	r1, [r2, #0]
 800a9b6:	6053      	str	r3, [r2, #4]
 800a9b8:	e7da      	b.n	800a970 <_free_r+0x24>
 800a9ba:	42a0      	cmp	r0, r4
 800a9bc:	d902      	bls.n	800a9c4 <_free_r+0x78>
 800a9be:	230c      	movs	r3, #12
 800a9c0:	602b      	str	r3, [r5, #0]
 800a9c2:	e7d5      	b.n	800a970 <_free_r+0x24>
 800a9c4:	6820      	ldr	r0, [r4, #0]
 800a9c6:	1821      	adds	r1, r4, r0
 800a9c8:	428b      	cmp	r3, r1
 800a9ca:	d103      	bne.n	800a9d4 <_free_r+0x88>
 800a9cc:	6819      	ldr	r1, [r3, #0]
 800a9ce:	685b      	ldr	r3, [r3, #4]
 800a9d0:	1809      	adds	r1, r1, r0
 800a9d2:	6021      	str	r1, [r4, #0]
 800a9d4:	6063      	str	r3, [r4, #4]
 800a9d6:	6054      	str	r4, [r2, #4]
 800a9d8:	e7ca      	b.n	800a970 <_free_r+0x24>
 800a9da:	46c0      	nop			@ (mov r8, r8)
 800a9dc:	20000c04 	.word	0x20000c04

0800a9e0 <_Balloc>:
 800a9e0:	b570      	push	{r4, r5, r6, lr}
 800a9e2:	69c5      	ldr	r5, [r0, #28]
 800a9e4:	0006      	movs	r6, r0
 800a9e6:	000c      	movs	r4, r1
 800a9e8:	2d00      	cmp	r5, #0
 800a9ea:	d10e      	bne.n	800aa0a <_Balloc+0x2a>
 800a9ec:	2010      	movs	r0, #16
 800a9ee:	f7fe f94f 	bl	8008c90 <malloc>
 800a9f2:	1e02      	subs	r2, r0, #0
 800a9f4:	61f0      	str	r0, [r6, #28]
 800a9f6:	d104      	bne.n	800aa02 <_Balloc+0x22>
 800a9f8:	216b      	movs	r1, #107	@ 0x6b
 800a9fa:	4b19      	ldr	r3, [pc, #100]	@ (800aa60 <_Balloc+0x80>)
 800a9fc:	4819      	ldr	r0, [pc, #100]	@ (800aa64 <_Balloc+0x84>)
 800a9fe:	f000 fe11 	bl	800b624 <__assert_func>
 800aa02:	6045      	str	r5, [r0, #4]
 800aa04:	6085      	str	r5, [r0, #8]
 800aa06:	6005      	str	r5, [r0, #0]
 800aa08:	60c5      	str	r5, [r0, #12]
 800aa0a:	69f5      	ldr	r5, [r6, #28]
 800aa0c:	68eb      	ldr	r3, [r5, #12]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d013      	beq.n	800aa3a <_Balloc+0x5a>
 800aa12:	69f3      	ldr	r3, [r6, #28]
 800aa14:	00a2      	lsls	r2, r4, #2
 800aa16:	68db      	ldr	r3, [r3, #12]
 800aa18:	189b      	adds	r3, r3, r2
 800aa1a:	6818      	ldr	r0, [r3, #0]
 800aa1c:	2800      	cmp	r0, #0
 800aa1e:	d118      	bne.n	800aa52 <_Balloc+0x72>
 800aa20:	2101      	movs	r1, #1
 800aa22:	000d      	movs	r5, r1
 800aa24:	40a5      	lsls	r5, r4
 800aa26:	1d6a      	adds	r2, r5, #5
 800aa28:	0030      	movs	r0, r6
 800aa2a:	0092      	lsls	r2, r2, #2
 800aa2c:	f000 fe18 	bl	800b660 <_calloc_r>
 800aa30:	2800      	cmp	r0, #0
 800aa32:	d00c      	beq.n	800aa4e <_Balloc+0x6e>
 800aa34:	6044      	str	r4, [r0, #4]
 800aa36:	6085      	str	r5, [r0, #8]
 800aa38:	e00d      	b.n	800aa56 <_Balloc+0x76>
 800aa3a:	2221      	movs	r2, #33	@ 0x21
 800aa3c:	2104      	movs	r1, #4
 800aa3e:	0030      	movs	r0, r6
 800aa40:	f000 fe0e 	bl	800b660 <_calloc_r>
 800aa44:	69f3      	ldr	r3, [r6, #28]
 800aa46:	60e8      	str	r0, [r5, #12]
 800aa48:	68db      	ldr	r3, [r3, #12]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d1e1      	bne.n	800aa12 <_Balloc+0x32>
 800aa4e:	2000      	movs	r0, #0
 800aa50:	bd70      	pop	{r4, r5, r6, pc}
 800aa52:	6802      	ldr	r2, [r0, #0]
 800aa54:	601a      	str	r2, [r3, #0]
 800aa56:	2300      	movs	r3, #0
 800aa58:	6103      	str	r3, [r0, #16]
 800aa5a:	60c3      	str	r3, [r0, #12]
 800aa5c:	e7f8      	b.n	800aa50 <_Balloc+0x70>
 800aa5e:	46c0      	nop			@ (mov r8, r8)
 800aa60:	0800c689 	.word	0x0800c689
 800aa64:	0800c709 	.word	0x0800c709

0800aa68 <_Bfree>:
 800aa68:	b570      	push	{r4, r5, r6, lr}
 800aa6a:	69c6      	ldr	r6, [r0, #28]
 800aa6c:	0005      	movs	r5, r0
 800aa6e:	000c      	movs	r4, r1
 800aa70:	2e00      	cmp	r6, #0
 800aa72:	d10e      	bne.n	800aa92 <_Bfree+0x2a>
 800aa74:	2010      	movs	r0, #16
 800aa76:	f7fe f90b 	bl	8008c90 <malloc>
 800aa7a:	1e02      	subs	r2, r0, #0
 800aa7c:	61e8      	str	r0, [r5, #28]
 800aa7e:	d104      	bne.n	800aa8a <_Bfree+0x22>
 800aa80:	218f      	movs	r1, #143	@ 0x8f
 800aa82:	4b09      	ldr	r3, [pc, #36]	@ (800aaa8 <_Bfree+0x40>)
 800aa84:	4809      	ldr	r0, [pc, #36]	@ (800aaac <_Bfree+0x44>)
 800aa86:	f000 fdcd 	bl	800b624 <__assert_func>
 800aa8a:	6046      	str	r6, [r0, #4]
 800aa8c:	6086      	str	r6, [r0, #8]
 800aa8e:	6006      	str	r6, [r0, #0]
 800aa90:	60c6      	str	r6, [r0, #12]
 800aa92:	2c00      	cmp	r4, #0
 800aa94:	d007      	beq.n	800aaa6 <_Bfree+0x3e>
 800aa96:	69eb      	ldr	r3, [r5, #28]
 800aa98:	6862      	ldr	r2, [r4, #4]
 800aa9a:	68db      	ldr	r3, [r3, #12]
 800aa9c:	0092      	lsls	r2, r2, #2
 800aa9e:	189b      	adds	r3, r3, r2
 800aaa0:	681a      	ldr	r2, [r3, #0]
 800aaa2:	6022      	str	r2, [r4, #0]
 800aaa4:	601c      	str	r4, [r3, #0]
 800aaa6:	bd70      	pop	{r4, r5, r6, pc}
 800aaa8:	0800c689 	.word	0x0800c689
 800aaac:	0800c709 	.word	0x0800c709

0800aab0 <__multadd>:
 800aab0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aab2:	000f      	movs	r7, r1
 800aab4:	9001      	str	r0, [sp, #4]
 800aab6:	000c      	movs	r4, r1
 800aab8:	001e      	movs	r6, r3
 800aaba:	2000      	movs	r0, #0
 800aabc:	690d      	ldr	r5, [r1, #16]
 800aabe:	3714      	adds	r7, #20
 800aac0:	683b      	ldr	r3, [r7, #0]
 800aac2:	3001      	adds	r0, #1
 800aac4:	b299      	uxth	r1, r3
 800aac6:	4351      	muls	r1, r2
 800aac8:	0c1b      	lsrs	r3, r3, #16
 800aaca:	4353      	muls	r3, r2
 800aacc:	1989      	adds	r1, r1, r6
 800aace:	0c0e      	lsrs	r6, r1, #16
 800aad0:	199b      	adds	r3, r3, r6
 800aad2:	0c1e      	lsrs	r6, r3, #16
 800aad4:	b289      	uxth	r1, r1
 800aad6:	041b      	lsls	r3, r3, #16
 800aad8:	185b      	adds	r3, r3, r1
 800aada:	c708      	stmia	r7!, {r3}
 800aadc:	4285      	cmp	r5, r0
 800aade:	dcef      	bgt.n	800aac0 <__multadd+0x10>
 800aae0:	2e00      	cmp	r6, #0
 800aae2:	d022      	beq.n	800ab2a <__multadd+0x7a>
 800aae4:	68a3      	ldr	r3, [r4, #8]
 800aae6:	42ab      	cmp	r3, r5
 800aae8:	dc19      	bgt.n	800ab1e <__multadd+0x6e>
 800aaea:	6861      	ldr	r1, [r4, #4]
 800aaec:	9801      	ldr	r0, [sp, #4]
 800aaee:	3101      	adds	r1, #1
 800aaf0:	f7ff ff76 	bl	800a9e0 <_Balloc>
 800aaf4:	1e07      	subs	r7, r0, #0
 800aaf6:	d105      	bne.n	800ab04 <__multadd+0x54>
 800aaf8:	003a      	movs	r2, r7
 800aafa:	21ba      	movs	r1, #186	@ 0xba
 800aafc:	4b0c      	ldr	r3, [pc, #48]	@ (800ab30 <__multadd+0x80>)
 800aafe:	480d      	ldr	r0, [pc, #52]	@ (800ab34 <__multadd+0x84>)
 800ab00:	f000 fd90 	bl	800b624 <__assert_func>
 800ab04:	0021      	movs	r1, r4
 800ab06:	6922      	ldr	r2, [r4, #16]
 800ab08:	310c      	adds	r1, #12
 800ab0a:	3202      	adds	r2, #2
 800ab0c:	0092      	lsls	r2, r2, #2
 800ab0e:	300c      	adds	r0, #12
 800ab10:	f7ff f89e 	bl	8009c50 <memcpy>
 800ab14:	0021      	movs	r1, r4
 800ab16:	9801      	ldr	r0, [sp, #4]
 800ab18:	f7ff ffa6 	bl	800aa68 <_Bfree>
 800ab1c:	003c      	movs	r4, r7
 800ab1e:	1d2b      	adds	r3, r5, #4
 800ab20:	009b      	lsls	r3, r3, #2
 800ab22:	18e3      	adds	r3, r4, r3
 800ab24:	3501      	adds	r5, #1
 800ab26:	605e      	str	r6, [r3, #4]
 800ab28:	6125      	str	r5, [r4, #16]
 800ab2a:	0020      	movs	r0, r4
 800ab2c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ab2e:	46c0      	nop			@ (mov r8, r8)
 800ab30:	0800c6f8 	.word	0x0800c6f8
 800ab34:	0800c709 	.word	0x0800c709

0800ab38 <__hi0bits>:
 800ab38:	2280      	movs	r2, #128	@ 0x80
 800ab3a:	0003      	movs	r3, r0
 800ab3c:	0252      	lsls	r2, r2, #9
 800ab3e:	2000      	movs	r0, #0
 800ab40:	4293      	cmp	r3, r2
 800ab42:	d201      	bcs.n	800ab48 <__hi0bits+0x10>
 800ab44:	041b      	lsls	r3, r3, #16
 800ab46:	3010      	adds	r0, #16
 800ab48:	2280      	movs	r2, #128	@ 0x80
 800ab4a:	0452      	lsls	r2, r2, #17
 800ab4c:	4293      	cmp	r3, r2
 800ab4e:	d201      	bcs.n	800ab54 <__hi0bits+0x1c>
 800ab50:	3008      	adds	r0, #8
 800ab52:	021b      	lsls	r3, r3, #8
 800ab54:	2280      	movs	r2, #128	@ 0x80
 800ab56:	0552      	lsls	r2, r2, #21
 800ab58:	4293      	cmp	r3, r2
 800ab5a:	d201      	bcs.n	800ab60 <__hi0bits+0x28>
 800ab5c:	3004      	adds	r0, #4
 800ab5e:	011b      	lsls	r3, r3, #4
 800ab60:	2280      	movs	r2, #128	@ 0x80
 800ab62:	05d2      	lsls	r2, r2, #23
 800ab64:	4293      	cmp	r3, r2
 800ab66:	d201      	bcs.n	800ab6c <__hi0bits+0x34>
 800ab68:	3002      	adds	r0, #2
 800ab6a:	009b      	lsls	r3, r3, #2
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	db03      	blt.n	800ab78 <__hi0bits+0x40>
 800ab70:	3001      	adds	r0, #1
 800ab72:	4213      	tst	r3, r2
 800ab74:	d100      	bne.n	800ab78 <__hi0bits+0x40>
 800ab76:	2020      	movs	r0, #32
 800ab78:	4770      	bx	lr

0800ab7a <__lo0bits>:
 800ab7a:	6803      	ldr	r3, [r0, #0]
 800ab7c:	0001      	movs	r1, r0
 800ab7e:	2207      	movs	r2, #7
 800ab80:	0018      	movs	r0, r3
 800ab82:	4010      	ands	r0, r2
 800ab84:	4213      	tst	r3, r2
 800ab86:	d00d      	beq.n	800aba4 <__lo0bits+0x2a>
 800ab88:	3a06      	subs	r2, #6
 800ab8a:	2000      	movs	r0, #0
 800ab8c:	4213      	tst	r3, r2
 800ab8e:	d105      	bne.n	800ab9c <__lo0bits+0x22>
 800ab90:	3002      	adds	r0, #2
 800ab92:	4203      	tst	r3, r0
 800ab94:	d003      	beq.n	800ab9e <__lo0bits+0x24>
 800ab96:	40d3      	lsrs	r3, r2
 800ab98:	0010      	movs	r0, r2
 800ab9a:	600b      	str	r3, [r1, #0]
 800ab9c:	4770      	bx	lr
 800ab9e:	089b      	lsrs	r3, r3, #2
 800aba0:	600b      	str	r3, [r1, #0]
 800aba2:	e7fb      	b.n	800ab9c <__lo0bits+0x22>
 800aba4:	b29a      	uxth	r2, r3
 800aba6:	2a00      	cmp	r2, #0
 800aba8:	d101      	bne.n	800abae <__lo0bits+0x34>
 800abaa:	2010      	movs	r0, #16
 800abac:	0c1b      	lsrs	r3, r3, #16
 800abae:	b2da      	uxtb	r2, r3
 800abb0:	2a00      	cmp	r2, #0
 800abb2:	d101      	bne.n	800abb8 <__lo0bits+0x3e>
 800abb4:	3008      	adds	r0, #8
 800abb6:	0a1b      	lsrs	r3, r3, #8
 800abb8:	071a      	lsls	r2, r3, #28
 800abba:	d101      	bne.n	800abc0 <__lo0bits+0x46>
 800abbc:	3004      	adds	r0, #4
 800abbe:	091b      	lsrs	r3, r3, #4
 800abc0:	079a      	lsls	r2, r3, #30
 800abc2:	d101      	bne.n	800abc8 <__lo0bits+0x4e>
 800abc4:	3002      	adds	r0, #2
 800abc6:	089b      	lsrs	r3, r3, #2
 800abc8:	07da      	lsls	r2, r3, #31
 800abca:	d4e9      	bmi.n	800aba0 <__lo0bits+0x26>
 800abcc:	3001      	adds	r0, #1
 800abce:	085b      	lsrs	r3, r3, #1
 800abd0:	d1e6      	bne.n	800aba0 <__lo0bits+0x26>
 800abd2:	2020      	movs	r0, #32
 800abd4:	e7e2      	b.n	800ab9c <__lo0bits+0x22>
	...

0800abd8 <__i2b>:
 800abd8:	b510      	push	{r4, lr}
 800abda:	000c      	movs	r4, r1
 800abdc:	2101      	movs	r1, #1
 800abde:	f7ff feff 	bl	800a9e0 <_Balloc>
 800abe2:	2800      	cmp	r0, #0
 800abe4:	d107      	bne.n	800abf6 <__i2b+0x1e>
 800abe6:	2146      	movs	r1, #70	@ 0x46
 800abe8:	4c05      	ldr	r4, [pc, #20]	@ (800ac00 <__i2b+0x28>)
 800abea:	0002      	movs	r2, r0
 800abec:	4b05      	ldr	r3, [pc, #20]	@ (800ac04 <__i2b+0x2c>)
 800abee:	0020      	movs	r0, r4
 800abf0:	31ff      	adds	r1, #255	@ 0xff
 800abf2:	f000 fd17 	bl	800b624 <__assert_func>
 800abf6:	2301      	movs	r3, #1
 800abf8:	6144      	str	r4, [r0, #20]
 800abfa:	6103      	str	r3, [r0, #16]
 800abfc:	bd10      	pop	{r4, pc}
 800abfe:	46c0      	nop			@ (mov r8, r8)
 800ac00:	0800c709 	.word	0x0800c709
 800ac04:	0800c6f8 	.word	0x0800c6f8

0800ac08 <__multiply>:
 800ac08:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ac0a:	0014      	movs	r4, r2
 800ac0c:	690a      	ldr	r2, [r1, #16]
 800ac0e:	6923      	ldr	r3, [r4, #16]
 800ac10:	000d      	movs	r5, r1
 800ac12:	b089      	sub	sp, #36	@ 0x24
 800ac14:	429a      	cmp	r2, r3
 800ac16:	db02      	blt.n	800ac1e <__multiply+0x16>
 800ac18:	0023      	movs	r3, r4
 800ac1a:	000c      	movs	r4, r1
 800ac1c:	001d      	movs	r5, r3
 800ac1e:	6927      	ldr	r7, [r4, #16]
 800ac20:	692e      	ldr	r6, [r5, #16]
 800ac22:	6861      	ldr	r1, [r4, #4]
 800ac24:	19bb      	adds	r3, r7, r6
 800ac26:	9300      	str	r3, [sp, #0]
 800ac28:	68a3      	ldr	r3, [r4, #8]
 800ac2a:	19ba      	adds	r2, r7, r6
 800ac2c:	4293      	cmp	r3, r2
 800ac2e:	da00      	bge.n	800ac32 <__multiply+0x2a>
 800ac30:	3101      	adds	r1, #1
 800ac32:	f7ff fed5 	bl	800a9e0 <_Balloc>
 800ac36:	4684      	mov	ip, r0
 800ac38:	2800      	cmp	r0, #0
 800ac3a:	d106      	bne.n	800ac4a <__multiply+0x42>
 800ac3c:	21b1      	movs	r1, #177	@ 0xb1
 800ac3e:	4662      	mov	r2, ip
 800ac40:	4b44      	ldr	r3, [pc, #272]	@ (800ad54 <__multiply+0x14c>)
 800ac42:	4845      	ldr	r0, [pc, #276]	@ (800ad58 <__multiply+0x150>)
 800ac44:	0049      	lsls	r1, r1, #1
 800ac46:	f000 fced 	bl	800b624 <__assert_func>
 800ac4a:	0002      	movs	r2, r0
 800ac4c:	19bb      	adds	r3, r7, r6
 800ac4e:	3214      	adds	r2, #20
 800ac50:	009b      	lsls	r3, r3, #2
 800ac52:	18d3      	adds	r3, r2, r3
 800ac54:	9301      	str	r3, [sp, #4]
 800ac56:	2100      	movs	r1, #0
 800ac58:	0013      	movs	r3, r2
 800ac5a:	9801      	ldr	r0, [sp, #4]
 800ac5c:	4283      	cmp	r3, r0
 800ac5e:	d328      	bcc.n	800acb2 <__multiply+0xaa>
 800ac60:	0023      	movs	r3, r4
 800ac62:	00bf      	lsls	r7, r7, #2
 800ac64:	3314      	adds	r3, #20
 800ac66:	9304      	str	r3, [sp, #16]
 800ac68:	3514      	adds	r5, #20
 800ac6a:	19db      	adds	r3, r3, r7
 800ac6c:	00b6      	lsls	r6, r6, #2
 800ac6e:	9302      	str	r3, [sp, #8]
 800ac70:	19ab      	adds	r3, r5, r6
 800ac72:	9307      	str	r3, [sp, #28]
 800ac74:	2304      	movs	r3, #4
 800ac76:	9305      	str	r3, [sp, #20]
 800ac78:	0023      	movs	r3, r4
 800ac7a:	9902      	ldr	r1, [sp, #8]
 800ac7c:	3315      	adds	r3, #21
 800ac7e:	4299      	cmp	r1, r3
 800ac80:	d305      	bcc.n	800ac8e <__multiply+0x86>
 800ac82:	1b0c      	subs	r4, r1, r4
 800ac84:	3c15      	subs	r4, #21
 800ac86:	08a4      	lsrs	r4, r4, #2
 800ac88:	3401      	adds	r4, #1
 800ac8a:	00a3      	lsls	r3, r4, #2
 800ac8c:	9305      	str	r3, [sp, #20]
 800ac8e:	9b07      	ldr	r3, [sp, #28]
 800ac90:	429d      	cmp	r5, r3
 800ac92:	d310      	bcc.n	800acb6 <__multiply+0xae>
 800ac94:	9b00      	ldr	r3, [sp, #0]
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	dd05      	ble.n	800aca6 <__multiply+0x9e>
 800ac9a:	9b01      	ldr	r3, [sp, #4]
 800ac9c:	3b04      	subs	r3, #4
 800ac9e:	9301      	str	r3, [sp, #4]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d052      	beq.n	800ad4c <__multiply+0x144>
 800aca6:	4663      	mov	r3, ip
 800aca8:	4660      	mov	r0, ip
 800acaa:	9a00      	ldr	r2, [sp, #0]
 800acac:	611a      	str	r2, [r3, #16]
 800acae:	b009      	add	sp, #36	@ 0x24
 800acb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800acb2:	c302      	stmia	r3!, {r1}
 800acb4:	e7d1      	b.n	800ac5a <__multiply+0x52>
 800acb6:	682c      	ldr	r4, [r5, #0]
 800acb8:	b2a4      	uxth	r4, r4
 800acba:	2c00      	cmp	r4, #0
 800acbc:	d01f      	beq.n	800acfe <__multiply+0xf6>
 800acbe:	2300      	movs	r3, #0
 800acc0:	0017      	movs	r7, r2
 800acc2:	9e04      	ldr	r6, [sp, #16]
 800acc4:	9303      	str	r3, [sp, #12]
 800acc6:	ce08      	ldmia	r6!, {r3}
 800acc8:	6839      	ldr	r1, [r7, #0]
 800acca:	9306      	str	r3, [sp, #24]
 800accc:	466b      	mov	r3, sp
 800acce:	8b1b      	ldrh	r3, [r3, #24]
 800acd0:	b288      	uxth	r0, r1
 800acd2:	4363      	muls	r3, r4
 800acd4:	181b      	adds	r3, r3, r0
 800acd6:	9803      	ldr	r0, [sp, #12]
 800acd8:	0c09      	lsrs	r1, r1, #16
 800acda:	181b      	adds	r3, r3, r0
 800acdc:	9806      	ldr	r0, [sp, #24]
 800acde:	0c00      	lsrs	r0, r0, #16
 800ace0:	4360      	muls	r0, r4
 800ace2:	1840      	adds	r0, r0, r1
 800ace4:	0c19      	lsrs	r1, r3, #16
 800ace6:	1841      	adds	r1, r0, r1
 800ace8:	0c08      	lsrs	r0, r1, #16
 800acea:	b29b      	uxth	r3, r3
 800acec:	0409      	lsls	r1, r1, #16
 800acee:	4319      	orrs	r1, r3
 800acf0:	9b02      	ldr	r3, [sp, #8]
 800acf2:	9003      	str	r0, [sp, #12]
 800acf4:	c702      	stmia	r7!, {r1}
 800acf6:	42b3      	cmp	r3, r6
 800acf8:	d8e5      	bhi.n	800acc6 <__multiply+0xbe>
 800acfa:	9b05      	ldr	r3, [sp, #20]
 800acfc:	50d0      	str	r0, [r2, r3]
 800acfe:	682c      	ldr	r4, [r5, #0]
 800ad00:	0c24      	lsrs	r4, r4, #16
 800ad02:	d020      	beq.n	800ad46 <__multiply+0x13e>
 800ad04:	2100      	movs	r1, #0
 800ad06:	0010      	movs	r0, r2
 800ad08:	6813      	ldr	r3, [r2, #0]
 800ad0a:	9e04      	ldr	r6, [sp, #16]
 800ad0c:	9103      	str	r1, [sp, #12]
 800ad0e:	6831      	ldr	r1, [r6, #0]
 800ad10:	6807      	ldr	r7, [r0, #0]
 800ad12:	b289      	uxth	r1, r1
 800ad14:	4361      	muls	r1, r4
 800ad16:	0c3f      	lsrs	r7, r7, #16
 800ad18:	19c9      	adds	r1, r1, r7
 800ad1a:	9f03      	ldr	r7, [sp, #12]
 800ad1c:	b29b      	uxth	r3, r3
 800ad1e:	19c9      	adds	r1, r1, r7
 800ad20:	040f      	lsls	r7, r1, #16
 800ad22:	431f      	orrs	r7, r3
 800ad24:	6007      	str	r7, [r0, #0]
 800ad26:	ce80      	ldmia	r6!, {r7}
 800ad28:	6843      	ldr	r3, [r0, #4]
 800ad2a:	0c3f      	lsrs	r7, r7, #16
 800ad2c:	4367      	muls	r7, r4
 800ad2e:	b29b      	uxth	r3, r3
 800ad30:	0c09      	lsrs	r1, r1, #16
 800ad32:	18fb      	adds	r3, r7, r3
 800ad34:	185b      	adds	r3, r3, r1
 800ad36:	0c19      	lsrs	r1, r3, #16
 800ad38:	9103      	str	r1, [sp, #12]
 800ad3a:	9902      	ldr	r1, [sp, #8]
 800ad3c:	3004      	adds	r0, #4
 800ad3e:	42b1      	cmp	r1, r6
 800ad40:	d8e5      	bhi.n	800ad0e <__multiply+0x106>
 800ad42:	9905      	ldr	r1, [sp, #20]
 800ad44:	5053      	str	r3, [r2, r1]
 800ad46:	3504      	adds	r5, #4
 800ad48:	3204      	adds	r2, #4
 800ad4a:	e7a0      	b.n	800ac8e <__multiply+0x86>
 800ad4c:	9b00      	ldr	r3, [sp, #0]
 800ad4e:	3b01      	subs	r3, #1
 800ad50:	9300      	str	r3, [sp, #0]
 800ad52:	e79f      	b.n	800ac94 <__multiply+0x8c>
 800ad54:	0800c6f8 	.word	0x0800c6f8
 800ad58:	0800c709 	.word	0x0800c709

0800ad5c <__pow5mult>:
 800ad5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad5e:	2303      	movs	r3, #3
 800ad60:	0015      	movs	r5, r2
 800ad62:	0007      	movs	r7, r0
 800ad64:	000e      	movs	r6, r1
 800ad66:	401a      	ands	r2, r3
 800ad68:	421d      	tst	r5, r3
 800ad6a:	d008      	beq.n	800ad7e <__pow5mult+0x22>
 800ad6c:	4925      	ldr	r1, [pc, #148]	@ (800ae04 <__pow5mult+0xa8>)
 800ad6e:	3a01      	subs	r2, #1
 800ad70:	0092      	lsls	r2, r2, #2
 800ad72:	5852      	ldr	r2, [r2, r1]
 800ad74:	2300      	movs	r3, #0
 800ad76:	0031      	movs	r1, r6
 800ad78:	f7ff fe9a 	bl	800aab0 <__multadd>
 800ad7c:	0006      	movs	r6, r0
 800ad7e:	10ad      	asrs	r5, r5, #2
 800ad80:	d03d      	beq.n	800adfe <__pow5mult+0xa2>
 800ad82:	69fc      	ldr	r4, [r7, #28]
 800ad84:	2c00      	cmp	r4, #0
 800ad86:	d10f      	bne.n	800ada8 <__pow5mult+0x4c>
 800ad88:	2010      	movs	r0, #16
 800ad8a:	f7fd ff81 	bl	8008c90 <malloc>
 800ad8e:	1e02      	subs	r2, r0, #0
 800ad90:	61f8      	str	r0, [r7, #28]
 800ad92:	d105      	bne.n	800ada0 <__pow5mult+0x44>
 800ad94:	21b4      	movs	r1, #180	@ 0xb4
 800ad96:	4b1c      	ldr	r3, [pc, #112]	@ (800ae08 <__pow5mult+0xac>)
 800ad98:	481c      	ldr	r0, [pc, #112]	@ (800ae0c <__pow5mult+0xb0>)
 800ad9a:	31ff      	adds	r1, #255	@ 0xff
 800ad9c:	f000 fc42 	bl	800b624 <__assert_func>
 800ada0:	6044      	str	r4, [r0, #4]
 800ada2:	6084      	str	r4, [r0, #8]
 800ada4:	6004      	str	r4, [r0, #0]
 800ada6:	60c4      	str	r4, [r0, #12]
 800ada8:	69fb      	ldr	r3, [r7, #28]
 800adaa:	689c      	ldr	r4, [r3, #8]
 800adac:	9301      	str	r3, [sp, #4]
 800adae:	2c00      	cmp	r4, #0
 800adb0:	d108      	bne.n	800adc4 <__pow5mult+0x68>
 800adb2:	0038      	movs	r0, r7
 800adb4:	4916      	ldr	r1, [pc, #88]	@ (800ae10 <__pow5mult+0xb4>)
 800adb6:	f7ff ff0f 	bl	800abd8 <__i2b>
 800adba:	9b01      	ldr	r3, [sp, #4]
 800adbc:	0004      	movs	r4, r0
 800adbe:	6098      	str	r0, [r3, #8]
 800adc0:	2300      	movs	r3, #0
 800adc2:	6003      	str	r3, [r0, #0]
 800adc4:	2301      	movs	r3, #1
 800adc6:	421d      	tst	r5, r3
 800adc8:	d00a      	beq.n	800ade0 <__pow5mult+0x84>
 800adca:	0031      	movs	r1, r6
 800adcc:	0022      	movs	r2, r4
 800adce:	0038      	movs	r0, r7
 800add0:	f7ff ff1a 	bl	800ac08 <__multiply>
 800add4:	0031      	movs	r1, r6
 800add6:	9001      	str	r0, [sp, #4]
 800add8:	0038      	movs	r0, r7
 800adda:	f7ff fe45 	bl	800aa68 <_Bfree>
 800adde:	9e01      	ldr	r6, [sp, #4]
 800ade0:	106d      	asrs	r5, r5, #1
 800ade2:	d00c      	beq.n	800adfe <__pow5mult+0xa2>
 800ade4:	6820      	ldr	r0, [r4, #0]
 800ade6:	2800      	cmp	r0, #0
 800ade8:	d107      	bne.n	800adfa <__pow5mult+0x9e>
 800adea:	0022      	movs	r2, r4
 800adec:	0021      	movs	r1, r4
 800adee:	0038      	movs	r0, r7
 800adf0:	f7ff ff0a 	bl	800ac08 <__multiply>
 800adf4:	2300      	movs	r3, #0
 800adf6:	6020      	str	r0, [r4, #0]
 800adf8:	6003      	str	r3, [r0, #0]
 800adfa:	0004      	movs	r4, r0
 800adfc:	e7e2      	b.n	800adc4 <__pow5mult+0x68>
 800adfe:	0030      	movs	r0, r6
 800ae00:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ae02:	46c0      	nop			@ (mov r8, r8)
 800ae04:	0800c7bc 	.word	0x0800c7bc
 800ae08:	0800c689 	.word	0x0800c689
 800ae0c:	0800c709 	.word	0x0800c709
 800ae10:	00000271 	.word	0x00000271

0800ae14 <__lshift>:
 800ae14:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae16:	000c      	movs	r4, r1
 800ae18:	0016      	movs	r6, r2
 800ae1a:	6923      	ldr	r3, [r4, #16]
 800ae1c:	1157      	asrs	r7, r2, #5
 800ae1e:	b085      	sub	sp, #20
 800ae20:	18fb      	adds	r3, r7, r3
 800ae22:	9301      	str	r3, [sp, #4]
 800ae24:	3301      	adds	r3, #1
 800ae26:	9300      	str	r3, [sp, #0]
 800ae28:	6849      	ldr	r1, [r1, #4]
 800ae2a:	68a3      	ldr	r3, [r4, #8]
 800ae2c:	9002      	str	r0, [sp, #8]
 800ae2e:	9a00      	ldr	r2, [sp, #0]
 800ae30:	4293      	cmp	r3, r2
 800ae32:	db10      	blt.n	800ae56 <__lshift+0x42>
 800ae34:	9802      	ldr	r0, [sp, #8]
 800ae36:	f7ff fdd3 	bl	800a9e0 <_Balloc>
 800ae3a:	2300      	movs	r3, #0
 800ae3c:	0001      	movs	r1, r0
 800ae3e:	0005      	movs	r5, r0
 800ae40:	001a      	movs	r2, r3
 800ae42:	3114      	adds	r1, #20
 800ae44:	4298      	cmp	r0, r3
 800ae46:	d10c      	bne.n	800ae62 <__lshift+0x4e>
 800ae48:	21ef      	movs	r1, #239	@ 0xef
 800ae4a:	002a      	movs	r2, r5
 800ae4c:	4b25      	ldr	r3, [pc, #148]	@ (800aee4 <__lshift+0xd0>)
 800ae4e:	4826      	ldr	r0, [pc, #152]	@ (800aee8 <__lshift+0xd4>)
 800ae50:	0049      	lsls	r1, r1, #1
 800ae52:	f000 fbe7 	bl	800b624 <__assert_func>
 800ae56:	3101      	adds	r1, #1
 800ae58:	005b      	lsls	r3, r3, #1
 800ae5a:	e7e8      	b.n	800ae2e <__lshift+0x1a>
 800ae5c:	0098      	lsls	r0, r3, #2
 800ae5e:	500a      	str	r2, [r1, r0]
 800ae60:	3301      	adds	r3, #1
 800ae62:	42bb      	cmp	r3, r7
 800ae64:	dbfa      	blt.n	800ae5c <__lshift+0x48>
 800ae66:	43fb      	mvns	r3, r7
 800ae68:	17db      	asrs	r3, r3, #31
 800ae6a:	401f      	ands	r7, r3
 800ae6c:	00bf      	lsls	r7, r7, #2
 800ae6e:	0023      	movs	r3, r4
 800ae70:	201f      	movs	r0, #31
 800ae72:	19c9      	adds	r1, r1, r7
 800ae74:	0037      	movs	r7, r6
 800ae76:	6922      	ldr	r2, [r4, #16]
 800ae78:	3314      	adds	r3, #20
 800ae7a:	0092      	lsls	r2, r2, #2
 800ae7c:	189a      	adds	r2, r3, r2
 800ae7e:	4007      	ands	r7, r0
 800ae80:	4206      	tst	r6, r0
 800ae82:	d029      	beq.n	800aed8 <__lshift+0xc4>
 800ae84:	3001      	adds	r0, #1
 800ae86:	1bc0      	subs	r0, r0, r7
 800ae88:	9003      	str	r0, [sp, #12]
 800ae8a:	468c      	mov	ip, r1
 800ae8c:	2000      	movs	r0, #0
 800ae8e:	681e      	ldr	r6, [r3, #0]
 800ae90:	40be      	lsls	r6, r7
 800ae92:	4306      	orrs	r6, r0
 800ae94:	4660      	mov	r0, ip
 800ae96:	c040      	stmia	r0!, {r6}
 800ae98:	4684      	mov	ip, r0
 800ae9a:	9e03      	ldr	r6, [sp, #12]
 800ae9c:	cb01      	ldmia	r3!, {r0}
 800ae9e:	40f0      	lsrs	r0, r6
 800aea0:	429a      	cmp	r2, r3
 800aea2:	d8f4      	bhi.n	800ae8e <__lshift+0x7a>
 800aea4:	0026      	movs	r6, r4
 800aea6:	3615      	adds	r6, #21
 800aea8:	2304      	movs	r3, #4
 800aeaa:	42b2      	cmp	r2, r6
 800aeac:	d304      	bcc.n	800aeb8 <__lshift+0xa4>
 800aeae:	1b13      	subs	r3, r2, r4
 800aeb0:	3b15      	subs	r3, #21
 800aeb2:	089b      	lsrs	r3, r3, #2
 800aeb4:	3301      	adds	r3, #1
 800aeb6:	009b      	lsls	r3, r3, #2
 800aeb8:	50c8      	str	r0, [r1, r3]
 800aeba:	2800      	cmp	r0, #0
 800aebc:	d002      	beq.n	800aec4 <__lshift+0xb0>
 800aebe:	9b01      	ldr	r3, [sp, #4]
 800aec0:	3302      	adds	r3, #2
 800aec2:	9300      	str	r3, [sp, #0]
 800aec4:	9b00      	ldr	r3, [sp, #0]
 800aec6:	9802      	ldr	r0, [sp, #8]
 800aec8:	3b01      	subs	r3, #1
 800aeca:	0021      	movs	r1, r4
 800aecc:	612b      	str	r3, [r5, #16]
 800aece:	f7ff fdcb 	bl	800aa68 <_Bfree>
 800aed2:	0028      	movs	r0, r5
 800aed4:	b005      	add	sp, #20
 800aed6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aed8:	cb01      	ldmia	r3!, {r0}
 800aeda:	c101      	stmia	r1!, {r0}
 800aedc:	429a      	cmp	r2, r3
 800aede:	d8fb      	bhi.n	800aed8 <__lshift+0xc4>
 800aee0:	e7f0      	b.n	800aec4 <__lshift+0xb0>
 800aee2:	46c0      	nop			@ (mov r8, r8)
 800aee4:	0800c6f8 	.word	0x0800c6f8
 800aee8:	0800c709 	.word	0x0800c709

0800aeec <__mcmp>:
 800aeec:	b530      	push	{r4, r5, lr}
 800aeee:	690b      	ldr	r3, [r1, #16]
 800aef0:	6904      	ldr	r4, [r0, #16]
 800aef2:	0002      	movs	r2, r0
 800aef4:	1ae0      	subs	r0, r4, r3
 800aef6:	429c      	cmp	r4, r3
 800aef8:	d10f      	bne.n	800af1a <__mcmp+0x2e>
 800aefa:	3214      	adds	r2, #20
 800aefc:	009b      	lsls	r3, r3, #2
 800aefe:	3114      	adds	r1, #20
 800af00:	0014      	movs	r4, r2
 800af02:	18c9      	adds	r1, r1, r3
 800af04:	18d2      	adds	r2, r2, r3
 800af06:	3a04      	subs	r2, #4
 800af08:	3904      	subs	r1, #4
 800af0a:	6815      	ldr	r5, [r2, #0]
 800af0c:	680b      	ldr	r3, [r1, #0]
 800af0e:	429d      	cmp	r5, r3
 800af10:	d004      	beq.n	800af1c <__mcmp+0x30>
 800af12:	2001      	movs	r0, #1
 800af14:	429d      	cmp	r5, r3
 800af16:	d200      	bcs.n	800af1a <__mcmp+0x2e>
 800af18:	3802      	subs	r0, #2
 800af1a:	bd30      	pop	{r4, r5, pc}
 800af1c:	4294      	cmp	r4, r2
 800af1e:	d3f2      	bcc.n	800af06 <__mcmp+0x1a>
 800af20:	e7fb      	b.n	800af1a <__mcmp+0x2e>
	...

0800af24 <__mdiff>:
 800af24:	b5f0      	push	{r4, r5, r6, r7, lr}
 800af26:	000c      	movs	r4, r1
 800af28:	b087      	sub	sp, #28
 800af2a:	9000      	str	r0, [sp, #0]
 800af2c:	0011      	movs	r1, r2
 800af2e:	0020      	movs	r0, r4
 800af30:	0017      	movs	r7, r2
 800af32:	f7ff ffdb 	bl	800aeec <__mcmp>
 800af36:	1e05      	subs	r5, r0, #0
 800af38:	d110      	bne.n	800af5c <__mdiff+0x38>
 800af3a:	0001      	movs	r1, r0
 800af3c:	9800      	ldr	r0, [sp, #0]
 800af3e:	f7ff fd4f 	bl	800a9e0 <_Balloc>
 800af42:	1e02      	subs	r2, r0, #0
 800af44:	d104      	bne.n	800af50 <__mdiff+0x2c>
 800af46:	4b40      	ldr	r3, [pc, #256]	@ (800b048 <__mdiff+0x124>)
 800af48:	4840      	ldr	r0, [pc, #256]	@ (800b04c <__mdiff+0x128>)
 800af4a:	4941      	ldr	r1, [pc, #260]	@ (800b050 <__mdiff+0x12c>)
 800af4c:	f000 fb6a 	bl	800b624 <__assert_func>
 800af50:	2301      	movs	r3, #1
 800af52:	6145      	str	r5, [r0, #20]
 800af54:	6103      	str	r3, [r0, #16]
 800af56:	0010      	movs	r0, r2
 800af58:	b007      	add	sp, #28
 800af5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af5c:	2600      	movs	r6, #0
 800af5e:	42b0      	cmp	r0, r6
 800af60:	da03      	bge.n	800af6a <__mdiff+0x46>
 800af62:	0023      	movs	r3, r4
 800af64:	003c      	movs	r4, r7
 800af66:	001f      	movs	r7, r3
 800af68:	3601      	adds	r6, #1
 800af6a:	6861      	ldr	r1, [r4, #4]
 800af6c:	9800      	ldr	r0, [sp, #0]
 800af6e:	f7ff fd37 	bl	800a9e0 <_Balloc>
 800af72:	1e02      	subs	r2, r0, #0
 800af74:	d103      	bne.n	800af7e <__mdiff+0x5a>
 800af76:	4b34      	ldr	r3, [pc, #208]	@ (800b048 <__mdiff+0x124>)
 800af78:	4834      	ldr	r0, [pc, #208]	@ (800b04c <__mdiff+0x128>)
 800af7a:	4936      	ldr	r1, [pc, #216]	@ (800b054 <__mdiff+0x130>)
 800af7c:	e7e6      	b.n	800af4c <__mdiff+0x28>
 800af7e:	6923      	ldr	r3, [r4, #16]
 800af80:	3414      	adds	r4, #20
 800af82:	9300      	str	r3, [sp, #0]
 800af84:	009b      	lsls	r3, r3, #2
 800af86:	18e3      	adds	r3, r4, r3
 800af88:	0021      	movs	r1, r4
 800af8a:	9401      	str	r4, [sp, #4]
 800af8c:	003c      	movs	r4, r7
 800af8e:	9302      	str	r3, [sp, #8]
 800af90:	693b      	ldr	r3, [r7, #16]
 800af92:	3414      	adds	r4, #20
 800af94:	009b      	lsls	r3, r3, #2
 800af96:	18e3      	adds	r3, r4, r3
 800af98:	9303      	str	r3, [sp, #12]
 800af9a:	0003      	movs	r3, r0
 800af9c:	60c6      	str	r6, [r0, #12]
 800af9e:	468c      	mov	ip, r1
 800afa0:	2000      	movs	r0, #0
 800afa2:	3314      	adds	r3, #20
 800afa4:	9304      	str	r3, [sp, #16]
 800afa6:	9305      	str	r3, [sp, #20]
 800afa8:	4663      	mov	r3, ip
 800afaa:	cb20      	ldmia	r3!, {r5}
 800afac:	b2a9      	uxth	r1, r5
 800afae:	000e      	movs	r6, r1
 800afb0:	469c      	mov	ip, r3
 800afb2:	cc08      	ldmia	r4!, {r3}
 800afb4:	0c2d      	lsrs	r5, r5, #16
 800afb6:	b299      	uxth	r1, r3
 800afb8:	1a71      	subs	r1, r6, r1
 800afba:	1809      	adds	r1, r1, r0
 800afbc:	0c1b      	lsrs	r3, r3, #16
 800afbe:	1408      	asrs	r0, r1, #16
 800afc0:	1aeb      	subs	r3, r5, r3
 800afc2:	181b      	adds	r3, r3, r0
 800afc4:	1418      	asrs	r0, r3, #16
 800afc6:	b289      	uxth	r1, r1
 800afc8:	041b      	lsls	r3, r3, #16
 800afca:	4319      	orrs	r1, r3
 800afcc:	9b05      	ldr	r3, [sp, #20]
 800afce:	c302      	stmia	r3!, {r1}
 800afd0:	9305      	str	r3, [sp, #20]
 800afd2:	9b03      	ldr	r3, [sp, #12]
 800afd4:	42a3      	cmp	r3, r4
 800afd6:	d8e7      	bhi.n	800afa8 <__mdiff+0x84>
 800afd8:	0039      	movs	r1, r7
 800afda:	9c03      	ldr	r4, [sp, #12]
 800afdc:	3115      	adds	r1, #21
 800afde:	2304      	movs	r3, #4
 800afe0:	428c      	cmp	r4, r1
 800afe2:	d304      	bcc.n	800afee <__mdiff+0xca>
 800afe4:	1be3      	subs	r3, r4, r7
 800afe6:	3b15      	subs	r3, #21
 800afe8:	089b      	lsrs	r3, r3, #2
 800afea:	3301      	adds	r3, #1
 800afec:	009b      	lsls	r3, r3, #2
 800afee:	9901      	ldr	r1, [sp, #4]
 800aff0:	18cd      	adds	r5, r1, r3
 800aff2:	9904      	ldr	r1, [sp, #16]
 800aff4:	002e      	movs	r6, r5
 800aff6:	18cb      	adds	r3, r1, r3
 800aff8:	001f      	movs	r7, r3
 800affa:	9902      	ldr	r1, [sp, #8]
 800affc:	428e      	cmp	r6, r1
 800affe:	d311      	bcc.n	800b024 <__mdiff+0x100>
 800b000:	9c02      	ldr	r4, [sp, #8]
 800b002:	1ee9      	subs	r1, r5, #3
 800b004:	2000      	movs	r0, #0
 800b006:	428c      	cmp	r4, r1
 800b008:	d304      	bcc.n	800b014 <__mdiff+0xf0>
 800b00a:	0021      	movs	r1, r4
 800b00c:	3103      	adds	r1, #3
 800b00e:	1b49      	subs	r1, r1, r5
 800b010:	0889      	lsrs	r1, r1, #2
 800b012:	0088      	lsls	r0, r1, #2
 800b014:	181b      	adds	r3, r3, r0
 800b016:	3b04      	subs	r3, #4
 800b018:	6819      	ldr	r1, [r3, #0]
 800b01a:	2900      	cmp	r1, #0
 800b01c:	d010      	beq.n	800b040 <__mdiff+0x11c>
 800b01e:	9b00      	ldr	r3, [sp, #0]
 800b020:	6113      	str	r3, [r2, #16]
 800b022:	e798      	b.n	800af56 <__mdiff+0x32>
 800b024:	4684      	mov	ip, r0
 800b026:	ce02      	ldmia	r6!, {r1}
 800b028:	b288      	uxth	r0, r1
 800b02a:	4460      	add	r0, ip
 800b02c:	1400      	asrs	r0, r0, #16
 800b02e:	0c0c      	lsrs	r4, r1, #16
 800b030:	1904      	adds	r4, r0, r4
 800b032:	4461      	add	r1, ip
 800b034:	1420      	asrs	r0, r4, #16
 800b036:	b289      	uxth	r1, r1
 800b038:	0424      	lsls	r4, r4, #16
 800b03a:	4321      	orrs	r1, r4
 800b03c:	c702      	stmia	r7!, {r1}
 800b03e:	e7dc      	b.n	800affa <__mdiff+0xd6>
 800b040:	9900      	ldr	r1, [sp, #0]
 800b042:	3901      	subs	r1, #1
 800b044:	9100      	str	r1, [sp, #0]
 800b046:	e7e6      	b.n	800b016 <__mdiff+0xf2>
 800b048:	0800c6f8 	.word	0x0800c6f8
 800b04c:	0800c709 	.word	0x0800c709
 800b050:	00000237 	.word	0x00000237
 800b054:	00000245 	.word	0x00000245

0800b058 <__d2b>:
 800b058:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b05a:	2101      	movs	r1, #1
 800b05c:	0016      	movs	r6, r2
 800b05e:	001f      	movs	r7, r3
 800b060:	f7ff fcbe 	bl	800a9e0 <_Balloc>
 800b064:	1e04      	subs	r4, r0, #0
 800b066:	d105      	bne.n	800b074 <__d2b+0x1c>
 800b068:	0022      	movs	r2, r4
 800b06a:	4b25      	ldr	r3, [pc, #148]	@ (800b100 <__d2b+0xa8>)
 800b06c:	4825      	ldr	r0, [pc, #148]	@ (800b104 <__d2b+0xac>)
 800b06e:	4926      	ldr	r1, [pc, #152]	@ (800b108 <__d2b+0xb0>)
 800b070:	f000 fad8 	bl	800b624 <__assert_func>
 800b074:	033b      	lsls	r3, r7, #12
 800b076:	007d      	lsls	r5, r7, #1
 800b078:	0b1b      	lsrs	r3, r3, #12
 800b07a:	0d6d      	lsrs	r5, r5, #21
 800b07c:	d002      	beq.n	800b084 <__d2b+0x2c>
 800b07e:	2280      	movs	r2, #128	@ 0x80
 800b080:	0352      	lsls	r2, r2, #13
 800b082:	4313      	orrs	r3, r2
 800b084:	9301      	str	r3, [sp, #4]
 800b086:	2e00      	cmp	r6, #0
 800b088:	d025      	beq.n	800b0d6 <__d2b+0x7e>
 800b08a:	4668      	mov	r0, sp
 800b08c:	9600      	str	r6, [sp, #0]
 800b08e:	f7ff fd74 	bl	800ab7a <__lo0bits>
 800b092:	9b01      	ldr	r3, [sp, #4]
 800b094:	9900      	ldr	r1, [sp, #0]
 800b096:	2800      	cmp	r0, #0
 800b098:	d01b      	beq.n	800b0d2 <__d2b+0x7a>
 800b09a:	2220      	movs	r2, #32
 800b09c:	001e      	movs	r6, r3
 800b09e:	1a12      	subs	r2, r2, r0
 800b0a0:	4096      	lsls	r6, r2
 800b0a2:	0032      	movs	r2, r6
 800b0a4:	40c3      	lsrs	r3, r0
 800b0a6:	430a      	orrs	r2, r1
 800b0a8:	6162      	str	r2, [r4, #20]
 800b0aa:	9301      	str	r3, [sp, #4]
 800b0ac:	9e01      	ldr	r6, [sp, #4]
 800b0ae:	61a6      	str	r6, [r4, #24]
 800b0b0:	1e73      	subs	r3, r6, #1
 800b0b2:	419e      	sbcs	r6, r3
 800b0b4:	3601      	adds	r6, #1
 800b0b6:	6126      	str	r6, [r4, #16]
 800b0b8:	2d00      	cmp	r5, #0
 800b0ba:	d014      	beq.n	800b0e6 <__d2b+0x8e>
 800b0bc:	2635      	movs	r6, #53	@ 0x35
 800b0be:	4b13      	ldr	r3, [pc, #76]	@ (800b10c <__d2b+0xb4>)
 800b0c0:	18ed      	adds	r5, r5, r3
 800b0c2:	9b08      	ldr	r3, [sp, #32]
 800b0c4:	182d      	adds	r5, r5, r0
 800b0c6:	601d      	str	r5, [r3, #0]
 800b0c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0ca:	1a36      	subs	r6, r6, r0
 800b0cc:	601e      	str	r6, [r3, #0]
 800b0ce:	0020      	movs	r0, r4
 800b0d0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b0d2:	6161      	str	r1, [r4, #20]
 800b0d4:	e7ea      	b.n	800b0ac <__d2b+0x54>
 800b0d6:	a801      	add	r0, sp, #4
 800b0d8:	f7ff fd4f 	bl	800ab7a <__lo0bits>
 800b0dc:	9b01      	ldr	r3, [sp, #4]
 800b0de:	2601      	movs	r6, #1
 800b0e0:	6163      	str	r3, [r4, #20]
 800b0e2:	3020      	adds	r0, #32
 800b0e4:	e7e7      	b.n	800b0b6 <__d2b+0x5e>
 800b0e6:	4b0a      	ldr	r3, [pc, #40]	@ (800b110 <__d2b+0xb8>)
 800b0e8:	18c0      	adds	r0, r0, r3
 800b0ea:	9b08      	ldr	r3, [sp, #32]
 800b0ec:	6018      	str	r0, [r3, #0]
 800b0ee:	4b09      	ldr	r3, [pc, #36]	@ (800b114 <__d2b+0xbc>)
 800b0f0:	18f3      	adds	r3, r6, r3
 800b0f2:	009b      	lsls	r3, r3, #2
 800b0f4:	18e3      	adds	r3, r4, r3
 800b0f6:	6958      	ldr	r0, [r3, #20]
 800b0f8:	f7ff fd1e 	bl	800ab38 <__hi0bits>
 800b0fc:	0176      	lsls	r6, r6, #5
 800b0fe:	e7e3      	b.n	800b0c8 <__d2b+0x70>
 800b100:	0800c6f8 	.word	0x0800c6f8
 800b104:	0800c709 	.word	0x0800c709
 800b108:	0000030f 	.word	0x0000030f
 800b10c:	fffffbcd 	.word	0xfffffbcd
 800b110:	fffffbce 	.word	0xfffffbce
 800b114:	3fffffff 	.word	0x3fffffff

0800b118 <__sfputc_r>:
 800b118:	6893      	ldr	r3, [r2, #8]
 800b11a:	b510      	push	{r4, lr}
 800b11c:	3b01      	subs	r3, #1
 800b11e:	6093      	str	r3, [r2, #8]
 800b120:	2b00      	cmp	r3, #0
 800b122:	da04      	bge.n	800b12e <__sfputc_r+0x16>
 800b124:	6994      	ldr	r4, [r2, #24]
 800b126:	42a3      	cmp	r3, r4
 800b128:	db07      	blt.n	800b13a <__sfputc_r+0x22>
 800b12a:	290a      	cmp	r1, #10
 800b12c:	d005      	beq.n	800b13a <__sfputc_r+0x22>
 800b12e:	6813      	ldr	r3, [r2, #0]
 800b130:	1c58      	adds	r0, r3, #1
 800b132:	6010      	str	r0, [r2, #0]
 800b134:	7019      	strb	r1, [r3, #0]
 800b136:	0008      	movs	r0, r1
 800b138:	bd10      	pop	{r4, pc}
 800b13a:	f7fe fc45 	bl	80099c8 <__swbuf_r>
 800b13e:	0001      	movs	r1, r0
 800b140:	e7f9      	b.n	800b136 <__sfputc_r+0x1e>

0800b142 <__sfputs_r>:
 800b142:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b144:	0006      	movs	r6, r0
 800b146:	000f      	movs	r7, r1
 800b148:	0014      	movs	r4, r2
 800b14a:	18d5      	adds	r5, r2, r3
 800b14c:	42ac      	cmp	r4, r5
 800b14e:	d101      	bne.n	800b154 <__sfputs_r+0x12>
 800b150:	2000      	movs	r0, #0
 800b152:	e007      	b.n	800b164 <__sfputs_r+0x22>
 800b154:	7821      	ldrb	r1, [r4, #0]
 800b156:	003a      	movs	r2, r7
 800b158:	0030      	movs	r0, r6
 800b15a:	f7ff ffdd 	bl	800b118 <__sfputc_r>
 800b15e:	3401      	adds	r4, #1
 800b160:	1c43      	adds	r3, r0, #1
 800b162:	d1f3      	bne.n	800b14c <__sfputs_r+0xa>
 800b164:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b168 <_vfiprintf_r>:
 800b168:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b16a:	b0a1      	sub	sp, #132	@ 0x84
 800b16c:	000f      	movs	r7, r1
 800b16e:	0015      	movs	r5, r2
 800b170:	001e      	movs	r6, r3
 800b172:	9003      	str	r0, [sp, #12]
 800b174:	2800      	cmp	r0, #0
 800b176:	d004      	beq.n	800b182 <_vfiprintf_r+0x1a>
 800b178:	6a03      	ldr	r3, [r0, #32]
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d101      	bne.n	800b182 <_vfiprintf_r+0x1a>
 800b17e:	f7fe fb33 	bl	80097e8 <__sinit>
 800b182:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b184:	07db      	lsls	r3, r3, #31
 800b186:	d405      	bmi.n	800b194 <_vfiprintf_r+0x2c>
 800b188:	89bb      	ldrh	r3, [r7, #12]
 800b18a:	059b      	lsls	r3, r3, #22
 800b18c:	d402      	bmi.n	800b194 <_vfiprintf_r+0x2c>
 800b18e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b190:	f7fe fd51 	bl	8009c36 <__retarget_lock_acquire_recursive>
 800b194:	89bb      	ldrh	r3, [r7, #12]
 800b196:	071b      	lsls	r3, r3, #28
 800b198:	d502      	bpl.n	800b1a0 <_vfiprintf_r+0x38>
 800b19a:	693b      	ldr	r3, [r7, #16]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d113      	bne.n	800b1c8 <_vfiprintf_r+0x60>
 800b1a0:	0039      	movs	r1, r7
 800b1a2:	9803      	ldr	r0, [sp, #12]
 800b1a4:	f7fe fc52 	bl	8009a4c <__swsetup_r>
 800b1a8:	2800      	cmp	r0, #0
 800b1aa:	d00d      	beq.n	800b1c8 <_vfiprintf_r+0x60>
 800b1ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b1ae:	07db      	lsls	r3, r3, #31
 800b1b0:	d503      	bpl.n	800b1ba <_vfiprintf_r+0x52>
 800b1b2:	2001      	movs	r0, #1
 800b1b4:	4240      	negs	r0, r0
 800b1b6:	b021      	add	sp, #132	@ 0x84
 800b1b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b1ba:	89bb      	ldrh	r3, [r7, #12]
 800b1bc:	059b      	lsls	r3, r3, #22
 800b1be:	d4f8      	bmi.n	800b1b2 <_vfiprintf_r+0x4a>
 800b1c0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b1c2:	f7fe fd39 	bl	8009c38 <__retarget_lock_release_recursive>
 800b1c6:	e7f4      	b.n	800b1b2 <_vfiprintf_r+0x4a>
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	ac08      	add	r4, sp, #32
 800b1cc:	6163      	str	r3, [r4, #20]
 800b1ce:	3320      	adds	r3, #32
 800b1d0:	7663      	strb	r3, [r4, #25]
 800b1d2:	3310      	adds	r3, #16
 800b1d4:	76a3      	strb	r3, [r4, #26]
 800b1d6:	9607      	str	r6, [sp, #28]
 800b1d8:	002e      	movs	r6, r5
 800b1da:	7833      	ldrb	r3, [r6, #0]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d001      	beq.n	800b1e4 <_vfiprintf_r+0x7c>
 800b1e0:	2b25      	cmp	r3, #37	@ 0x25
 800b1e2:	d148      	bne.n	800b276 <_vfiprintf_r+0x10e>
 800b1e4:	1b73      	subs	r3, r6, r5
 800b1e6:	9305      	str	r3, [sp, #20]
 800b1e8:	42ae      	cmp	r6, r5
 800b1ea:	d00b      	beq.n	800b204 <_vfiprintf_r+0x9c>
 800b1ec:	002a      	movs	r2, r5
 800b1ee:	0039      	movs	r1, r7
 800b1f0:	9803      	ldr	r0, [sp, #12]
 800b1f2:	f7ff ffa6 	bl	800b142 <__sfputs_r>
 800b1f6:	3001      	adds	r0, #1
 800b1f8:	d100      	bne.n	800b1fc <_vfiprintf_r+0x94>
 800b1fa:	e0ae      	b.n	800b35a <_vfiprintf_r+0x1f2>
 800b1fc:	6963      	ldr	r3, [r4, #20]
 800b1fe:	9a05      	ldr	r2, [sp, #20]
 800b200:	189b      	adds	r3, r3, r2
 800b202:	6163      	str	r3, [r4, #20]
 800b204:	7833      	ldrb	r3, [r6, #0]
 800b206:	2b00      	cmp	r3, #0
 800b208:	d100      	bne.n	800b20c <_vfiprintf_r+0xa4>
 800b20a:	e0a6      	b.n	800b35a <_vfiprintf_r+0x1f2>
 800b20c:	2201      	movs	r2, #1
 800b20e:	2300      	movs	r3, #0
 800b210:	4252      	negs	r2, r2
 800b212:	6062      	str	r2, [r4, #4]
 800b214:	a904      	add	r1, sp, #16
 800b216:	3254      	adds	r2, #84	@ 0x54
 800b218:	1852      	adds	r2, r2, r1
 800b21a:	1c75      	adds	r5, r6, #1
 800b21c:	6023      	str	r3, [r4, #0]
 800b21e:	60e3      	str	r3, [r4, #12]
 800b220:	60a3      	str	r3, [r4, #8]
 800b222:	7013      	strb	r3, [r2, #0]
 800b224:	65a3      	str	r3, [r4, #88]	@ 0x58
 800b226:	4b59      	ldr	r3, [pc, #356]	@ (800b38c <_vfiprintf_r+0x224>)
 800b228:	2205      	movs	r2, #5
 800b22a:	0018      	movs	r0, r3
 800b22c:	7829      	ldrb	r1, [r5, #0]
 800b22e:	9305      	str	r3, [sp, #20]
 800b230:	f7fe fd03 	bl	8009c3a <memchr>
 800b234:	1c6e      	adds	r6, r5, #1
 800b236:	2800      	cmp	r0, #0
 800b238:	d11f      	bne.n	800b27a <_vfiprintf_r+0x112>
 800b23a:	6822      	ldr	r2, [r4, #0]
 800b23c:	06d3      	lsls	r3, r2, #27
 800b23e:	d504      	bpl.n	800b24a <_vfiprintf_r+0xe2>
 800b240:	2353      	movs	r3, #83	@ 0x53
 800b242:	a904      	add	r1, sp, #16
 800b244:	185b      	adds	r3, r3, r1
 800b246:	2120      	movs	r1, #32
 800b248:	7019      	strb	r1, [r3, #0]
 800b24a:	0713      	lsls	r3, r2, #28
 800b24c:	d504      	bpl.n	800b258 <_vfiprintf_r+0xf0>
 800b24e:	2353      	movs	r3, #83	@ 0x53
 800b250:	a904      	add	r1, sp, #16
 800b252:	185b      	adds	r3, r3, r1
 800b254:	212b      	movs	r1, #43	@ 0x2b
 800b256:	7019      	strb	r1, [r3, #0]
 800b258:	782b      	ldrb	r3, [r5, #0]
 800b25a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b25c:	d016      	beq.n	800b28c <_vfiprintf_r+0x124>
 800b25e:	002e      	movs	r6, r5
 800b260:	2100      	movs	r1, #0
 800b262:	200a      	movs	r0, #10
 800b264:	68e3      	ldr	r3, [r4, #12]
 800b266:	7832      	ldrb	r2, [r6, #0]
 800b268:	1c75      	adds	r5, r6, #1
 800b26a:	3a30      	subs	r2, #48	@ 0x30
 800b26c:	2a09      	cmp	r2, #9
 800b26e:	d950      	bls.n	800b312 <_vfiprintf_r+0x1aa>
 800b270:	2900      	cmp	r1, #0
 800b272:	d111      	bne.n	800b298 <_vfiprintf_r+0x130>
 800b274:	e017      	b.n	800b2a6 <_vfiprintf_r+0x13e>
 800b276:	3601      	adds	r6, #1
 800b278:	e7af      	b.n	800b1da <_vfiprintf_r+0x72>
 800b27a:	9b05      	ldr	r3, [sp, #20]
 800b27c:	6822      	ldr	r2, [r4, #0]
 800b27e:	1ac0      	subs	r0, r0, r3
 800b280:	2301      	movs	r3, #1
 800b282:	4083      	lsls	r3, r0
 800b284:	4313      	orrs	r3, r2
 800b286:	0035      	movs	r5, r6
 800b288:	6023      	str	r3, [r4, #0]
 800b28a:	e7cc      	b.n	800b226 <_vfiprintf_r+0xbe>
 800b28c:	9b07      	ldr	r3, [sp, #28]
 800b28e:	1d19      	adds	r1, r3, #4
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	9107      	str	r1, [sp, #28]
 800b294:	2b00      	cmp	r3, #0
 800b296:	db01      	blt.n	800b29c <_vfiprintf_r+0x134>
 800b298:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b29a:	e004      	b.n	800b2a6 <_vfiprintf_r+0x13e>
 800b29c:	425b      	negs	r3, r3
 800b29e:	60e3      	str	r3, [r4, #12]
 800b2a0:	2302      	movs	r3, #2
 800b2a2:	4313      	orrs	r3, r2
 800b2a4:	6023      	str	r3, [r4, #0]
 800b2a6:	7833      	ldrb	r3, [r6, #0]
 800b2a8:	2b2e      	cmp	r3, #46	@ 0x2e
 800b2aa:	d10c      	bne.n	800b2c6 <_vfiprintf_r+0x15e>
 800b2ac:	7873      	ldrb	r3, [r6, #1]
 800b2ae:	2b2a      	cmp	r3, #42	@ 0x2a
 800b2b0:	d134      	bne.n	800b31c <_vfiprintf_r+0x1b4>
 800b2b2:	9b07      	ldr	r3, [sp, #28]
 800b2b4:	3602      	adds	r6, #2
 800b2b6:	1d1a      	adds	r2, r3, #4
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	9207      	str	r2, [sp, #28]
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	da01      	bge.n	800b2c4 <_vfiprintf_r+0x15c>
 800b2c0:	2301      	movs	r3, #1
 800b2c2:	425b      	negs	r3, r3
 800b2c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2c6:	4d32      	ldr	r5, [pc, #200]	@ (800b390 <_vfiprintf_r+0x228>)
 800b2c8:	2203      	movs	r2, #3
 800b2ca:	0028      	movs	r0, r5
 800b2cc:	7831      	ldrb	r1, [r6, #0]
 800b2ce:	f7fe fcb4 	bl	8009c3a <memchr>
 800b2d2:	2800      	cmp	r0, #0
 800b2d4:	d006      	beq.n	800b2e4 <_vfiprintf_r+0x17c>
 800b2d6:	2340      	movs	r3, #64	@ 0x40
 800b2d8:	1b40      	subs	r0, r0, r5
 800b2da:	4083      	lsls	r3, r0
 800b2dc:	6822      	ldr	r2, [r4, #0]
 800b2de:	3601      	adds	r6, #1
 800b2e0:	4313      	orrs	r3, r2
 800b2e2:	6023      	str	r3, [r4, #0]
 800b2e4:	7831      	ldrb	r1, [r6, #0]
 800b2e6:	2206      	movs	r2, #6
 800b2e8:	482a      	ldr	r0, [pc, #168]	@ (800b394 <_vfiprintf_r+0x22c>)
 800b2ea:	1c75      	adds	r5, r6, #1
 800b2ec:	7621      	strb	r1, [r4, #24]
 800b2ee:	f7fe fca4 	bl	8009c3a <memchr>
 800b2f2:	2800      	cmp	r0, #0
 800b2f4:	d040      	beq.n	800b378 <_vfiprintf_r+0x210>
 800b2f6:	4b28      	ldr	r3, [pc, #160]	@ (800b398 <_vfiprintf_r+0x230>)
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d122      	bne.n	800b342 <_vfiprintf_r+0x1da>
 800b2fc:	2207      	movs	r2, #7
 800b2fe:	9b07      	ldr	r3, [sp, #28]
 800b300:	3307      	adds	r3, #7
 800b302:	4393      	bics	r3, r2
 800b304:	3308      	adds	r3, #8
 800b306:	9307      	str	r3, [sp, #28]
 800b308:	6963      	ldr	r3, [r4, #20]
 800b30a:	9a04      	ldr	r2, [sp, #16]
 800b30c:	189b      	adds	r3, r3, r2
 800b30e:	6163      	str	r3, [r4, #20]
 800b310:	e762      	b.n	800b1d8 <_vfiprintf_r+0x70>
 800b312:	4343      	muls	r3, r0
 800b314:	002e      	movs	r6, r5
 800b316:	2101      	movs	r1, #1
 800b318:	189b      	adds	r3, r3, r2
 800b31a:	e7a4      	b.n	800b266 <_vfiprintf_r+0xfe>
 800b31c:	2300      	movs	r3, #0
 800b31e:	200a      	movs	r0, #10
 800b320:	0019      	movs	r1, r3
 800b322:	3601      	adds	r6, #1
 800b324:	6063      	str	r3, [r4, #4]
 800b326:	7832      	ldrb	r2, [r6, #0]
 800b328:	1c75      	adds	r5, r6, #1
 800b32a:	3a30      	subs	r2, #48	@ 0x30
 800b32c:	2a09      	cmp	r2, #9
 800b32e:	d903      	bls.n	800b338 <_vfiprintf_r+0x1d0>
 800b330:	2b00      	cmp	r3, #0
 800b332:	d0c8      	beq.n	800b2c6 <_vfiprintf_r+0x15e>
 800b334:	9109      	str	r1, [sp, #36]	@ 0x24
 800b336:	e7c6      	b.n	800b2c6 <_vfiprintf_r+0x15e>
 800b338:	4341      	muls	r1, r0
 800b33a:	002e      	movs	r6, r5
 800b33c:	2301      	movs	r3, #1
 800b33e:	1889      	adds	r1, r1, r2
 800b340:	e7f1      	b.n	800b326 <_vfiprintf_r+0x1be>
 800b342:	aa07      	add	r2, sp, #28
 800b344:	9200      	str	r2, [sp, #0]
 800b346:	0021      	movs	r1, r4
 800b348:	003a      	movs	r2, r7
 800b34a:	4b14      	ldr	r3, [pc, #80]	@ (800b39c <_vfiprintf_r+0x234>)
 800b34c:	9803      	ldr	r0, [sp, #12]
 800b34e:	f7fd fe01 	bl	8008f54 <_printf_float>
 800b352:	9004      	str	r0, [sp, #16]
 800b354:	9b04      	ldr	r3, [sp, #16]
 800b356:	3301      	adds	r3, #1
 800b358:	d1d6      	bne.n	800b308 <_vfiprintf_r+0x1a0>
 800b35a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b35c:	07db      	lsls	r3, r3, #31
 800b35e:	d405      	bmi.n	800b36c <_vfiprintf_r+0x204>
 800b360:	89bb      	ldrh	r3, [r7, #12]
 800b362:	059b      	lsls	r3, r3, #22
 800b364:	d402      	bmi.n	800b36c <_vfiprintf_r+0x204>
 800b366:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b368:	f7fe fc66 	bl	8009c38 <__retarget_lock_release_recursive>
 800b36c:	89bb      	ldrh	r3, [r7, #12]
 800b36e:	065b      	lsls	r3, r3, #25
 800b370:	d500      	bpl.n	800b374 <_vfiprintf_r+0x20c>
 800b372:	e71e      	b.n	800b1b2 <_vfiprintf_r+0x4a>
 800b374:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800b376:	e71e      	b.n	800b1b6 <_vfiprintf_r+0x4e>
 800b378:	aa07      	add	r2, sp, #28
 800b37a:	9200      	str	r2, [sp, #0]
 800b37c:	0021      	movs	r1, r4
 800b37e:	003a      	movs	r2, r7
 800b380:	4b06      	ldr	r3, [pc, #24]	@ (800b39c <_vfiprintf_r+0x234>)
 800b382:	9803      	ldr	r0, [sp, #12]
 800b384:	f7fe f894 	bl	80094b0 <_printf_i>
 800b388:	e7e3      	b.n	800b352 <_vfiprintf_r+0x1ea>
 800b38a:	46c0      	nop			@ (mov r8, r8)
 800b38c:	0800c762 	.word	0x0800c762
 800b390:	0800c768 	.word	0x0800c768
 800b394:	0800c76c 	.word	0x0800c76c
 800b398:	08008f55 	.word	0x08008f55
 800b39c:	0800b143 	.word	0x0800b143

0800b3a0 <__sflush_r>:
 800b3a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b3a2:	220c      	movs	r2, #12
 800b3a4:	5e8b      	ldrsh	r3, [r1, r2]
 800b3a6:	0005      	movs	r5, r0
 800b3a8:	000c      	movs	r4, r1
 800b3aa:	071a      	lsls	r2, r3, #28
 800b3ac:	d456      	bmi.n	800b45c <__sflush_r+0xbc>
 800b3ae:	684a      	ldr	r2, [r1, #4]
 800b3b0:	2a00      	cmp	r2, #0
 800b3b2:	dc02      	bgt.n	800b3ba <__sflush_r+0x1a>
 800b3b4:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800b3b6:	2a00      	cmp	r2, #0
 800b3b8:	dd4e      	ble.n	800b458 <__sflush_r+0xb8>
 800b3ba:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800b3bc:	2f00      	cmp	r7, #0
 800b3be:	d04b      	beq.n	800b458 <__sflush_r+0xb8>
 800b3c0:	2200      	movs	r2, #0
 800b3c2:	2080      	movs	r0, #128	@ 0x80
 800b3c4:	682e      	ldr	r6, [r5, #0]
 800b3c6:	602a      	str	r2, [r5, #0]
 800b3c8:	001a      	movs	r2, r3
 800b3ca:	0140      	lsls	r0, r0, #5
 800b3cc:	6a21      	ldr	r1, [r4, #32]
 800b3ce:	4002      	ands	r2, r0
 800b3d0:	4203      	tst	r3, r0
 800b3d2:	d033      	beq.n	800b43c <__sflush_r+0x9c>
 800b3d4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b3d6:	89a3      	ldrh	r3, [r4, #12]
 800b3d8:	075b      	lsls	r3, r3, #29
 800b3da:	d506      	bpl.n	800b3ea <__sflush_r+0x4a>
 800b3dc:	6863      	ldr	r3, [r4, #4]
 800b3de:	1ad2      	subs	r2, r2, r3
 800b3e0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d001      	beq.n	800b3ea <__sflush_r+0x4a>
 800b3e6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b3e8:	1ad2      	subs	r2, r2, r3
 800b3ea:	2300      	movs	r3, #0
 800b3ec:	0028      	movs	r0, r5
 800b3ee:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800b3f0:	6a21      	ldr	r1, [r4, #32]
 800b3f2:	47b8      	blx	r7
 800b3f4:	89a2      	ldrh	r2, [r4, #12]
 800b3f6:	1c43      	adds	r3, r0, #1
 800b3f8:	d106      	bne.n	800b408 <__sflush_r+0x68>
 800b3fa:	6829      	ldr	r1, [r5, #0]
 800b3fc:	291d      	cmp	r1, #29
 800b3fe:	d846      	bhi.n	800b48e <__sflush_r+0xee>
 800b400:	4b29      	ldr	r3, [pc, #164]	@ (800b4a8 <__sflush_r+0x108>)
 800b402:	40cb      	lsrs	r3, r1
 800b404:	07db      	lsls	r3, r3, #31
 800b406:	d542      	bpl.n	800b48e <__sflush_r+0xee>
 800b408:	2300      	movs	r3, #0
 800b40a:	6063      	str	r3, [r4, #4]
 800b40c:	6923      	ldr	r3, [r4, #16]
 800b40e:	6023      	str	r3, [r4, #0]
 800b410:	04d2      	lsls	r2, r2, #19
 800b412:	d505      	bpl.n	800b420 <__sflush_r+0x80>
 800b414:	1c43      	adds	r3, r0, #1
 800b416:	d102      	bne.n	800b41e <__sflush_r+0x7e>
 800b418:	682b      	ldr	r3, [r5, #0]
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d100      	bne.n	800b420 <__sflush_r+0x80>
 800b41e:	6560      	str	r0, [r4, #84]	@ 0x54
 800b420:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b422:	602e      	str	r6, [r5, #0]
 800b424:	2900      	cmp	r1, #0
 800b426:	d017      	beq.n	800b458 <__sflush_r+0xb8>
 800b428:	0023      	movs	r3, r4
 800b42a:	3344      	adds	r3, #68	@ 0x44
 800b42c:	4299      	cmp	r1, r3
 800b42e:	d002      	beq.n	800b436 <__sflush_r+0x96>
 800b430:	0028      	movs	r0, r5
 800b432:	f7ff fa8b 	bl	800a94c <_free_r>
 800b436:	2300      	movs	r3, #0
 800b438:	6363      	str	r3, [r4, #52]	@ 0x34
 800b43a:	e00d      	b.n	800b458 <__sflush_r+0xb8>
 800b43c:	2301      	movs	r3, #1
 800b43e:	0028      	movs	r0, r5
 800b440:	47b8      	blx	r7
 800b442:	0002      	movs	r2, r0
 800b444:	1c43      	adds	r3, r0, #1
 800b446:	d1c6      	bne.n	800b3d6 <__sflush_r+0x36>
 800b448:	682b      	ldr	r3, [r5, #0]
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d0c3      	beq.n	800b3d6 <__sflush_r+0x36>
 800b44e:	2b1d      	cmp	r3, #29
 800b450:	d001      	beq.n	800b456 <__sflush_r+0xb6>
 800b452:	2b16      	cmp	r3, #22
 800b454:	d11a      	bne.n	800b48c <__sflush_r+0xec>
 800b456:	602e      	str	r6, [r5, #0]
 800b458:	2000      	movs	r0, #0
 800b45a:	e01e      	b.n	800b49a <__sflush_r+0xfa>
 800b45c:	690e      	ldr	r6, [r1, #16]
 800b45e:	2e00      	cmp	r6, #0
 800b460:	d0fa      	beq.n	800b458 <__sflush_r+0xb8>
 800b462:	680f      	ldr	r7, [r1, #0]
 800b464:	600e      	str	r6, [r1, #0]
 800b466:	1bba      	subs	r2, r7, r6
 800b468:	9201      	str	r2, [sp, #4]
 800b46a:	2200      	movs	r2, #0
 800b46c:	079b      	lsls	r3, r3, #30
 800b46e:	d100      	bne.n	800b472 <__sflush_r+0xd2>
 800b470:	694a      	ldr	r2, [r1, #20]
 800b472:	60a2      	str	r2, [r4, #8]
 800b474:	9b01      	ldr	r3, [sp, #4]
 800b476:	2b00      	cmp	r3, #0
 800b478:	ddee      	ble.n	800b458 <__sflush_r+0xb8>
 800b47a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b47c:	0032      	movs	r2, r6
 800b47e:	001f      	movs	r7, r3
 800b480:	0028      	movs	r0, r5
 800b482:	9b01      	ldr	r3, [sp, #4]
 800b484:	6a21      	ldr	r1, [r4, #32]
 800b486:	47b8      	blx	r7
 800b488:	2800      	cmp	r0, #0
 800b48a:	dc07      	bgt.n	800b49c <__sflush_r+0xfc>
 800b48c:	89a2      	ldrh	r2, [r4, #12]
 800b48e:	2340      	movs	r3, #64	@ 0x40
 800b490:	2001      	movs	r0, #1
 800b492:	4313      	orrs	r3, r2
 800b494:	b21b      	sxth	r3, r3
 800b496:	81a3      	strh	r3, [r4, #12]
 800b498:	4240      	negs	r0, r0
 800b49a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b49c:	9b01      	ldr	r3, [sp, #4]
 800b49e:	1836      	adds	r6, r6, r0
 800b4a0:	1a1b      	subs	r3, r3, r0
 800b4a2:	9301      	str	r3, [sp, #4]
 800b4a4:	e7e6      	b.n	800b474 <__sflush_r+0xd4>
 800b4a6:	46c0      	nop			@ (mov r8, r8)
 800b4a8:	20400001 	.word	0x20400001

0800b4ac <_fflush_r>:
 800b4ac:	690b      	ldr	r3, [r1, #16]
 800b4ae:	b570      	push	{r4, r5, r6, lr}
 800b4b0:	0005      	movs	r5, r0
 800b4b2:	000c      	movs	r4, r1
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d102      	bne.n	800b4be <_fflush_r+0x12>
 800b4b8:	2500      	movs	r5, #0
 800b4ba:	0028      	movs	r0, r5
 800b4bc:	bd70      	pop	{r4, r5, r6, pc}
 800b4be:	2800      	cmp	r0, #0
 800b4c0:	d004      	beq.n	800b4cc <_fflush_r+0x20>
 800b4c2:	6a03      	ldr	r3, [r0, #32]
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d101      	bne.n	800b4cc <_fflush_r+0x20>
 800b4c8:	f7fe f98e 	bl	80097e8 <__sinit>
 800b4cc:	220c      	movs	r2, #12
 800b4ce:	5ea3      	ldrsh	r3, [r4, r2]
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d0f1      	beq.n	800b4b8 <_fflush_r+0xc>
 800b4d4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b4d6:	07d2      	lsls	r2, r2, #31
 800b4d8:	d404      	bmi.n	800b4e4 <_fflush_r+0x38>
 800b4da:	059b      	lsls	r3, r3, #22
 800b4dc:	d402      	bmi.n	800b4e4 <_fflush_r+0x38>
 800b4de:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b4e0:	f7fe fba9 	bl	8009c36 <__retarget_lock_acquire_recursive>
 800b4e4:	0028      	movs	r0, r5
 800b4e6:	0021      	movs	r1, r4
 800b4e8:	f7ff ff5a 	bl	800b3a0 <__sflush_r>
 800b4ec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b4ee:	0005      	movs	r5, r0
 800b4f0:	07db      	lsls	r3, r3, #31
 800b4f2:	d4e2      	bmi.n	800b4ba <_fflush_r+0xe>
 800b4f4:	89a3      	ldrh	r3, [r4, #12]
 800b4f6:	059b      	lsls	r3, r3, #22
 800b4f8:	d4df      	bmi.n	800b4ba <_fflush_r+0xe>
 800b4fa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b4fc:	f7fe fb9c 	bl	8009c38 <__retarget_lock_release_recursive>
 800b500:	e7db      	b.n	800b4ba <_fflush_r+0xe>
	...

0800b504 <__swhatbuf_r>:
 800b504:	b570      	push	{r4, r5, r6, lr}
 800b506:	000e      	movs	r6, r1
 800b508:	001d      	movs	r5, r3
 800b50a:	230e      	movs	r3, #14
 800b50c:	5ec9      	ldrsh	r1, [r1, r3]
 800b50e:	0014      	movs	r4, r2
 800b510:	b096      	sub	sp, #88	@ 0x58
 800b512:	2900      	cmp	r1, #0
 800b514:	da0c      	bge.n	800b530 <__swhatbuf_r+0x2c>
 800b516:	89b2      	ldrh	r2, [r6, #12]
 800b518:	2380      	movs	r3, #128	@ 0x80
 800b51a:	0011      	movs	r1, r2
 800b51c:	4019      	ands	r1, r3
 800b51e:	421a      	tst	r2, r3
 800b520:	d114      	bne.n	800b54c <__swhatbuf_r+0x48>
 800b522:	2380      	movs	r3, #128	@ 0x80
 800b524:	00db      	lsls	r3, r3, #3
 800b526:	2000      	movs	r0, #0
 800b528:	6029      	str	r1, [r5, #0]
 800b52a:	6023      	str	r3, [r4, #0]
 800b52c:	b016      	add	sp, #88	@ 0x58
 800b52e:	bd70      	pop	{r4, r5, r6, pc}
 800b530:	466a      	mov	r2, sp
 800b532:	f000 f853 	bl	800b5dc <_fstat_r>
 800b536:	2800      	cmp	r0, #0
 800b538:	dbed      	blt.n	800b516 <__swhatbuf_r+0x12>
 800b53a:	23f0      	movs	r3, #240	@ 0xf0
 800b53c:	9901      	ldr	r1, [sp, #4]
 800b53e:	021b      	lsls	r3, r3, #8
 800b540:	4019      	ands	r1, r3
 800b542:	4b04      	ldr	r3, [pc, #16]	@ (800b554 <__swhatbuf_r+0x50>)
 800b544:	18c9      	adds	r1, r1, r3
 800b546:	424b      	negs	r3, r1
 800b548:	4159      	adcs	r1, r3
 800b54a:	e7ea      	b.n	800b522 <__swhatbuf_r+0x1e>
 800b54c:	2100      	movs	r1, #0
 800b54e:	2340      	movs	r3, #64	@ 0x40
 800b550:	e7e9      	b.n	800b526 <__swhatbuf_r+0x22>
 800b552:	46c0      	nop			@ (mov r8, r8)
 800b554:	ffffe000 	.word	0xffffe000

0800b558 <__smakebuf_r>:
 800b558:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b55a:	2602      	movs	r6, #2
 800b55c:	898b      	ldrh	r3, [r1, #12]
 800b55e:	0005      	movs	r5, r0
 800b560:	000c      	movs	r4, r1
 800b562:	b085      	sub	sp, #20
 800b564:	4233      	tst	r3, r6
 800b566:	d007      	beq.n	800b578 <__smakebuf_r+0x20>
 800b568:	0023      	movs	r3, r4
 800b56a:	3347      	adds	r3, #71	@ 0x47
 800b56c:	6023      	str	r3, [r4, #0]
 800b56e:	6123      	str	r3, [r4, #16]
 800b570:	2301      	movs	r3, #1
 800b572:	6163      	str	r3, [r4, #20]
 800b574:	b005      	add	sp, #20
 800b576:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b578:	ab03      	add	r3, sp, #12
 800b57a:	aa02      	add	r2, sp, #8
 800b57c:	f7ff ffc2 	bl	800b504 <__swhatbuf_r>
 800b580:	9f02      	ldr	r7, [sp, #8]
 800b582:	9001      	str	r0, [sp, #4]
 800b584:	0039      	movs	r1, r7
 800b586:	0028      	movs	r0, r5
 800b588:	f7fd fbae 	bl	8008ce8 <_malloc_r>
 800b58c:	2800      	cmp	r0, #0
 800b58e:	d108      	bne.n	800b5a2 <__smakebuf_r+0x4a>
 800b590:	220c      	movs	r2, #12
 800b592:	5ea3      	ldrsh	r3, [r4, r2]
 800b594:	059a      	lsls	r2, r3, #22
 800b596:	d4ed      	bmi.n	800b574 <__smakebuf_r+0x1c>
 800b598:	2203      	movs	r2, #3
 800b59a:	4393      	bics	r3, r2
 800b59c:	431e      	orrs	r6, r3
 800b59e:	81a6      	strh	r6, [r4, #12]
 800b5a0:	e7e2      	b.n	800b568 <__smakebuf_r+0x10>
 800b5a2:	2380      	movs	r3, #128	@ 0x80
 800b5a4:	89a2      	ldrh	r2, [r4, #12]
 800b5a6:	6020      	str	r0, [r4, #0]
 800b5a8:	4313      	orrs	r3, r2
 800b5aa:	81a3      	strh	r3, [r4, #12]
 800b5ac:	9b03      	ldr	r3, [sp, #12]
 800b5ae:	6120      	str	r0, [r4, #16]
 800b5b0:	6167      	str	r7, [r4, #20]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d00c      	beq.n	800b5d0 <__smakebuf_r+0x78>
 800b5b6:	0028      	movs	r0, r5
 800b5b8:	230e      	movs	r3, #14
 800b5ba:	5ee1      	ldrsh	r1, [r4, r3]
 800b5bc:	f000 f820 	bl	800b600 <_isatty_r>
 800b5c0:	2800      	cmp	r0, #0
 800b5c2:	d005      	beq.n	800b5d0 <__smakebuf_r+0x78>
 800b5c4:	2303      	movs	r3, #3
 800b5c6:	89a2      	ldrh	r2, [r4, #12]
 800b5c8:	439a      	bics	r2, r3
 800b5ca:	3b02      	subs	r3, #2
 800b5cc:	4313      	orrs	r3, r2
 800b5ce:	81a3      	strh	r3, [r4, #12]
 800b5d0:	89a3      	ldrh	r3, [r4, #12]
 800b5d2:	9a01      	ldr	r2, [sp, #4]
 800b5d4:	4313      	orrs	r3, r2
 800b5d6:	81a3      	strh	r3, [r4, #12]
 800b5d8:	e7cc      	b.n	800b574 <__smakebuf_r+0x1c>
	...

0800b5dc <_fstat_r>:
 800b5dc:	2300      	movs	r3, #0
 800b5de:	b570      	push	{r4, r5, r6, lr}
 800b5e0:	4d06      	ldr	r5, [pc, #24]	@ (800b5fc <_fstat_r+0x20>)
 800b5e2:	0004      	movs	r4, r0
 800b5e4:	0008      	movs	r0, r1
 800b5e6:	0011      	movs	r1, r2
 800b5e8:	602b      	str	r3, [r5, #0]
 800b5ea:	f7f8 faa6 	bl	8003b3a <_fstat>
 800b5ee:	1c43      	adds	r3, r0, #1
 800b5f0:	d103      	bne.n	800b5fa <_fstat_r+0x1e>
 800b5f2:	682b      	ldr	r3, [r5, #0]
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d000      	beq.n	800b5fa <_fstat_r+0x1e>
 800b5f8:	6023      	str	r3, [r4, #0]
 800b5fa:	bd70      	pop	{r4, r5, r6, pc}
 800b5fc:	20000d44 	.word	0x20000d44

0800b600 <_isatty_r>:
 800b600:	2300      	movs	r3, #0
 800b602:	b570      	push	{r4, r5, r6, lr}
 800b604:	4d06      	ldr	r5, [pc, #24]	@ (800b620 <_isatty_r+0x20>)
 800b606:	0004      	movs	r4, r0
 800b608:	0008      	movs	r0, r1
 800b60a:	602b      	str	r3, [r5, #0]
 800b60c:	f7f8 faa3 	bl	8003b56 <_isatty>
 800b610:	1c43      	adds	r3, r0, #1
 800b612:	d103      	bne.n	800b61c <_isatty_r+0x1c>
 800b614:	682b      	ldr	r3, [r5, #0]
 800b616:	2b00      	cmp	r3, #0
 800b618:	d000      	beq.n	800b61c <_isatty_r+0x1c>
 800b61a:	6023      	str	r3, [r4, #0]
 800b61c:	bd70      	pop	{r4, r5, r6, pc}
 800b61e:	46c0      	nop			@ (mov r8, r8)
 800b620:	20000d44 	.word	0x20000d44

0800b624 <__assert_func>:
 800b624:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800b626:	0014      	movs	r4, r2
 800b628:	001a      	movs	r2, r3
 800b62a:	4b09      	ldr	r3, [pc, #36]	@ (800b650 <__assert_func+0x2c>)
 800b62c:	0005      	movs	r5, r0
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	000e      	movs	r6, r1
 800b632:	68d8      	ldr	r0, [r3, #12]
 800b634:	4b07      	ldr	r3, [pc, #28]	@ (800b654 <__assert_func+0x30>)
 800b636:	2c00      	cmp	r4, #0
 800b638:	d101      	bne.n	800b63e <__assert_func+0x1a>
 800b63a:	4b07      	ldr	r3, [pc, #28]	@ (800b658 <__assert_func+0x34>)
 800b63c:	001c      	movs	r4, r3
 800b63e:	4907      	ldr	r1, [pc, #28]	@ (800b65c <__assert_func+0x38>)
 800b640:	9301      	str	r3, [sp, #4]
 800b642:	9402      	str	r4, [sp, #8]
 800b644:	002b      	movs	r3, r5
 800b646:	9600      	str	r6, [sp, #0]
 800b648:	f000 f856 	bl	800b6f8 <fiprintf>
 800b64c:	f000 f864 	bl	800b718 <abort>
 800b650:	200006a0 	.word	0x200006a0
 800b654:	0800c77d 	.word	0x0800c77d
 800b658:	0800c7b8 	.word	0x0800c7b8
 800b65c:	0800c78a 	.word	0x0800c78a

0800b660 <_calloc_r>:
 800b660:	b570      	push	{r4, r5, r6, lr}
 800b662:	0c0b      	lsrs	r3, r1, #16
 800b664:	0c15      	lsrs	r5, r2, #16
 800b666:	2b00      	cmp	r3, #0
 800b668:	d11e      	bne.n	800b6a8 <_calloc_r+0x48>
 800b66a:	2d00      	cmp	r5, #0
 800b66c:	d10c      	bne.n	800b688 <_calloc_r+0x28>
 800b66e:	b289      	uxth	r1, r1
 800b670:	b294      	uxth	r4, r2
 800b672:	434c      	muls	r4, r1
 800b674:	0021      	movs	r1, r4
 800b676:	f7fd fb37 	bl	8008ce8 <_malloc_r>
 800b67a:	1e05      	subs	r5, r0, #0
 800b67c:	d01b      	beq.n	800b6b6 <_calloc_r+0x56>
 800b67e:	0022      	movs	r2, r4
 800b680:	2100      	movs	r1, #0
 800b682:	f7fe fa41 	bl	8009b08 <memset>
 800b686:	e016      	b.n	800b6b6 <_calloc_r+0x56>
 800b688:	1c2b      	adds	r3, r5, #0
 800b68a:	1c0c      	adds	r4, r1, #0
 800b68c:	b289      	uxth	r1, r1
 800b68e:	b292      	uxth	r2, r2
 800b690:	434a      	muls	r2, r1
 800b692:	b29b      	uxth	r3, r3
 800b694:	b2a1      	uxth	r1, r4
 800b696:	4359      	muls	r1, r3
 800b698:	0c14      	lsrs	r4, r2, #16
 800b69a:	190c      	adds	r4, r1, r4
 800b69c:	0c23      	lsrs	r3, r4, #16
 800b69e:	d107      	bne.n	800b6b0 <_calloc_r+0x50>
 800b6a0:	0424      	lsls	r4, r4, #16
 800b6a2:	b292      	uxth	r2, r2
 800b6a4:	4314      	orrs	r4, r2
 800b6a6:	e7e5      	b.n	800b674 <_calloc_r+0x14>
 800b6a8:	2d00      	cmp	r5, #0
 800b6aa:	d101      	bne.n	800b6b0 <_calloc_r+0x50>
 800b6ac:	1c14      	adds	r4, r2, #0
 800b6ae:	e7ed      	b.n	800b68c <_calloc_r+0x2c>
 800b6b0:	230c      	movs	r3, #12
 800b6b2:	2500      	movs	r5, #0
 800b6b4:	6003      	str	r3, [r0, #0]
 800b6b6:	0028      	movs	r0, r5
 800b6b8:	bd70      	pop	{r4, r5, r6, pc}

0800b6ba <__ascii_mbtowc>:
 800b6ba:	b082      	sub	sp, #8
 800b6bc:	2900      	cmp	r1, #0
 800b6be:	d100      	bne.n	800b6c2 <__ascii_mbtowc+0x8>
 800b6c0:	a901      	add	r1, sp, #4
 800b6c2:	1e10      	subs	r0, r2, #0
 800b6c4:	d006      	beq.n	800b6d4 <__ascii_mbtowc+0x1a>
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d006      	beq.n	800b6d8 <__ascii_mbtowc+0x1e>
 800b6ca:	7813      	ldrb	r3, [r2, #0]
 800b6cc:	600b      	str	r3, [r1, #0]
 800b6ce:	7810      	ldrb	r0, [r2, #0]
 800b6d0:	1e43      	subs	r3, r0, #1
 800b6d2:	4198      	sbcs	r0, r3
 800b6d4:	b002      	add	sp, #8
 800b6d6:	4770      	bx	lr
 800b6d8:	2002      	movs	r0, #2
 800b6da:	4240      	negs	r0, r0
 800b6dc:	e7fa      	b.n	800b6d4 <__ascii_mbtowc+0x1a>

0800b6de <__ascii_wctomb>:
 800b6de:	0003      	movs	r3, r0
 800b6e0:	1e08      	subs	r0, r1, #0
 800b6e2:	d005      	beq.n	800b6f0 <__ascii_wctomb+0x12>
 800b6e4:	2aff      	cmp	r2, #255	@ 0xff
 800b6e6:	d904      	bls.n	800b6f2 <__ascii_wctomb+0x14>
 800b6e8:	228a      	movs	r2, #138	@ 0x8a
 800b6ea:	2001      	movs	r0, #1
 800b6ec:	601a      	str	r2, [r3, #0]
 800b6ee:	4240      	negs	r0, r0
 800b6f0:	4770      	bx	lr
 800b6f2:	2001      	movs	r0, #1
 800b6f4:	700a      	strb	r2, [r1, #0]
 800b6f6:	e7fb      	b.n	800b6f0 <__ascii_wctomb+0x12>

0800b6f8 <fiprintf>:
 800b6f8:	b40e      	push	{r1, r2, r3}
 800b6fa:	b517      	push	{r0, r1, r2, r4, lr}
 800b6fc:	4c05      	ldr	r4, [pc, #20]	@ (800b714 <fiprintf+0x1c>)
 800b6fe:	ab05      	add	r3, sp, #20
 800b700:	cb04      	ldmia	r3!, {r2}
 800b702:	0001      	movs	r1, r0
 800b704:	6820      	ldr	r0, [r4, #0]
 800b706:	9301      	str	r3, [sp, #4]
 800b708:	f7ff fd2e 	bl	800b168 <_vfiprintf_r>
 800b70c:	bc1e      	pop	{r1, r2, r3, r4}
 800b70e:	bc08      	pop	{r3}
 800b710:	b003      	add	sp, #12
 800b712:	4718      	bx	r3
 800b714:	200006a0 	.word	0x200006a0

0800b718 <abort>:
 800b718:	2006      	movs	r0, #6
 800b71a:	b510      	push	{r4, lr}
 800b71c:	f000 f82c 	bl	800b778 <raise>
 800b720:	2001      	movs	r0, #1
 800b722:	f7f8 f9d6 	bl	8003ad2 <_exit>

0800b726 <_raise_r>:
 800b726:	b570      	push	{r4, r5, r6, lr}
 800b728:	0004      	movs	r4, r0
 800b72a:	000d      	movs	r5, r1
 800b72c:	291f      	cmp	r1, #31
 800b72e:	d904      	bls.n	800b73a <_raise_r+0x14>
 800b730:	2316      	movs	r3, #22
 800b732:	6003      	str	r3, [r0, #0]
 800b734:	2001      	movs	r0, #1
 800b736:	4240      	negs	r0, r0
 800b738:	bd70      	pop	{r4, r5, r6, pc}
 800b73a:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d004      	beq.n	800b74a <_raise_r+0x24>
 800b740:	008a      	lsls	r2, r1, #2
 800b742:	189b      	adds	r3, r3, r2
 800b744:	681a      	ldr	r2, [r3, #0]
 800b746:	2a00      	cmp	r2, #0
 800b748:	d108      	bne.n	800b75c <_raise_r+0x36>
 800b74a:	0020      	movs	r0, r4
 800b74c:	f000 f830 	bl	800b7b0 <_getpid_r>
 800b750:	002a      	movs	r2, r5
 800b752:	0001      	movs	r1, r0
 800b754:	0020      	movs	r0, r4
 800b756:	f000 f819 	bl	800b78c <_kill_r>
 800b75a:	e7ed      	b.n	800b738 <_raise_r+0x12>
 800b75c:	2a01      	cmp	r2, #1
 800b75e:	d009      	beq.n	800b774 <_raise_r+0x4e>
 800b760:	1c51      	adds	r1, r2, #1
 800b762:	d103      	bne.n	800b76c <_raise_r+0x46>
 800b764:	2316      	movs	r3, #22
 800b766:	6003      	str	r3, [r0, #0]
 800b768:	2001      	movs	r0, #1
 800b76a:	e7e5      	b.n	800b738 <_raise_r+0x12>
 800b76c:	2100      	movs	r1, #0
 800b76e:	0028      	movs	r0, r5
 800b770:	6019      	str	r1, [r3, #0]
 800b772:	4790      	blx	r2
 800b774:	2000      	movs	r0, #0
 800b776:	e7df      	b.n	800b738 <_raise_r+0x12>

0800b778 <raise>:
 800b778:	b510      	push	{r4, lr}
 800b77a:	4b03      	ldr	r3, [pc, #12]	@ (800b788 <raise+0x10>)
 800b77c:	0001      	movs	r1, r0
 800b77e:	6818      	ldr	r0, [r3, #0]
 800b780:	f7ff ffd1 	bl	800b726 <_raise_r>
 800b784:	bd10      	pop	{r4, pc}
 800b786:	46c0      	nop			@ (mov r8, r8)
 800b788:	200006a0 	.word	0x200006a0

0800b78c <_kill_r>:
 800b78c:	2300      	movs	r3, #0
 800b78e:	b570      	push	{r4, r5, r6, lr}
 800b790:	4d06      	ldr	r5, [pc, #24]	@ (800b7ac <_kill_r+0x20>)
 800b792:	0004      	movs	r4, r0
 800b794:	0008      	movs	r0, r1
 800b796:	0011      	movs	r1, r2
 800b798:	602b      	str	r3, [r5, #0]
 800b79a:	f7f8 f98a 	bl	8003ab2 <_kill>
 800b79e:	1c43      	adds	r3, r0, #1
 800b7a0:	d103      	bne.n	800b7aa <_kill_r+0x1e>
 800b7a2:	682b      	ldr	r3, [r5, #0]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d000      	beq.n	800b7aa <_kill_r+0x1e>
 800b7a8:	6023      	str	r3, [r4, #0]
 800b7aa:	bd70      	pop	{r4, r5, r6, pc}
 800b7ac:	20000d44 	.word	0x20000d44

0800b7b0 <_getpid_r>:
 800b7b0:	b510      	push	{r4, lr}
 800b7b2:	f7f8 f978 	bl	8003aa6 <_getpid>
 800b7b6:	bd10      	pop	{r4, pc}

0800b7b8 <_init>:
 800b7b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7ba:	46c0      	nop			@ (mov r8, r8)
 800b7bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b7be:	bc08      	pop	{r3}
 800b7c0:	469e      	mov	lr, r3
 800b7c2:	4770      	bx	lr

0800b7c4 <_fini>:
 800b7c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7c6:	46c0      	nop			@ (mov r8, r8)
 800b7c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b7ca:	bc08      	pop	{r3}
 800b7cc:	469e      	mov	lr, r3
 800b7ce:	4770      	bx	lr
