;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-29
	MOV -7, <-20
	DJN -1, @-20
	SUB 200, @0
	JMZ 630, 8
	JMN 9, 22
	SLT 30, 9
	SLT 30, 9
	CMP 307, <51
	CMP 307, <51
	CMP 307, <51
	SPL 2, <400
	JMP -207, @-126
	MOV -7, <-20
	MOV -7, <-20
	SUB 210, 0
	SUB 210, 0
	MOV -7, <-20
	DJN 270, <1
	MOV -7, <-20
	SUB 200, @0
	SLT 30, 9
	SUB 210, @0
	MOV -97, <-20
	MOV -7, <-20
	JMZ 630, 8
	MOV -7, <-20
	MOV -7, <-20
	SUB @0, @1
	CMP @-127, 105
	SUB -97, <-20
	SUB #7, -1
	MOV 30, @5
	SUB #70, @205
	SUB @0, @2
	ADD 30, 9
	JMP 270, <1
	JMP @300, 90
	SUB 170, <10
	SUB 307, <50
	JMP @300, 90
	ADD 270, 60
	SPL 2, <400
	SPL 0, <402
	JMP @972, #201
	SUB @0, @2
	SPL 0, <402
	JMZ -97, @-20
	ADD 270, 60
