// Seed: 4086496363
module module_0;
  wire id_1, id_2;
  wire id_3;
  id_4(
      .id_0(1), .id_1(1), .id_2(id_2), .id_3('b0)
  );
  wire id_5;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    input supply0 id_2
    , id_8,
    output supply0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply0 id_6
);
  assign id_8 = id_2;
  module_0();
  assign id_4 = ~id_6;
endmodule
