<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>PPCISelLowering.h source code [llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::PPCISD::NodeType,llvm::PPCTargetLowering "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>PowerPC</a>/<a href='PPCISelLowering.h.html'>PPCISelLowering.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- PPCISelLowering.h - PPC32 DAG Lowering Interface --------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines the interfaces that PPC uses to lower LLVM code into a</i></td></tr>
<tr><th id="10">10</th><td><i>// selection DAG.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_POWERPC_PPCISELLOWERING_H">LLVM_LIB_TARGET_POWERPC_PPCISELLOWERING_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_POWERPC_PPCISELLOWERING_H" data-ref="_M/LLVM_LIB_TARGET_POWERPC_PPCISELLOWERING_H">LLVM_LIB_TARGET_POWERPC_PPCISELLOWERING_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="PPCInstrInfo.h.html">"PPCInstrInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/CallingConvLower.h.html">"llvm/CodeGen/CallingConvLower.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAG.h.html">"llvm/CodeGen/SelectionDAG.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html">"llvm/CodeGen/SelectionDAGNodes.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetLowering.h.html">"llvm/CodeGen/TargetLowering.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/ValueTypes.h.html">"llvm/CodeGen/ValueTypes.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/IR/Attributes.h.html">"llvm/IR/Attributes.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/IR/CallingConv.h.html">"llvm/IR/CallingConv.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/IR/InlineAsm.h.html">"llvm/IR/InlineAsm.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/IR/Metadata.h.html">"llvm/IR/Metadata.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/IR/Type.h.html">"llvm/IR/Type.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/Support/MachineValueType.h.html">"llvm/Support/MachineValueType.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td>  <b>namespace</b> <span class="namespace">PPCISD</span> {</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td>    <i>// When adding a NEW PPCISD node please add it to the correct position in</i></td></tr>
<tr><th id="39">39</th><td><i>    // the enum. The order of elements in this enum matters!</i></td></tr>
<tr><th id="40">40</th><td><i>    // Values that are added after this entry:</i></td></tr>
<tr><th id="41">41</th><td><i>    //     STBRX = ISD::FIRST_TARGET_MEMORY_OPCODE</i></td></tr>
<tr><th id="42">42</th><td><i>    // are considered memory opcodes and are treated differently than entries</i></td></tr>
<tr><th id="43">43</th><td><i>    // that come before it. For example, ADD or MUL should be placed before</i></td></tr>
<tr><th id="44">44</th><td><i>    // the ISD::FIRST_TARGET_MEMORY_OPCODE while a LOAD or STORE should come</i></td></tr>
<tr><th id="45">45</th><td><i>    // after it.</i></td></tr>
<tr><th id="46">46</th><td>    <b>enum</b> <dfn class="type def" id="llvm::PPCISD::NodeType" title='llvm::PPCISD::NodeType' data-ref="llvm::PPCISD::NodeType">NodeType</dfn> : <em>unsigned</em> {</td></tr>
<tr><th id="47">47</th><td>      <i>// Start the numbering where the builtin ops and target ops leave off.</i></td></tr>
<tr><th id="48">48</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::FIRST_NUMBER" title='llvm::PPCISD::NodeType::FIRST_NUMBER' data-ref="llvm::PPCISD::NodeType::FIRST_NUMBER">FIRST_NUMBER</dfn> = <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::BUILTIN_OP_END" title='llvm::ISD::NodeType::BUILTIN_OP_END' data-ref="llvm::ISD::NodeType::BUILTIN_OP_END">BUILTIN_OP_END</a>,</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>      <i class="doc">/// FSEL - Traditional three-operand fsel node.</i></td></tr>
<tr><th id="51">51</th><td><i class="doc">      ///</i></td></tr>
<tr><th id="52">52</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::FSEL" title='llvm::PPCISD::NodeType::FSEL' data-ref="llvm::PPCISD::NodeType::FSEL">FSEL</dfn>,</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>      <i class="doc">/// FCFID - The FCFID instruction, taking an f64 operand and producing</i></td></tr>
<tr><th id="55">55</th><td><i class="doc">      /// and f64 value containing the FP representation of the integer that</i></td></tr>
<tr><th id="56">56</th><td><i class="doc">      /// was temporarily in the f64 operand.</i></td></tr>
<tr><th id="57">57</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::FCFID" title='llvm::PPCISD::NodeType::FCFID' data-ref="llvm::PPCISD::NodeType::FCFID">FCFID</dfn>,</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>      <i class="doc">/// Newer FCFID[US] integer-to-floating-point conversion instructions for</i></td></tr>
<tr><th id="60">60</th><td><i class="doc">      /// unsigned integers and single-precision outputs.</i></td></tr>
<tr><th id="61">61</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::FCFIDU" title='llvm::PPCISD::NodeType::FCFIDU' data-ref="llvm::PPCISD::NodeType::FCFIDU">FCFIDU</dfn>, <dfn class="enum" id="llvm::PPCISD::NodeType::FCFIDS" title='llvm::PPCISD::NodeType::FCFIDS' data-ref="llvm::PPCISD::NodeType::FCFIDS">FCFIDS</dfn>, <dfn class="enum" id="llvm::PPCISD::NodeType::FCFIDUS" title='llvm::PPCISD::NodeType::FCFIDUS' data-ref="llvm::PPCISD::NodeType::FCFIDUS">FCFIDUS</dfn>,</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>      <i class="doc">/// FCTI[D,W]Z - The FCTIDZ and FCTIWZ instructions, taking an f32 or f64</i></td></tr>
<tr><th id="64">64</th><td><i class="doc">      /// operand, producing an f64 value containing the integer representation</i></td></tr>
<tr><th id="65">65</th><td><i class="doc">      /// of that FP value.</i></td></tr>
<tr><th id="66">66</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::FCTIDZ" title='llvm::PPCISD::NodeType::FCTIDZ' data-ref="llvm::PPCISD::NodeType::FCTIDZ">FCTIDZ</dfn>, <dfn class="enum" id="llvm::PPCISD::NodeType::FCTIWZ" title='llvm::PPCISD::NodeType::FCTIWZ' data-ref="llvm::PPCISD::NodeType::FCTIWZ">FCTIWZ</dfn>,</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>      <i class="doc">/// Newer FCTI[D,W]UZ floating-point-to-integer conversion instructions for</i></td></tr>
<tr><th id="69">69</th><td><i class="doc">      /// unsigned integers with round toward zero.</i></td></tr>
<tr><th id="70">70</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::FCTIDUZ" title='llvm::PPCISD::NodeType::FCTIDUZ' data-ref="llvm::PPCISD::NodeType::FCTIDUZ">FCTIDUZ</dfn>, <dfn class="enum" id="llvm::PPCISD::NodeType::FCTIWUZ" title='llvm::PPCISD::NodeType::FCTIWUZ' data-ref="llvm::PPCISD::NodeType::FCTIWUZ">FCTIWUZ</dfn>,</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>      <i class="doc">/// Floating-point-to-interger conversion instructions</i></td></tr>
<tr><th id="73">73</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::FP_TO_UINT_IN_VSR" title='llvm::PPCISD::NodeType::FP_TO_UINT_IN_VSR' data-ref="llvm::PPCISD::NodeType::FP_TO_UINT_IN_VSR">FP_TO_UINT_IN_VSR</dfn>, <dfn class="enum" id="llvm::PPCISD::NodeType::FP_TO_SINT_IN_VSR" title='llvm::PPCISD::NodeType::FP_TO_SINT_IN_VSR' data-ref="llvm::PPCISD::NodeType::FP_TO_SINT_IN_VSR">FP_TO_SINT_IN_VSR</dfn>,</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>      <i class="doc">/// VEXTS, ByteWidth - takes an input in VSFRC and produces an output in</i></td></tr>
<tr><th id="76">76</th><td><i class="doc">      /// VSFRC that is sign-extended from ByteWidth to a 64-byte integer.</i></td></tr>
<tr><th id="77">77</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::VEXTS" title='llvm::PPCISD::NodeType::VEXTS' data-ref="llvm::PPCISD::NodeType::VEXTS">VEXTS</dfn>,</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>      <i class="doc">/// SExtVElems, takes an input vector of a smaller type and sign</i></td></tr>
<tr><th id="80">80</th><td><i class="doc">      /// extends to an output vector of a larger type.</i></td></tr>
<tr><th id="81">81</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::SExtVElems" title='llvm::PPCISD::NodeType::SExtVElems' data-ref="llvm::PPCISD::NodeType::SExtVElems">SExtVElems</dfn>,</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>      <i class="doc">/// Reciprocal estimate instructions (unary FP ops).</i></td></tr>
<tr><th id="84">84</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::FRE" title='llvm::PPCISD::NodeType::FRE' data-ref="llvm::PPCISD::NodeType::FRE">FRE</dfn>, <dfn class="enum" id="llvm::PPCISD::NodeType::FRSQRTE" title='llvm::PPCISD::NodeType::FRSQRTE' data-ref="llvm::PPCISD::NodeType::FRSQRTE">FRSQRTE</dfn>,</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>      <i>// VMADDFP, VNMSUBFP - The VMADDFP and VNMSUBFP instructions, taking</i></td></tr>
<tr><th id="87">87</th><td><i>      // three v4f32 operands and producing a v4f32 result.</i></td></tr>
<tr><th id="88">88</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::VMADDFP" title='llvm::PPCISD::NodeType::VMADDFP' data-ref="llvm::PPCISD::NodeType::VMADDFP">VMADDFP</dfn>, <dfn class="enum" id="llvm::PPCISD::NodeType::VNMSUBFP" title='llvm::PPCISD::NodeType::VNMSUBFP' data-ref="llvm::PPCISD::NodeType::VNMSUBFP">VNMSUBFP</dfn>,</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>      <i class="doc">/// VPERM - The PPC VPERM Instruction.</i></td></tr>
<tr><th id="91">91</th><td><i class="doc">      ///</i></td></tr>
<tr><th id="92">92</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::VPERM" title='llvm::PPCISD::NodeType::VPERM' data-ref="llvm::PPCISD::NodeType::VPERM">VPERM</dfn>,</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>      <i class="doc">/// XXSPLT - The PPC VSX splat instructions</i></td></tr>
<tr><th id="95">95</th><td><i class="doc">      ///</i></td></tr>
<tr><th id="96">96</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::XXSPLT" title='llvm::PPCISD::NodeType::XXSPLT' data-ref="llvm::PPCISD::NodeType::XXSPLT">XXSPLT</dfn>,</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>      <i class="doc">/// VECINSERT - The PPC vector insert instruction</i></td></tr>
<tr><th id="99">99</th><td><i class="doc">      ///</i></td></tr>
<tr><th id="100">100</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::VECINSERT" title='llvm::PPCISD::NodeType::VECINSERT' data-ref="llvm::PPCISD::NodeType::VECINSERT">VECINSERT</dfn>,</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>      <i class="doc">/// XXREVERSE - The PPC VSX reverse instruction</i></td></tr>
<tr><th id="103">103</th><td><i class="doc">      ///</i></td></tr>
<tr><th id="104">104</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::XXREVERSE" title='llvm::PPCISD::NodeType::XXREVERSE' data-ref="llvm::PPCISD::NodeType::XXREVERSE">XXREVERSE</dfn>,</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>      <i class="doc">/// VECSHL - The PPC vector shift left instruction</i></td></tr>
<tr><th id="107">107</th><td><i class="doc">      ///</i></td></tr>
<tr><th id="108">108</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::VECSHL" title='llvm::PPCISD::NodeType::VECSHL' data-ref="llvm::PPCISD::NodeType::VECSHL">VECSHL</dfn>,</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>      <i class="doc">/// XXPERMDI - The PPC XXPERMDI instruction</i></td></tr>
<tr><th id="111">111</th><td><i class="doc">      ///</i></td></tr>
<tr><th id="112">112</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::XXPERMDI" title='llvm::PPCISD::NodeType::XXPERMDI' data-ref="llvm::PPCISD::NodeType::XXPERMDI">XXPERMDI</dfn>,</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>      <i class="doc">/// The CMPB instruction (takes two operands of i32 or i64).</i></td></tr>
<tr><th id="115">115</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::CMPB" title='llvm::PPCISD::NodeType::CMPB' data-ref="llvm::PPCISD::NodeType::CMPB">CMPB</dfn>,</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>      <i class="doc">/// Hi/Lo - These represent the high and low 16-bit parts of a global</i></td></tr>
<tr><th id="118">118</th><td><i class="doc">      /// address respectively.  These nodes have two operands, the first of</i></td></tr>
<tr><th id="119">119</th><td><i class="doc">      /// which must be a TargetGlobalAddress, and the second of which must be a</i></td></tr>
<tr><th id="120">120</th><td><i class="doc">      /// Constant.  Selected naively, these turn into 'lis G+C' and 'li G+C',</i></td></tr>
<tr><th id="121">121</th><td><i class="doc">      /// though these are usually folded into other nodes.</i></td></tr>
<tr><th id="122">122</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::Hi" title='llvm::PPCISD::NodeType::Hi' data-ref="llvm::PPCISD::NodeType::Hi">Hi</dfn>, <dfn class="enum" id="llvm::PPCISD::NodeType::Lo" title='llvm::PPCISD::NodeType::Lo' data-ref="llvm::PPCISD::NodeType::Lo">Lo</dfn>,</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>      <i class="doc">/// The following two target-specific nodes are used for calls through</i></td></tr>
<tr><th id="125">125</th><td><i class="doc">      /// function pointers in the 64-bit SVR4 ABI.</i></td></tr>
<tr><th id="126">126</th><td><i class="doc"></i></td></tr>
<tr><th id="127">127</th><td><i class="doc">      /// OPRC, CHAIN = DYNALLOC(CHAIN, NEGSIZE, FRAME_INDEX)</i></td></tr>
<tr><th id="128">128</th><td><i class="doc">      /// This instruction is lowered in PPCRegisterInfo::eliminateFrameIndex to</i></td></tr>
<tr><th id="129">129</th><td><i class="doc">      /// compute an allocation on the stack.</i></td></tr>
<tr><th id="130">130</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::DYNALLOC" title='llvm::PPCISD::NodeType::DYNALLOC' data-ref="llvm::PPCISD::NodeType::DYNALLOC">DYNALLOC</dfn>,</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>      <i class="doc">/// This instruction is lowered in PPCRegisterInfo::eliminateFrameIndex to</i></td></tr>
<tr><th id="133">133</th><td><i class="doc">      /// compute an offset from native SP to the address  of the most recent</i></td></tr>
<tr><th id="134">134</th><td><i class="doc">      /// dynamic alloca.</i></td></tr>
<tr><th id="135">135</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::DYNAREAOFFSET" title='llvm::PPCISD::NodeType::DYNAREAOFFSET' data-ref="llvm::PPCISD::NodeType::DYNAREAOFFSET">DYNAREAOFFSET</dfn>,</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>      <i class="doc">/// GlobalBaseReg - On Darwin, this node represents the result of the mflr</i></td></tr>
<tr><th id="138">138</th><td><i class="doc">      /// at function entry, used for PIC code.</i></td></tr>
<tr><th id="139">139</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::GlobalBaseReg" title='llvm::PPCISD::NodeType::GlobalBaseReg' data-ref="llvm::PPCISD::NodeType::GlobalBaseReg">GlobalBaseReg</dfn>,</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>      <i class="doc">/// These nodes represent PPC shifts.</i></td></tr>
<tr><th id="142">142</th><td><i class="doc">      ///</i></td></tr>
<tr><th id="143">143</th><td><i class="doc">      /// For scalar types, only the last `n + 1` bits of the shift amounts</i></td></tr>
<tr><th id="144">144</th><td><i class="doc">      /// are used, where n is log2(sizeof(element) * 8). See sld/slw, etc.</i></td></tr>
<tr><th id="145">145</th><td><i class="doc">      /// for exact behaviors.</i></td></tr>
<tr><th id="146">146</th><td><i class="doc">      ///</i></td></tr>
<tr><th id="147">147</th><td><i class="doc">      /// For vector types, only the last n bits are used. See vsld.</i></td></tr>
<tr><th id="148">148</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::SRL" title='llvm::PPCISD::NodeType::SRL' data-ref="llvm::PPCISD::NodeType::SRL">SRL</dfn>, <dfn class="enum" id="llvm::PPCISD::NodeType::SRA" title='llvm::PPCISD::NodeType::SRA' data-ref="llvm::PPCISD::NodeType::SRA">SRA</dfn>, <dfn class="enum" id="llvm::PPCISD::NodeType::SHL" title='llvm::PPCISD::NodeType::SHL' data-ref="llvm::PPCISD::NodeType::SHL">SHL</dfn>,</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>      <i class="doc">/// EXTSWSLI = The PPC extswsli instruction, which does an extend-sign</i></td></tr>
<tr><th id="151">151</th><td><i class="doc">      /// word and shift left immediate.</i></td></tr>
<tr><th id="152">152</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::EXTSWSLI" title='llvm::PPCISD::NodeType::EXTSWSLI' data-ref="llvm::PPCISD::NodeType::EXTSWSLI">EXTSWSLI</dfn>,</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>      <i class="doc">/// The combination of sra[wd]i and addze used to implemented signed</i></td></tr>
<tr><th id="155">155</th><td><i class="doc">      /// integer division by a power of 2. The first operand is the dividend,</i></td></tr>
<tr><th id="156">156</th><td><i class="doc">      /// and the second is the constant shift amount (representing the</i></td></tr>
<tr><th id="157">157</th><td><i class="doc">      /// divisor).</i></td></tr>
<tr><th id="158">158</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::SRA_ADDZE" title='llvm::PPCISD::NodeType::SRA_ADDZE' data-ref="llvm::PPCISD::NodeType::SRA_ADDZE">SRA_ADDZE</dfn>,</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>      <i class="doc">/// CALL - A direct function call.</i></td></tr>
<tr><th id="161">161</th><td><i class="doc">      /// CALL_NOP is a call with the special NOP which follows 64-bit</i></td></tr>
<tr><th id="162">162</th><td><i class="doc">      /// SVR4 calls and 32-bit/64-bit AIX calls.</i></td></tr>
<tr><th id="163">163</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::CALL" title='llvm::PPCISD::NodeType::CALL' data-ref="llvm::PPCISD::NodeType::CALL">CALL</dfn>, <dfn class="enum" id="llvm::PPCISD::NodeType::CALL_NOP" title='llvm::PPCISD::NodeType::CALL_NOP' data-ref="llvm::PPCISD::NodeType::CALL_NOP">CALL_NOP</dfn>,</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>      <i class="doc">/// CHAIN,FLAG = MTCTR(VAL, CHAIN[, INFLAG]) - Directly corresponds to a</i></td></tr>
<tr><th id="166">166</th><td><i class="doc">      /// MTCTR instruction.</i></td></tr>
<tr><th id="167">167</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::MTCTR" title='llvm::PPCISD::NodeType::MTCTR' data-ref="llvm::PPCISD::NodeType::MTCTR">MTCTR</dfn>,</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>      <i class="doc">/// CHAIN,FLAG = BCTRL(CHAIN, INFLAG) - Directly corresponds to a</i></td></tr>
<tr><th id="170">170</th><td><i class="doc">      /// BCTRL instruction.</i></td></tr>
<tr><th id="171">171</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::BCTRL" title='llvm::PPCISD::NodeType::BCTRL' data-ref="llvm::PPCISD::NodeType::BCTRL">BCTRL</dfn>,</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>      <i class="doc">/// CHAIN,FLAG = BCTRL(CHAIN, ADDR, INFLAG) - The combination of a bctrl</i></td></tr>
<tr><th id="174">174</th><td><i class="doc">      /// instruction and the TOC reload required on SVR4 PPC64.</i></td></tr>
<tr><th id="175">175</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::BCTRL_LOAD_TOC" title='llvm::PPCISD::NodeType::BCTRL_LOAD_TOC' data-ref="llvm::PPCISD::NodeType::BCTRL_LOAD_TOC">BCTRL_LOAD_TOC</dfn>,</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>      <i class="doc">/// Return with a flag operand, matched by 'blr'</i></td></tr>
<tr><th id="178">178</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::RET_FLAG" title='llvm::PPCISD::NodeType::RET_FLAG' data-ref="llvm::PPCISD::NodeType::RET_FLAG">RET_FLAG</dfn>,</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>      <i class="doc">/// R32 = MFOCRF(CRREG, INFLAG) - Represents the MFOCRF instruction.</i></td></tr>
<tr><th id="181">181</th><td><i class="doc">      /// This copies the bits corresponding to the specified CRREG into the</i></td></tr>
<tr><th id="182">182</th><td><i class="doc">      /// resultant GPR.  Bits corresponding to other CR regs are undefined.</i></td></tr>
<tr><th id="183">183</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::MFOCRF" title='llvm::PPCISD::NodeType::MFOCRF' data-ref="llvm::PPCISD::NodeType::MFOCRF">MFOCRF</dfn>,</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>      <i class="doc">/// Direct move from a VSX register to a GPR</i></td></tr>
<tr><th id="186">186</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::MFVSR" title='llvm::PPCISD::NodeType::MFVSR' data-ref="llvm::PPCISD::NodeType::MFVSR">MFVSR</dfn>,</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>      <i class="doc">/// Direct move from a GPR to a VSX register (algebraic)</i></td></tr>
<tr><th id="189">189</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::MTVSRA" title='llvm::PPCISD::NodeType::MTVSRA' data-ref="llvm::PPCISD::NodeType::MTVSRA">MTVSRA</dfn>,</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>      <i class="doc">/// Direct move from a GPR to a VSX register (zero)</i></td></tr>
<tr><th id="192">192</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::MTVSRZ" title='llvm::PPCISD::NodeType::MTVSRZ' data-ref="llvm::PPCISD::NodeType::MTVSRZ">MTVSRZ</dfn>,</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>      <i class="doc">/// Direct move of 2 consecutive GPR to a VSX register.</i></td></tr>
<tr><th id="195">195</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::BUILD_FP128" title='llvm::PPCISD::NodeType::BUILD_FP128' data-ref="llvm::PPCISD::NodeType::BUILD_FP128">BUILD_FP128</dfn>,</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>      <i class="doc">/// Extract a subvector from signed integer vector and convert to FP.</i></td></tr>
<tr><th id="198">198</th><td><i class="doc">      /// It is primarily used to convert a (widened) illegal integer vector</i></td></tr>
<tr><th id="199">199</th><td><i class="doc">      /// type to a legal floating point vector type.</i></td></tr>
<tr><th id="200">200</th><td><i class="doc">      /// For example v2i32 -&gt; widened to v4i32 -&gt; v2f64</i></td></tr>
<tr><th id="201">201</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::SINT_VEC_TO_FP" title='llvm::PPCISD::NodeType::SINT_VEC_TO_FP' data-ref="llvm::PPCISD::NodeType::SINT_VEC_TO_FP">SINT_VEC_TO_FP</dfn>,</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>      <i class="doc">/// Extract a subvector from unsigned integer vector and convert to FP.</i></td></tr>
<tr><th id="204">204</th><td><i class="doc">      /// As with SINT_VEC_TO_FP, used for converting illegal types.</i></td></tr>
<tr><th id="205">205</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::UINT_VEC_TO_FP" title='llvm::PPCISD::NodeType::UINT_VEC_TO_FP' data-ref="llvm::PPCISD::NodeType::UINT_VEC_TO_FP">UINT_VEC_TO_FP</dfn>,</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>      <i>// FIXME: Remove these once the ANDI glue bug is fixed:</i></td></tr>
<tr><th id="208">208</th><td><i>      /// i1 = ANDIo_1_[EQ|GT]_BIT(i32 or i64 x) - Represents the result of the</i></td></tr>
<tr><th id="209">209</th><td><i>      /// eq or gt bit of CR0 after executing andi. x, 1. This is used to</i></td></tr>
<tr><th id="210">210</th><td><i>      /// implement truncation of i32 or i64 to i1.</i></td></tr>
<tr><th id="211">211</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::ANDIo_1_EQ_BIT" title='llvm::PPCISD::NodeType::ANDIo_1_EQ_BIT' data-ref="llvm::PPCISD::NodeType::ANDIo_1_EQ_BIT">ANDIo_1_EQ_BIT</dfn>, <dfn class="enum" id="llvm::PPCISD::NodeType::ANDIo_1_GT_BIT" title='llvm::PPCISD::NodeType::ANDIo_1_GT_BIT' data-ref="llvm::PPCISD::NodeType::ANDIo_1_GT_BIT">ANDIo_1_GT_BIT</dfn>,</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>      <i>// READ_TIME_BASE - A read of the 64-bit time-base register on a 32-bit</i></td></tr>
<tr><th id="214">214</th><td><i>      // target (returns (Lo, Hi)). It takes a chain operand.</i></td></tr>
<tr><th id="215">215</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::READ_TIME_BASE" title='llvm::PPCISD::NodeType::READ_TIME_BASE' data-ref="llvm::PPCISD::NodeType::READ_TIME_BASE">READ_TIME_BASE</dfn>,</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>      <i>// EH_SJLJ_SETJMP - SjLj exception handling setjmp.</i></td></tr>
<tr><th id="218">218</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::EH_SJLJ_SETJMP" title='llvm::PPCISD::NodeType::EH_SJLJ_SETJMP' data-ref="llvm::PPCISD::NodeType::EH_SJLJ_SETJMP">EH_SJLJ_SETJMP</dfn>,</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>      <i>// EH_SJLJ_LONGJMP - SjLj exception handling longjmp.</i></td></tr>
<tr><th id="221">221</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::EH_SJLJ_LONGJMP" title='llvm::PPCISD::NodeType::EH_SJLJ_LONGJMP' data-ref="llvm::PPCISD::NodeType::EH_SJLJ_LONGJMP">EH_SJLJ_LONGJMP</dfn>,</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>      <i class="doc">/// RESVEC = VCMP(LHS, RHS, OPC) - Represents one of the altivec VCMP*</i></td></tr>
<tr><th id="224">224</th><td><i class="doc">      /// instructions.  For lack of better number, we use the opcode number</i></td></tr>
<tr><th id="225">225</th><td><i class="doc">      /// encoding for the OPC field to identify the compare.  For example, 838</i></td></tr>
<tr><th id="226">226</th><td><i class="doc">      /// is VCMPGTSH.</i></td></tr>
<tr><th id="227">227</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::VCMP" title='llvm::PPCISD::NodeType::VCMP' data-ref="llvm::PPCISD::NodeType::VCMP">VCMP</dfn>,</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>      <i class="doc">/// RESVEC, OUTFLAG = VCMPo(LHS, RHS, OPC) - Represents one of the</i></td></tr>
<tr><th id="230">230</th><td><i class="doc">      /// altivec VCMP*o instructions.  For lack of better number, we use the</i></td></tr>
<tr><th id="231">231</th><td><i class="doc">      /// opcode number encoding for the OPC field to identify the compare.  For</i></td></tr>
<tr><th id="232">232</th><td><i class="doc">      /// example, 838 is VCMPGTSH.</i></td></tr>
<tr><th id="233">233</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::VCMPo" title='llvm::PPCISD::NodeType::VCMPo' data-ref="llvm::PPCISD::NodeType::VCMPo">VCMPo</dfn>,</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>      <i class="doc">/// CHAIN = COND_BRANCH CHAIN, CRRC, OPC, DESTBB [, INFLAG] - This</i></td></tr>
<tr><th id="236">236</th><td><i class="doc">      /// corresponds to the COND_BRANCH pseudo instruction.  CRRC is the</i></td></tr>
<tr><th id="237">237</th><td><i class="doc">      /// condition register to branch on, OPC is the branch opcode to use (e.g.</i></td></tr>
<tr><th id="238">238</th><td><i class="doc">      /// PPC::BLE), DESTBB is the destination block to branch to, and INFLAG is</i></td></tr>
<tr><th id="239">239</th><td><i class="doc">      /// an optional input flag argument.</i></td></tr>
<tr><th id="240">240</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::COND_BRANCH" title='llvm::PPCISD::NodeType::COND_BRANCH' data-ref="llvm::PPCISD::NodeType::COND_BRANCH">COND_BRANCH</dfn>,</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>      <i class="doc">/// CHAIN = BDNZ CHAIN, DESTBB - These are used to create counter-based</i></td></tr>
<tr><th id="243">243</th><td><i class="doc">      /// loops.</i></td></tr>
<tr><th id="244">244</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::BDNZ" title='llvm::PPCISD::NodeType::BDNZ' data-ref="llvm::PPCISD::NodeType::BDNZ">BDNZ</dfn>, <dfn class="enum" id="llvm::PPCISD::NodeType::BDZ" title='llvm::PPCISD::NodeType::BDZ' data-ref="llvm::PPCISD::NodeType::BDZ">BDZ</dfn>,</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>      <i class="doc">/// F8RC = FADDRTZ F8RC, F8RC - This is an FADD done with rounding</i></td></tr>
<tr><th id="247">247</th><td><i class="doc">      /// towards zero.  Used only as part of the long double-to-int</i></td></tr>
<tr><th id="248">248</th><td><i class="doc">      /// conversion sequence.</i></td></tr>
<tr><th id="249">249</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::FADDRTZ" title='llvm::PPCISD::NodeType::FADDRTZ' data-ref="llvm::PPCISD::NodeType::FADDRTZ">FADDRTZ</dfn>,</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>      <i class="doc">/// F8RC = MFFS - This moves the FPSCR (not modeled) into the register.</i></td></tr>
<tr><th id="252">252</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::MFFS" title='llvm::PPCISD::NodeType::MFFS' data-ref="llvm::PPCISD::NodeType::MFFS">MFFS</dfn>,</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>      <i class="doc">/// TC_RETURN - A tail call return.</i></td></tr>
<tr><th id="255">255</th><td><i class="doc">      ///   operand #0 chain</i></td></tr>
<tr><th id="256">256</th><td><i class="doc">      ///   operand #1 callee (register or absolute)</i></td></tr>
<tr><th id="257">257</th><td><i class="doc">      ///   operand #2 stack adjustment</i></td></tr>
<tr><th id="258">258</th><td><i class="doc">      ///   operand #3 optional in flag</i></td></tr>
<tr><th id="259">259</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::TC_RETURN" title='llvm::PPCISD::NodeType::TC_RETURN' data-ref="llvm::PPCISD::NodeType::TC_RETURN">TC_RETURN</dfn>,</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>      <i class="doc">/// ch, gl = CR6[UN]SET ch, inglue - Toggle CR bit 6 for SVR4 vararg calls</i></td></tr>
<tr><th id="262">262</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::CR6SET" title='llvm::PPCISD::NodeType::CR6SET' data-ref="llvm::PPCISD::NodeType::CR6SET">CR6SET</dfn>,</td></tr>
<tr><th id="263">263</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::CR6UNSET" title='llvm::PPCISD::NodeType::CR6UNSET' data-ref="llvm::PPCISD::NodeType::CR6UNSET">CR6UNSET</dfn>,</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>      <i class="doc">/// GPRC = address of _GLOBAL_OFFSET_TABLE_. Used by initial-exec TLS</i></td></tr>
<tr><th id="266">266</th><td><i class="doc">      /// for non-position independent code on PPC32.</i></td></tr>
<tr><th id="267">267</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::PPC32_GOT" title='llvm::PPCISD::NodeType::PPC32_GOT' data-ref="llvm::PPCISD::NodeType::PPC32_GOT">PPC32_GOT</dfn>,</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>      <i class="doc">/// GPRC = address of _GLOBAL_OFFSET_TABLE_. Used by general dynamic and</i></td></tr>
<tr><th id="270">270</th><td><i class="doc">      /// local dynamic TLS and position indendepent code on PPC32.</i></td></tr>
<tr><th id="271">271</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::PPC32_PICGOT" title='llvm::PPCISD::NodeType::PPC32_PICGOT' data-ref="llvm::PPCISD::NodeType::PPC32_PICGOT">PPC32_PICGOT</dfn>,</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>      <i class="doc">/// G8RC = ADDIS_GOT_TPREL_HA %x2, Symbol - Used by the initial-exec</i></td></tr>
<tr><th id="274">274</th><td><i class="doc">      /// TLS model, produces an ADDIS8 instruction that adds the GOT</i></td></tr>
<tr><th id="275">275</th><td><i class="doc">      /// base to sym\@got\@tprel\@ha.</i></td></tr>
<tr><th id="276">276</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::ADDIS_GOT_TPREL_HA" title='llvm::PPCISD::NodeType::ADDIS_GOT_TPREL_HA' data-ref="llvm::PPCISD::NodeType::ADDIS_GOT_TPREL_HA">ADDIS_GOT_TPREL_HA</dfn>,</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>      <i class="doc">/// G8RC = LD_GOT_TPREL_L Symbol, G8RReg - Used by the initial-exec</i></td></tr>
<tr><th id="279">279</th><td><i class="doc">      /// TLS model, produces a LD instruction with base register G8RReg</i></td></tr>
<tr><th id="280">280</th><td><i class="doc">      /// and offset sym\@got\@tprel\@l.  This completes the addition that</i></td></tr>
<tr><th id="281">281</th><td><i class="doc">      /// finds the offset of "sym" relative to the thread pointer.</i></td></tr>
<tr><th id="282">282</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::LD_GOT_TPREL_L" title='llvm::PPCISD::NodeType::LD_GOT_TPREL_L' data-ref="llvm::PPCISD::NodeType::LD_GOT_TPREL_L">LD_GOT_TPREL_L</dfn>,</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>      <i class="doc">/// G8RC = ADD_TLS G8RReg, Symbol - Used by the initial-exec TLS</i></td></tr>
<tr><th id="285">285</th><td><i class="doc">      /// model, produces an ADD instruction that adds the contents of</i></td></tr>
<tr><th id="286">286</th><td><i class="doc">      /// G8RReg to the thread pointer.  Symbol contains a relocation</i></td></tr>
<tr><th id="287">287</th><td><i class="doc">      /// sym\@tls which is to be replaced by the thread pointer and</i></td></tr>
<tr><th id="288">288</th><td><i class="doc">      /// identifies to the linker that the instruction is part of a</i></td></tr>
<tr><th id="289">289</th><td><i class="doc">      /// TLS sequence.</i></td></tr>
<tr><th id="290">290</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::ADD_TLS" title='llvm::PPCISD::NodeType::ADD_TLS' data-ref="llvm::PPCISD::NodeType::ADD_TLS">ADD_TLS</dfn>,</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>      <i class="doc">/// G8RC = ADDIS_TLSGD_HA %x2, Symbol - For the general-dynamic TLS</i></td></tr>
<tr><th id="293">293</th><td><i class="doc">      /// model, produces an ADDIS8 instruction that adds the GOT base</i></td></tr>
<tr><th id="294">294</th><td><i class="doc">      /// register to sym\@got\@tlsgd\@ha.</i></td></tr>
<tr><th id="295">295</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::ADDIS_TLSGD_HA" title='llvm::PPCISD::NodeType::ADDIS_TLSGD_HA' data-ref="llvm::PPCISD::NodeType::ADDIS_TLSGD_HA">ADDIS_TLSGD_HA</dfn>,</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>      <i class="doc">/// %x3 = ADDI_TLSGD_L G8RReg, Symbol - For the general-dynamic TLS</i></td></tr>
<tr><th id="298">298</th><td><i class="doc">      /// model, produces an ADDI8 instruction that adds G8RReg to</i></td></tr>
<tr><th id="299">299</th><td><i class="doc">      /// sym\@got\@tlsgd\@l and stores the result in X3.  Hidden by</i></td></tr>
<tr><th id="300">300</th><td><i class="doc">      /// ADDIS_TLSGD_L_ADDR until after register assignment.</i></td></tr>
<tr><th id="301">301</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::ADDI_TLSGD_L" title='llvm::PPCISD::NodeType::ADDI_TLSGD_L' data-ref="llvm::PPCISD::NodeType::ADDI_TLSGD_L">ADDI_TLSGD_L</dfn>,</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>      <i class="doc">/// %x3 = GET_TLS_ADDR %x3, Symbol - For the general-dynamic TLS</i></td></tr>
<tr><th id="304">304</th><td><i class="doc">      /// model, produces a call to __tls_get_addr(sym\@tlsgd).  Hidden by</i></td></tr>
<tr><th id="305">305</th><td><i class="doc">      /// ADDIS_TLSGD_L_ADDR until after register assignment.</i></td></tr>
<tr><th id="306">306</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::GET_TLS_ADDR" title='llvm::PPCISD::NodeType::GET_TLS_ADDR' data-ref="llvm::PPCISD::NodeType::GET_TLS_ADDR">GET_TLS_ADDR</dfn>,</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>      <i class="doc">/// G8RC = ADDI_TLSGD_L_ADDR G8RReg, Symbol, Symbol - Op that</i></td></tr>
<tr><th id="309">309</th><td><i class="doc">      /// combines ADDI_TLSGD_L and GET_TLS_ADDR until expansion following</i></td></tr>
<tr><th id="310">310</th><td><i class="doc">      /// register assignment.</i></td></tr>
<tr><th id="311">311</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::ADDI_TLSGD_L_ADDR" title='llvm::PPCISD::NodeType::ADDI_TLSGD_L_ADDR' data-ref="llvm::PPCISD::NodeType::ADDI_TLSGD_L_ADDR">ADDI_TLSGD_L_ADDR</dfn>,</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>      <i class="doc">/// G8RC = ADDIS_TLSLD_HA %x2, Symbol - For the local-dynamic TLS</i></td></tr>
<tr><th id="314">314</th><td><i class="doc">      /// model, produces an ADDIS8 instruction that adds the GOT base</i></td></tr>
<tr><th id="315">315</th><td><i class="doc">      /// register to sym\@got\@tlsld\@ha.</i></td></tr>
<tr><th id="316">316</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::ADDIS_TLSLD_HA" title='llvm::PPCISD::NodeType::ADDIS_TLSLD_HA' data-ref="llvm::PPCISD::NodeType::ADDIS_TLSLD_HA">ADDIS_TLSLD_HA</dfn>,</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>      <i class="doc">/// %x3 = ADDI_TLSLD_L G8RReg, Symbol - For the local-dynamic TLS</i></td></tr>
<tr><th id="319">319</th><td><i class="doc">      /// model, produces an ADDI8 instruction that adds G8RReg to</i></td></tr>
<tr><th id="320">320</th><td><i class="doc">      /// sym\@got\@tlsld\@l and stores the result in X3.  Hidden by</i></td></tr>
<tr><th id="321">321</th><td><i class="doc">      /// ADDIS_TLSLD_L_ADDR until after register assignment.</i></td></tr>
<tr><th id="322">322</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::ADDI_TLSLD_L" title='llvm::PPCISD::NodeType::ADDI_TLSLD_L' data-ref="llvm::PPCISD::NodeType::ADDI_TLSLD_L">ADDI_TLSLD_L</dfn>,</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>      <i class="doc">/// %x3 = GET_TLSLD_ADDR %x3, Symbol - For the local-dynamic TLS</i></td></tr>
<tr><th id="325">325</th><td><i class="doc">      /// model, produces a call to __tls_get_addr(sym\@tlsld).  Hidden by</i></td></tr>
<tr><th id="326">326</th><td><i class="doc">      /// ADDIS_TLSLD_L_ADDR until after register assignment.</i></td></tr>
<tr><th id="327">327</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::GET_TLSLD_ADDR" title='llvm::PPCISD::NodeType::GET_TLSLD_ADDR' data-ref="llvm::PPCISD::NodeType::GET_TLSLD_ADDR">GET_TLSLD_ADDR</dfn>,</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>      <i class="doc">/// G8RC = ADDI_TLSLD_L_ADDR G8RReg, Symbol, Symbol - Op that</i></td></tr>
<tr><th id="330">330</th><td><i class="doc">      /// combines ADDI_TLSLD_L and GET_TLSLD_ADDR until expansion</i></td></tr>
<tr><th id="331">331</th><td><i class="doc">      /// following register assignment.</i></td></tr>
<tr><th id="332">332</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::ADDI_TLSLD_L_ADDR" title='llvm::PPCISD::NodeType::ADDI_TLSLD_L_ADDR' data-ref="llvm::PPCISD::NodeType::ADDI_TLSLD_L_ADDR">ADDI_TLSLD_L_ADDR</dfn>,</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>      <i class="doc">/// G8RC = ADDIS_DTPREL_HA %x3, Symbol - For the local-dynamic TLS</i></td></tr>
<tr><th id="335">335</th><td><i class="doc">      /// model, produces an ADDIS8 instruction that adds X3 to</i></td></tr>
<tr><th id="336">336</th><td><i class="doc">      /// sym\@dtprel\@ha.</i></td></tr>
<tr><th id="337">337</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::ADDIS_DTPREL_HA" title='llvm::PPCISD::NodeType::ADDIS_DTPREL_HA' data-ref="llvm::PPCISD::NodeType::ADDIS_DTPREL_HA">ADDIS_DTPREL_HA</dfn>,</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>      <i class="doc">/// G8RC = ADDI_DTPREL_L G8RReg, Symbol - For the local-dynamic TLS</i></td></tr>
<tr><th id="340">340</th><td><i class="doc">      /// model, produces an ADDI8 instruction that adds G8RReg to</i></td></tr>
<tr><th id="341">341</th><td><i class="doc">      /// sym\@got\@dtprel\@l.</i></td></tr>
<tr><th id="342">342</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::ADDI_DTPREL_L" title='llvm::PPCISD::NodeType::ADDI_DTPREL_L' data-ref="llvm::PPCISD::NodeType::ADDI_DTPREL_L">ADDI_DTPREL_L</dfn>,</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>      <i class="doc">/// VRRC = VADD_SPLAT Elt, EltSize - Temporary node to be expanded</i></td></tr>
<tr><th id="345">345</th><td><i class="doc">      /// during instruction selection to optimize a BUILD_VECTOR into</i></td></tr>
<tr><th id="346">346</th><td><i class="doc">      /// operations on splats.  This is necessary to avoid losing these</i></td></tr>
<tr><th id="347">347</th><td><i class="doc">      /// optimizations due to constant folding.</i></td></tr>
<tr><th id="348">348</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::VADD_SPLAT" title='llvm::PPCISD::NodeType::VADD_SPLAT' data-ref="llvm::PPCISD::NodeType::VADD_SPLAT">VADD_SPLAT</dfn>,</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>      <i class="doc">/// CHAIN = SC CHAIN, Imm128 - System call.  The 7-bit unsigned</i></td></tr>
<tr><th id="351">351</th><td><i class="doc">      /// operand identifies the operating system entry point.</i></td></tr>
<tr><th id="352">352</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::SC" title='llvm::PPCISD::NodeType::SC' data-ref="llvm::PPCISD::NodeType::SC">SC</dfn>,</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>      <i class="doc">/// CHAIN = CLRBHRB CHAIN - Clear branch history rolling buffer.</i></td></tr>
<tr><th id="355">355</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::CLRBHRB" title='llvm::PPCISD::NodeType::CLRBHRB' data-ref="llvm::PPCISD::NodeType::CLRBHRB">CLRBHRB</dfn>,</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>      <i class="doc">/// GPRC, CHAIN = MFBHRBE CHAIN, Entry, Dummy - Move from branch</i></td></tr>
<tr><th id="358">358</th><td><i class="doc">      /// history rolling buffer entry.</i></td></tr>
<tr><th id="359">359</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::MFBHRBE" title='llvm::PPCISD::NodeType::MFBHRBE' data-ref="llvm::PPCISD::NodeType::MFBHRBE">MFBHRBE</dfn>,</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>      <i class="doc">/// CHAIN = RFEBB CHAIN, State - Return from event-based branch.</i></td></tr>
<tr><th id="362">362</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::RFEBB" title='llvm::PPCISD::NodeType::RFEBB' data-ref="llvm::PPCISD::NodeType::RFEBB">RFEBB</dfn>,</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td>      <i class="doc">/// VSRC, CHAIN = XXSWAPD CHAIN, VSRC - Occurs only for little</i></td></tr>
<tr><th id="365">365</th><td><i class="doc">      /// endian.  Maps to an xxswapd instruction that corrects an lxvd2x</i></td></tr>
<tr><th id="366">366</th><td><i class="doc">      /// or stxvd2x instruction.  The chain is necessary because the</i></td></tr>
<tr><th id="367">367</th><td><i class="doc">      /// sequence replaces a load and needs to provide the same number</i></td></tr>
<tr><th id="368">368</th><td><i class="doc">      /// of outputs.</i></td></tr>
<tr><th id="369">369</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::XXSWAPD" title='llvm::PPCISD::NodeType::XXSWAPD' data-ref="llvm::PPCISD::NodeType::XXSWAPD">XXSWAPD</dfn>,</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>      <i class="doc">/// An SDNode for swaps that are not associated with any loads/stores</i></td></tr>
<tr><th id="372">372</th><td><i class="doc">      /// and thereby have no chain.</i></td></tr>
<tr><th id="373">373</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::SWAP_NO_CHAIN" title='llvm::PPCISD::NodeType::SWAP_NO_CHAIN' data-ref="llvm::PPCISD::NodeType::SWAP_NO_CHAIN">SWAP_NO_CHAIN</dfn>,</td></tr>
<tr><th id="374">374</th><td>      </td></tr>
<tr><th id="375">375</th><td>      <i class="doc">/// An SDNode for Power9 vector absolute value difference.</i></td></tr>
<tr><th id="376">376</th><td><i class="doc">      /// operand #0 vector</i></td></tr>
<tr><th id="377">377</th><td><i class="doc">      /// operand #1 vector</i></td></tr>
<tr><th id="378">378</th><td><i class="doc">      /// operand #2 constant i32 0 or 1, to indicate whether needs to patch</i></td></tr>
<tr><th id="379">379</th><td><i class="doc">      /// the most significant bit for signed i32</i></td></tr>
<tr><th id="380">380</th><td><i class="doc">      ///</i></td></tr>
<tr><th id="381">381</th><td><i class="doc">      /// Power9 VABSD* instructions are designed to support unsigned integer</i></td></tr>
<tr><th id="382">382</th><td><i class="doc">      /// vectors (byte/halfword/word), if we want to make use of them for signed</i></td></tr>
<tr><th id="383">383</th><td><i class="doc">      /// integer vectors, we have to flip their sign bits first. To flip sign bit</i></td></tr>
<tr><th id="384">384</th><td><i class="doc">      /// for byte/halfword integer vector would become inefficient, but for word</i></td></tr>
<tr><th id="385">385</th><td><i class="doc">      /// integer vector, we can leverage XVNEGSP to make it efficiently. eg:</i></td></tr>
<tr><th id="386">386</th><td><i class="doc">      /// abs(sub(a,b)) =&gt; VABSDUW(a+0x80000000, b+0x80000000) </i></td></tr>
<tr><th id="387">387</th><td><i class="doc">      ///               =&gt; VABSDUW((XVNEGSP a), (XVNEGSP b))</i></td></tr>
<tr><th id="388">388</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::VABSD" title='llvm::PPCISD::NodeType::VABSD' data-ref="llvm::PPCISD::NodeType::VABSD">VABSD</dfn>,</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>      <i class="doc">/// QVFPERM = This corresponds to the QPX qvfperm instruction.</i></td></tr>
<tr><th id="391">391</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::QVFPERM" title='llvm::PPCISD::NodeType::QVFPERM' data-ref="llvm::PPCISD::NodeType::QVFPERM">QVFPERM</dfn>,</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>      <i class="doc">/// QVGPCI = This corresponds to the QPX qvgpci instruction.</i></td></tr>
<tr><th id="394">394</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::QVGPCI" title='llvm::PPCISD::NodeType::QVGPCI' data-ref="llvm::PPCISD::NodeType::QVGPCI">QVGPCI</dfn>,</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>      <i class="doc">/// QVALIGNI = This corresponds to the QPX qvaligni instruction.</i></td></tr>
<tr><th id="397">397</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::QVALIGNI" title='llvm::PPCISD::NodeType::QVALIGNI' data-ref="llvm::PPCISD::NodeType::QVALIGNI">QVALIGNI</dfn>,</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>      <i class="doc">/// QVESPLATI = This corresponds to the QPX qvesplati instruction.</i></td></tr>
<tr><th id="400">400</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::QVESPLATI" title='llvm::PPCISD::NodeType::QVESPLATI' data-ref="llvm::PPCISD::NodeType::QVESPLATI">QVESPLATI</dfn>,</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>      <i class="doc">/// QBFLT = Access the underlying QPX floating-point boolean</i></td></tr>
<tr><th id="403">403</th><td><i class="doc">      /// representation.</i></td></tr>
<tr><th id="404">404</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::QBFLT" title='llvm::PPCISD::NodeType::QBFLT' data-ref="llvm::PPCISD::NodeType::QBFLT">QBFLT</dfn>,</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>      <i class="doc">/// Custom extend v4f32 to v2f64.</i></td></tr>
<tr><th id="407">407</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::FP_EXTEND_LH" title='llvm::PPCISD::NodeType::FP_EXTEND_LH' data-ref="llvm::PPCISD::NodeType::FP_EXTEND_LH">FP_EXTEND_LH</dfn>,</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>      <i class="doc">/// CHAIN = STBRX CHAIN, GPRC, Ptr, Type - This is a</i></td></tr>
<tr><th id="410">410</th><td><i class="doc">      /// byte-swapping store instruction.  It byte-swaps the low "Type" bits of</i></td></tr>
<tr><th id="411">411</th><td><i class="doc">      /// the GPRC input, then stores it through Ptr.  Type can be either i16 or</i></td></tr>
<tr><th id="412">412</th><td><i class="doc">      /// i32.</i></td></tr>
<tr><th id="413">413</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::STBRX" title='llvm::PPCISD::NodeType::STBRX' data-ref="llvm::PPCISD::NodeType::STBRX">STBRX</dfn> = <span class="namespace">ISD::</span><a class="ref" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::FIRST_TARGET_MEMORY_OPCODE" title='llvm::ISD::FIRST_TARGET_MEMORY_OPCODE' data-ref="llvm::ISD::FIRST_TARGET_MEMORY_OPCODE">FIRST_TARGET_MEMORY_OPCODE</a>,</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>      <i class="doc">/// GPRC, CHAIN = LBRX CHAIN, Ptr, Type - This is a</i></td></tr>
<tr><th id="416">416</th><td><i class="doc">      /// byte-swapping load instruction.  It loads "Type" bits, byte swaps it,</i></td></tr>
<tr><th id="417">417</th><td><i class="doc">      /// then puts it in the bottom bits of the GPRC.  TYPE can be either i16</i></td></tr>
<tr><th id="418">418</th><td><i class="doc">      /// or i32.</i></td></tr>
<tr><th id="419">419</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::LBRX" title='llvm::PPCISD::NodeType::LBRX' data-ref="llvm::PPCISD::NodeType::LBRX">LBRX</dfn>,</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>      <i class="doc">/// STFIWX - The STFIWX instruction.  The first operand is an input token</i></td></tr>
<tr><th id="422">422</th><td><i class="doc">      /// chain, then an f64 value to store, then an address to store it to.</i></td></tr>
<tr><th id="423">423</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::STFIWX" title='llvm::PPCISD::NodeType::STFIWX' data-ref="llvm::PPCISD::NodeType::STFIWX">STFIWX</dfn>,</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>      <i class="doc">/// GPRC, CHAIN = LFIWAX CHAIN, Ptr - This is a floating-point</i></td></tr>
<tr><th id="426">426</th><td><i class="doc">      /// load which sign-extends from a 32-bit integer value into the</i></td></tr>
<tr><th id="427">427</th><td><i class="doc">      /// destination 64-bit register.</i></td></tr>
<tr><th id="428">428</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::LFIWAX" title='llvm::PPCISD::NodeType::LFIWAX' data-ref="llvm::PPCISD::NodeType::LFIWAX">LFIWAX</dfn>,</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td>      <i class="doc">/// GPRC, CHAIN = LFIWZX CHAIN, Ptr - This is a floating-point</i></td></tr>
<tr><th id="431">431</th><td><i class="doc">      /// load which zero-extends from a 32-bit integer value into the</i></td></tr>
<tr><th id="432">432</th><td><i class="doc">      /// destination 64-bit register.</i></td></tr>
<tr><th id="433">433</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::LFIWZX" title='llvm::PPCISD::NodeType::LFIWZX' data-ref="llvm::PPCISD::NodeType::LFIWZX">LFIWZX</dfn>,</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>      <i class="doc">/// GPRC, CHAIN = LXSIZX, CHAIN, Ptr, ByteWidth - This is a load of an</i></td></tr>
<tr><th id="436">436</th><td><i class="doc">      /// integer smaller than 64 bits into a VSR. The integer is zero-extended.</i></td></tr>
<tr><th id="437">437</th><td><i class="doc">      /// This can be used for converting loaded integers to floating point.</i></td></tr>
<tr><th id="438">438</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::LXSIZX" title='llvm::PPCISD::NodeType::LXSIZX' data-ref="llvm::PPCISD::NodeType::LXSIZX">LXSIZX</dfn>,</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td>      <i class="doc">/// STXSIX - The STXSI[bh]X instruction. The first operand is an input</i></td></tr>
<tr><th id="441">441</th><td><i class="doc">      /// chain, then an f64 value to store, then an address to store it to,</i></td></tr>
<tr><th id="442">442</th><td><i class="doc">      /// followed by a byte-width for the store.</i></td></tr>
<tr><th id="443">443</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::STXSIX" title='llvm::PPCISD::NodeType::STXSIX' data-ref="llvm::PPCISD::NodeType::STXSIX">STXSIX</dfn>,</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>      <i class="doc">/// VSRC, CHAIN = LXVD2X_LE CHAIN, Ptr - Occurs only for little endian.</i></td></tr>
<tr><th id="446">446</th><td><i class="doc">      /// Maps directly to an lxvd2x instruction that will be followed by</i></td></tr>
<tr><th id="447">447</th><td><i class="doc">      /// an xxswapd.</i></td></tr>
<tr><th id="448">448</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::LXVD2X" title='llvm::PPCISD::NodeType::LXVD2X' data-ref="llvm::PPCISD::NodeType::LXVD2X">LXVD2X</dfn>,</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td>      <i class="doc">/// VSRC, CHAIN = LD_VSX_LH CHAIN, Ptr - This is a floating-point load of a</i></td></tr>
<tr><th id="451">451</th><td><i class="doc">      /// v2f32 value into the lower half of a VSR register.</i></td></tr>
<tr><th id="452">452</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::LD_VSX_LH" title='llvm::PPCISD::NodeType::LD_VSX_LH' data-ref="llvm::PPCISD::NodeType::LD_VSX_LH">LD_VSX_LH</dfn>,</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>      <i class="doc">/// CHAIN = STXVD2X CHAIN, VSRC, Ptr - Occurs only for little endian.</i></td></tr>
<tr><th id="455">455</th><td><i class="doc">      /// Maps directly to an stxvd2x instruction that will be preceded by</i></td></tr>
<tr><th id="456">456</th><td><i class="doc">      /// an xxswapd.</i></td></tr>
<tr><th id="457">457</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::STXVD2X" title='llvm::PPCISD::NodeType::STXVD2X' data-ref="llvm::PPCISD::NodeType::STXVD2X">STXVD2X</dfn>,</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>      <i class="doc">/// Store scalar integers from VSR.</i></td></tr>
<tr><th id="460">460</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::ST_VSR_SCAL_INT" title='llvm::PPCISD::NodeType::ST_VSR_SCAL_INT' data-ref="llvm::PPCISD::NodeType::ST_VSR_SCAL_INT">ST_VSR_SCAL_INT</dfn>,</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td>      <i class="doc">/// QBRC, CHAIN = QVLFSb CHAIN, Ptr</i></td></tr>
<tr><th id="463">463</th><td><i class="doc">      /// The 4xf32 load used for v4i1 constants.</i></td></tr>
<tr><th id="464">464</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::QVLFSb" title='llvm::PPCISD::NodeType::QVLFSb' data-ref="llvm::PPCISD::NodeType::QVLFSb">QVLFSb</dfn>,</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>      <i class="doc">/// ATOMIC_CMP_SWAP - the exact same as the target-independent nodes</i></td></tr>
<tr><th id="467">467</th><td><i class="doc">      /// except they ensure that the compare input is zero-extended for</i></td></tr>
<tr><th id="468">468</th><td><i class="doc">      /// sub-word versions because the atomic loads zero-extend.</i></td></tr>
<tr><th id="469">469</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::ATOMIC_CMP_SWAP_8" title='llvm::PPCISD::NodeType::ATOMIC_CMP_SWAP_8' data-ref="llvm::PPCISD::NodeType::ATOMIC_CMP_SWAP_8">ATOMIC_CMP_SWAP_8</dfn>, <dfn class="enum" id="llvm::PPCISD::NodeType::ATOMIC_CMP_SWAP_16" title='llvm::PPCISD::NodeType::ATOMIC_CMP_SWAP_16' data-ref="llvm::PPCISD::NodeType::ATOMIC_CMP_SWAP_16">ATOMIC_CMP_SWAP_16</dfn>,</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>      <i class="doc">/// GPRC = TOC_ENTRY GA, TOC</i></td></tr>
<tr><th id="472">472</th><td><i class="doc">      /// Loads the entry for GA from the TOC, where the TOC base is given by</i></td></tr>
<tr><th id="473">473</th><td><i class="doc">      /// the last operand.</i></td></tr>
<tr><th id="474">474</th><td>      <dfn class="enum" id="llvm::PPCISD::NodeType::TOC_ENTRY" title='llvm::PPCISD::NodeType::TOC_ENTRY' data-ref="llvm::PPCISD::NodeType::TOC_ENTRY">TOC_ENTRY</dfn></td></tr>
<tr><th id="475">475</th><td>    };</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>  } <i>// end namespace PPCISD</i></td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>  <i class="doc">/// Define some predicates that are used for node matching.</i></td></tr>
<tr><th id="480">480</th><td>  <b>namespace</b> <span class="namespace">PPC</span> {</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td>    <i class="doc">/// isVPKUHUMShuffleMask - Return true if this is the shuffle mask for a</i></td></tr>
<tr><th id="483">483</th><td><i class="doc">    /// VPKUHUM instruction.</i></td></tr>
<tr><th id="484">484</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm3PPC20isVPKUHUMShuffleMaskEPNS_19ShuffleVectorSDNodeEjRNS_12SelectionDAGE" title='llvm::PPC::isVPKUHUMShuffleMask' data-ref="_ZN4llvm3PPC20isVPKUHUMShuffleMaskEPNS_19ShuffleVectorSDNodeEjRNS_12SelectionDAGE">isVPKUHUMShuffleMask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ShuffleVectorSDNode" title='llvm::ShuffleVectorSDNode' data-ref="llvm::ShuffleVectorSDNode">ShuffleVectorSDNode</a> *<dfn class="local col9 decl" id="79N" title='N' data-type='llvm::ShuffleVectorSDNode *' data-ref="79N">N</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="80ShuffleKind" title='ShuffleKind' data-type='unsigned int' data-ref="80ShuffleKind">ShuffleKind</dfn>,</td></tr>
<tr><th id="485">485</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="81DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="81DAG">DAG</dfn>);</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td>    <i class="doc">/// isVPKUWUMShuffleMask - Return true if this is the shuffle mask for a</i></td></tr>
<tr><th id="488">488</th><td><i class="doc">    /// VPKUWUM instruction.</i></td></tr>
<tr><th id="489">489</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm3PPC20isVPKUWUMShuffleMaskEPNS_19ShuffleVectorSDNodeEjRNS_12SelectionDAGE" title='llvm::PPC::isVPKUWUMShuffleMask' data-ref="_ZN4llvm3PPC20isVPKUWUMShuffleMaskEPNS_19ShuffleVectorSDNodeEjRNS_12SelectionDAGE">isVPKUWUMShuffleMask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ShuffleVectorSDNode" title='llvm::ShuffleVectorSDNode' data-ref="llvm::ShuffleVectorSDNode">ShuffleVectorSDNode</a> *<dfn class="local col2 decl" id="82N" title='N' data-type='llvm::ShuffleVectorSDNode *' data-ref="82N">N</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="83ShuffleKind" title='ShuffleKind' data-type='unsigned int' data-ref="83ShuffleKind">ShuffleKind</dfn>,</td></tr>
<tr><th id="490">490</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="84DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="84DAG">DAG</dfn>);</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>    <i class="doc">/// isVPKUDUMShuffleMask - Return true if this is the shuffle mask for a</i></td></tr>
<tr><th id="493">493</th><td><i class="doc">    /// VPKUDUM instruction.</i></td></tr>
<tr><th id="494">494</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm3PPC20isVPKUDUMShuffleMaskEPNS_19ShuffleVectorSDNodeEjRNS_12SelectionDAGE" title='llvm::PPC::isVPKUDUMShuffleMask' data-ref="_ZN4llvm3PPC20isVPKUDUMShuffleMaskEPNS_19ShuffleVectorSDNodeEjRNS_12SelectionDAGE">isVPKUDUMShuffleMask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ShuffleVectorSDNode" title='llvm::ShuffleVectorSDNode' data-ref="llvm::ShuffleVectorSDNode">ShuffleVectorSDNode</a> *<dfn class="local col5 decl" id="85N" title='N' data-type='llvm::ShuffleVectorSDNode *' data-ref="85N">N</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="86ShuffleKind" title='ShuffleKind' data-type='unsigned int' data-ref="86ShuffleKind">ShuffleKind</dfn>,</td></tr>
<tr><th id="495">495</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="87DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="87DAG">DAG</dfn>);</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>    <i class="doc">/// isVMRGLShuffleMask - Return true if this is a shuffle mask suitable for</i></td></tr>
<tr><th id="498">498</th><td><i class="doc">    /// a VRGL* instruction with the specified unit size (1,2 or 4 bytes).</i></td></tr>
<tr><th id="499">499</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm3PPC18isVMRGLShuffleMaskEPNS_19ShuffleVectorSDNodeEjjRNS_12SelectionDAGE" title='llvm::PPC::isVMRGLShuffleMask' data-ref="_ZN4llvm3PPC18isVMRGLShuffleMaskEPNS_19ShuffleVectorSDNodeEjjRNS_12SelectionDAGE">isVMRGLShuffleMask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ShuffleVectorSDNode" title='llvm::ShuffleVectorSDNode' data-ref="llvm::ShuffleVectorSDNode">ShuffleVectorSDNode</a> *<dfn class="local col8 decl" id="88N" title='N' data-type='llvm::ShuffleVectorSDNode *' data-ref="88N">N</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="89UnitSize" title='UnitSize' data-type='unsigned int' data-ref="89UnitSize">UnitSize</dfn>,</td></tr>
<tr><th id="500">500</th><td>                            <em>unsigned</em> <dfn class="local col0 decl" id="90ShuffleKind" title='ShuffleKind' data-type='unsigned int' data-ref="90ShuffleKind">ShuffleKind</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="91DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="91DAG">DAG</dfn>);</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td>    <i class="doc">/// isVMRGHShuffleMask - Return true if this is a shuffle mask suitable for</i></td></tr>
<tr><th id="503">503</th><td><i class="doc">    /// a VRGH* instruction with the specified unit size (1,2 or 4 bytes).</i></td></tr>
<tr><th id="504">504</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm3PPC18isVMRGHShuffleMaskEPNS_19ShuffleVectorSDNodeEjjRNS_12SelectionDAGE" title='llvm::PPC::isVMRGHShuffleMask' data-ref="_ZN4llvm3PPC18isVMRGHShuffleMaskEPNS_19ShuffleVectorSDNodeEjjRNS_12SelectionDAGE">isVMRGHShuffleMask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ShuffleVectorSDNode" title='llvm::ShuffleVectorSDNode' data-ref="llvm::ShuffleVectorSDNode">ShuffleVectorSDNode</a> *<dfn class="local col2 decl" id="92N" title='N' data-type='llvm::ShuffleVectorSDNode *' data-ref="92N">N</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="93UnitSize" title='UnitSize' data-type='unsigned int' data-ref="93UnitSize">UnitSize</dfn>,</td></tr>
<tr><th id="505">505</th><td>                            <em>unsigned</em> <dfn class="local col4 decl" id="94ShuffleKind" title='ShuffleKind' data-type='unsigned int' data-ref="94ShuffleKind">ShuffleKind</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="95DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="95DAG">DAG</dfn>);</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>    <i class="doc">/// isVMRGEOShuffleMask - Return true if this is a shuffle mask suitable for</i></td></tr>
<tr><th id="508">508</th><td><i class="doc">    /// a VMRGEW or VMRGOW instruction</i></td></tr>
<tr><th id="509">509</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm3PPC19isVMRGEOShuffleMaskEPNS_19ShuffleVectorSDNodeEbjRNS_12SelectionDAGE" title='llvm::PPC::isVMRGEOShuffleMask' data-ref="_ZN4llvm3PPC19isVMRGEOShuffleMaskEPNS_19ShuffleVectorSDNodeEbjRNS_12SelectionDAGE">isVMRGEOShuffleMask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ShuffleVectorSDNode" title='llvm::ShuffleVectorSDNode' data-ref="llvm::ShuffleVectorSDNode">ShuffleVectorSDNode</a> *<dfn class="local col6 decl" id="96N" title='N' data-type='llvm::ShuffleVectorSDNode *' data-ref="96N">N</dfn>, <em>bool</em> <dfn class="local col7 decl" id="97CheckEven" title='CheckEven' data-type='bool' data-ref="97CheckEven">CheckEven</dfn>,</td></tr>
<tr><th id="510">510</th><td>                             <em>unsigned</em> <dfn class="local col8 decl" id="98ShuffleKind" title='ShuffleKind' data-type='unsigned int' data-ref="98ShuffleKind">ShuffleKind</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="99DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="99DAG">DAG</dfn>);</td></tr>
<tr><th id="511">511</th><td>    <i class="doc">/// isXXSLDWIShuffleMask - Return true if this is a shuffle mask suitable</i></td></tr>
<tr><th id="512">512</th><td><i class="doc">    /// for a XXSLDWI instruction.</i></td></tr>
<tr><th id="513">513</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm3PPC20isXXSLDWIShuffleMaskEPNS_19ShuffleVectorSDNodeERjRbb" title='llvm::PPC::isXXSLDWIShuffleMask' data-ref="_ZN4llvm3PPC20isXXSLDWIShuffleMaskEPNS_19ShuffleVectorSDNodeERjRbb">isXXSLDWIShuffleMask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ShuffleVectorSDNode" title='llvm::ShuffleVectorSDNode' data-ref="llvm::ShuffleVectorSDNode">ShuffleVectorSDNode</a> *<dfn class="local col0 decl" id="100N" title='N' data-type='llvm::ShuffleVectorSDNode *' data-ref="100N">N</dfn>, <em>unsigned</em> &amp;<dfn class="local col1 decl" id="101ShiftElts" title='ShiftElts' data-type='unsigned int &amp;' data-ref="101ShiftElts">ShiftElts</dfn>,</td></tr>
<tr><th id="514">514</th><td>                              <em>bool</em> &amp;<dfn class="local col2 decl" id="102Swap" title='Swap' data-type='bool &amp;' data-ref="102Swap">Swap</dfn>, <em>bool</em> <dfn class="local col3 decl" id="103IsLE" title='IsLE' data-type='bool' data-ref="103IsLE">IsLE</dfn>);</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td>    <i class="doc">/// isXXBRHShuffleMask - Return true if this is a shuffle mask suitable</i></td></tr>
<tr><th id="517">517</th><td><i class="doc">    /// for a XXBRH instruction.</i></td></tr>
<tr><th id="518">518</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm3PPC18isXXBRHShuffleMaskEPNS_19ShuffleVectorSDNodeE" title='llvm::PPC::isXXBRHShuffleMask' data-ref="_ZN4llvm3PPC18isXXBRHShuffleMaskEPNS_19ShuffleVectorSDNodeE">isXXBRHShuffleMask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ShuffleVectorSDNode" title='llvm::ShuffleVectorSDNode' data-ref="llvm::ShuffleVectorSDNode">ShuffleVectorSDNode</a> *<dfn class="local col4 decl" id="104N" title='N' data-type='llvm::ShuffleVectorSDNode *' data-ref="104N">N</dfn>);</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td>    <i class="doc">/// isXXBRWShuffleMask - Return true if this is a shuffle mask suitable</i></td></tr>
<tr><th id="521">521</th><td><i class="doc">    /// for a XXBRW instruction.</i></td></tr>
<tr><th id="522">522</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm3PPC18isXXBRWShuffleMaskEPNS_19ShuffleVectorSDNodeE" title='llvm::PPC::isXXBRWShuffleMask' data-ref="_ZN4llvm3PPC18isXXBRWShuffleMaskEPNS_19ShuffleVectorSDNodeE">isXXBRWShuffleMask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ShuffleVectorSDNode" title='llvm::ShuffleVectorSDNode' data-ref="llvm::ShuffleVectorSDNode">ShuffleVectorSDNode</a> *<dfn class="local col5 decl" id="105N" title='N' data-type='llvm::ShuffleVectorSDNode *' data-ref="105N">N</dfn>);</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td>    <i class="doc">/// isXXBRDShuffleMask - Return true if this is a shuffle mask suitable</i></td></tr>
<tr><th id="525">525</th><td><i class="doc">    /// for a XXBRD instruction.</i></td></tr>
<tr><th id="526">526</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm3PPC18isXXBRDShuffleMaskEPNS_19ShuffleVectorSDNodeE" title='llvm::PPC::isXXBRDShuffleMask' data-ref="_ZN4llvm3PPC18isXXBRDShuffleMaskEPNS_19ShuffleVectorSDNodeE">isXXBRDShuffleMask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ShuffleVectorSDNode" title='llvm::ShuffleVectorSDNode' data-ref="llvm::ShuffleVectorSDNode">ShuffleVectorSDNode</a> *<dfn class="local col6 decl" id="106N" title='N' data-type='llvm::ShuffleVectorSDNode *' data-ref="106N">N</dfn>);</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td>    <i class="doc">/// isXXBRQShuffleMask - Return true if this is a shuffle mask suitable</i></td></tr>
<tr><th id="529">529</th><td><i class="doc">    /// for a XXBRQ instruction.</i></td></tr>
<tr><th id="530">530</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm3PPC18isXXBRQShuffleMaskEPNS_19ShuffleVectorSDNodeE" title='llvm::PPC::isXXBRQShuffleMask' data-ref="_ZN4llvm3PPC18isXXBRQShuffleMaskEPNS_19ShuffleVectorSDNodeE">isXXBRQShuffleMask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ShuffleVectorSDNode" title='llvm::ShuffleVectorSDNode' data-ref="llvm::ShuffleVectorSDNode">ShuffleVectorSDNode</a> *<dfn class="local col7 decl" id="107N" title='N' data-type='llvm::ShuffleVectorSDNode *' data-ref="107N">N</dfn>);</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td>    <i class="doc">/// isXXPERMDIShuffleMask - Return true if this is a shuffle mask suitable</i></td></tr>
<tr><th id="533">533</th><td><i class="doc">    /// for a XXPERMDI instruction.</i></td></tr>
<tr><th id="534">534</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm3PPC21isXXPERMDIShuffleMaskEPNS_19ShuffleVectorSDNodeERjRbb" title='llvm::PPC::isXXPERMDIShuffleMask' data-ref="_ZN4llvm3PPC21isXXPERMDIShuffleMaskEPNS_19ShuffleVectorSDNodeERjRbb">isXXPERMDIShuffleMask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ShuffleVectorSDNode" title='llvm::ShuffleVectorSDNode' data-ref="llvm::ShuffleVectorSDNode">ShuffleVectorSDNode</a> *<dfn class="local col8 decl" id="108N" title='N' data-type='llvm::ShuffleVectorSDNode *' data-ref="108N">N</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="109ShiftElts" title='ShiftElts' data-type='unsigned int &amp;' data-ref="109ShiftElts">ShiftElts</dfn>,</td></tr>
<tr><th id="535">535</th><td>                              <em>bool</em> &amp;<dfn class="local col0 decl" id="110Swap" title='Swap' data-type='bool &amp;' data-ref="110Swap">Swap</dfn>, <em>bool</em> <dfn class="local col1 decl" id="111IsLE" title='IsLE' data-type='bool' data-ref="111IsLE">IsLE</dfn>);</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>    <i class="doc">/// isVSLDOIShuffleMask - If this is a vsldoi shuffle mask, return the</i></td></tr>
<tr><th id="538">538</th><td><i class="doc">    /// shift amount, otherwise return -1.</i></td></tr>
<tr><th id="539">539</th><td>    <em>int</em> <dfn class="decl" id="_ZN4llvm3PPC19isVSLDOIShuffleMaskEPNS_6SDNodeEjRNS_12SelectionDAGE" title='llvm::PPC::isVSLDOIShuffleMask' data-ref="_ZN4llvm3PPC19isVSLDOIShuffleMaskEPNS_6SDNodeEjRNS_12SelectionDAGE">isVSLDOIShuffleMask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="112N" title='N' data-type='llvm::SDNode *' data-ref="112N">N</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="113ShuffleKind" title='ShuffleKind' data-type='unsigned int' data-ref="113ShuffleKind">ShuffleKind</dfn>,</td></tr>
<tr><th id="540">540</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="114DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="114DAG">DAG</dfn>);</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td>    <i class="doc">/// isSplatShuffleMask - Return true if the specified VECTOR_SHUFFLE operand</i></td></tr>
<tr><th id="543">543</th><td><i class="doc">    /// specifies a splat of a single element that is suitable for input to</i></td></tr>
<tr><th id="544">544</th><td><i class="doc">    /// VSPLTB/VSPLTH/VSPLTW.</i></td></tr>
<tr><th id="545">545</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm3PPC18isSplatShuffleMaskEPNS_19ShuffleVectorSDNodeEj" title='llvm::PPC::isSplatShuffleMask' data-ref="_ZN4llvm3PPC18isSplatShuffleMaskEPNS_19ShuffleVectorSDNodeEj">isSplatShuffleMask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ShuffleVectorSDNode" title='llvm::ShuffleVectorSDNode' data-ref="llvm::ShuffleVectorSDNode">ShuffleVectorSDNode</a> *<dfn class="local col5 decl" id="115N" title='N' data-type='llvm::ShuffleVectorSDNode *' data-ref="115N">N</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="116EltSize" title='EltSize' data-type='unsigned int' data-ref="116EltSize">EltSize</dfn>);</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td>    <i class="doc">/// isXXINSERTWMask - Return true if this VECTOR_SHUFFLE can be handled by</i></td></tr>
<tr><th id="548">548</th><td><i class="doc">    /// the XXINSERTW instruction introduced in ISA 3.0. This is essentially any</i></td></tr>
<tr><th id="549">549</th><td><i class="doc">    /// shuffle of v4f32/v4i32 vectors that just inserts one element from one</i></td></tr>
<tr><th id="550">550</th><td><i class="doc">    /// vector into the other. This function will also set a couple of</i></td></tr>
<tr><th id="551">551</th><td><i class="doc">    /// output parameters for how much the source vector needs to be shifted and</i></td></tr>
<tr><th id="552">552</th><td><i class="doc">    /// what byte number needs to be specified for the instruction to put the</i></td></tr>
<tr><th id="553">553</th><td><i class="doc">    /// element in the desired location of the target vector.</i></td></tr>
<tr><th id="554">554</th><td>    <em>bool</em> <dfn class="decl" id="_ZN4llvm3PPC15isXXINSERTWMaskEPNS_19ShuffleVectorSDNodeERjS3_Rbb" title='llvm::PPC::isXXINSERTWMask' data-ref="_ZN4llvm3PPC15isXXINSERTWMaskEPNS_19ShuffleVectorSDNodeERjS3_Rbb">isXXINSERTWMask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ShuffleVectorSDNode" title='llvm::ShuffleVectorSDNode' data-ref="llvm::ShuffleVectorSDNode">ShuffleVectorSDNode</a> *<dfn class="local col7 decl" id="117N" title='N' data-type='llvm::ShuffleVectorSDNode *' data-ref="117N">N</dfn>, <em>unsigned</em> &amp;<dfn class="local col8 decl" id="118ShiftElts" title='ShiftElts' data-type='unsigned int &amp;' data-ref="118ShiftElts">ShiftElts</dfn>,</td></tr>
<tr><th id="555">555</th><td>                         <em>unsigned</em> &amp;<dfn class="local col9 decl" id="119InsertAtByte" title='InsertAtByte' data-type='unsigned int &amp;' data-ref="119InsertAtByte">InsertAtByte</dfn>, <em>bool</em> &amp;<dfn class="local col0 decl" id="120Swap" title='Swap' data-type='bool &amp;' data-ref="120Swap">Swap</dfn>, <em>bool</em> <dfn class="local col1 decl" id="121IsLE" title='IsLE' data-type='bool' data-ref="121IsLE">IsLE</dfn>);</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>    <i class="doc">/// getVSPLTImmediate - Return the appropriate VSPLT* immediate to splat the</i></td></tr>
<tr><th id="558">558</th><td><i class="doc">    /// specified isSplatShuffleMask VECTOR_SHUFFLE mask.</i></td></tr>
<tr><th id="559">559</th><td>    <em>unsigned</em> <dfn class="decl" id="_ZN4llvm3PPC17getVSPLTImmediateEPNS_6SDNodeEjRNS_12SelectionDAGE" title='llvm::PPC::getVSPLTImmediate' data-ref="_ZN4llvm3PPC17getVSPLTImmediateEPNS_6SDNodeEjRNS_12SelectionDAGE">getVSPLTImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="122N" title='N' data-type='llvm::SDNode *' data-ref="122N">N</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="123EltSize" title='EltSize' data-type='unsigned int' data-ref="123EltSize">EltSize</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="124DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="124DAG">DAG</dfn>);</td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td>    <i class="doc">/// get_VSPLTI_elt - If this is a build_vector of constants which can be</i></td></tr>
<tr><th id="562">562</th><td><i class="doc">    /// formed by using a vspltis[bhw] instruction of the specified element</i></td></tr>
<tr><th id="563">563</th><td><i class="doc">    /// size, return the constant being splatted.  The ByteSize field indicates</i></td></tr>
<tr><th id="564">564</th><td><i class="doc">    /// the number of bytes of each element [124] -&gt; [bhw].</i></td></tr>
<tr><th id="565">565</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZN4llvm3PPC14get_VSPLTI_eltEPNS_6SDNodeEjRNS_12SelectionDAGE" title='llvm::PPC::get_VSPLTI_elt' data-ref="_ZN4llvm3PPC14get_VSPLTI_eltEPNS_6SDNodeEjRNS_12SelectionDAGE">get_VSPLTI_elt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="125N" title='N' data-type='llvm::SDNode *' data-ref="125N">N</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="126ByteSize" title='ByteSize' data-type='unsigned int' data-ref="126ByteSize">ByteSize</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="127DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="127DAG">DAG</dfn>);</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td>    <i class="doc">/// If this is a qvaligni shuffle mask, return the shift</i></td></tr>
<tr><th id="568">568</th><td><i class="doc">    /// amount, otherwise return -1.</i></td></tr>
<tr><th id="569">569</th><td>    <em>int</em> <dfn class="decl" id="_ZN4llvm3PPC21isQVALIGNIShuffleMaskEPNS_6SDNodeE" title='llvm::PPC::isQVALIGNIShuffleMask' data-ref="_ZN4llvm3PPC21isQVALIGNIShuffleMaskEPNS_6SDNodeE">isQVALIGNIShuffleMask</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="128N" title='N' data-type='llvm::SDNode *' data-ref="128N">N</dfn>);</td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td>  } <i>// end namespace PPC</i></td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>  <b>class</b> <dfn class="type def" id="llvm::PPCTargetLowering" title='llvm::PPCTargetLowering' data-ref="llvm::PPCTargetLowering">PPCTargetLowering</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> {</td></tr>
<tr><th id="574">574</th><td>    <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="decl" id="llvm::PPCTargetLowering::Subtarget" title='llvm::PPCTargetLowering::Subtarget' data-ref="llvm::PPCTargetLowering::Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>  <b>public</b>:</td></tr>
<tr><th id="577">577</th><td>    <b>explicit</b> <dfn class="decl" id="_ZN4llvm17PPCTargetLoweringC1ERKNS_16PPCTargetMachineERKNS_12PPCSubtargetE" title='llvm::PPCTargetLowering::PPCTargetLowering' data-ref="_ZN4llvm17PPCTargetLoweringC1ERKNS_16PPCTargetMachineERKNS_12PPCSubtargetE">PPCTargetLowering</dfn>(<em>const</em> <a class="type" href="PPCTargetMachine.h.html#llvm::PPCTargetMachine" title='llvm::PPCTargetMachine' data-ref="llvm::PPCTargetMachine">PPCTargetMachine</a> &amp;<dfn class="local col9 decl" id="129TM" title='TM' data-type='const llvm::PPCTargetMachine &amp;' data-ref="129TM">TM</dfn>,</td></tr>
<tr><th id="578">578</th><td>                               <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col0 decl" id="130STI" title='STI' data-type='const llvm::PPCSubtarget &amp;' data-ref="130STI">STI</dfn>);</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td>    <i class="doc">/// getTargetNodeName() - This method returns the name of a target specific</i></td></tr>
<tr><th id="581">581</th><td><i class="doc">    /// DAG node.</i></td></tr>
<tr><th id="582">582</th><td>    <em>const</em> <em>char</em> *<dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering17getTargetNodeNameEj" title='llvm::PPCTargetLowering::getTargetNodeName' data-ref="_ZNK4llvm17PPCTargetLowering17getTargetNodeNameEj">getTargetNodeName</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="131Opcode" title='Opcode' data-type='unsigned int' data-ref="131Opcode">Opcode</dfn>) <em>const</em> override;</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17PPCTargetLowering17isSelectSupportedENS_18TargetLoweringBase17SelectSupportKindE" title='llvm::PPCTargetLowering::isSelectSupported' data-ref="_ZNK4llvm17PPCTargetLowering17isSelectSupportedENS_18TargetLoweringBase17SelectSupportKindE">isSelectSupported</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::SelectSupportKind" title='llvm::TargetLoweringBase::SelectSupportKind' data-ref="llvm::TargetLoweringBase::SelectSupportKind">SelectSupportKind</a> <dfn class="local col2 decl" id="132Kind" title='Kind' data-type='llvm::TargetLoweringBase::SelectSupportKind' data-ref="132Kind">Kind</dfn>) <em>const</em> override {</td></tr>
<tr><th id="585">585</th><td>      <i>// PowerPC does not support scalar condition selects on vectors.</i></td></tr>
<tr><th id="586">586</th><td>      <b>return</b> (<a class="local col2 ref" href="#132Kind" title='Kind' data-ref="132Kind">Kind</a> != <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::SelectSupportKind" title='llvm::TargetLoweringBase::SelectSupportKind' data-ref="llvm::TargetLoweringBase::SelectSupportKind">SelectSupportKind</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::SelectSupportKind::ScalarCondVectorVal" title='llvm::TargetLoweringBase::SelectSupportKind::ScalarCondVectorVal' data-ref="llvm::TargetLoweringBase::SelectSupportKind::ScalarCondVectorVal">ScalarCondVectorVal</a>);</td></tr>
<tr><th id="587">587</th><td>    }</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>    <i class="doc">/// getPreferredVectorAction - The code we generate when vector types are</i></td></tr>
<tr><th id="590">590</th><td><i class="doc">    /// legalized by promoting the integer element type is often much worse</i></td></tr>
<tr><th id="591">591</th><td><i class="doc">    /// than code we generate if we widen the type for applicable vector types.</i></td></tr>
<tr><th id="592">592</th><td><i class="doc">    /// The issue with promoting is that the vector is scalaraized, individual</i></td></tr>
<tr><th id="593">593</th><td><i class="doc">    /// elements promoted and then the vector is rebuilt. So say we load a pair</i></td></tr>
<tr><th id="594">594</th><td><i class="doc">    /// of v4i8's and shuffle them. This will turn into a mess of 8 extending</i></td></tr>
<tr><th id="595">595</th><td><i class="doc">    /// loads, moves back into VSR's (or memory ops if we don't have moves) and</i></td></tr>
<tr><th id="596">596</th><td><i class="doc">    /// then the VPERM for the shuffle. All in all a very slow sequence.</i></td></tr>
<tr><th id="597">597</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase" title='llvm::TargetLoweringBase' data-ref="llvm::TargetLoweringBase">TargetLoweringBase</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeTypeAction" title='llvm::TargetLoweringBase::LegalizeTypeAction' data-ref="llvm::TargetLoweringBase::LegalizeTypeAction">LegalizeTypeAction</a> <dfn class="virtual decl def" id="_ZNK4llvm17PPCTargetLowering24getPreferredVectorActionENS_3MVTE" title='llvm::PPCTargetLowering::getPreferredVectorAction' data-ref="_ZNK4llvm17PPCTargetLowering24getPreferredVectorActionENS_3MVTE">getPreferredVectorAction</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col3 decl" id="133VT" title='VT' data-type='llvm::MVT' data-ref="133VT">VT</dfn>)</td></tr>
<tr><th id="598">598</th><td>      <em>const</em> override {</td></tr>
<tr><th id="599">599</th><td>      <b>if</b> (<a class="local col3 ref" href="#133VT" title='VT' data-ref="133VT">VT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT19getScalarSizeInBitsEv" title='llvm::MVT::getScalarSizeInBits' data-ref="_ZNK4llvm3MVT19getScalarSizeInBitsEv">getScalarSizeInBits</a>() % <var>8</var> == <var>0</var>)</td></tr>
<tr><th id="600">600</th><td>        <b>return</b> <a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::LegalizeTypeAction::TypeWidenVector" title='llvm::TargetLoweringBase::LegalizeTypeAction::TypeWidenVector' data-ref="llvm::TargetLoweringBase::LegalizeTypeAction::TypeWidenVector">TypeWidenVector</a>;</td></tr>
<tr><th id="601">601</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase" title='llvm::TargetLoweringBase' data-ref="llvm::TargetLoweringBase">TargetLoweringBase</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase24getPreferredVectorActionENS_3MVTE" title='llvm::TargetLoweringBase::getPreferredVectorAction' data-ref="_ZNK4llvm18TargetLoweringBase24getPreferredVectorActionENS_3MVTE">getPreferredVectorAction</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#133VT" title='VT' data-ref="133VT">VT</a>);</td></tr>
<tr><th id="602">602</th><td>    }</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering12useSoftFloatEv" title='llvm::PPCTargetLowering::useSoftFloat' data-ref="_ZNK4llvm17PPCTargetLowering12useSoftFloatEv">useSoftFloat</dfn>() <em>const</em> override;</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td>    <em>bool</em> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering6hasSPEEv" title='llvm::PPCTargetLowering::hasSPE' data-ref="_ZNK4llvm17PPCTargetLowering6hasSPEEv">hasSPE</dfn>() <em>const</em>;</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="virtual decl def" id="_ZNK4llvm17PPCTargetLowering22getScalarShiftAmountTyERKNS_10DataLayoutENS_3EVTE" title='llvm::PPCTargetLowering::getScalarShiftAmountTy' data-ref="_ZNK4llvm17PPCTargetLowering22getScalarShiftAmountTyERKNS_10DataLayoutENS_3EVTE">getScalarShiftAmountTy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a>) <em>const</em> override {</td></tr>
<tr><th id="609">609</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i32" title='llvm::MVT::SimpleValueType::i32' data-ref="llvm::MVT::SimpleValueType::i32">i32</a>;</td></tr>
<tr><th id="610">610</th><td>    }</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17PPCTargetLowering22isCheapToSpeculateCttzEv" title='llvm::PPCTargetLowering::isCheapToSpeculateCttz' data-ref="_ZNK4llvm17PPCTargetLowering22isCheapToSpeculateCttzEv">isCheapToSpeculateCttz</dfn>() <em>const</em> override {</td></tr>
<tr><th id="613">613</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="614">614</th><td>    }</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17PPCTargetLowering22isCheapToSpeculateCtlzEv" title='llvm::PPCTargetLowering::isCheapToSpeculateCtlz' data-ref="_ZNK4llvm17PPCTargetLowering22isCheapToSpeculateCtlzEv">isCheapToSpeculateCtlz</dfn>() <em>const</em> override {</td></tr>
<tr><th id="617">617</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="618">618</th><td>    }</td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17PPCTargetLowering10isCtlzFastEv" title='llvm::PPCTargetLowering::isCtlzFast' data-ref="_ZNK4llvm17PPCTargetLowering10isCtlzFastEv">isCtlzFast</dfn>() <em>const</em> override {</td></tr>
<tr><th id="621">621</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="622">622</th><td>    }</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17PPCTargetLowering16hasAndNotCompareENS_7SDValueE" title='llvm::PPCTargetLowering::hasAndNotCompare' data-ref="_ZNK4llvm17PPCTargetLowering16hasAndNotCompareENS_7SDValueE">hasAndNotCompare</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>) <em>const</em> override {</td></tr>
<tr><th id="625">625</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="626">626</th><td>    }</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17PPCTargetLowering31convertSetCCLogicToBitwiseLogicENS_3EVTE" title='llvm::PPCTargetLowering::convertSetCCLogicToBitwiseLogic' data-ref="_ZNK4llvm17PPCTargetLowering31convertSetCCLogicToBitwiseLogicENS_3EVTE">convertSetCCLogicToBitwiseLogic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="134VT" title='VT' data-type='llvm::EVT' data-ref="134VT">VT</dfn>) <em>const</em> override {</td></tr>
<tr><th id="629">629</th><td>      <b>return</b> <a class="local col4 ref" href="#134VT" title='VT' data-ref="134VT">VT</a>.<a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT15isScalarIntegerEv" title='llvm::EVT::isScalarInteger' data-ref="_ZNK4llvm3EVT15isScalarIntegerEv">isScalarInteger</a>();</td></tr>
<tr><th id="630">630</th><td>    }</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17PPCTargetLowering15supportSplitCSREPNS_15MachineFunctionE" title='llvm::PPCTargetLowering::supportSplitCSR' data-ref="_ZNK4llvm17PPCTargetLowering15supportSplitCSREPNS_15MachineFunctionE">supportSplitCSR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col5 decl" id="135MF" title='MF' data-type='llvm::MachineFunction *' data-ref="135MF">MF</dfn>) <em>const</em> override {</td></tr>
<tr><th id="633">633</th><td>      <b>return</b></td></tr>
<tr><th id="634">634</th><td>        MF-&gt;getFunction().getCallingConv() == CallingConv::CXX_FAST_TLS &amp;&amp;</td></tr>
<tr><th id="635">635</th><td>        MF-&gt;getFunction().hasFnAttribute(Attribute::<span class='error' title="no member named &apos;NoUnwind&apos; in &apos;llvm::Attribute&apos;">NoUnwind</span>);</td></tr>
<tr><th id="636">636</th><td>    }</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering18initializeSplitCSREPNS_17MachineBasicBlockE" title='llvm::PPCTargetLowering::initializeSplitCSR' data-ref="_ZNK4llvm17PPCTargetLowering18initializeSplitCSREPNS_17MachineBasicBlockE">initializeSplitCSR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="136Entry" title='Entry' data-type='llvm::MachineBasicBlock *' data-ref="136Entry">Entry</dfn>) <em>const</em> override;</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering20insertCopiesSplitCSREPNS_17MachineBasicBlockERKNS_15SmallVectorImplIS2_EE" title='llvm::PPCTargetLowering::insertCopiesSplitCSR' data-ref="_ZNK4llvm17PPCTargetLowering20insertCopiesSplitCSREPNS_17MachineBasicBlockERKNS_15SmallVectorImplIS2_EE">insertCopiesSplitCSR</dfn>(</td></tr>
<tr><th id="641">641</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="137Entry" title='Entry' data-type='llvm::MachineBasicBlock *' data-ref="137Entry">Entry</dfn>,</td></tr>
<tr><th id="642">642</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt; &amp;<dfn class="local col8 decl" id="138Exits" title='Exits' data-type='const SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt; &amp;' data-ref="138Exits">Exits</dfn>) <em>const</em> override;</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td>    <i class="doc">/// getSetCCResultType - Return the ISD::SETCC ValueType</i></td></tr>
<tr><th id="645">645</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering18getSetCCResultTypeERKNS_10DataLayoutERNS_11LLVMContextENS_3EVTE" title='llvm::PPCTargetLowering::getSetCCResultType' data-ref="_ZNK4llvm17PPCTargetLowering18getSetCCResultTypeERKNS_10DataLayoutERNS_11LLVMContextENS_3EVTE">getSetCCResultType</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col9 decl" id="139DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="139DL">DL</dfn>, <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col0 decl" id="140Context" title='Context' data-type='llvm::LLVMContext &amp;' data-ref="140Context">Context</dfn>,</td></tr>
<tr><th id="646">646</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="141VT" title='VT' data-type='llvm::EVT' data-ref="141VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>    <i class="doc">/// Return true if target always beneficiates from combining into FMA for a</i></td></tr>
<tr><th id="649">649</th><td><i class="doc">    /// given value type. This must typically return false on targets where FMA</i></td></tr>
<tr><th id="650">650</th><td><i class="doc">    /// takes more cycles to execute than FADD.</i></td></tr>
<tr><th id="651">651</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering25enableAggressiveFMAFusionENS_3EVTE" title='llvm::PPCTargetLowering::enableAggressiveFMAFusion' data-ref="_ZNK4llvm17PPCTargetLowering25enableAggressiveFMAFusionENS_3EVTE">enableAggressiveFMAFusion</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="142VT" title='VT' data-type='llvm::EVT' data-ref="142VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td>    <i class="doc">/// getPreIndexedAddressParts - returns true by value, base pointer and</i></td></tr>
<tr><th id="654">654</th><td><i class="doc">    /// offset pointer and addressing mode by reference if the node's address</i></td></tr>
<tr><th id="655">655</th><td><i class="doc">    /// can be legally represented as pre-indexed load / store address.</i></td></tr>
<tr><th id="656">656</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering25getPreIndexedAddressPartsEPNS_6SDNodeERNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::getPreIndexedAddressParts' data-ref="_ZNK4llvm17PPCTargetLowering25getPreIndexedAddressPartsEPNS_6SDNodeERNS_7SDValueES4_RNS_3ISD14MemIndexedModeERNS_12SelectionDAGE">getPreIndexedAddressParts</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="143N" title='N' data-type='llvm::SDNode *' data-ref="143N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="144Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="144Base">Base</dfn>,</td></tr>
<tr><th id="657">657</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="145Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="145Offset">Offset</dfn>,</td></tr>
<tr><th id="658">658</th><td>                                   <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode" title='llvm::ISD::MemIndexedMode' data-ref="llvm::ISD::MemIndexedMode">MemIndexedMode</a> &amp;<dfn class="local col6 decl" id="146AM" title='AM' data-type='ISD::MemIndexedMode &amp;' data-ref="146AM">AM</dfn>,</td></tr>
<tr><th id="659">659</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="147DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="147DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>    <i class="doc">/// SelectAddressRegReg - Given the specified addressed, check to see if it</i></td></tr>
<tr><th id="662">662</th><td><i class="doc">    /// can be more efficiently represented as [r+imm]. If<span class="command"> \p</span> <span class="arg">EncodingAlignment</span></i></td></tr>
<tr><th id="663">663</th><td><i class="doc">    /// is non-zero, only accept displacement which is not suitable for [r+imm].</i></td></tr>
<tr><th id="664">664</th><td><i class="doc">    /// Returns false if it can be represented by [r+imm], which are preferred.</i></td></tr>
<tr><th id="665">665</th><td>    <em>bool</em> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering19SelectAddressRegRegENS_7SDValueERS1_S2_RNS_12SelectionDAGEj" title='llvm::PPCTargetLowering::SelectAddressRegReg' data-ref="_ZNK4llvm17PPCTargetLowering19SelectAddressRegRegENS_7SDValueERS1_S2_RNS_12SelectionDAGEj">SelectAddressRegReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="148N" title='N' data-type='llvm::SDValue' data-ref="148N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="149Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="149Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="150Index" title='Index' data-type='llvm::SDValue &amp;' data-ref="150Index">Index</dfn>,</td></tr>
<tr><th id="666">666</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="151DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="151DAG">DAG</dfn>,</td></tr>
<tr><th id="667">667</th><td>                             <em>unsigned</em> <dfn class="local col2 decl" id="152EncodingAlignment" title='EncodingAlignment' data-type='unsigned int' data-ref="152EncodingAlignment">EncodingAlignment</dfn> = <var>0</var>) <em>const</em>;</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td>    <i class="doc">/// SelectAddressRegImm - Returns true if the address N can be represented</i></td></tr>
<tr><th id="670">670</th><td><i class="doc">    /// by a base register plus a signed 16-bit displacement [r+imm], and if it</i></td></tr>
<tr><th id="671">671</th><td><i class="doc">    /// is not better represented as reg+reg. If<span class="command"> \p</span> <span class="arg">EncodingAlignment</span> is</i></td></tr>
<tr><th id="672">672</th><td><i class="doc">    /// non-zero, only accept displacements suitable for instruction encoding</i></td></tr>
<tr><th id="673">673</th><td><i class="doc">    /// requirement, i.e. multiples of 4 for DS form.</i></td></tr>
<tr><th id="674">674</th><td>    <em>bool</em> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering19SelectAddressRegImmENS_7SDValueERS1_S2_RNS_12SelectionDAGEj" title='llvm::PPCTargetLowering::SelectAddressRegImm' data-ref="_ZNK4llvm17PPCTargetLowering19SelectAddressRegImmENS_7SDValueERS1_S2_RNS_12SelectionDAGEj">SelectAddressRegImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="153N" title='N' data-type='llvm::SDValue' data-ref="153N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="154Disp" title='Disp' data-type='llvm::SDValue &amp;' data-ref="154Disp">Disp</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="155Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="155Base">Base</dfn>,</td></tr>
<tr><th id="675">675</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="156DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="156DAG">DAG</dfn>,</td></tr>
<tr><th id="676">676</th><td>                             <em>unsigned</em> <dfn class="local col7 decl" id="157EncodingAlignment" title='EncodingAlignment' data-type='unsigned int' data-ref="157EncodingAlignment">EncodingAlignment</dfn>) <em>const</em>;</td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td>    <i class="doc">/// SelectAddressRegRegOnly - Given the specified addressed, force it to be</i></td></tr>
<tr><th id="679">679</th><td><i class="doc">    /// represented as an indexed [r+r] operation.</i></td></tr>
<tr><th id="680">680</th><td>    <em>bool</em> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering23SelectAddressRegRegOnlyENS_7SDValueERS1_S2_RNS_12SelectionDAGE" title='llvm::PPCTargetLowering::SelectAddressRegRegOnly' data-ref="_ZNK4llvm17PPCTargetLowering23SelectAddressRegRegOnlyENS_7SDValueERS1_S2_RNS_12SelectionDAGE">SelectAddressRegRegOnly</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="158N" title='N' data-type='llvm::SDValue' data-ref="158N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="159Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="159Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="160Index" title='Index' data-type='llvm::SDValue &amp;' data-ref="160Index">Index</dfn>,</td></tr>
<tr><th id="681">681</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="161DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="161DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>    <span class="namespace">Sched::</span><a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::Sched::Preference" title='llvm::Sched::Preference' data-ref="llvm::Sched::Preference">Preference</a> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering23getSchedulingPreferenceEPNS_6SDNodeE" title='llvm::PPCTargetLowering::getSchedulingPreference' data-ref="_ZNK4llvm17PPCTargetLowering23getSchedulingPreferenceEPNS_6SDNodeE">getSchedulingPreference</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="162N" title='N' data-type='llvm::SDNode *' data-ref="162N">N</dfn>) <em>const</em> override;</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td>    <i class="doc">/// LowerOperation - Provide custom lowering hooks for some operations.</i></td></tr>
<tr><th id="686">686</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="687">687</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerOperation' data-ref="_ZNK4llvm17PPCTargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE">LowerOperation</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="163Op" title='Op' data-type='llvm::SDValue' data-ref="163Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="164DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="164DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td>    <i class="doc">/// ReplaceNodeResults - Replace the results of node with an illegal result</i></td></tr>
<tr><th id="690">690</th><td><i class="doc">    /// type with new values built out of custom code.</i></td></tr>
<tr><th id="691">691</th><td><i class="doc">    ///</i></td></tr>
<tr><th id="692">692</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::ReplaceNodeResults' data-ref="_ZNK4llvm17PPCTargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE">ReplaceNodeResults</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="165N" title='N' data-type='llvm::SDNode *' data-ref="165N">N</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt;&amp;<dfn class="local col6 decl" id="166Results" title='Results' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="166Results">Results</dfn>,</td></tr>
<tr><th id="693">693</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="167DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="167DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering18expandVSXLoadForLEEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::PPCTargetLowering::expandVSXLoadForLE' data-ref="_ZNK4llvm17PPCTargetLowering18expandVSXLoadForLEEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">expandVSXLoadForLE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="168N" title='N' data-type='llvm::SDNode *' data-ref="168N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col9 decl" id="169DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="169DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="696">696</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering19expandVSXStoreForLEEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::PPCTargetLowering::expandVSXStoreForLE' data-ref="_ZNK4llvm17PPCTargetLowering19expandVSXStoreForLEEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">expandVSXStoreForLE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="170N" title='N' data-type='llvm::SDNode *' data-ref="170N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col1 decl" id="171DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="171DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::PPCTargetLowering::PerformDAGCombine' data-ref="_ZNK4llvm17PPCTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">PerformDAGCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="172N" title='N' data-type='llvm::SDNode *' data-ref="172N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col3 decl" id="173DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="173DCI">DCI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering13BuildSDIVPow2EPNS_6SDNodeERKNS_5APIntERNS_12SelectionDAGERNS_15SmallVectorImplIS2_EE" title='llvm::PPCTargetLowering::BuildSDIVPow2' data-ref="_ZNK4llvm17PPCTargetLowering13BuildSDIVPow2EPNS_6SDNodeERKNS_5APIntERNS_12SelectionDAGERNS_15SmallVectorImplIS2_EE">BuildSDIVPow2</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="174N" title='N' data-type='llvm::SDNode *' data-ref="174N">N</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col5 decl" id="175Divisor" title='Divisor' data-type='const llvm::APInt &amp;' data-ref="175Divisor">Divisor</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="176DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="176DAG">DAG</dfn>,</td></tr>
<tr><th id="701">701</th><td>                          <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *&gt; &amp;<dfn class="local col7 decl" id="177Created" title='Created' data-type='SmallVectorImpl&lt;llvm::SDNode *&gt; &amp;' data-ref="177Created">Created</dfn>) <em>const</em> override;</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>    <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering17getRegisterByNameEPKcNS_3EVTERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::getRegisterByName' data-ref="_ZNK4llvm17PPCTargetLowering17getRegisterByNameEPKcNS_3EVTERNS_12SelectionDAGE">getRegisterByName</dfn>(<em>const</em> <em>char</em>* <dfn class="local col8 decl" id="178RegName" title='RegName' data-type='const char *' data-ref="178RegName">RegName</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="179VT" title='VT' data-type='llvm::EVT' data-ref="179VT">VT</dfn>,</td></tr>
<tr><th id="704">704</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="180DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="180DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj" title='llvm::PPCTargetLowering::computeKnownBitsForTargetNode' data-ref="_ZNK4llvm17PPCTargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj">computeKnownBitsForTargetNode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="181Op" title='Op' data-type='const llvm::SDValue' data-ref="181Op">Op</dfn>,</td></tr>
<tr><th id="707">707</th><td>                                       <a class="type" href="../../../include/llvm/Support/KnownBits.h.html#llvm::KnownBits" title='llvm::KnownBits' data-ref="llvm::KnownBits">KnownBits</a> &amp;<dfn class="local col2 decl" id="182Known" title='Known' data-type='llvm::KnownBits &amp;' data-ref="182Known">Known</dfn>,</td></tr>
<tr><th id="708">708</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col3 decl" id="183DemandedElts" title='DemandedElts' data-type='const llvm::APInt &amp;' data-ref="183DemandedElts">DemandedElts</dfn>,</td></tr>
<tr><th id="709">709</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="184DAG" title='DAG' data-type='const llvm::SelectionDAG &amp;' data-ref="184DAG">DAG</dfn>,</td></tr>
<tr><th id="710">710</th><td>                                       <em>unsigned</em> <dfn class="local col5 decl" id="185Depth" title='Depth' data-type='unsigned int' data-ref="185Depth">Depth</dfn> = <var>0</var>) <em>const</em> override;</td></tr>
<tr><th id="711">711</th><td></td></tr>
<tr><th id="712">712</th><td>    <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering20getPrefLoopAlignmentEPNS_11MachineLoopE" title='llvm::PPCTargetLowering::getPrefLoopAlignment' data-ref="_ZNK4llvm17PPCTargetLowering20getPrefLoopAlignmentEPNS_11MachineLoopE">getPrefLoopAlignment</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col6 decl" id="186ML" title='ML' data-type='llvm::MachineLoop *' data-ref="186ML">ML</dfn>) <em>const</em> override;</td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17PPCTargetLowering27shouldInsertFencesForAtomicEPKNS_11InstructionE" title='llvm::PPCTargetLowering::shouldInsertFencesForAtomic' data-ref="_ZNK4llvm17PPCTargetLowering27shouldInsertFencesForAtomicEPKNS_11InstructionE">shouldInsertFencesForAtomic</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col7 decl" id="187I" title='I' data-type='const llvm::Instruction *' data-ref="187I">I</dfn>) <em>const</em> override {</td></tr>
<tr><th id="715">715</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="716">716</th><td>    }</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>    <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering16emitLeadingFenceERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_11InstructionENS_14AtomicOrderingE" title='llvm::PPCTargetLowering::emitLeadingFence' data-ref="_ZNK4llvm17PPCTargetLowering16emitLeadingFenceERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_11InstructionENS_14AtomicOrderingE">emitLeadingFence</dfn>(<a class="type" href="../../../include/llvm/IR/IRBuilder.h.html#llvm::IRBuilder" title='llvm::IRBuilder' data-ref="llvm::IRBuilder">IRBuilder</a>&lt;&gt; &amp;<dfn class="local col8 decl" id="188Builder" title='Builder' data-type='IRBuilder&lt;&gt; &amp;' data-ref="188Builder">Builder</dfn>, <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col9 decl" id="189Inst" title='Inst' data-type='llvm::Instruction *' data-ref="189Inst">Inst</dfn>,</td></tr>
<tr><th id="719">719</th><td>                                  <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a> <dfn class="local col0 decl" id="190Ord" title='Ord' data-type='llvm::AtomicOrdering' data-ref="190Ord">Ord</dfn>) <em>const</em> override;</td></tr>
<tr><th id="720">720</th><td>    <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering17emitTrailingFenceERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_11InstructionENS_14AtomicOrderingE" title='llvm::PPCTargetLowering::emitTrailingFence' data-ref="_ZNK4llvm17PPCTargetLowering17emitTrailingFenceERNS_9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEEPNS_11InstructionENS_14AtomicOrderingE">emitTrailingFence</dfn>(<a class="type" href="../../../include/llvm/IR/IRBuilder.h.html#llvm::IRBuilder" title='llvm::IRBuilder' data-ref="llvm::IRBuilder">IRBuilder</a>&lt;&gt; &amp;<dfn class="local col1 decl" id="191Builder" title='Builder' data-type='IRBuilder&lt;&gt; &amp;' data-ref="191Builder">Builder</dfn>, <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col2 decl" id="192Inst" title='Inst' data-type='llvm::Instruction *' data-ref="192Inst">Inst</dfn>,</td></tr>
<tr><th id="721">721</th><td>                                   <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering">AtomicOrdering</a> <dfn class="local col3 decl" id="193Ord" title='Ord' data-type='llvm::AtomicOrdering' data-ref="193Ord">Ord</dfn>) <em>const</em> override;</td></tr>
<tr><th id="722">722</th><td></td></tr>
<tr><th id="723">723</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="724">724</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::PPCTargetLowering::EmitInstrWithCustomInserter' data-ref="_ZNK4llvm17PPCTargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE">EmitInstrWithCustomInserter</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="194MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="194MI">MI</dfn>,</td></tr>
<tr><th id="725">725</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="195MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="195MBB">MBB</dfn>) <em>const</em> override;</td></tr>
<tr><th id="726">726</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm17PPCTargetLowering16EmitAtomicBinaryERNS_12MachineInstrEPNS_17MachineBasicBlockEjjjj" title='llvm::PPCTargetLowering::EmitAtomicBinary' data-ref="_ZNK4llvm17PPCTargetLowering16EmitAtomicBinaryERNS_12MachineInstrEPNS_17MachineBasicBlockEjjjj">EmitAtomicBinary</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="196MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="196MI">MI</dfn>,</td></tr>
<tr><th id="727">727</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="197MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="197MBB">MBB</dfn>,</td></tr>
<tr><th id="728">728</th><td>                                        <em>unsigned</em> <dfn class="local col8 decl" id="198AtomicSize" title='AtomicSize' data-type='unsigned int' data-ref="198AtomicSize">AtomicSize</dfn>,</td></tr>
<tr><th id="729">729</th><td>                                        <em>unsigned</em> <dfn class="local col9 decl" id="199BinOpcode" title='BinOpcode' data-type='unsigned int' data-ref="199BinOpcode">BinOpcode</dfn>,</td></tr>
<tr><th id="730">730</th><td>                                        <em>unsigned</em> <dfn class="local col0 decl" id="200CmpOpcode" title='CmpOpcode' data-type='unsigned int' data-ref="200CmpOpcode">CmpOpcode</dfn> = <var>0</var>,</td></tr>
<tr><th id="731">731</th><td>                                        <em>unsigned</em> <dfn class="local col1 decl" id="201CmpPred" title='CmpPred' data-type='unsigned int' data-ref="201CmpPred">CmpPred</dfn> = <var>0</var>) <em>const</em>;</td></tr>
<tr><th id="732">732</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm17PPCTargetLowering24EmitPartwordAtomicBinaryERNS_12MachineInstrEPNS_17MachineBasicBlockEbjjj" title='llvm::PPCTargetLowering::EmitPartwordAtomicBinary' data-ref="_ZNK4llvm17PPCTargetLowering24EmitPartwordAtomicBinaryERNS_12MachineInstrEPNS_17MachineBasicBlockEbjjj">EmitPartwordAtomicBinary</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="202MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="202MI">MI</dfn>,</td></tr>
<tr><th id="733">733</th><td>                                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="203MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="203MBB">MBB</dfn>,</td></tr>
<tr><th id="734">734</th><td>                                                <em>bool</em> <dfn class="local col4 decl" id="204is8bit" title='is8bit' data-type='bool' data-ref="204is8bit">is8bit</dfn>,</td></tr>
<tr><th id="735">735</th><td>                                                <em>unsigned</em> <dfn class="local col5 decl" id="205Opcode" title='Opcode' data-type='unsigned int' data-ref="205Opcode">Opcode</dfn>,</td></tr>
<tr><th id="736">736</th><td>                                                <em>unsigned</em> <dfn class="local col6 decl" id="206CmpOpcode" title='CmpOpcode' data-type='unsigned int' data-ref="206CmpOpcode">CmpOpcode</dfn> = <var>0</var>,</td></tr>
<tr><th id="737">737</th><td>                                                <em>unsigned</em> <dfn class="local col7 decl" id="207CmpPred" title='CmpPred' data-type='unsigned int' data-ref="207CmpPred">CmpPred</dfn> = <var>0</var>) <em>const</em>;</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm17PPCTargetLowering16emitEHSjLjSetJmpERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::PPCTargetLowering::emitEHSjLjSetJmp' data-ref="_ZNK4llvm17PPCTargetLowering16emitEHSjLjSetJmpERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitEHSjLjSetJmp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="208MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="208MI">MI</dfn>,</td></tr>
<tr><th id="740">740</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="209MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="209MBB">MBB</dfn>) <em>const</em>;</td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm17PPCTargetLowering17emitEHSjLjLongJmpERNS_12MachineInstrEPNS_17MachineBasicBlockE" title='llvm::PPCTargetLowering::emitEHSjLjLongJmp' data-ref="_ZNK4llvm17PPCTargetLowering17emitEHSjLjLongJmpERNS_12MachineInstrEPNS_17MachineBasicBlockE">emitEHSjLjLongJmp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="210MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="210MI">MI</dfn>,</td></tr>
<tr><th id="743">743</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="211MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="211MBB">MBB</dfn>) <em>const</em>;</td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::ConstraintType" title='llvm::TargetLowering::ConstraintType' data-ref="llvm::TargetLowering::ConstraintType">ConstraintType</a> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering17getConstraintTypeENS_9StringRefE" title='llvm::PPCTargetLowering::getConstraintType' data-ref="_ZNK4llvm17PPCTargetLowering17getConstraintTypeENS_9StringRefE">getConstraintType</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col2 decl" id="212Constraint" title='Constraint' data-type='llvm::StringRef' data-ref="212Constraint">Constraint</dfn>) <em>const</em> override;</td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td>    <i class="doc">/// Examine constraint string and operand type and determine a weight value.</i></td></tr>
<tr><th id="748">748</th><td><i class="doc">    /// The operand object must already have been set up with the operand type.</i></td></tr>
<tr><th id="749">749</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::ConstraintWeight" title='llvm::TargetLowering::ConstraintWeight' data-ref="llvm::TargetLowering::ConstraintWeight">ConstraintWeight</a> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering30getSingleConstraintMatchWeightERNS_14TargetLowering14AsmOperandInfoEPKc" title='llvm::PPCTargetLowering::getSingleConstraintMatchWeight' data-ref="_ZNK4llvm17PPCTargetLowering30getSingleConstraintMatchWeightERNS_14TargetLowering14AsmOperandInfoEPKc">getSingleConstraintMatchWeight</dfn>(</td></tr>
<tr><th id="750">750</th><td>      <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::AsmOperandInfo" title='llvm::TargetLowering::AsmOperandInfo' data-ref="llvm::TargetLowering::AsmOperandInfo">AsmOperandInfo</a> &amp;<dfn class="local col3 decl" id="213info" title='info' data-type='llvm::TargetLowering::AsmOperandInfo &amp;' data-ref="213info">info</dfn>, <em>const</em> <em>char</em> *<dfn class="local col4 decl" id="214constraint" title='constraint' data-type='const char *' data-ref="214constraint">constraint</dfn>) <em>const</em> override;</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;</td></tr>
<tr><th id="753">753</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE" title='llvm::PPCTargetLowering::getRegForInlineAsmConstraint' data-ref="_ZNK4llvm17PPCTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE">getRegForInlineAsmConstraint</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="215TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="215TRI">TRI</dfn>,</td></tr>
<tr><th id="754">754</th><td>                                 <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="216Constraint" title='Constraint' data-type='llvm::StringRef' data-ref="216Constraint">Constraint</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col7 decl" id="217VT" title='VT' data-type='llvm::MVT' data-ref="217VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td>    <i class="doc">/// getByValTypeAlignment - Return the desired alignment for ByVal aggregate</i></td></tr>
<tr><th id="757">757</th><td><i class="doc">    /// function arguments in the caller parameter area.  This is the actual</i></td></tr>
<tr><th id="758">758</th><td><i class="doc">    /// alignment, not its logarithm.</i></td></tr>
<tr><th id="759">759</th><td>    <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering21getByValTypeAlignmentEPNS_4TypeERKNS_10DataLayoutE" title='llvm::PPCTargetLowering::getByValTypeAlignment' data-ref="_ZNK4llvm17PPCTargetLowering21getByValTypeAlignmentEPNS_4TypeERKNS_10DataLayoutE">getByValTypeAlignment</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col8 decl" id="218Ty" title='Ty' data-type='llvm::Type *' data-ref="218Ty">Ty</dfn>,</td></tr>
<tr><th id="760">760</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col9 decl" id="219DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="219DL">DL</dfn>) <em>const</em> override;</td></tr>
<tr><th id="761">761</th><td></td></tr>
<tr><th id="762">762</th><td>    <i class="doc">/// LowerAsmOperandForConstraint - Lower the specified operand into the Ops</i></td></tr>
<tr><th id="763">763</th><td><i class="doc">    /// vector.  If it is invalid, don't add anything to Ops.</i></td></tr>
<tr><th id="764">764</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerAsmOperandForConstraint' data-ref="_ZNK4llvm17PPCTargetLowering28LowerAsmOperandForConstraintENS_7SDValueERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt6vectorIS1_SaIS1_EERNS_12SelectionDAGE">LowerAsmOperandForConstraint</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="220Op" title='Op' data-type='llvm::SDValue' data-ref="220Op">Op</dfn>,</td></tr>
<tr><th id="765">765</th><td>                                      <span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col1 decl" id="221Constraint" title='Constraint' data-type='std::string &amp;' data-ref="221Constraint">Constraint</dfn>,</td></tr>
<tr><th id="766">766</th><td>                                      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col2 decl" id="222Ops" title='Ops' data-type='std::vector&lt;SDValue&gt; &amp;' data-ref="222Ops">Ops</dfn>,</td></tr>
<tr><th id="767">767</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="223DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="223DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>    <em>unsigned</em></td></tr>
<tr><th id="770">770</th><td>    <dfn class="virtual decl def" id="_ZNK4llvm17PPCTargetLowering25getInlineAsmMemConstraintENS_9StringRefE" title='llvm::PPCTargetLowering::getInlineAsmMemConstraint' data-ref="_ZNK4llvm17PPCTargetLowering25getInlineAsmMemConstraintENS_9StringRefE">getInlineAsmMemConstraint</dfn>(<a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col4 decl" id="224ConstraintCode" title='ConstraintCode' data-type='llvm::StringRef' data-ref="224ConstraintCode">ConstraintCode</dfn>) <em>const</em> override {</td></tr>
<tr><th id="771">771</th><td>      <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col4 ref" href="#224ConstraintCode" title='ConstraintCode' data-ref="224ConstraintCode">ConstraintCode</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"es"</q>)</td></tr>
<tr><th id="772">772</th><td>        <b>return</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_es" title='llvm::InlineAsm::Constraint_es' data-ref="llvm::InlineAsm::Constraint_es">Constraint_es</a>;</td></tr>
<tr><th id="773">773</th><td>      <b>else</b> <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col4 ref" href="#224ConstraintCode" title='ConstraintCode' data-ref="224ConstraintCode">ConstraintCode</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"o"</q>)</td></tr>
<tr><th id="774">774</th><td>        <b>return</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_o" title='llvm::InlineAsm::Constraint_o' data-ref="llvm::InlineAsm::Constraint_o">Constraint_o</a>;</td></tr>
<tr><th id="775">775</th><td>      <b>else</b> <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col4 ref" href="#224ConstraintCode" title='ConstraintCode' data-ref="224ConstraintCode">ConstraintCode</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Q"</q>)</td></tr>
<tr><th id="776">776</th><td>        <b>return</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_Q" title='llvm::InlineAsm::Constraint_Q' data-ref="llvm::InlineAsm::Constraint_Q">Constraint_Q</a>;</td></tr>
<tr><th id="777">777</th><td>      <b>else</b> <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col4 ref" href="#224ConstraintCode" title='ConstraintCode' data-ref="224ConstraintCode">ConstraintCode</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Z"</q>)</td></tr>
<tr><th id="778">778</th><td>        <b>return</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_Z" title='llvm::InlineAsm::Constraint_Z' data-ref="llvm::InlineAsm::Constraint_Z">Constraint_Z</a>;</td></tr>
<tr><th id="779">779</th><td>      <b>else</b> <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col4 ref" href="#224ConstraintCode" title='ConstraintCode' data-ref="224ConstraintCode">ConstraintCode</a> <a class="ref" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Zy"</q>)</td></tr>
<tr><th id="780">780</th><td>        <b>return</b> <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Constraint_Zy" title='llvm::InlineAsm::Constraint_Zy' data-ref="llvm::InlineAsm::Constraint_Zy">Constraint_Zy</a>;</td></tr>
<tr><th id="781">781</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering25getInlineAsmMemConstraintENS_9StringRefE" title='llvm::TargetLowering::getInlineAsmMemConstraint' data-ref="_ZNK4llvm14TargetLowering25getInlineAsmMemConstraintENS_9StringRefE">getInlineAsmMemConstraint</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col4 ref" href="#224ConstraintCode" title='ConstraintCode' data-ref="224ConstraintCode">ConstraintCode</a>);</td></tr>
<tr><th id="782">782</th><td>    }</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td>    <i class="doc">/// isLegalAddressingMode - Return true if the addressing mode represented</i></td></tr>
<tr><th id="785">785</th><td><i class="doc">    /// by AM is legal for this target, for a load/store of the specified type.</i></td></tr>
<tr><th id="786">786</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE" title='llvm::PPCTargetLowering::isLegalAddressingMode' data-ref="_ZNK4llvm17PPCTargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE">isLegalAddressingMode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col5 decl" id="225DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="225DL">DL</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AddrMode" title='llvm::TargetLoweringBase::AddrMode' data-ref="llvm::TargetLoweringBase::AddrMode">AddrMode</a> &amp;<dfn class="local col6 decl" id="226AM" title='AM' data-type='const llvm::TargetLoweringBase::AddrMode &amp;' data-ref="226AM">AM</dfn>,</td></tr>
<tr><th id="787">787</th><td>                               <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col7 decl" id="227Ty" title='Ty' data-type='llvm::Type *' data-ref="227Ty">Ty</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="228AS" title='AS' data-type='unsigned int' data-ref="228AS">AS</dfn>,</td></tr>
<tr><th id="788">788</th><td>                               <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col9 decl" id="229I" title='I' data-type='llvm::Instruction *' data-ref="229I">I</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td>    <i class="doc">/// isLegalICmpImmediate - Return true if the specified immediate is legal</i></td></tr>
<tr><th id="791">791</th><td><i class="doc">    /// icmp immediate, that is the target has icmp instructions which can</i></td></tr>
<tr><th id="792">792</th><td><i class="doc">    /// compare a register against the immediate without having to materialize</i></td></tr>
<tr><th id="793">793</th><td><i class="doc">    /// the immediate into a register.</i></td></tr>
<tr><th id="794">794</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering20isLegalICmpImmediateEl" title='llvm::PPCTargetLowering::isLegalICmpImmediate' data-ref="_ZNK4llvm17PPCTargetLowering20isLegalICmpImmediateEl">isLegalICmpImmediate</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="230Imm" title='Imm' data-type='int64_t' data-ref="230Imm">Imm</dfn>) <em>const</em> override;</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td>    <i class="doc">/// isLegalAddImmediate - Return true if the specified immediate is legal</i></td></tr>
<tr><th id="797">797</th><td><i class="doc">    /// add immediate, that is the target has add instructions which can</i></td></tr>
<tr><th id="798">798</th><td><i class="doc">    /// add a register and the immediate without having to materialize</i></td></tr>
<tr><th id="799">799</th><td><i class="doc">    /// the immediate into a register.</i></td></tr>
<tr><th id="800">800</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering19isLegalAddImmediateEl" title='llvm::PPCTargetLowering::isLegalAddImmediate' data-ref="_ZNK4llvm17PPCTargetLowering19isLegalAddImmediateEl">isLegalAddImmediate</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col1 decl" id="231Imm" title='Imm' data-type='int64_t' data-ref="231Imm">Imm</dfn>) <em>const</em> override;</td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td>    <i class="doc">/// isTruncateFree - Return true if it's free to truncate a value of</i></td></tr>
<tr><th id="803">803</th><td><i class="doc">    /// type Ty1 to type Ty2. e.g. On PPC it's free to truncate a i64 value in</i></td></tr>
<tr><th id="804">804</th><td><i class="doc">    /// register X1 to i32 by referencing its sub-register R1.</i></td></tr>
<tr><th id="805">805</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering14isTruncateFreeEPNS_4TypeES2_" title='llvm::PPCTargetLowering::isTruncateFree' data-ref="_ZNK4llvm17PPCTargetLowering14isTruncateFreeEPNS_4TypeES2_">isTruncateFree</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col2 decl" id="232Ty1" title='Ty1' data-type='llvm::Type *' data-ref="232Ty1">Ty1</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col3 decl" id="233Ty2" title='Ty2' data-type='llvm::Type *' data-ref="233Ty2">Ty2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="806">806</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering14isTruncateFreeENS_3EVTES1_" title='llvm::PPCTargetLowering::isTruncateFree' data-ref="_ZNK4llvm17PPCTargetLowering14isTruncateFreeENS_3EVTES1_">isTruncateFree</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="234VT1" title='VT1' data-type='llvm::EVT' data-ref="234VT1">VT1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="235VT2" title='VT2' data-type='llvm::EVT' data-ref="235VT2">VT2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering10isZExtFreeENS_7SDValueENS_3EVTE" title='llvm::PPCTargetLowering::isZExtFree' data-ref="_ZNK4llvm17PPCTargetLowering10isZExtFreeENS_7SDValueENS_3EVTE">isZExtFree</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="236Val" title='Val' data-type='llvm::SDValue' data-ref="236Val">Val</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col7 decl" id="237VT2" title='VT2' data-type='llvm::EVT' data-ref="237VT2">VT2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering11isFPExtFreeENS_3EVTES1_" title='llvm::PPCTargetLowering::isFPExtFree' data-ref="_ZNK4llvm17PPCTargetLowering11isFPExtFreeENS_3EVTES1_">isFPExtFree</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="238DestVT" title='DestVT' data-type='llvm::EVT' data-ref="238DestVT">DestVT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col9 decl" id="239SrcVT" title='SrcVT' data-type='llvm::EVT' data-ref="239SrcVT">SrcVT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td>    <i class="doc">/// Returns true if it is beneficial to convert a load of a constant</i></td></tr>
<tr><th id="813">813</th><td><i class="doc">    /// to just the constant itself.</i></td></tr>
<tr><th id="814">814</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering33shouldConvertConstantLoadToIntImmERKNS_5APIntEPNS_4TypeE" title='llvm::PPCTargetLowering::shouldConvertConstantLoadToIntImm' data-ref="_ZNK4llvm17PPCTargetLowering33shouldConvertConstantLoadToIntImmERKNS_5APIntEPNS_4TypeE">shouldConvertConstantLoadToIntImm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col0 decl" id="240Imm" title='Imm' data-type='const llvm::APInt &amp;' data-ref="240Imm">Imm</dfn>,</td></tr>
<tr><th id="815">815</th><td>                                           <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col1 decl" id="241Ty" title='Ty' data-type='llvm::Type *' data-ref="241Ty">Ty</dfn>) <em>const</em> override;</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17PPCTargetLowering30convertSelectOfConstantsToMathENS_3EVTE" title='llvm::PPCTargetLowering::convertSelectOfConstantsToMath' data-ref="_ZNK4llvm17PPCTargetLowering30convertSelectOfConstantsToMathENS_3EVTE">convertSelectOfConstantsToMath</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col2 decl" id="242VT" title='VT' data-type='llvm::EVT' data-ref="242VT">VT</dfn>) <em>const</em> override {</td></tr>
<tr><th id="818">818</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="819">819</th><td>    }</td></tr>
<tr><th id="820">820</th><td></td></tr>
<tr><th id="821">821</th><td>    <i>// Returns true if the address of the global is stored in TOC entry.</i></td></tr>
<tr><th id="822">822</th><td>    <em>bool</em> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering23isAccessedAsGotIndirectENS_7SDValueE" title='llvm::PPCTargetLowering::isAccessedAsGotIndirect' data-ref="_ZNK4llvm17PPCTargetLowering23isAccessedAsGotIndirectENS_7SDValueE">isAccessedAsGotIndirect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="243N" title='N' data-type='llvm::SDValue' data-ref="243N">N</dfn>) <em>const</em>;</td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering20isOffsetFoldingLegalEPKNS_19GlobalAddressSDNodeE" title='llvm::PPCTargetLowering::isOffsetFoldingLegal' data-ref="_ZNK4llvm17PPCTargetLowering20isOffsetFoldingLegalEPKNS_19GlobalAddressSDNodeE">isOffsetFoldingLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::GlobalAddressSDNode" title='llvm::GlobalAddressSDNode' data-ref="llvm::GlobalAddressSDNode">GlobalAddressSDNode</a> *<dfn class="local col4 decl" id="244GA" title='GA' data-type='const llvm::GlobalAddressSDNode *' data-ref="244GA">GA</dfn>) <em>const</em> override;</td></tr>
<tr><th id="825">825</th><td></td></tr>
<tr><th id="826">826</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering18getTgtMemIntrinsicERNS_18TargetLoweringBase13IntrinsicInfoERKNS_8CallInstERNS_15MachineFunctionEj" title='llvm::PPCTargetLowering::getTgtMemIntrinsic' data-ref="_ZNK4llvm17PPCTargetLowering18getTgtMemIntrinsicERNS_18TargetLoweringBase13IntrinsicInfoERKNS_8CallInstERNS_15MachineFunctionEj">getTgtMemIntrinsic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::IntrinsicInfo" title='llvm::TargetLoweringBase::IntrinsicInfo' data-ref="llvm::TargetLoweringBase::IntrinsicInfo">IntrinsicInfo</a> &amp;<dfn class="local col5 decl" id="245Info" title='Info' data-type='llvm::TargetLoweringBase::IntrinsicInfo &amp;' data-ref="245Info">Info</dfn>,</td></tr>
<tr><th id="827">827</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> &amp;<dfn class="local col6 decl" id="246I" title='I' data-type='const llvm::CallInst &amp;' data-ref="246I">I</dfn>,</td></tr>
<tr><th id="828">828</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="247MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="247MF">MF</dfn>,</td></tr>
<tr><th id="829">829</th><td>                            <em>unsigned</em> <dfn class="local col8 decl" id="248Intrinsic" title='Intrinsic' data-type='unsigned int' data-ref="248Intrinsic">Intrinsic</dfn>) <em>const</em> override;</td></tr>
<tr><th id="830">830</th><td></td></tr>
<tr><th id="831">831</th><td>    <i class="doc">/// getOptimalMemOpType - Returns the target specific optimal type for load</i></td></tr>
<tr><th id="832">832</th><td><i class="doc">    /// and store operations as a result of memset, memcpy, and memmove</i></td></tr>
<tr><th id="833">833</th><td><i class="doc">    /// lowering. If DstAlign is zero that means it's safe to destination</i></td></tr>
<tr><th id="834">834</th><td><i class="doc">    /// alignment can satisfy any constraint. Similarly if SrcAlign is zero it</i></td></tr>
<tr><th id="835">835</th><td><i class="doc">    /// means there isn't a need to check it against alignment requirement,</i></td></tr>
<tr><th id="836">836</th><td><i class="doc">    /// probably because the source does not need to be loaded. If 'IsMemset' is</i></td></tr>
<tr><th id="837">837</th><td><i class="doc">    /// true, that means it's expanding a memset. If 'ZeroMemset' is true, that</i></td></tr>
<tr><th id="838">838</th><td><i class="doc">    /// means it's a memset of zero. 'MemcpyStrSrc' indicates whether the memcpy</i></td></tr>
<tr><th id="839">839</th><td><i class="doc">    /// source is constant so it does not need to be loaded.</i></td></tr>
<tr><th id="840">840</th><td><i class="doc">    /// It returns EVT::Other if the type should be determined using generic</i></td></tr>
<tr><th id="841">841</th><td><i class="doc">    /// target-independent logic.</i></td></tr>
<tr><th id="842">842</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a></td></tr>
<tr><th id="843">843</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering19getOptimalMemOpTypeEmjjbbbRKNS_13AttributeListE" title='llvm::PPCTargetLowering::getOptimalMemOpType' data-ref="_ZNK4llvm17PPCTargetLowering19getOptimalMemOpTypeEmjjbbbRKNS_13AttributeListE">getOptimalMemOpType</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="249Size" title='Size' data-type='uint64_t' data-ref="249Size">Size</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="250DstAlign" title='DstAlign' data-type='unsigned int' data-ref="250DstAlign">DstAlign</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="251SrcAlign" title='SrcAlign' data-type='unsigned int' data-ref="251SrcAlign">SrcAlign</dfn>,</td></tr>
<tr><th id="844">844</th><td>                        <em>bool</em> <dfn class="local col2 decl" id="252IsMemset" title='IsMemset' data-type='bool' data-ref="252IsMemset">IsMemset</dfn>, <em>bool</em> <dfn class="local col3 decl" id="253ZeroMemset" title='ZeroMemset' data-type='bool' data-ref="253ZeroMemset">ZeroMemset</dfn>, <em>bool</em> <dfn class="local col4 decl" id="254MemcpyStrSrc" title='MemcpyStrSrc' data-type='bool' data-ref="254MemcpyStrSrc">MemcpyStrSrc</dfn>,</td></tr>
<tr><th id="845">845</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeList" title='llvm::AttributeList' data-ref="llvm::AttributeList">AttributeList</a> &amp;<dfn class="local col5 decl" id="255FuncAttributes" title='FuncAttributes' data-type='const llvm::AttributeList &amp;' data-ref="255FuncAttributes">FuncAttributes</dfn>) <em>const</em> override;</td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td>    <i class="doc">/// Is unaligned memory access allowed for the given type, and is it fast</i></td></tr>
<tr><th id="848">848</th><td><i class="doc">    /// relative to software emulation.</i></td></tr>
<tr><th id="849">849</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb" title='llvm::PPCTargetLowering::allowsMisalignedMemoryAccesses' data-ref="_ZNK4llvm17PPCTargetLowering30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb">allowsMisalignedMemoryAccesses</dfn>(</td></tr>
<tr><th id="850">850</th><td>        <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="256VT" title='VT' data-type='llvm::EVT' data-ref="256VT">VT</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="257AddrSpace" title='AddrSpace' data-type='unsigned int' data-ref="257AddrSpace">AddrSpace</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="258Align" title='Align' data-type='unsigned int' data-ref="258Align">Align</dfn> = <var>1</var>,</td></tr>
<tr><th id="851">851</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags">Flags</a> <dfn class="local col9 decl" id="259Flags" title='Flags' data-type='MachineMemOperand::Flags' data-ref="259Flags">Flags</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MONone" title='llvm::MachineMemOperand::Flags::MONone' data-ref="llvm::MachineMemOperand::Flags::MONone">MONone</a>,</td></tr>
<tr><th id="852">852</th><td>        <em>bool</em> *<dfn class="local col0 decl" id="260Fast" title='Fast' data-type='bool *' data-ref="260Fast">Fast</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="853">853</th><td></td></tr>
<tr><th id="854">854</th><td>    <i class="doc">/// isFMAFasterThanFMulAndFAdd - Return true if an FMA operation is faster</i></td></tr>
<tr><th id="855">855</th><td><i class="doc">    /// than a pair of fmul and fadd instructions. fmuladd intrinsics will be</i></td></tr>
<tr><th id="856">856</th><td><i class="doc">    /// expanded to FMAs when this method returns true, otherwise fmuladd is</i></td></tr>
<tr><th id="857">857</th><td><i class="doc">    /// expanded to fmul + fadd.</i></td></tr>
<tr><th id="858">858</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering26isFMAFasterThanFMulAndFAddENS_3EVTE" title='llvm::PPCTargetLowering::isFMAFasterThanFMulAndFAdd' data-ref="_ZNK4llvm17PPCTargetLowering26isFMAFasterThanFMulAndFAddENS_3EVTE">isFMAFasterThanFMulAndFAdd</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="261VT" title='VT' data-type='llvm::EVT' data-ref="261VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="859">859</th><td></td></tr>
<tr><th id="860">860</th><td>    <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering19getScratchRegistersEj" title='llvm::PPCTargetLowering::getScratchRegisters' data-ref="_ZNK4llvm17PPCTargetLowering19getScratchRegistersEj">getScratchRegisters</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col2 decl" id="262CC" title='CC' data-type='CallingConv::ID' data-ref="262CC">CC</dfn>) <em>const</em> override;</td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td>    <i>// Should we expand the build vector with shuffles?</i></td></tr>
<tr><th id="863">863</th><td>    <em>bool</em></td></tr>
<tr><th id="864">864</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering35shouldExpandBuildVectorWithShufflesENS_3EVTEj" title='llvm::PPCTargetLowering::shouldExpandBuildVectorWithShuffles' data-ref="_ZNK4llvm17PPCTargetLowering35shouldExpandBuildVectorWithShufflesENS_3EVTEj">shouldExpandBuildVectorWithShuffles</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="263VT" title='VT' data-type='llvm::EVT' data-ref="263VT">VT</dfn>,</td></tr>
<tr><th id="865">865</th><td>                                        <em>unsigned</em> <dfn class="local col4 decl" id="264DefinedValues" title='DefinedValues' data-type='unsigned int' data-ref="264DefinedValues">DefinedValues</dfn>) <em>const</em> override;</td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td>    <i class="doc">/// createFastISel - This method returns a target-specific FastISel object,</i></td></tr>
<tr><th id="868">868</th><td><i class="doc">    /// or null if the target does not support "fast" instruction selection.</i></td></tr>
<tr><th id="869">869</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel">FastISel</a> *<dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering14createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE" title='llvm::PPCTargetLowering::createFastISel' data-ref="_ZNK4llvm17PPCTargetLowering14createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE">createFastISel</dfn>(<a class="type" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo" title='llvm::FunctionLoweringInfo' data-ref="llvm::FunctionLoweringInfo">FunctionLoweringInfo</a> &amp;<dfn class="local col5 decl" id="265FuncInfo" title='FuncInfo' data-type='llvm::FunctionLoweringInfo &amp;' data-ref="265FuncInfo">FuncInfo</dfn>,</td></tr>
<tr><th id="870">870</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/Analysis/TargetLibraryInfo.h.html#llvm::TargetLibraryInfo" title='llvm::TargetLibraryInfo' data-ref="llvm::TargetLibraryInfo">TargetLibraryInfo</a> *<dfn class="local col6 decl" id="266LibInfo" title='LibInfo' data-type='const llvm::TargetLibraryInfo *' data-ref="266LibInfo">LibInfo</dfn>) <em>const</em> override;</td></tr>
<tr><th id="871">871</th><td></td></tr>
<tr><th id="872">872</th><td>    <i class="doc">/// Returns true if an argument of type Ty needs to be passed in a</i></td></tr>
<tr><th id="873">873</th><td><i class="doc">    /// contiguous block of registers in calling convention CallConv.</i></td></tr>
<tr><th id="874">874</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17PPCTargetLowering41functionArgumentNeedsConsecutiveRegistersEPNS_4TypeEjb" title='llvm::PPCTargetLowering::functionArgumentNeedsConsecutiveRegisters' data-ref="_ZNK4llvm17PPCTargetLowering41functionArgumentNeedsConsecutiveRegistersEPNS_4TypeEjb">functionArgumentNeedsConsecutiveRegisters</dfn>(</td></tr>
<tr><th id="875">875</th><td>      <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col7 decl" id="267Ty" title='Ty' data-type='llvm::Type *' data-ref="267Ty">Ty</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col8 decl" id="268CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="268CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col9 decl" id="269isVarArg" title='isVarArg' data-type='bool' data-ref="269isVarArg">isVarArg</dfn>) <em>const</em> override {</td></tr>
<tr><th id="876">876</th><td>      <i>// We support any array type as "consecutive" block in the parameter</i></td></tr>
<tr><th id="877">877</th><td><i>      // save area.  The element type defines the alignment requirement and</i></td></tr>
<tr><th id="878">878</th><td><i>      // whether the argument should go in GPRs, FPRs, or VRs if available.</i></td></tr>
<tr><th id="879">879</th><td><i>      //</i></td></tr>
<tr><th id="880">880</th><td><i>      // Note that clang uses this capability both to implement the ELFv2</i></td></tr>
<tr><th id="881">881</th><td><i>      // homogeneous float/vector aggregate ABI, and to avoid having to use</i></td></tr>
<tr><th id="882">882</th><td><i>      // "byval" when passing aggregates that might fully fit in registers.</i></td></tr>
<tr><th id="883">883</th><td>      <b>return</b> <a class="local col7 ref" href="#267Ty" title='Ty' data-ref="267Ty">Ty</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type9isArrayTyEv" title='llvm::Type::isArrayTy' data-ref="_ZNK4llvm4Type9isArrayTyEv">isArrayTy</a>();</td></tr>
<tr><th id="884">884</th><td>    }</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td>    <i class="doc">/// If a physical register, this returns the register that receives the</i></td></tr>
<tr><th id="887">887</th><td><i class="doc">    /// exception address on entry to an EH pad.</i></td></tr>
<tr><th id="888">888</th><td>    <em>unsigned</em></td></tr>
<tr><th id="889">889</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering27getExceptionPointerRegisterEPKNS_8ConstantE" title='llvm::PPCTargetLowering::getExceptionPointerRegister' data-ref="_ZNK4llvm17PPCTargetLowering27getExceptionPointerRegisterEPKNS_8ConstantE">getExceptionPointerRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col0 decl" id="270PersonalityFn" title='PersonalityFn' data-type='const llvm::Constant *' data-ref="270PersonalityFn">PersonalityFn</dfn>) <em>const</em> override;</td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td>    <i class="doc">/// If a physical register, this returns the register that receives the</i></td></tr>
<tr><th id="892">892</th><td><i class="doc">    /// exception typeid on entry to a landing pad.</i></td></tr>
<tr><th id="893">893</th><td>    <em>unsigned</em></td></tr>
<tr><th id="894">894</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering28getExceptionSelectorRegisterEPKNS_8ConstantE" title='llvm::PPCTargetLowering::getExceptionSelectorRegister' data-ref="_ZNK4llvm17PPCTargetLowering28getExceptionSelectorRegisterEPKNS_8ConstantE">getExceptionSelectorRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col1 decl" id="271PersonalityFn" title='PersonalityFn' data-type='const llvm::Constant *' data-ref="271PersonalityFn">PersonalityFn</dfn>) <em>const</em> override;</td></tr>
<tr><th id="895">895</th><td></td></tr>
<tr><th id="896">896</th><td>    <i class="doc">/// Override to support customized stack guard loading.</i></td></tr>
<tr><th id="897">897</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering21useLoadStackGuardNodeEv" title='llvm::PPCTargetLowering::useLoadStackGuardNode' data-ref="_ZNK4llvm17PPCTargetLowering21useLoadStackGuardNodeEv">useLoadStackGuardNode</dfn>() <em>const</em> override;</td></tr>
<tr><th id="898">898</th><td>    <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering21insertSSPDeclarationsERNS_6ModuleE" title='llvm::PPCTargetLowering::insertSSPDeclarations' data-ref="_ZNK4llvm17PPCTargetLowering21insertSSPDeclarationsERNS_6ModuleE">insertSSPDeclarations</dfn>(<a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a> &amp;<dfn class="local col2 decl" id="272M" title='M' data-type='llvm::Module &amp;' data-ref="272M">M</dfn>) <em>const</em> override;</td></tr>
<tr><th id="899">899</th><td></td></tr>
<tr><th id="900">900</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb" title='llvm::PPCTargetLowering::isFPImmLegal' data-ref="_ZNK4llvm17PPCTargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb">isFPImmLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> &amp;<dfn class="local col3 decl" id="273Imm" title='Imm' data-type='const llvm::APFloat &amp;' data-ref="273Imm">Imm</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="274VT" title='VT' data-type='llvm::EVT' data-ref="274VT">VT</dfn>,</td></tr>
<tr><th id="901">901</th><td>                      <em>bool</em> <dfn class="local col5 decl" id="275ForCodeSize" title='ForCodeSize' data-type='bool' data-ref="275ForCodeSize">ForCodeSize</dfn>) <em>const</em> override;</td></tr>
<tr><th id="902">902</th><td></td></tr>
<tr><th id="903">903</th><td>    <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering20getJumpTableEncodingEv" title='llvm::PPCTargetLowering::getJumpTableEncoding' data-ref="_ZNK4llvm17PPCTargetLowering20getJumpTableEncodingEv">getJumpTableEncoding</dfn>() <em>const</em> override;</td></tr>
<tr><th id="904">904</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering19isJumpTableRelativeEv" title='llvm::PPCTargetLowering::isJumpTableRelative' data-ref="_ZNK4llvm17PPCTargetLowering19isJumpTableRelativeEv">isJumpTableRelative</dfn>() <em>const</em> override;</td></tr>
<tr><th id="905">905</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering24getPICJumpTableRelocBaseENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::getPICJumpTableRelocBase' data-ref="_ZNK4llvm17PPCTargetLowering24getPICJumpTableRelocBaseENS_7SDValueERNS_12SelectionDAGE">getPICJumpTableRelocBase</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="276Table" title='Table' data-type='llvm::SDValue' data-ref="276Table">Table</dfn>,</td></tr>
<tr><th id="906">906</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="277DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="277DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="907">907</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering28getPICJumpTableRelocBaseExprEPKNS_15MachineFunctionEjRNS_9MCContextE" title='llvm::PPCTargetLowering::getPICJumpTableRelocBaseExpr' data-ref="_ZNK4llvm17PPCTargetLowering28getPICJumpTableRelocBaseExprEPKNS_15MachineFunctionEjRNS_9MCContextE">getPICJumpTableRelocBaseExpr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col8 decl" id="278MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="278MF">MF</dfn>,</td></tr>
<tr><th id="908">908</th><td>                                               <em>unsigned</em> <dfn class="local col9 decl" id="279JTI" title='JTI' data-type='unsigned int' data-ref="279JTI">JTI</dfn>,</td></tr>
<tr><th id="909">909</th><td>                                               <a class="type" href="../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col0 decl" id="280Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="280Ctx">Ctx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td>    <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering29getNumRegistersForCallingConvERNS_11LLVMContextEjNS_3EVTE" title='llvm::PPCTargetLowering::getNumRegistersForCallingConv' data-ref="_ZNK4llvm17PPCTargetLowering29getNumRegistersForCallingConvERNS_11LLVMContextEjNS_3EVTE">getNumRegistersForCallingConv</dfn>(<a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col1 decl" id="281Context" title='Context' data-type='llvm::LLVMContext &amp;' data-ref="281Context">Context</dfn>,</td></tr>
<tr><th id="912">912</th><td>                                           <span class="namespace">CallingConv::</span> <a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col2 decl" id="282CC" title='CC' data-type='CallingConv::ID' data-ref="282CC">CC</dfn>,</td></tr>
<tr><th id="913">913</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col3 decl" id="283VT" title='VT' data-type='llvm::EVT' data-ref="283VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="914">914</th><td></td></tr>
<tr><th id="915">915</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering29getRegisterTypeForCallingConvERNS_11LLVMContextEjNS_3EVTE" title='llvm::PPCTargetLowering::getRegisterTypeForCallingConv' data-ref="_ZNK4llvm17PPCTargetLowering29getRegisterTypeForCallingConvERNS_11LLVMContextEjNS_3EVTE">getRegisterTypeForCallingConv</dfn>(<a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col4 decl" id="284Context" title='Context' data-type='llvm::LLVMContext &amp;' data-ref="284Context">Context</dfn>,</td></tr>
<tr><th id="916">916</th><td>                                      <span class="namespace">CallingConv::</span> <a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col5 decl" id="285CC" title='CC' data-type='CallingConv::ID' data-ref="285CC">CC</dfn>,</td></tr>
<tr><th id="917">917</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col6 decl" id="286VT" title='VT' data-type='llvm::EVT' data-ref="286VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td>  <b>private</b>:</td></tr>
<tr><th id="920">920</th><td>    <b>struct</b> <dfn class="type def" id="llvm::PPCTargetLowering::ReuseLoadInfo" title='llvm::PPCTargetLowering::ReuseLoadInfo' data-ref="llvm::PPCTargetLowering::ReuseLoadInfo">ReuseLoadInfo</dfn> {</td></tr>
<tr><th id="921">921</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="llvm::PPCTargetLowering::ReuseLoadInfo::Ptr" title='llvm::PPCTargetLowering::ReuseLoadInfo::Ptr' data-ref="llvm::PPCTargetLowering::ReuseLoadInfo::Ptr">Ptr</dfn>;</td></tr>
<tr><th id="922">922</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="llvm::PPCTargetLowering::ReuseLoadInfo::Chain" title='llvm::PPCTargetLowering::ReuseLoadInfo::Chain' data-ref="llvm::PPCTargetLowering::ReuseLoadInfo::Chain">Chain</dfn>;</td></tr>
<tr><th id="923">923</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="llvm::PPCTargetLowering::ReuseLoadInfo::ResChain" title='llvm::PPCTargetLowering::ReuseLoadInfo::ResChain' data-ref="llvm::PPCTargetLowering::ReuseLoadInfo::ResChain">ResChain</dfn>;</td></tr>
<tr><th id="924">924</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a> <dfn class="decl" id="llvm::PPCTargetLowering::ReuseLoadInfo::MPI" title='llvm::PPCTargetLowering::ReuseLoadInfo::MPI' data-ref="llvm::PPCTargetLowering::ReuseLoadInfo::MPI">MPI</dfn>;</td></tr>
<tr><th id="925">925</th><td>      <em>bool</em> <dfn class="decl" id="llvm::PPCTargetLowering::ReuseLoadInfo::IsDereferenceable" title='llvm::PPCTargetLowering::ReuseLoadInfo::IsDereferenceable' data-ref="llvm::PPCTargetLowering::ReuseLoadInfo::IsDereferenceable">IsDereferenceable</dfn> = <b>false</b>;</td></tr>
<tr><th id="926">926</th><td>      <em>bool</em> <dfn class="decl" id="llvm::PPCTargetLowering::ReuseLoadInfo::IsInvariant" title='llvm::PPCTargetLowering::ReuseLoadInfo::IsInvariant' data-ref="llvm::PPCTargetLowering::ReuseLoadInfo::IsInvariant">IsInvariant</dfn> = <b>false</b>;</td></tr>
<tr><th id="927">927</th><td>      <em>unsigned</em> <dfn class="decl" id="llvm::PPCTargetLowering::ReuseLoadInfo::Alignment" title='llvm::PPCTargetLowering::ReuseLoadInfo::Alignment' data-ref="llvm::PPCTargetLowering::ReuseLoadInfo::Alignment">Alignment</dfn> = <var>0</var>;</td></tr>
<tr><th id="928">928</th><td>      <a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::AAMDNodes" title='llvm::AAMDNodes' data-ref="llvm::AAMDNodes">AAMDNodes</a> <dfn class="decl" id="llvm::PPCTargetLowering::ReuseLoadInfo::AAInfo" title='llvm::PPCTargetLowering::ReuseLoadInfo::AAInfo' data-ref="llvm::PPCTargetLowering::ReuseLoadInfo::AAInfo">AAInfo</dfn>;</td></tr>
<tr><th id="929">929</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/Metadata.h.html#llvm::MDNode" title='llvm::MDNode' data-ref="llvm::MDNode">MDNode</a> *<dfn class="decl" id="llvm::PPCTargetLowering::ReuseLoadInfo::Ranges" title='llvm::PPCTargetLowering::ReuseLoadInfo::Ranges' data-ref="llvm::PPCTargetLowering::ReuseLoadInfo::Ranges">Ranges</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="930">930</th><td></td></tr>
<tr><th id="931">931</th><td>      <dfn class="decl" id="_ZN4llvm17PPCTargetLowering13ReuseLoadInfoC1Ev" title='llvm::PPCTargetLowering::ReuseLoadInfo::ReuseLoadInfo' data-ref="_ZN4llvm17PPCTargetLowering13ReuseLoadInfoC1Ev">ReuseLoadInfo</dfn>() = <b>default</b>;</td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags">Flags</a> <dfn class="decl def" id="_ZNK4llvm17PPCTargetLowering13ReuseLoadInfo8MMOFlagsEv" title='llvm::PPCTargetLowering::ReuseLoadInfo::MMOFlags' data-ref="_ZNK4llvm17PPCTargetLowering13ReuseLoadInfo8MMOFlagsEv">MMOFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="934">934</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags">Flags</a> <dfn class="local col7 decl" id="287F" title='F' data-type='MachineMemOperand::Flags' data-ref="287F">F</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MONone" title='llvm::MachineMemOperand::Flags::MONone' data-ref="llvm::MachineMemOperand::Flags::MONone">MONone</a>;</td></tr>
<tr><th id="935">935</th><td>        <b>if</b> (<a class="member" href="#llvm::PPCTargetLowering::ReuseLoadInfo::IsDereferenceable" title='llvm::PPCTargetLowering::ReuseLoadInfo::IsDereferenceable' data-ref="llvm::PPCTargetLowering::ReuseLoadInfo::IsDereferenceable">IsDereferenceable</a>)</td></tr>
<tr><th id="936">936</th><td>          <a class="local col7 ref" href="#287F" title='F' data-ref="287F">F</a> <a class="ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailoRERT_S1_" title='llvm::BitmaskEnumDetail::operator|=' data-ref="_ZN4llvm17BitmaskEnumDetailoRERT_S1_">|=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MODereferenceable" title='llvm::MachineMemOperand::Flags::MODereferenceable' data-ref="llvm::MachineMemOperand::Flags::MODereferenceable">MODereferenceable</a>;</td></tr>
<tr><th id="937">937</th><td>        <b>if</b> (<a class="member" href="#llvm::PPCTargetLowering::ReuseLoadInfo::IsInvariant" title='llvm::PPCTargetLowering::ReuseLoadInfo::IsInvariant' data-ref="llvm::PPCTargetLowering::ReuseLoadInfo::IsInvariant">IsInvariant</a>)</td></tr>
<tr><th id="938">938</th><td>          <a class="local col7 ref" href="#287F" title='F' data-ref="287F">F</a> <a class="ref" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailoRERT_S1_" title='llvm::BitmaskEnumDetail::operator|=' data-ref="_ZN4llvm17BitmaskEnumDetailoRERT_S1_">|=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOInvariant" title='llvm::MachineMemOperand::Flags::MOInvariant' data-ref="llvm::MachineMemOperand::Flags::MOInvariant">MOInvariant</a>;</td></tr>
<tr><th id="939">939</th><td>        <b>return</b> <a class="local col7 ref" href="#287F" title='F' data-ref="287F">F</a>;</td></tr>
<tr><th id="940">940</th><td>      }</td></tr>
<tr><th id="941">941</th><td>    };</td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td>    <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm17PPCTargetLowering19isNoopAddrSpaceCastEjj" title='llvm::PPCTargetLowering::isNoopAddrSpaceCast' data-ref="_ZNK4llvm17PPCTargetLowering19isNoopAddrSpaceCastEjj">isNoopAddrSpaceCast</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="288SrcAS" title='SrcAS' data-type='unsigned int' data-ref="288SrcAS">SrcAS</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="289DestAS" title='DestAS' data-type='unsigned int' data-ref="289DestAS">DestAS</dfn>) <em>const</em> override {</td></tr>
<tr><th id="944">944</th><td>      <i>// Addrspacecasts are always noops.</i></td></tr>
<tr><th id="945">945</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="946">946</th><td>    }</td></tr>
<tr><th id="947">947</th><td></td></tr>
<tr><th id="948">948</th><td>    <em>bool</em> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering19canReuseLoadAddressENS_7SDValueENS_3EVTERNS0_13ReuseLoadInfoERNS_12SelectionDAGENS_3ISD11LoadExtTypeE" title='llvm::PPCTargetLowering::canReuseLoadAddress' data-ref="_ZNK4llvm17PPCTargetLowering19canReuseLoadAddressENS_7SDValueENS_3EVTERNS0_13ReuseLoadInfoERNS_12SelectionDAGENS_3ISD11LoadExtTypeE">canReuseLoadAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="290Op" title='Op' data-type='llvm::SDValue' data-ref="290Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col1 decl" id="291MemVT" title='MemVT' data-type='llvm::EVT' data-ref="291MemVT">MemVT</dfn>, <a class="type" href="#llvm::PPCTargetLowering::ReuseLoadInfo" title='llvm::PPCTargetLowering::ReuseLoadInfo' data-ref="llvm::PPCTargetLowering::ReuseLoadInfo">ReuseLoadInfo</a> &amp;<dfn class="local col2 decl" id="292RLI" title='RLI' data-type='llvm::PPCTargetLowering::ReuseLoadInfo &amp;' data-ref="292RLI">RLI</dfn>,</td></tr>
<tr><th id="949">949</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="293DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="293DAG">DAG</dfn>,</td></tr>
<tr><th id="950">950</th><td>                             <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType" title='llvm::ISD::LoadExtType' data-ref="llvm::ISD::LoadExtType">LoadExtType</a> <dfn class="local col4 decl" id="294ET" title='ET' data-type='ISD::LoadExtType' data-ref="294ET">ET</dfn> = <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType::NON_EXTLOAD" title='llvm::ISD::LoadExtType::NON_EXTLOAD' data-ref="llvm::ISD::LoadExtType::NON_EXTLOAD">NON_EXTLOAD</a>) <em>const</em>;</td></tr>
<tr><th id="951">951</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering15spliceIntoChainENS_7SDValueES1_RNS_12SelectionDAGE" title='llvm::PPCTargetLowering::spliceIntoChain' data-ref="_ZNK4llvm17PPCTargetLowering15spliceIntoChainENS_7SDValueES1_RNS_12SelectionDAGE">spliceIntoChain</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="295ResChain" title='ResChain' data-type='llvm::SDValue' data-ref="295ResChain">ResChain</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="296NewResChain" title='NewResChain' data-type='llvm::SDValue' data-ref="296NewResChain">NewResChain</dfn>,</td></tr>
<tr><th id="952">952</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="297DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="297DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="953">953</th><td></td></tr>
<tr><th id="954">954</th><td>    <em>void</em> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering22LowerFP_TO_INTForReuseENS_7SDValueERNS0_13ReuseLoadInfoERNS_12SelectionDAGERKNS_5SDLocE" title='llvm::PPCTargetLowering::LowerFP_TO_INTForReuse' data-ref="_ZNK4llvm17PPCTargetLowering22LowerFP_TO_INTForReuseENS_7SDValueERNS0_13ReuseLoadInfoERNS_12SelectionDAGERKNS_5SDLocE">LowerFP_TO_INTForReuse</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="298Op" title='Op' data-type='llvm::SDValue' data-ref="298Op">Op</dfn>, <a class="type" href="#llvm::PPCTargetLowering::ReuseLoadInfo" title='llvm::PPCTargetLowering::ReuseLoadInfo' data-ref="llvm::PPCTargetLowering::ReuseLoadInfo">ReuseLoadInfo</a> &amp;<dfn class="local col9 decl" id="299RLI" title='RLI' data-type='llvm::PPCTargetLowering::ReuseLoadInfo &amp;' data-ref="299RLI">RLI</dfn>,</td></tr>
<tr><th id="955">955</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="300DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="300DAG">DAG</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col1 decl" id="301dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="301dl">dl</dfn>) <em>const</em>;</td></tr>
<tr><th id="956">956</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering24LowerFP_TO_INTDirectMoveENS_7SDValueERNS_12SelectionDAGERKNS_5SDLocE" title='llvm::PPCTargetLowering::LowerFP_TO_INTDirectMove' data-ref="_ZNK4llvm17PPCTargetLowering24LowerFP_TO_INTDirectMoveENS_7SDValueERNS_12SelectionDAGERKNS_5SDLocE">LowerFP_TO_INTDirectMove</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="302Op" title='Op' data-type='llvm::SDValue' data-ref="302Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="303DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="303DAG">DAG</dfn>,</td></tr>
<tr><th id="957">957</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col4 decl" id="304dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="304dl">dl</dfn>) <em>const</em>;</td></tr>
<tr><th id="958">958</th><td></td></tr>
<tr><th id="959">959</th><td>    <em>bool</em> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering22directMoveIsProfitableERKNS_7SDValueE" title='llvm::PPCTargetLowering::directMoveIsProfitable' data-ref="_ZNK4llvm17PPCTargetLowering22directMoveIsProfitableERKNS_7SDValueE">directMoveIsProfitable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="305Op" title='Op' data-type='const llvm::SDValue &amp;' data-ref="305Op">Op</dfn>) <em>const</em>;</td></tr>
<tr><th id="960">960</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering24LowerINT_TO_FPDirectMoveENS_7SDValueERNS_12SelectionDAGERKNS_5SDLocE" title='llvm::PPCTargetLowering::LowerINT_TO_FPDirectMove' data-ref="_ZNK4llvm17PPCTargetLowering24LowerINT_TO_FPDirectMoveENS_7SDValueERNS_12SelectionDAGERKNS_5SDLocE">LowerINT_TO_FPDirectMove</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="306Op" title='Op' data-type='llvm::SDValue' data-ref="306Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="307DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="307DAG">DAG</dfn>,</td></tr>
<tr><th id="961">961</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col8 decl" id="308dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="308dl">dl</dfn>) <em>const</em>;</td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering20LowerINT_TO_FPVectorENS_7SDValueERNS_12SelectionDAGERKNS_5SDLocE" title='llvm::PPCTargetLowering::LowerINT_TO_FPVector' data-ref="_ZNK4llvm17PPCTargetLowering20LowerINT_TO_FPVectorENS_7SDValueERNS_12SelectionDAGERKNS_5SDLocE">LowerINT_TO_FPVector</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="309Op" title='Op' data-type='llvm::SDValue' data-ref="309Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="310DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="310DAG">DAG</dfn>,</td></tr>
<tr><th id="964">964</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col1 decl" id="311dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="311dl">dl</dfn>) <em>const</em>;</td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering19LowerTRUNCATEVectorENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerTRUNCATEVector' data-ref="_ZNK4llvm17PPCTargetLowering19LowerTRUNCATEVectorENS_7SDValueERNS_12SelectionDAGE">LowerTRUNCATEVector</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="312Op" title='Op' data-type='llvm::SDValue' data-ref="312Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="313DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="313DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="967">967</th><td></td></tr>
<tr><th id="968">968</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering25getFramePointerFrameIndexERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::getFramePointerFrameIndex' data-ref="_ZNK4llvm17PPCTargetLowering25getFramePointerFrameIndexERNS_12SelectionDAGE">getFramePointerFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp; <dfn class="local col4 decl" id="314DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="314DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="969">969</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering23getReturnAddrFrameIndexERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::getReturnAddrFrameIndex' data-ref="_ZNK4llvm17PPCTargetLowering23getReturnAddrFrameIndexERNS_12SelectionDAGE">getReturnAddrFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp; <dfn class="local col5 decl" id="315DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="315DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="970">970</th><td></td></tr>
<tr><th id="971">971</th><td>    <em>bool</em></td></tr>
<tr><th id="972">972</th><td>    <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::IsEligibleForTailCallOptimization' data-ref="_ZNK4llvm17PPCTargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERNS_12SelectionDAGE">IsEligibleForTailCallOptimization</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="316Callee" title='Callee' data-type='llvm::SDValue' data-ref="316Callee">Callee</dfn>,</td></tr>
<tr><th id="973">973</th><td>                                      <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col7 decl" id="317CalleeCC" title='CalleeCC' data-type='CallingConv::ID' data-ref="317CalleeCC">CalleeCC</dfn>,</td></tr>
<tr><th id="974">974</th><td>                                      <em>bool</em> <dfn class="local col8 decl" id="318isVarArg" title='isVarArg' data-type='bool' data-ref="318isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="975">975</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col9 decl" id="319Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="319Ins">Ins</dfn>,</td></tr>
<tr><th id="976">976</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a>&amp; <dfn class="local col0 decl" id="320DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="320DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="977">977</th><td></td></tr>
<tr><th id="978">978</th><td>    <em>bool</em></td></tr>
<tr><th id="979">979</th><td>    <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering40IsEligibleForTailCallOptimization_64SVR4ENS_7SDValueEjNS_17ImmutableCallSiteEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEE7367689" title='llvm::PPCTargetLowering::IsEligibleForTailCallOptimization_64SVR4' data-ref="_ZNK4llvm17PPCTargetLowering40IsEligibleForTailCallOptimization_64SVR4ENS_7SDValueEjNS_17ImmutableCallSiteEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEE7367689">IsEligibleForTailCallOptimization_64SVR4</dfn>(</td></tr>
<tr><th id="980">980</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="321Callee" title='Callee' data-type='llvm::SDValue' data-ref="321Callee">Callee</dfn>,</td></tr>
<tr><th id="981">981</th><td>                                    <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col2 decl" id="322CalleeCC" title='CalleeCC' data-type='CallingConv::ID' data-ref="322CalleeCC">CalleeCC</dfn>,</td></tr>
<tr><th id="982">982</th><td>                                    <a class="type" href="../../../include/llvm/IR/CallSite.h.html#llvm::ImmutableCallSite" title='llvm::ImmutableCallSite' data-ref="llvm::ImmutableCallSite">ImmutableCallSite</a> <dfn class="local col3 decl" id="323CS" title='CS' data-type='llvm::ImmutableCallSite' data-ref="323CS">CS</dfn>,</td></tr>
<tr><th id="983">983</th><td>                                    <em>bool</em> <dfn class="local col4 decl" id="324isVarArg" title='isVarArg' data-type='bool' data-ref="324isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="984">984</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</a>&gt; &amp;<dfn class="local col5 decl" id="325Outs" title='Outs' data-type='const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;' data-ref="325Outs">Outs</dfn>,</td></tr>
<tr><th id="985">985</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col6 decl" id="326Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="326Ins">Ins</dfn>,</td></tr>
<tr><th id="986">986</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a>&amp; <dfn class="local col7 decl" id="327DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="327DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering28EmitTailCallLoadFPAndRetAddrERNS_12SelectionDAGEiNS_7SDValueERS3_S4_RKNS_5SDLocE" title='llvm::PPCTargetLowering::EmitTailCallLoadFPAndRetAddr' data-ref="_ZNK4llvm17PPCTargetLowering28EmitTailCallLoadFPAndRetAddrERNS_12SelectionDAGEiNS_7SDValueERS3_S4_RKNS_5SDLocE">EmitTailCallLoadFPAndRetAddr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="328DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="328DAG">DAG</dfn>, <em>int</em> <dfn class="local col9 decl" id="329SPDiff" title='SPDiff' data-type='int' data-ref="329SPDiff">SPDiff</dfn>,</td></tr>
<tr><th id="989">989</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="330Chain" title='Chain' data-type='llvm::SDValue' data-ref="330Chain">Chain</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="331LROpOut" title='LROpOut' data-type='llvm::SDValue &amp;' data-ref="331LROpOut">LROpOut</dfn>,</td></tr>
<tr><th id="990">990</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="332FPOpOut" title='FPOpOut' data-type='llvm::SDValue &amp;' data-ref="332FPOpOut">FPOpOut</dfn>,</td></tr>
<tr><th id="991">991</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col3 decl" id="333dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="333dl">dl</dfn>) <em>const</em>;</td></tr>
<tr><th id="992">992</th><td></td></tr>
<tr><th id="993">993</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering15LowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerRETURNADDR' data-ref="_ZNK4llvm17PPCTargetLowering15LowerRETURNADDRENS_7SDValueERNS_12SelectionDAGE">LowerRETURNADDR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="334Op" title='Op' data-type='llvm::SDValue' data-ref="334Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="335DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="335DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="994">994</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering14LowerFRAMEADDRENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerFRAMEADDR' data-ref="_ZNK4llvm17PPCTargetLowering14LowerFRAMEADDRENS_7SDValueERNS_12SelectionDAGE">LowerFRAMEADDR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="336Op" title='Op' data-type='llvm::SDValue' data-ref="336Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="337DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="337DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="995">995</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering17LowerConstantPoolENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerConstantPool' data-ref="_ZNK4llvm17PPCTargetLowering17LowerConstantPoolENS_7SDValueERNS_12SelectionDAGE">LowerConstantPool</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="338Op" title='Op' data-type='llvm::SDValue' data-ref="338Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="339DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="339DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="996">996</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering17LowerBlockAddressENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerBlockAddress' data-ref="_ZNK4llvm17PPCTargetLowering17LowerBlockAddressENS_7SDValueERNS_12SelectionDAGE">LowerBlockAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="340Op" title='Op' data-type='llvm::SDValue' data-ref="340Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="341DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="341DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="997">997</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering21LowerGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerGlobalTLSAddress' data-ref="_ZNK4llvm17PPCTargetLowering21LowerGlobalTLSAddressENS_7SDValueERNS_12SelectionDAGE">LowerGlobalTLSAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="342Op" title='Op' data-type='llvm::SDValue' data-ref="342Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="343DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="343DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="998">998</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering18LowerGlobalAddressENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerGlobalAddress' data-ref="_ZNK4llvm17PPCTargetLowering18LowerGlobalAddressENS_7SDValueERNS_12SelectionDAGE">LowerGlobalAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="344Op" title='Op' data-type='llvm::SDValue' data-ref="344Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="345DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="345DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="999">999</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering14LowerJumpTableENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerJumpTable' data-ref="_ZNK4llvm17PPCTargetLowering14LowerJumpTableENS_7SDValueERNS_12SelectionDAGE">LowerJumpTable</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="346Op" title='Op' data-type='llvm::SDValue' data-ref="346Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="347DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="347DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1000">1000</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering10LowerSETCCENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerSETCC' data-ref="_ZNK4llvm17PPCTargetLowering10LowerSETCCENS_7SDValueERNS_12SelectionDAGE">LowerSETCC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="348Op" title='Op' data-type='llvm::SDValue' data-ref="348Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="349DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="349DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1001">1001</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering20LowerINIT_TRAMPOLINEENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerINIT_TRAMPOLINE' data-ref="_ZNK4llvm17PPCTargetLowering20LowerINIT_TRAMPOLINEENS_7SDValueERNS_12SelectionDAGE">LowerINIT_TRAMPOLINE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="350Op" title='Op' data-type='llvm::SDValue' data-ref="350Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="351DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="351DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1002">1002</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering22LowerADJUST_TRAMPOLINEENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerADJUST_TRAMPOLINE' data-ref="_ZNK4llvm17PPCTargetLowering22LowerADJUST_TRAMPOLINEENS_7SDValueERNS_12SelectionDAGE">LowerADJUST_TRAMPOLINE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="352Op" title='Op' data-type='llvm::SDValue' data-ref="352Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="353DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="353DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1003">1003</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering12LowerVASTARTENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerVASTART' data-ref="_ZNK4llvm17PPCTargetLowering12LowerVASTARTENS_7SDValueERNS_12SelectionDAGE">LowerVASTART</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="354Op" title='Op' data-type='llvm::SDValue' data-ref="354Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="355DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="355DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1004">1004</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering10LowerVAARGENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerVAARG' data-ref="_ZNK4llvm17PPCTargetLowering10LowerVAARGENS_7SDValueERNS_12SelectionDAGE">LowerVAARG</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="356Op" title='Op' data-type='llvm::SDValue' data-ref="356Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="357DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="357DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1005">1005</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering11LowerVACOPYENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerVACOPY' data-ref="_ZNK4llvm17PPCTargetLowering11LowerVACOPYENS_7SDValueERNS_12SelectionDAGE">LowerVACOPY</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="358Op" title='Op' data-type='llvm::SDValue' data-ref="358Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="359DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="359DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1006">1006</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering17LowerSTACKRESTOREENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerSTACKRESTORE' data-ref="_ZNK4llvm17PPCTargetLowering17LowerSTACKRESTOREENS_7SDValueERNS_12SelectionDAGE">LowerSTACKRESTORE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="360Op" title='Op' data-type='llvm::SDValue' data-ref="360Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="361DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="361DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1007">1007</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering28LowerGET_DYNAMIC_AREA_OFFSETENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerGET_DYNAMIC_AREA_OFFSET' data-ref="_ZNK4llvm17PPCTargetLowering28LowerGET_DYNAMIC_AREA_OFFSETENS_7SDValueERNS_12SelectionDAGE">LowerGET_DYNAMIC_AREA_OFFSET</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="362Op" title='Op' data-type='llvm::SDValue' data-ref="362Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="363DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="363DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1008">1008</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering23LowerDYNAMIC_STACKALLOCENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerDYNAMIC_STACKALLOC' data-ref="_ZNK4llvm17PPCTargetLowering23LowerDYNAMIC_STACKALLOCENS_7SDValueERNS_12SelectionDAGE">LowerDYNAMIC_STACKALLOC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="364Op" title='Op' data-type='llvm::SDValue' data-ref="364Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="365DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="365DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1009">1009</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering17LowerEH_DWARF_CFAENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerEH_DWARF_CFA' data-ref="_ZNK4llvm17PPCTargetLowering17LowerEH_DWARF_CFAENS_7SDValueERNS_12SelectionDAGE">LowerEH_DWARF_CFA</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="366Op" title='Op' data-type='llvm::SDValue' data-ref="366Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="367DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="367DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1010">1010</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerLOAD' data-ref="_ZNK4llvm17PPCTargetLowering9LowerLOADENS_7SDValueERNS_12SelectionDAGE">LowerLOAD</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="368Op" title='Op' data-type='llvm::SDValue' data-ref="368Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="369DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="369DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1011">1011</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerSTORE' data-ref="_ZNK4llvm17PPCTargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE">LowerSTORE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="370Op" title='Op' data-type='llvm::SDValue' data-ref="370Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="371DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="371DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1012">1012</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering13LowerTRUNCATEENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerTRUNCATE' data-ref="_ZNK4llvm17PPCTargetLowering13LowerTRUNCATEENS_7SDValueERNS_12SelectionDAGE">LowerTRUNCATE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="372Op" title='Op' data-type='llvm::SDValue' data-ref="372Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="373DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="373DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1013">1013</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering14LowerSELECT_CCENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerSELECT_CC' data-ref="_ZNK4llvm17PPCTargetLowering14LowerSELECT_CCENS_7SDValueERNS_12SelectionDAGE">LowerSELECT_CC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="374Op" title='Op' data-type='llvm::SDValue' data-ref="374Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="375DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="375DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1014">1014</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering14LowerFP_TO_INTENS_7SDValueERNS_12SelectionDAGERKNS_5SDLocE" title='llvm::PPCTargetLowering::LowerFP_TO_INT' data-ref="_ZNK4llvm17PPCTargetLowering14LowerFP_TO_INTENS_7SDValueERNS_12SelectionDAGERKNS_5SDLocE">LowerFP_TO_INT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="376Op" title='Op' data-type='llvm::SDValue' data-ref="376Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="377DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="377DAG">DAG</dfn>,</td></tr>
<tr><th id="1015">1015</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col8 decl" id="378dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="378dl">dl</dfn>) <em>const</em>;</td></tr>
<tr><th id="1016">1016</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering14LowerINT_TO_FPENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerINT_TO_FP' data-ref="_ZNK4llvm17PPCTargetLowering14LowerINT_TO_FPENS_7SDValueERNS_12SelectionDAGE">LowerINT_TO_FP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="379Op" title='Op' data-type='llvm::SDValue' data-ref="379Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="380DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="380DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1017">1017</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering16LowerFLT_ROUNDS_ENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerFLT_ROUNDS_' data-ref="_ZNK4llvm17PPCTargetLowering16LowerFLT_ROUNDS_ENS_7SDValueERNS_12SelectionDAGE">LowerFLT_ROUNDS_</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="381Op" title='Op' data-type='llvm::SDValue' data-ref="381Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="382DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="382DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1018">1018</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering14LowerSHL_PARTSENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerSHL_PARTS' data-ref="_ZNK4llvm17PPCTargetLowering14LowerSHL_PARTSENS_7SDValueERNS_12SelectionDAGE">LowerSHL_PARTS</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="383Op" title='Op' data-type='llvm::SDValue' data-ref="383Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="384DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="384DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1019">1019</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering14LowerSRL_PARTSENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerSRL_PARTS' data-ref="_ZNK4llvm17PPCTargetLowering14LowerSRL_PARTSENS_7SDValueERNS_12SelectionDAGE">LowerSRL_PARTS</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="385Op" title='Op' data-type='llvm::SDValue' data-ref="385Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="386DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="386DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1020">1020</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering14LowerSRA_PARTSENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerSRA_PARTS' data-ref="_ZNK4llvm17PPCTargetLowering14LowerSRA_PARTSENS_7SDValueERNS_12SelectionDAGE">LowerSRA_PARTS</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="387Op" title='Op' data-type='llvm::SDValue' data-ref="387Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="388DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="388DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1021">1021</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering17LowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerBUILD_VECTOR' data-ref="_ZNK4llvm17PPCTargetLowering17LowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE">LowerBUILD_VECTOR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="389Op" title='Op' data-type='llvm::SDValue' data-ref="389Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="390DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="390DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1022">1022</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerVECTOR_SHUFFLE' data-ref="_ZNK4llvm17PPCTargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE">LowerVECTOR_SHUFFLE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="391Op" title='Op' data-type='llvm::SDValue' data-ref="391Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="392DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="392DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1023">1023</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering22LowerINSERT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerINSERT_VECTOR_ELT' data-ref="_ZNK4llvm17PPCTargetLowering22LowerINSERT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE">LowerINSERT_VECTOR_ELT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="393Op" title='Op' data-type='llvm::SDValue' data-ref="393Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="394DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="394DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1024">1024</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering23LowerEXTRACT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerEXTRACT_VECTOR_ELT' data-ref="_ZNK4llvm17PPCTargetLowering23LowerEXTRACT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE">LowerEXTRACT_VECTOR_ELT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="395Op" title='Op' data-type='llvm::SDValue' data-ref="395Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="396DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="396DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1025">1025</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerINTRINSIC_WO_CHAIN' data-ref="_ZNK4llvm17PPCTargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE">LowerINTRINSIC_WO_CHAIN</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="397Op" title='Op' data-type='llvm::SDValue' data-ref="397Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="398DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="398DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1026">1026</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering19LowerINTRINSIC_VOIDENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerINTRINSIC_VOID' data-ref="_ZNK4llvm17PPCTargetLowering19LowerINTRINSIC_VOIDENS_7SDValueERNS_12SelectionDAGE">LowerINTRINSIC_VOID</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="399Op" title='Op' data-type='llvm::SDValue' data-ref="399Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="400DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="400DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1027">1027</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering8LowerREMENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerREM' data-ref="_ZNK4llvm17PPCTargetLowering8LowerREMENS_7SDValueERNS_12SelectionDAGE">LowerREM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="401Op" title='Op' data-type='llvm::SDValue' data-ref="401Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="402DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="402DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1028">1028</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering10LowerBSWAPENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerBSWAP' data-ref="_ZNK4llvm17PPCTargetLowering10LowerBSWAPENS_7SDValueERNS_12SelectionDAGE">LowerBSWAP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="403Op" title='Op' data-type='llvm::SDValue' data-ref="403Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="404DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="404DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1029">1029</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering20LowerATOMIC_CMP_SWAPENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerATOMIC_CMP_SWAP' data-ref="_ZNK4llvm17PPCTargetLowering20LowerATOMIC_CMP_SWAPENS_7SDValueERNS_12SelectionDAGE">LowerATOMIC_CMP_SWAP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="405Op" title='Op' data-type='llvm::SDValue' data-ref="405Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="406DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="406DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1030">1030</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering21LowerSCALAR_TO_VECTORENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerSCALAR_TO_VECTOR' data-ref="_ZNK4llvm17PPCTargetLowering21LowerSCALAR_TO_VECTORENS_7SDValueERNS_12SelectionDAGE">LowerSCALAR_TO_VECTOR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="407Op" title='Op' data-type='llvm::SDValue' data-ref="407Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="408DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="408DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1031">1031</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering22LowerSIGN_EXTEND_INREGENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerSIGN_EXTEND_INREG' data-ref="_ZNK4llvm17PPCTargetLowering22LowerSIGN_EXTEND_INREGENS_7SDValueERNS_12SelectionDAGE">LowerSIGN_EXTEND_INREG</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="409Op" title='Op' data-type='llvm::SDValue' data-ref="409Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="410DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="410DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1032">1032</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering8LowerMULENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerMUL' data-ref="_ZNK4llvm17PPCTargetLowering8LowerMULENS_7SDValueERNS_12SelectionDAGE">LowerMUL</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="411Op" title='Op' data-type='llvm::SDValue' data-ref="411Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="412DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="412DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1033">1033</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering8LowerABSENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerABS' data-ref="_ZNK4llvm17PPCTargetLowering8LowerABSENS_7SDValueERNS_12SelectionDAGE">LowerABS</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="413Op" title='Op' data-type='llvm::SDValue' data-ref="413Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="414DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="414DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1034">1034</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering14LowerFP_EXTENDENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerFP_EXTEND' data-ref="_ZNK4llvm17PPCTargetLowering14LowerFP_EXTENDENS_7SDValueERNS_12SelectionDAGE">LowerFP_EXTEND</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="415Op" title='Op' data-type='llvm::SDValue' data-ref="415Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="416DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="416DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1035">1035</th><td></td></tr>
<tr><th id="1036">1036</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering15LowerVectorLoadENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerVectorLoad' data-ref="_ZNK4llvm17PPCTargetLowering15LowerVectorLoadENS_7SDValueERNS_12SelectionDAGE">LowerVectorLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="417Op" title='Op' data-type='llvm::SDValue' data-ref="417Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="418DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="418DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1037">1037</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering16LowerVectorStoreENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerVectorStore' data-ref="_ZNK4llvm17PPCTargetLowering16LowerVectorStoreENS_7SDValueERNS_12SelectionDAGE">LowerVectorStore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="419Op" title='Op' data-type='llvm::SDValue' data-ref="419Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="420DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="420DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE" title='llvm::PPCTargetLowering::LowerCallResult' data-ref="_ZNK4llvm17PPCTargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE">LowerCallResult</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="421Chain" title='Chain' data-type='llvm::SDValue' data-ref="421Chain">Chain</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="422InFlag" title='InFlag' data-type='llvm::SDValue' data-ref="422InFlag">InFlag</dfn>,</td></tr>
<tr><th id="1040">1040</th><td>                            <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col3 decl" id="423CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="423CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col4 decl" id="424isVarArg" title='isVarArg' data-type='bool' data-ref="424isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="1041">1041</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col5 decl" id="425Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="425Ins">Ins</dfn>,</td></tr>
<tr><th id="1042">1042</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col6 decl" id="426dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="426dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="427DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="427DAG">DAG</dfn>,</td></tr>
<tr><th id="1043">1043</th><td>                            <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col8 decl" id="428InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="428InVals">InVals</dfn>) <em>const</em>;</td></tr>
<tr><th id="1044">1044</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering10FinishCallEjRKNS_5SDLocEbbbbRNS_12SelectionDAGERNS_11SmallVectorISt4pairIjNS_7SDValueEELj8EEES8_S8_S8_RS8_ijRKNS_15Small13087062" title='llvm::PPCTargetLowering::FinishCall' data-ref="_ZNK4llvm17PPCTargetLowering10FinishCallEjRKNS_5SDLocEbbbbRNS_12SelectionDAGERNS_11SmallVectorISt4pairIjNS_7SDValueEELj8EEES8_S8_S8_RS8_ijRKNS_15Small13087062">FinishCall</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col9 decl" id="429CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="429CallConv">CallConv</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col0 decl" id="430dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="430dl">dl</dfn>,</td></tr>
<tr><th id="1045">1045</th><td>                       <em>bool</em> <dfn class="local col1 decl" id="431isTailCall" title='isTailCall' data-type='bool' data-ref="431isTailCall">isTailCall</dfn>, <em>bool</em> <dfn class="local col2 decl" id="432isVarArg" title='isVarArg' data-type='bool' data-ref="432isVarArg">isVarArg</dfn>, <em>bool</em> <dfn class="local col3 decl" id="433isPatchPoint" title='isPatchPoint' data-type='bool' data-ref="433isPatchPoint">isPatchPoint</dfn>,</td></tr>
<tr><th id="1046">1046</th><td>                       <em>bool</em> <dfn class="local col4 decl" id="434hasNest" title='hasNest' data-type='bool' data-ref="434hasNest">hasNest</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="435DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="435DAG">DAG</dfn>,</td></tr>
<tr><th id="1047">1047</th><td>                       <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt;, <var>8</var>&gt; &amp;<dfn class="local col6 decl" id="436RegsToPass" title='RegsToPass' data-type='SmallVector&lt;std::pair&lt;unsigned int, SDValue&gt;, 8&gt; &amp;' data-ref="436RegsToPass">RegsToPass</dfn>,</td></tr>
<tr><th id="1048">1048</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="437InFlag" title='InFlag' data-type='llvm::SDValue' data-ref="437InFlag">InFlag</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="438Chain" title='Chain' data-type='llvm::SDValue' data-ref="438Chain">Chain</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="439CallSeqStart" title='CallSeqStart' data-type='llvm::SDValue' data-ref="439CallSeqStart">CallSeqStart</dfn>,</td></tr>
<tr><th id="1049">1049</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="440Callee" title='Callee' data-type='llvm::SDValue &amp;' data-ref="440Callee">Callee</dfn>, <em>int</em> <dfn class="local col1 decl" id="441SPDiff" title='SPDiff' data-type='int' data-ref="441SPDiff">SPDiff</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="442NumBytes" title='NumBytes' data-type='unsigned int' data-ref="442NumBytes">NumBytes</dfn>,</td></tr>
<tr><th id="1050">1050</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col3 decl" id="443Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="443Ins">Ins</dfn>,</td></tr>
<tr><th id="1051">1051</th><td>                       <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col4 decl" id="444InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="444InVals">InVals</dfn>,</td></tr>
<tr><th id="1052">1052</th><td>                       <a class="type" href="../../../include/llvm/IR/CallSite.h.html#llvm::ImmutableCallSite" title='llvm::ImmutableCallSite' data-ref="llvm::ImmutableCallSite">ImmutableCallSite</a> <dfn class="local col5 decl" id="445CS" title='CS' data-type='llvm::ImmutableCallSite' data-ref="445CS">CS</dfn>) <em>const</em>;</td></tr>
<tr><th id="1053">1053</th><td></td></tr>
<tr><th id="1054">1054</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a></td></tr>
<tr><th id="1055">1055</th><td>    <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE" title='llvm::PPCTargetLowering::LowerFormalArguments' data-ref="_ZNK4llvm17PPCTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE">LowerFormalArguments</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="446Chain" title='Chain' data-type='llvm::SDValue' data-ref="446Chain">Chain</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col7 decl" id="447CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="447CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col8 decl" id="448isVarArg" title='isVarArg' data-type='bool' data-ref="448isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="1056">1056</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col9 decl" id="449Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="449Ins">Ins</dfn>,</td></tr>
<tr><th id="1057">1057</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col0 decl" id="450dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="450dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="451DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="451DAG">DAG</dfn>,</td></tr>
<tr><th id="1058">1058</th><td>                         <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col2 decl" id="452InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="452InVals">InVals</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1059">1059</th><td></td></tr>
<tr><th id="1060">1060</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE" title='llvm::PPCTargetLowering::LowerCall' data-ref="_ZNK4llvm17PPCTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE">LowerCall</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo" title='llvm::TargetLowering::CallLoweringInfo' data-ref="llvm::TargetLowering::CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col3 decl" id="453CLI" title='CLI' data-type='TargetLowering::CallLoweringInfo &amp;' data-ref="453CLI">CLI</dfn>,</td></tr>
<tr><th id="1061">1061</th><td>                      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col4 decl" id="454InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="454InVals">InVals</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1062">1062</th><td></td></tr>
<tr><th id="1063">1063</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE" title='llvm::PPCTargetLowering::CanLowerReturn' data-ref="_ZNK4llvm17PPCTargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE">CanLowerReturn</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col5 decl" id="455CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="455CallConv">CallConv</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="456MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="456MF">MF</dfn>,</td></tr>
<tr><th id="1064">1064</th><td>                        <em>bool</em> <dfn class="local col7 decl" id="457isVarArg" title='isVarArg' data-type='bool' data-ref="457isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="1065">1065</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</a>&gt; &amp;<dfn class="local col8 decl" id="458Outs" title='Outs' data-type='const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;' data-ref="458Outs">Outs</dfn>,</td></tr>
<tr><th id="1066">1066</th><td>                        <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col9 decl" id="459Context" title='Context' data-type='llvm::LLVMContext &amp;' data-ref="459Context">Context</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1067">1067</th><td></td></tr>
<tr><th id="1068">1068</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerReturn' data-ref="_ZNK4llvm17PPCTargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE">LowerReturn</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="460Chain" title='Chain' data-type='llvm::SDValue' data-ref="460Chain">Chain</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col1 decl" id="461CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="461CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col2 decl" id="462isVarArg" title='isVarArg' data-type='bool' data-ref="462isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="1069">1069</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</a>&gt; &amp;<dfn class="local col3 decl" id="463Outs" title='Outs' data-type='const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;' data-ref="463Outs">Outs</dfn>,</td></tr>
<tr><th id="1070">1070</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col4 decl" id="464OutVals" title='OutVals' data-type='const SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="464OutVals">OutVals</dfn>,</td></tr>
<tr><th id="1071">1071</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col5 decl" id="465dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="465dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="466DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="466DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1072">1072</th><td></td></tr>
<tr><th id="1073">1073</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering17extendArgForPPC64ENS_3ISD10ArgFlagsTyENS_3EVTERNS_12SelectionDAGENS_7SDValueERKNS_5SDLocE" title='llvm::PPCTargetLowering::extendArgForPPC64' data-ref="_ZNK4llvm17PPCTargetLowering17extendArgForPPC64ENS_3ISD10ArgFlagsTyENS_3EVTERNS_12SelectionDAGENS_7SDValueERKNS_5SDLocE">extendArgForPPC64</dfn>(<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a> <dfn class="local col7 decl" id="467Flags" title='Flags' data-type='ISD::ArgFlagsTy' data-ref="467Flags">Flags</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col8 decl" id="468ObjectVT" title='ObjectVT' data-type='llvm::EVT' data-ref="468ObjectVT">ObjectVT</dfn>,</td></tr>
<tr><th id="1074">1074</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="469DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="469DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="470ArgVal" title='ArgVal' data-type='llvm::SDValue' data-ref="470ArgVal">ArgVal</dfn>,</td></tr>
<tr><th id="1075">1075</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col1 decl" id="471dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="471dl">dl</dfn>) <em>const</em>;</td></tr>
<tr><th id="1076">1076</th><td></td></tr>
<tr><th id="1077">1077</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_DarwinENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE" title='llvm::PPCTargetLowering::LowerFormalArguments_Darwin' data-ref="_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_DarwinENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE">LowerFormalArguments_Darwin</dfn>(</td></tr>
<tr><th id="1078">1078</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="472Chain" title='Chain' data-type='llvm::SDValue' data-ref="472Chain">Chain</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col3 decl" id="473CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="473CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col4 decl" id="474isVarArg" title='isVarArg' data-type='bool' data-ref="474isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="1079">1079</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col5 decl" id="475Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="475Ins">Ins</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col6 decl" id="476dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="476dl">dl</dfn>,</td></tr>
<tr><th id="1080">1080</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="477DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="477DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col8 decl" id="478InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="478InVals">InVals</dfn>) <em>const</em>;</td></tr>
<tr><th id="1081">1081</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE" title='llvm::PPCTargetLowering::LowerFormalArguments_64SVR4' data-ref="_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE">LowerFormalArguments_64SVR4</dfn>(</td></tr>
<tr><th id="1082">1082</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="479Chain" title='Chain' data-type='llvm::SDValue' data-ref="479Chain">Chain</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col0 decl" id="480CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="480CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col1 decl" id="481isVarArg" title='isVarArg' data-type='bool' data-ref="481isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="1083">1083</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col2 decl" id="482Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="482Ins">Ins</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col3 decl" id="483dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="483dl">dl</dfn>,</td></tr>
<tr><th id="1084">1084</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="484DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="484DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col5 decl" id="485InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="485InVals">InVals</dfn>) <em>const</em>;</td></tr>
<tr><th id="1085">1085</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_32SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE" title='llvm::PPCTargetLowering::LowerFormalArguments_32SVR4' data-ref="_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_32SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE">LowerFormalArguments_32SVR4</dfn>(</td></tr>
<tr><th id="1086">1086</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="486Chain" title='Chain' data-type='llvm::SDValue' data-ref="486Chain">Chain</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col7 decl" id="487CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="487CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col8 decl" id="488isVarArg" title='isVarArg' data-type='bool' data-ref="488isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="1087">1087</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col9 decl" id="489Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="489Ins">Ins</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col0 decl" id="490dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="490dl">dl</dfn>,</td></tr>
<tr><th id="1088">1088</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="491DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="491DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col2 decl" id="492InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="492InVals">InVals</dfn>) <em>const</em>;</td></tr>
<tr><th id="1089">1089</th><td></td></tr>
<tr><th id="1090">1090</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering26createMemcpyOutsideCallSeqENS_7SDValueES1_S1_NS_3ISD10ArgFlagsTyERNS_12SelectionDAGERKNS_5SDLocE" title='llvm::PPCTargetLowering::createMemcpyOutsideCallSeq' data-ref="_ZNK4llvm17PPCTargetLowering26createMemcpyOutsideCallSeqENS_7SDValueES1_S1_NS_3ISD10ArgFlagsTyERNS_12SelectionDAGERKNS_5SDLocE">createMemcpyOutsideCallSeq</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="493Arg" title='Arg' data-type='llvm::SDValue' data-ref="493Arg">Arg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="494PtrOff" title='PtrOff' data-type='llvm::SDValue' data-ref="494PtrOff">PtrOff</dfn>,</td></tr>
<tr><th id="1091">1091</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="495CallSeqStart" title='CallSeqStart' data-type='llvm::SDValue' data-ref="495CallSeqStart">CallSeqStart</dfn>,</td></tr>
<tr><th id="1092">1092</th><td>                                       <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a> <dfn class="local col6 decl" id="496Flags" title='Flags' data-type='ISD::ArgFlagsTy' data-ref="496Flags">Flags</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="497DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="497DAG">DAG</dfn>,</td></tr>
<tr><th id="1093">1093</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col8 decl" id="498dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="498dl">dl</dfn>) <em>const</em>;</td></tr>
<tr><th id="1094">1094</th><td></td></tr>
<tr><th id="1095">1095</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering16LowerCall_DarwinENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_54499943" title='llvm::PPCTargetLowering::LowerCall_Darwin' data-ref="_ZNK4llvm17PPCTargetLowering16LowerCall_DarwinENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_54499943">LowerCall_Darwin</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="499Chain" title='Chain' data-type='llvm::SDValue' data-ref="499Chain">Chain</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="500Callee" title='Callee' data-type='llvm::SDValue' data-ref="500Callee">Callee</dfn>,</td></tr>
<tr><th id="1096">1096</th><td>                             <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col1 decl" id="501CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="501CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col2 decl" id="502isVarArg" title='isVarArg' data-type='bool' data-ref="502isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="1097">1097</th><td>                             <em>bool</em> <dfn class="local col3 decl" id="503isTailCall" title='isTailCall' data-type='bool' data-ref="503isTailCall">isTailCall</dfn>, <em>bool</em> <dfn class="local col4 decl" id="504isPatchPoint" title='isPatchPoint' data-type='bool' data-ref="504isPatchPoint">isPatchPoint</dfn>,</td></tr>
<tr><th id="1098">1098</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</a>&gt; &amp;<dfn class="local col5 decl" id="505Outs" title='Outs' data-type='const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;' data-ref="505Outs">Outs</dfn>,</td></tr>
<tr><th id="1099">1099</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col6 decl" id="506OutVals" title='OutVals' data-type='const SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="506OutVals">OutVals</dfn>,</td></tr>
<tr><th id="1100">1100</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col7 decl" id="507Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="507Ins">Ins</dfn>,</td></tr>
<tr><th id="1101">1101</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col8 decl" id="508dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="508dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="509DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="509DAG">DAG</dfn>,</td></tr>
<tr><th id="1102">1102</th><td>                             <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col0 decl" id="510InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="510InVals">InVals</dfn>,</td></tr>
<tr><th id="1103">1103</th><td>                             <a class="type" href="../../../include/llvm/IR/CallSite.h.html#llvm::ImmutableCallSite" title='llvm::ImmutableCallSite' data-ref="llvm::ImmutableCallSite">ImmutableCallSite</a> <dfn class="local col1 decl" id="511CS" title='CS' data-type='llvm::ImmutableCallSite' data-ref="511CS">CS</dfn>) <em>const</em>;</td></tr>
<tr><th id="1104">1104</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_57958326" title='llvm::PPCTargetLowering::LowerCall_64SVR4' data-ref="_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_57958326">LowerCall_64SVR4</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="512Chain" title='Chain' data-type='llvm::SDValue' data-ref="512Chain">Chain</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="513Callee" title='Callee' data-type='llvm::SDValue' data-ref="513Callee">Callee</dfn>,</td></tr>
<tr><th id="1105">1105</th><td>                             <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col4 decl" id="514CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="514CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col5 decl" id="515isVarArg" title='isVarArg' data-type='bool' data-ref="515isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="1106">1106</th><td>                             <em>bool</em> <dfn class="local col6 decl" id="516isTailCall" title='isTailCall' data-type='bool' data-ref="516isTailCall">isTailCall</dfn>, <em>bool</em> <dfn class="local col7 decl" id="517isPatchPoint" title='isPatchPoint' data-type='bool' data-ref="517isPatchPoint">isPatchPoint</dfn>,</td></tr>
<tr><th id="1107">1107</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</a>&gt; &amp;<dfn class="local col8 decl" id="518Outs" title='Outs' data-type='const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;' data-ref="518Outs">Outs</dfn>,</td></tr>
<tr><th id="1108">1108</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col9 decl" id="519OutVals" title='OutVals' data-type='const SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="519OutVals">OutVals</dfn>,</td></tr>
<tr><th id="1109">1109</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col0 decl" id="520Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="520Ins">Ins</dfn>,</td></tr>
<tr><th id="1110">1110</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col1 decl" id="521dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="521dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="522DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="522DAG">DAG</dfn>,</td></tr>
<tr><th id="1111">1111</th><td>                             <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col3 decl" id="523InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="523InVals">InVals</dfn>,</td></tr>
<tr><th id="1112">1112</th><td>                             <a class="type" href="../../../include/llvm/IR/CallSite.h.html#llvm::ImmutableCallSite" title='llvm::ImmutableCallSite' data-ref="llvm::ImmutableCallSite">ImmutableCallSite</a> <dfn class="local col4 decl" id="524CS" title='CS' data-type='llvm::ImmutableCallSite' data-ref="524CS">CS</dfn>) <em>const</em>;</td></tr>
<tr><th id="1113">1113</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering16LowerCall_32SVR4ENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_513113675" title='llvm::PPCTargetLowering::LowerCall_32SVR4' data-ref="_ZNK4llvm17PPCTargetLowering16LowerCall_32SVR4ENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_513113675">LowerCall_32SVR4</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="525Chain" title='Chain' data-type='llvm::SDValue' data-ref="525Chain">Chain</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="526Callee" title='Callee' data-type='llvm::SDValue' data-ref="526Callee">Callee</dfn>,</td></tr>
<tr><th id="1114">1114</th><td>                             <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col7 decl" id="527CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="527CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col8 decl" id="528isVarArg" title='isVarArg' data-type='bool' data-ref="528isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="1115">1115</th><td>                             <em>bool</em> <dfn class="local col9 decl" id="529isTailCall" title='isTailCall' data-type='bool' data-ref="529isTailCall">isTailCall</dfn>, <em>bool</em> <dfn class="local col0 decl" id="530isPatchPoint" title='isPatchPoint' data-type='bool' data-ref="530isPatchPoint">isPatchPoint</dfn>,</td></tr>
<tr><th id="1116">1116</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</a>&gt; &amp;<dfn class="local col1 decl" id="531Outs" title='Outs' data-type='const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;' data-ref="531Outs">Outs</dfn>,</td></tr>
<tr><th id="1117">1117</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col2 decl" id="532OutVals" title='OutVals' data-type='const SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="532OutVals">OutVals</dfn>,</td></tr>
<tr><th id="1118">1118</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col3 decl" id="533Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="533Ins">Ins</dfn>,</td></tr>
<tr><th id="1119">1119</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col4 decl" id="534dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="534dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="535DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="535DAG">DAG</dfn>,</td></tr>
<tr><th id="1120">1120</th><td>                             <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col6 decl" id="536InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="536InVals">InVals</dfn>,</td></tr>
<tr><th id="1121">1121</th><td>                             <a class="type" href="../../../include/llvm/IR/CallSite.h.html#llvm::ImmutableCallSite" title='llvm::ImmutableCallSite' data-ref="llvm::ImmutableCallSite">ImmutableCallSite</a> <dfn class="local col7 decl" id="537CS" title='CS' data-type='llvm::ImmutableCallSite' data-ref="537CS">CS</dfn>) <em>const</em>;</td></tr>
<tr><th id="1122">1122</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering13LowerCall_AIXENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_5SDL2734654" title='llvm::PPCTargetLowering::LowerCall_AIX' data-ref="_ZNK4llvm17PPCTargetLowering13LowerCall_AIXENS_7SDValueES1_jbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_5SDL2734654">LowerCall_AIX</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="538Chain" title='Chain' data-type='llvm::SDValue' data-ref="538Chain">Chain</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="539Callee" title='Callee' data-type='llvm::SDValue' data-ref="539Callee">Callee</dfn>,</td></tr>
<tr><th id="1123">1123</th><td>                          <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col0 decl" id="540CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="540CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col1 decl" id="541isVarArg" title='isVarArg' data-type='bool' data-ref="541isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="1124">1124</th><td>                          <em>bool</em> <dfn class="local col2 decl" id="542isTailCall" title='isTailCall' data-type='bool' data-ref="542isTailCall">isTailCall</dfn>, <em>bool</em> <dfn class="local col3 decl" id="543isPatchPoint" title='isPatchPoint' data-type='bool' data-ref="543isPatchPoint">isPatchPoint</dfn>,</td></tr>
<tr><th id="1125">1125</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg">OutputArg</a>&gt; &amp;<dfn class="local col4 decl" id="544Outs" title='Outs' data-type='const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;' data-ref="544Outs">Outs</dfn>,</td></tr>
<tr><th id="1126">1126</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col5 decl" id="545OutVals" title='OutVals' data-type='const SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="545OutVals">OutVals</dfn>,</td></tr>
<tr><th id="1127">1127</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>&gt; &amp;<dfn class="local col6 decl" id="546Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="546Ins">Ins</dfn>,</td></tr>
<tr><th id="1128">1128</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col7 decl" id="547dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="547dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="548DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="548DAG">DAG</dfn>,</td></tr>
<tr><th id="1129">1129</th><td>                          <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col9 decl" id="549InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="549InVals">InVals</dfn>,</td></tr>
<tr><th id="1130">1130</th><td>                          <a class="type" href="../../../include/llvm/IR/CallSite.h.html#llvm::ImmutableCallSite" title='llvm::ImmutableCallSite' data-ref="llvm::ImmutableCallSite">ImmutableCallSite</a> <dfn class="local col0 decl" id="550CS" title='CS' data-type='llvm::ImmutableCallSite' data-ref="550CS">CS</dfn>) <em>const</em>;</td></tr>
<tr><th id="1131">1131</th><td></td></tr>
<tr><th id="1132">1132</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering19lowerEH_SJLJ_SETJMPENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::lowerEH_SJLJ_SETJMP' data-ref="_ZNK4llvm17PPCTargetLowering19lowerEH_SJLJ_SETJMPENS_7SDValueERNS_12SelectionDAGE">lowerEH_SJLJ_SETJMP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="551Op" title='Op' data-type='llvm::SDValue' data-ref="551Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="552DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="552DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1133">1133</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering20lowerEH_SJLJ_LONGJMPENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::lowerEH_SJLJ_LONGJMP' data-ref="_ZNK4llvm17PPCTargetLowering20lowerEH_SJLJ_LONGJMPENS_7SDValueERNS_12SelectionDAGE">lowerEH_SJLJ_LONGJMP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="553Op" title='Op' data-type='llvm::SDValue' data-ref="553Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="554DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="554DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1134">1134</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering12LowerBITCASTENS_7SDValueERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::LowerBITCAST' data-ref="_ZNK4llvm17PPCTargetLowering12LowerBITCASTENS_7SDValueERNS_12SelectionDAGE">LowerBITCAST</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="555Op" title='Op' data-type='llvm::SDValue' data-ref="555Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="556DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="556DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1135">1135</th><td></td></tr>
<tr><th id="1136">1136</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering22DAGCombineExtBoolTruncEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::PPCTargetLowering::DAGCombineExtBoolTrunc' data-ref="_ZNK4llvm17PPCTargetLowering22DAGCombineExtBoolTruncEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">DAGCombineExtBoolTrunc</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="557N" title='N' data-type='llvm::SDNode *' data-ref="557N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col8 decl" id="558DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="558DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1137">1137</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering21DAGCombineBuildVectorEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::PPCTargetLowering::DAGCombineBuildVector' data-ref="_ZNK4llvm17PPCTargetLowering21DAGCombineBuildVectorEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">DAGCombineBuildVector</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="559N" title='N' data-type='llvm::SDNode *' data-ref="559N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col0 decl" id="560DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="560DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1138">1138</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering22DAGCombineTruncBoolExtEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::PPCTargetLowering::DAGCombineTruncBoolExt' data-ref="_ZNK4llvm17PPCTargetLowering22DAGCombineTruncBoolExtEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">DAGCombineTruncBoolExt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="561N" title='N' data-type='llvm::SDNode *' data-ref="561N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col2 decl" id="562DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="562DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1139">1139</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering19combineStoreFPToIntEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::PPCTargetLowering::combineStoreFPToInt' data-ref="_ZNK4llvm17PPCTargetLowering19combineStoreFPToIntEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">combineStoreFPToInt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="563N" title='N' data-type='llvm::SDNode *' data-ref="563N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col4 decl" id="564DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="564DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1140">1140</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering18combineFPToIntToFPEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::PPCTargetLowering::combineFPToIntToFP' data-ref="_ZNK4llvm17PPCTargetLowering18combineFPToIntToFPEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">combineFPToIntToFP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="565N" title='N' data-type='llvm::SDNode *' data-ref="565N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col6 decl" id="566DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="566DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1141">1141</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering10combineSHLEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::PPCTargetLowering::combineSHL' data-ref="_ZNK4llvm17PPCTargetLowering10combineSHLEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">combineSHL</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="567N" title='N' data-type='llvm::SDNode *' data-ref="567N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col8 decl" id="568DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="568DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1142">1142</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering10combineSRAEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::PPCTargetLowering::combineSRA' data-ref="_ZNK4llvm17PPCTargetLowering10combineSRAEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">combineSRA</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="569N" title='N' data-type='llvm::SDNode *' data-ref="569N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col0 decl" id="570DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="570DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1143">1143</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering10combineSRLEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::PPCTargetLowering::combineSRL' data-ref="_ZNK4llvm17PPCTargetLowering10combineSRLEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">combineSRL</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="571N" title='N' data-type='llvm::SDNode *' data-ref="571N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col2 decl" id="572DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="572DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1144">1144</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering10combineMULEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::PPCTargetLowering::combineMUL' data-ref="_ZNK4llvm17PPCTargetLowering10combineMULEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">combineMUL</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="573N" title='N' data-type='llvm::SDNode *' data-ref="573N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col4 decl" id="574DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="574DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1145">1145</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering10combineADDEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::PPCTargetLowering::combineADD' data-ref="_ZNK4llvm17PPCTargetLowering10combineADDEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">combineADD</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="575N" title='N' data-type='llvm::SDNode *' data-ref="575N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col6 decl" id="576DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="576DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1146">1146</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering15combineTRUNCATEEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::PPCTargetLowering::combineTRUNCATE' data-ref="_ZNK4llvm17PPCTargetLowering15combineTRUNCATEEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">combineTRUNCATE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="577N" title='N' data-type='llvm::SDNode *' data-ref="577N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col8 decl" id="578DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="578DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1147">1147</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering12combineSetCCEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::PPCTargetLowering::combineSetCC' data-ref="_ZNK4llvm17PPCTargetLowering12combineSetCCEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">combineSetCC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="579N" title='N' data-type='llvm::SDNode *' data-ref="579N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col0 decl" id="580DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="580DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1148">1148</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering10combineABSEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::PPCTargetLowering::combineABS' data-ref="_ZNK4llvm17PPCTargetLowering10combineABSEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">combineABS</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col1 decl" id="581N" title='N' data-type='llvm::SDNode *' data-ref="581N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col2 decl" id="582DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="582DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1149">1149</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering14combineVSelectEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::PPCTargetLowering::combineVSelect' data-ref="_ZNK4llvm17PPCTargetLowering14combineVSelectEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">combineVSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="583N" title='N' data-type='llvm::SDNode *' data-ref="583N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col4 decl" id="584DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="584DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1150">1150</th><td></td></tr>
<tr><th id="1151">1151</th><td>    <i class="doc">/// ConvertSETCCToSubtract - looks at SETCC that compares ints. It replaces</i></td></tr>
<tr><th id="1152">1152</th><td><i class="doc">    /// SETCC with integer subtraction when (1) there is a legal way of doing it</i></td></tr>
<tr><th id="1153">1153</th><td><i class="doc">    /// (2) keeping the result of comparison in GPR has performance benefit.</i></td></tr>
<tr><th id="1154">1154</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering22ConvertSETCCToSubtractEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::PPCTargetLowering::ConvertSETCCToSubtract' data-ref="_ZNK4llvm17PPCTargetLowering22ConvertSETCCToSubtractEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">ConvertSETCCToSubtract</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="585N" title='N' data-type='llvm::SDNode *' data-ref="585N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col6 decl" id="586DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="586DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering15getSqrtEstimateENS_7SDValueERNS_12SelectionDAGEiRiRbb" title='llvm::PPCTargetLowering::getSqrtEstimate' data-ref="_ZNK4llvm17PPCTargetLowering15getSqrtEstimateENS_7SDValueERNS_12SelectionDAGEiRiRbb">getSqrtEstimate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="587Operand" title='Operand' data-type='llvm::SDValue' data-ref="587Operand">Operand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="588DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="588DAG">DAG</dfn>, <em>int</em> <dfn class="local col9 decl" id="589Enabled" title='Enabled' data-type='int' data-ref="589Enabled">Enabled</dfn>,</td></tr>
<tr><th id="1157">1157</th><td>                            <em>int</em> &amp;<dfn class="local col0 decl" id="590RefinementSteps" title='RefinementSteps' data-type='int &amp;' data-ref="590RefinementSteps">RefinementSteps</dfn>, <em>bool</em> &amp;<dfn class="local col1 decl" id="591UseOneConstNR" title='UseOneConstNR' data-type='bool &amp;' data-ref="591UseOneConstNR">UseOneConstNR</dfn>,</td></tr>
<tr><th id="1158">1158</th><td>                            <em>bool</em> <dfn class="local col2 decl" id="592Reciprocal" title='Reciprocal' data-type='bool' data-ref="592Reciprocal">Reciprocal</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1159">1159</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering16getRecipEstimateENS_7SDValueERNS_12SelectionDAGEiRi" title='llvm::PPCTargetLowering::getRecipEstimate' data-ref="_ZNK4llvm17PPCTargetLowering16getRecipEstimateENS_7SDValueERNS_12SelectionDAGEiRi">getRecipEstimate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="593Operand" title='Operand' data-type='llvm::SDValue' data-ref="593Operand">Operand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="594DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="594DAG">DAG</dfn>, <em>int</em> <dfn class="local col5 decl" id="595Enabled" title='Enabled' data-type='int' data-ref="595Enabled">Enabled</dfn>,</td></tr>
<tr><th id="1160">1160</th><td>                             <em>int</em> &amp;<dfn class="local col6 decl" id="596RefinementSteps" title='RefinementSteps' data-type='int &amp;' data-ref="596RefinementSteps">RefinementSteps</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1161">1161</th><td>    <em>unsigned</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering25combineRepeatedFPDivisorsEv" title='llvm::PPCTargetLowering::combineRepeatedFPDivisors' data-ref="_ZNK4llvm17PPCTargetLowering25combineRepeatedFPDivisorsEv">combineRepeatedFPDivisors</dfn>() <em>const</em> override;</td></tr>
<tr><th id="1162">1162</th><td></td></tr>
<tr><th id="1163">1163</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a></td></tr>
<tr><th id="1164">1164</th><td>    <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering42combineElementTruncationToVectorTruncationEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::PPCTargetLowering::combineElementTruncationToVectorTruncation' data-ref="_ZNK4llvm17PPCTargetLowering42combineElementTruncationToVectorTruncationEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">combineElementTruncationToVectorTruncation</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="597N" title='N' data-type='llvm::SDNode *' data-ref="597N">N</dfn>,</td></tr>
<tr><th id="1165">1165</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col8 decl" id="598DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="598DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="1166">1166</th><td></td></tr>
<tr><th id="1167">1167</th><td>    <i class="doc">/// lowerToVINSERTH - Return the SDValue if this VECTOR_SHUFFLE can be</i></td></tr>
<tr><th id="1168">1168</th><td><i class="doc">    /// handled by the VINSERTH instruction introduced in ISA 3.0. This is</i></td></tr>
<tr><th id="1169">1169</th><td><i class="doc">    /// essentially any shuffle of v8i16 vectors that just inserts one element</i></td></tr>
<tr><th id="1170">1170</th><td><i class="doc">    /// from one vector into the other.</i></td></tr>
<tr><th id="1171">1171</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering15lowerToVINSERTHEPNS_19ShuffleVectorSDNodeERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::lowerToVINSERTH' data-ref="_ZNK4llvm17PPCTargetLowering15lowerToVINSERTHEPNS_19ShuffleVectorSDNodeERNS_12SelectionDAGE">lowerToVINSERTH</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ShuffleVectorSDNode" title='llvm::ShuffleVectorSDNode' data-ref="llvm::ShuffleVectorSDNode">ShuffleVectorSDNode</a> *<dfn class="local col9 decl" id="599N" title='N' data-type='llvm::ShuffleVectorSDNode *' data-ref="599N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="600DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="600DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1172">1172</th><td></td></tr>
<tr><th id="1173">1173</th><td>    <i class="doc">/// lowerToVINSERTB - Return the SDValue if this VECTOR_SHUFFLE can be</i></td></tr>
<tr><th id="1174">1174</th><td><i class="doc">    /// handled by the VINSERTB instruction introduced in ISA 3.0. This is</i></td></tr>
<tr><th id="1175">1175</th><td><i class="doc">    /// essentially v16i8 vector version of VINSERTH.</i></td></tr>
<tr><th id="1176">1176</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="decl" id="_ZNK4llvm17PPCTargetLowering15lowerToVINSERTBEPNS_19ShuffleVectorSDNodeERNS_12SelectionDAGE" title='llvm::PPCTargetLowering::lowerToVINSERTB' data-ref="_ZNK4llvm17PPCTargetLowering15lowerToVINSERTBEPNS_19ShuffleVectorSDNodeERNS_12SelectionDAGE">lowerToVINSERTB</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ShuffleVectorSDNode" title='llvm::ShuffleVectorSDNode' data-ref="llvm::ShuffleVectorSDNode">ShuffleVectorSDNode</a> *<dfn class="local col1 decl" id="601N" title='N' data-type='llvm::ShuffleVectorSDNode *' data-ref="601N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="602DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="602DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="1177">1177</th><td></td></tr>
<tr><th id="1178">1178</th><td>    <i>// Return whether the call instruction can potentially be optimized to a</i></td></tr>
<tr><th id="1179">1179</th><td><i>    // tail call. This will cause the optimizers to attempt to move, or</i></td></tr>
<tr><th id="1180">1180</th><td><i>    // duplicate return instructions to help enable tail call optimizations.</i></td></tr>
<tr><th id="1181">1181</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering22mayBeEmittedAsTailCallEPKNS_8CallInstE" title='llvm::PPCTargetLowering::mayBeEmittedAsTailCall' data-ref="_ZNK4llvm17PPCTargetLowering22mayBeEmittedAsTailCallEPKNS_8CallInstE">mayBeEmittedAsTailCall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<dfn class="local col3 decl" id="603CI" title='CI' data-type='const llvm::CallInst *' data-ref="603CI">CI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1182">1182</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering23hasBitPreservingFPLogicENS_3EVTE" title='llvm::PPCTargetLowering::hasBitPreservingFPLogic' data-ref="_ZNK4llvm17PPCTargetLowering23hasBitPreservingFPLogicENS_3EVTE">hasBitPreservingFPLogic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col4 decl" id="604VT" title='VT' data-type='llvm::EVT' data-ref="604VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1183">1183</th><td>    <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm17PPCTargetLowering30isMaskAndCmp0FoldingBeneficialERKNS_11InstructionE" title='llvm::PPCTargetLowering::isMaskAndCmp0FoldingBeneficial' data-ref="_ZNK4llvm17PPCTargetLowering30isMaskAndCmp0FoldingBeneficialERKNS_11InstructionE">isMaskAndCmp0FoldingBeneficial</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> &amp;<dfn class="local col5 decl" id="605AndI" title='AndI' data-type='const llvm::Instruction &amp;' data-ref="605AndI">AndI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="1184">1184</th><td>  }; <i>// end class PPCTargetLowering</i></td></tr>
<tr><th id="1185">1185</th><td></td></tr>
<tr><th id="1186">1186</th><td>  <b>namespace</b> <span class="namespace">PPC</span> {</td></tr>
<tr><th id="1187">1187</th><td></td></tr>
<tr><th id="1188">1188</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel">FastISel</a> *<dfn class="decl" id="_ZN4llvm3PPC14createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE" title='llvm::PPC::createFastISel' data-ref="_ZN4llvm3PPC14createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE">createFastISel</dfn>(<a class="type" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo" title='llvm::FunctionLoweringInfo' data-ref="llvm::FunctionLoweringInfo">FunctionLoweringInfo</a> &amp;<dfn class="local col6 decl" id="606FuncInfo" title='FuncInfo' data-type='llvm::FunctionLoweringInfo &amp;' data-ref="606FuncInfo">FuncInfo</dfn>,</td></tr>
<tr><th id="1189">1189</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/Analysis/TargetLibraryInfo.h.html#llvm::TargetLibraryInfo" title='llvm::TargetLibraryInfo' data-ref="llvm::TargetLibraryInfo">TargetLibraryInfo</a> *<dfn class="local col7 decl" id="607LibInfo" title='LibInfo' data-type='const llvm::TargetLibraryInfo *' data-ref="607LibInfo">LibInfo</dfn>);</td></tr>
<tr><th id="1190">1190</th><td></td></tr>
<tr><th id="1191">1191</th><td>  } <i>// end namespace PPC</i></td></tr>
<tr><th id="1192">1192</th><td></td></tr>
<tr><th id="1193">1193</th><td>  <em>bool</em> <dfn class="decl" id="_ZN4llvm17isIntS16ImmediateEPNS_6SDNodeERs" title='llvm::isIntS16Immediate' data-ref="_ZN4llvm17isIntS16ImmediateEPNS_6SDNodeERs">isIntS16Immediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="608N" title='N' data-type='llvm::SDNode *' data-ref="608N">N</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> &amp;<dfn class="local col9 decl" id="609Imm" title='Imm' data-type='int16_t &amp;' data-ref="609Imm">Imm</dfn>);</td></tr>
<tr><th id="1194">1194</th><td>  <em>bool</em> <dfn class="decl" id="_ZN4llvm17isIntS16ImmediateENS_7SDValueERs" title='llvm::isIntS16Immediate' data-ref="_ZN4llvm17isIntS16ImmediateENS_7SDValueERs">isIntS16Immediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="610Op" title='Op' data-type='llvm::SDValue' data-ref="610Op">Op</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> &amp;<dfn class="local col1 decl" id="611Imm" title='Imm' data-type='int16_t &amp;' data-ref="611Imm">Imm</dfn>);</td></tr>
<tr><th id="1195">1195</th><td></td></tr>
<tr><th id="1196">1196</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1197">1197</th><td></td></tr>
<tr><th id="1198">1198</th><td><u>#<span data-ppcond="14">endif</span> // LLVM_TARGET_POWERPC_PPC32ISELLOWERING_H</u></td></tr>
<tr><th id="1199">1199</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='PPCAsmPrinter.cpp.html'>llvm/llvm/lib/Target/PowerPC/PPCAsmPrinter.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
