Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 20 21:50:57 2020
| Host         : ASUS-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CountDownTimer_timing_summary_routed.rpt -pb CountDownTimer_timing_summary_routed.pb -rpx CountDownTimer_timing_summary_routed.rpx -warn_on_violation
| Design       : CountDownTimer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: display_driver/binCounter/ff0/nQ_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display_driver/binCounter/ff1/nQ_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.423       -1.423                      1                  276        0.134        0.000                      0                  276        4.500        0.000                       0                   121  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.423       -1.423                      1                  276        0.134        0.000                      0                  276        4.500        0.000                       0                   121  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -1.423ns,  Total Violation       -1.423ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.423ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/pulse2Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.407ns  (logic 6.130ns (53.738%)  route 5.277ns (46.262%))
  Logic Levels:           19  (CARRY4=12 LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.714     5.317    pulse_generator/clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  pulse_generator/s_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.518     5.835 r  pulse_generator/s_counter_reg[8]/Q
                         net (fo=14, routed)          0.509     6.344    pulse_generator/s_counter_reg[8]
    SLICE_X84Y77         LUT3 (Prop_lut3_I2_O)        0.124     6.468 r  pulse_generator/pulse2Hz1__2_carry__1_i_4/O
                         net (fo=1, routed)           0.633     7.101    pulse_generator/pulse2Hz1__2_carry__1_i_4_n_0
    SLICE_X87Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.627 r  pulse_generator/pulse2Hz1__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.627    pulse_generator/pulse2Hz1__2_carry__1_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  pulse_generator/pulse2Hz1__2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.741    pulse_generator/pulse2Hz1__2_carry__2_n_0
    SLICE_X87Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  pulse_generator/pulse2Hz1__2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.855    pulse_generator/pulse2Hz1__2_carry__3_n_0
    SLICE_X87Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.969 r  pulse_generator/pulse2Hz1__2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.969    pulse_generator/pulse2Hz1__2_carry__4_n_0
    SLICE_X87Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.083 r  pulse_generator/pulse2Hz1__2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.083    pulse_generator/pulse2Hz1__2_carry__5_n_0
    SLICE_X87Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.417 r  pulse_generator/pulse2Hz1__2_carry__6/O[1]
                         net (fo=28, routed)          0.651     9.067    pulse_generator/pulse2Hz1__2_carry__6_n_6
    SLICE_X86Y83         LUT3 (Prop_lut3_I1_O)        0.303     9.370 r  pulse_generator/pulse2Hz1__71_carry_i_7/O
                         net (fo=1, routed)           0.000     9.370    pulse_generator/pulse2Hz1__71_carry_i_7_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.950 r  pulse_generator/pulse2Hz1__71_carry/O[2]
                         net (fo=5, routed)           0.580    10.530    pulse_generator/pulse2Hz1__71_carry_n_5
    SLICE_X87Y84         LUT5 (Prop_lut5_I4_O)        0.302    10.832 r  pulse_generator/pulse2Hz1__101_carry__0_i_4/O
                         net (fo=1, routed)           0.620    11.452    pulse_generator/pulse2Hz1__101_carry__0_i_4_n_0
    SLICE_X84Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.002 r  pulse_generator/pulse2Hz1__101_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.002    pulse_generator/pulse2Hz1__101_carry__0_n_0
    SLICE_X84Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.325 r  pulse_generator/pulse2Hz1__101_carry__1/O[1]
                         net (fo=1, routed)           0.407    12.732    pulse_generator/pulse2Hz1__101_carry__1_n_6
    SLICE_X85Y83         LUT2 (Prop_lut2_I1_O)        0.306    13.038 r  pulse_generator/pulse2Hz1__136_carry__4_i_1/O
                         net (fo=1, routed)           0.000    13.038    pulse_generator/pulse2Hz1__136_carry__4_i_1_n_0
    SLICE_X85Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.439 r  pulse_generator/pulse2Hz1__136_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.439    pulse_generator/pulse2Hz1__136_carry__4_n_0
    SLICE_X85Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.773 r  pulse_generator/pulse2Hz1__136_carry__5/O[1]
                         net (fo=2, routed)           0.591    14.364    pulse_generator/pulse2Hz1__136_carry__5_n_6
    SLICE_X83Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    15.065 r  pulse_generator/pulse2Hz1__208_carry__3/CO[3]
                         net (fo=3, routed)           0.616    15.681    pulse_generator/pulse2Hz1__208_carry__3_n_0
    SLICE_X85Y87         LUT5 (Prop_lut5_I4_O)        0.124    15.805 f  pulse_generator/pulse2Hz_i_7_comp/O
                         net (fo=1, routed)           0.407    16.212    pulse_generator/pulse2Hz_i_7_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I4_O)        0.124    16.336 f  pulse_generator/pulse2Hz_i_3_comp/O
                         net (fo=1, routed)           0.264    16.600    pulse_generator/pulse2Hz_i_3_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I2_O)        0.124    16.724 r  pulse_generator/pulse2Hz_i_1/O
                         net (fo=1, routed)           0.000    16.724    pulse_generator/pulse2Hz_i_1_n_0
    SLICE_X87Y87         FDRE                                         r  pulse_generator/pulse2Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.608    15.031    pulse_generator/clk_IBUF_BUFG
    SLICE_X87Y87         FDRE                                         r  pulse_generator/pulse2Hz_reg/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X87Y87         FDRE (Setup_fdre_C_D)        0.031    15.301    pulse_generator/pulse2Hz_reg
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                         -16.724    
  -------------------------------------------------------------------
                         slack                                 -1.423    

Slack (MET) :             3.968ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/blink2Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.025ns  (logic 0.952ns (15.801%)  route 5.073ns (84.199%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.721     5.324    pulse_generator/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  pulse_generator/s_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  pulse_generator/s_counter_reg[22]/Q
                         net (fo=14, routed)          1.214     6.994    pulse_generator/s_counter_reg[22]
    SLICE_X84Y79         LUT2 (Prop_lut2_I1_O)        0.124     7.118 f  pulse_generator/pulse1Hz_i_10/O
                         net (fo=1, routed)           0.785     7.903    pulse_generator/pulse1Hz_i_10_n_0
    SLICE_X88Y79         LUT6 (Prop_lut6_I3_O)        0.124     8.027 f  pulse_generator/pulse1Hz_i_3/O
                         net (fo=1, routed)           0.816     8.844    pulse_generator/pulse1Hz_i_3_n_0
    SLICE_X84Y80         LUT5 (Prop_lut5_I2_O)        0.124     8.968 r  pulse_generator/pulse1Hz_i_1/O
                         net (fo=37, routed)          2.257    11.225    pulse_generator/pulse1Hz_i_1_n_0
    SLICE_X84Y74         LUT3 (Prop_lut3_I1_O)        0.124    11.349 r  pulse_generator/blink2Hz_i_1/O
                         net (fo=1, routed)           0.000    11.349    pulse_generator/blink2Hz_i_1_n_0
    SLICE_X84Y74         FDRE                                         r  pulse_generator/blink2Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.593    15.016    pulse_generator/clk_IBUF_BUFG
    SLICE_X84Y74         FDRE                                         r  pulse_generator/blink2Hz_reg/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X84Y74         FDRE (Setup_fdre_C_D)        0.077    15.316    pulse_generator/blink2Hz_reg
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -11.349    
  -------------------------------------------------------------------
                         slack                                  3.968    

Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/blink1Hz_reg_inv/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 0.828ns (15.701%)  route 4.446ns (84.299%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.721     5.324    pulse_generator/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  pulse_generator/s_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  pulse_generator/s_counter_reg[22]/Q
                         net (fo=14, routed)          1.214     6.994    pulse_generator/s_counter_reg[22]
    SLICE_X84Y79         LUT2 (Prop_lut2_I1_O)        0.124     7.118 f  pulse_generator/pulse1Hz_i_10/O
                         net (fo=1, routed)           0.785     7.903    pulse_generator/pulse1Hz_i_10_n_0
    SLICE_X88Y79         LUT6 (Prop_lut6_I3_O)        0.124     8.027 f  pulse_generator/pulse1Hz_i_3/O
                         net (fo=1, routed)           0.816     8.844    pulse_generator/pulse1Hz_i_3_n_0
    SLICE_X84Y80         LUT5 (Prop_lut5_I2_O)        0.124     8.968 r  pulse_generator/pulse1Hz_i_1/O
                         net (fo=37, routed)          1.630    10.597    pulse_generator/pulse1Hz_i_1_n_0
    SLICE_X87Y74         FDSE                                         r  pulse_generator/blink1Hz_reg_inv/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.595    15.018    pulse_generator/clk_IBUF_BUFG
    SLICE_X87Y74         FDSE                                         r  pulse_generator/blink1Hz_reg_inv/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X87Y74         FDSE (Setup_fdse_C_S)       -0.429    14.812    pulse_generator/blink1Hz_reg_inv
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  4.215    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 0.828ns (16.104%)  route 4.314ns (83.896%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.721     5.324    pulse_generator/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  pulse_generator/s_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  pulse_generator/s_counter_reg[22]/Q
                         net (fo=14, routed)          1.214     6.994    pulse_generator/s_counter_reg[22]
    SLICE_X84Y79         LUT2 (Prop_lut2_I1_O)        0.124     7.118 f  pulse_generator/pulse1Hz_i_10/O
                         net (fo=1, routed)           0.785     7.903    pulse_generator/pulse1Hz_i_10_n_0
    SLICE_X88Y79         LUT6 (Prop_lut6_I3_O)        0.124     8.027 f  pulse_generator/pulse1Hz_i_3/O
                         net (fo=1, routed)           0.816     8.844    pulse_generator/pulse1Hz_i_3_n_0
    SLICE_X84Y80         LUT5 (Prop_lut5_I2_O)        0.124     8.968 r  pulse_generator/pulse1Hz_i_1/O
                         net (fo=37, routed)          1.498    10.465    pulse_generator/pulse1Hz_i_1_n_0
    SLICE_X86Y76         FDRE                                         r  pulse_generator/s_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.597    15.020    pulse_generator/clk_IBUF_BUFG
    SLICE_X86Y76         FDRE                                         r  pulse_generator/s_counter_reg[3]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X86Y76         FDRE (Setup_fdre_C_R)       -0.429    14.830    pulse_generator/s_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -10.465    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 0.828ns (16.104%)  route 4.314ns (83.896%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.721     5.324    pulse_generator/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  pulse_generator/s_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  pulse_generator/s_counter_reg[22]/Q
                         net (fo=14, routed)          1.214     6.994    pulse_generator/s_counter_reg[22]
    SLICE_X84Y79         LUT2 (Prop_lut2_I1_O)        0.124     7.118 f  pulse_generator/pulse1Hz_i_10/O
                         net (fo=1, routed)           0.785     7.903    pulse_generator/pulse1Hz_i_10_n_0
    SLICE_X88Y79         LUT6 (Prop_lut6_I3_O)        0.124     8.027 f  pulse_generator/pulse1Hz_i_3/O
                         net (fo=1, routed)           0.816     8.844    pulse_generator/pulse1Hz_i_3_n_0
    SLICE_X84Y80         LUT5 (Prop_lut5_I2_O)        0.124     8.968 r  pulse_generator/pulse1Hz_i_1/O
                         net (fo=37, routed)          1.498    10.465    pulse_generator/pulse1Hz_i_1_n_0
    SLICE_X86Y76         FDRE                                         r  pulse_generator/s_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.597    15.020    pulse_generator/clk_IBUF_BUFG
    SLICE_X86Y76         FDRE                                         r  pulse_generator/s_counter_reg[6]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X86Y76         FDRE (Setup_fdre_C_R)       -0.429    14.830    pulse_generator/s_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -10.465    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.369ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[3]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.137ns  (logic 0.828ns (16.117%)  route 4.309ns (83.883%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.721     5.324    pulse_generator/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  pulse_generator/s_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  pulse_generator/s_counter_reg[22]/Q
                         net (fo=14, routed)          1.214     6.994    pulse_generator/s_counter_reg[22]
    SLICE_X84Y79         LUT2 (Prop_lut2_I1_O)        0.124     7.118 f  pulse_generator/pulse1Hz_i_10/O
                         net (fo=1, routed)           0.785     7.903    pulse_generator/pulse1Hz_i_10_n_0
    SLICE_X88Y79         LUT6 (Prop_lut6_I3_O)        0.124     8.027 f  pulse_generator/pulse1Hz_i_3/O
                         net (fo=1, routed)           0.816     8.844    pulse_generator/pulse1Hz_i_3_n_0
    SLICE_X84Y80         LUT5 (Prop_lut5_I2_O)        0.124     8.968 r  pulse_generator/pulse1Hz_i_1/O
                         net (fo=37, routed)          1.493    10.461    pulse_generator/pulse1Hz_i_1_n_0
    SLICE_X87Y76         FDRE                                         r  pulse_generator/s_counter_reg[3]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.597    15.020    pulse_generator/clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  pulse_generator/s_counter_reg[3]_replica_1/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X87Y76         FDRE (Setup_fdre_C_R)       -0.429    14.830    pulse_generator/s_counter_reg[3]_replica_1
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -10.461    
  -------------------------------------------------------------------
                         slack                                  4.369    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 0.828ns (16.604%)  route 4.159ns (83.396%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.721     5.324    pulse_generator/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  pulse_generator/s_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  pulse_generator/s_counter_reg[22]/Q
                         net (fo=14, routed)          1.214     6.994    pulse_generator/s_counter_reg[22]
    SLICE_X84Y79         LUT2 (Prop_lut2_I1_O)        0.124     7.118 f  pulse_generator/pulse1Hz_i_10/O
                         net (fo=1, routed)           0.785     7.903    pulse_generator/pulse1Hz_i_10_n_0
    SLICE_X88Y79         LUT6 (Prop_lut6_I3_O)        0.124     8.027 f  pulse_generator/pulse1Hz_i_3/O
                         net (fo=1, routed)           0.816     8.844    pulse_generator/pulse1Hz_i_3_n_0
    SLICE_X84Y80         LUT5 (Prop_lut5_I2_O)        0.124     8.968 r  pulse_generator/pulse1Hz_i_1/O
                         net (fo=37, routed)          1.343    10.311    pulse_generator/pulse1Hz_i_1_n_0
    SLICE_X86Y77         FDRE                                         r  pulse_generator/s_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.598    15.021    pulse_generator/clk_IBUF_BUFG
    SLICE_X86Y77         FDRE                                         r  pulse_generator/s_counter_reg[7]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X86Y77         FDRE (Setup_fdre_C_R)       -0.429    14.831    pulse_generator/s_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 0.828ns (16.697%)  route 4.131ns (83.303%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.721     5.324    pulse_generator/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  pulse_generator/s_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  pulse_generator/s_counter_reg[22]/Q
                         net (fo=14, routed)          1.214     6.994    pulse_generator/s_counter_reg[22]
    SLICE_X84Y79         LUT2 (Prop_lut2_I1_O)        0.124     7.118 f  pulse_generator/pulse1Hz_i_10/O
                         net (fo=1, routed)           0.785     7.903    pulse_generator/pulse1Hz_i_10_n_0
    SLICE_X88Y79         LUT6 (Prop_lut6_I3_O)        0.124     8.027 f  pulse_generator/pulse1Hz_i_3/O
                         net (fo=1, routed)           0.816     8.844    pulse_generator/pulse1Hz_i_3_n_0
    SLICE_X84Y80         LUT5 (Prop_lut5_I2_O)        0.124     8.968 r  pulse_generator/pulse1Hz_i_1/O
                         net (fo=37, routed)          1.315    10.283    pulse_generator/pulse1Hz_i_1_n_0
    SLICE_X86Y75         FDRE                                         r  pulse_generator/s_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.595    15.018    pulse_generator/clk_IBUF_BUFG
    SLICE_X86Y75         FDRE                                         r  pulse_generator/s_counter_reg[0]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X86Y75         FDRE (Setup_fdre_C_R)       -0.429    14.828    pulse_generator/s_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 0.828ns (16.697%)  route 4.131ns (83.303%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.721     5.324    pulse_generator/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  pulse_generator/s_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  pulse_generator/s_counter_reg[22]/Q
                         net (fo=14, routed)          1.214     6.994    pulse_generator/s_counter_reg[22]
    SLICE_X84Y79         LUT2 (Prop_lut2_I1_O)        0.124     7.118 f  pulse_generator/pulse1Hz_i_10/O
                         net (fo=1, routed)           0.785     7.903    pulse_generator/pulse1Hz_i_10_n_0
    SLICE_X88Y79         LUT6 (Prop_lut6_I3_O)        0.124     8.027 f  pulse_generator/pulse1Hz_i_3/O
                         net (fo=1, routed)           0.816     8.844    pulse_generator/pulse1Hz_i_3_n_0
    SLICE_X84Y80         LUT5 (Prop_lut5_I2_O)        0.124     8.968 r  pulse_generator/pulse1Hz_i_1/O
                         net (fo=37, routed)          1.315    10.283    pulse_generator/pulse1Hz_i_1_n_0
    SLICE_X86Y75         FDRE                                         r  pulse_generator/s_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.595    15.018    pulse_generator/clk_IBUF_BUFG
    SLICE_X86Y75         FDRE                                         r  pulse_generator/s_counter_reg[5]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X86Y75         FDRE (Setup_fdre_C_R)       -0.429    14.828    pulse_generator/s_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 0.828ns (17.134%)  route 4.005ns (82.866%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.721     5.324    pulse_generator/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  pulse_generator/s_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  pulse_generator/s_counter_reg[22]/Q
                         net (fo=14, routed)          1.214     6.994    pulse_generator/s_counter_reg[22]
    SLICE_X84Y79         LUT2 (Prop_lut2_I1_O)        0.124     7.118 f  pulse_generator/pulse1Hz_i_10/O
                         net (fo=1, routed)           0.785     7.903    pulse_generator/pulse1Hz_i_10_n_0
    SLICE_X88Y79         LUT6 (Prop_lut6_I3_O)        0.124     8.027 f  pulse_generator/pulse1Hz_i_3/O
                         net (fo=1, routed)           0.816     8.844    pulse_generator/pulse1Hz_i_3_n_0
    SLICE_X84Y80         LUT5 (Prop_lut5_I2_O)        0.124     8.968 r  pulse_generator/pulse1Hz_i_1/O
                         net (fo=37, routed)          1.189    10.156    pulse_generator/pulse1Hz_i_1_n_0
    SLICE_X88Y80         FDRE                                         r  pulse_generator/s_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.601    15.024    pulse_generator/clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  pulse_generator/s_counter_reg[19]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X88Y80         FDRE (Setup_fdre_C_R)       -0.524    14.739    pulse_generator/s_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  4.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 display_driver/binCounter/ff0/nQ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/binCounter/ff0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.594     1.513    display_driver/binCounter/ff0/clk_IBUF_BUFG
    SLICE_X89Y74         FDRE                                         r  display_driver/binCounter/ff0/nQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y74         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  display_driver/binCounter/ff0/nQ_reg/Q
                         net (fo=4, routed)           0.068     1.722    display_driver/binCounter/ff0/nQ
    SLICE_X89Y74         FDRE                                         r  display_driver/binCounter/ff0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.863     2.028    display_driver/binCounter/ff0/clk_IBUF_BUFG
    SLICE_X89Y74         FDRE                                         r  display_driver/binCounter/ff0/Q_reg/C
                         clock pessimism             -0.514     1.513    
    SLICE_X89Y74         FDRE (Hold_fdre_C_D)         0.075     1.588    display_driver/binCounter/ff0/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 count_datapath/SEC_LS_COUNTER/s_value_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_datapath/SEC_LS_COUNTER/s_value_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.594     1.513    count_datapath/SEC_LS_COUNTER/clk_IBUF_BUFG
    SLICE_X85Y73         FDSE                                         r  count_datapath/SEC_LS_COUNTER/s_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y73         FDSE (Prop_fdse_C_Q)         0.141     1.654 r  count_datapath/SEC_LS_COUNTER/s_value_reg[0]/Q
                         net (fo=6, routed)           0.120     1.775    count_datapath/SEC_LS_COUNTER/Q[0]
    SLICE_X84Y73         LUT5 (Prop_lut5_I0_O)        0.048     1.823 r  count_datapath/SEC_LS_COUNTER/s_value[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.823    count_datapath/SEC_LS_COUNTER/s_value[3]_i_2__0_n_0
    SLICE_X84Y73         FDSE                                         r  count_datapath/SEC_LS_COUNTER/s_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.863     2.028    count_datapath/SEC_LS_COUNTER/clk_IBUF_BUFG
    SLICE_X84Y73         FDSE                                         r  count_datapath/SEC_LS_COUNTER/s_value_reg[3]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X84Y73         FDSE (Hold_fdse_C_D)         0.133     1.659    count_datapath/SEC_LS_COUNTER/s_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 count_datapath/SEC_LS_COUNTER/s_value_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_datapath/SEC_LS_COUNTER/s_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.303%)  route 0.124ns (39.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.594     1.513    count_datapath/SEC_LS_COUNTER/clk_IBUF_BUFG
    SLICE_X85Y73         FDSE                                         r  count_datapath/SEC_LS_COUNTER/s_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y73         FDSE (Prop_fdse_C_Q)         0.141     1.654 r  count_datapath/SEC_LS_COUNTER/s_value_reg[0]/Q
                         net (fo=6, routed)           0.124     1.779    count_datapath/SEC_LS_COUNTER/Q[0]
    SLICE_X84Y73         LUT5 (Prop_lut5_I0_O)        0.048     1.827 r  count_datapath/SEC_LS_COUNTER/s_value[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.827    count_datapath/SEC_LS_COUNTER/s_value[2]_i_1__0_n_0
    SLICE_X84Y73         FDRE                                         r  count_datapath/SEC_LS_COUNTER/s_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.863     2.028    count_datapath/SEC_LS_COUNTER/clk_IBUF_BUFG
    SLICE_X84Y73         FDRE                                         r  count_datapath/SEC_LS_COUNTER/s_value_reg[2]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X84Y73         FDRE (Hold_fdre_C_D)         0.131     1.657    count_datapath/SEC_LS_COUNTER/s_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 count_datapath/SEC_LS_COUNTER/s_value_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_datapath/SEC_LS_COUNTER/s_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.594     1.513    count_datapath/SEC_LS_COUNTER/clk_IBUF_BUFG
    SLICE_X85Y73         FDSE                                         r  count_datapath/SEC_LS_COUNTER/s_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y73         FDSE (Prop_fdse_C_Q)         0.141     1.654 r  count_datapath/SEC_LS_COUNTER/s_value_reg[0]/Q
                         net (fo=6, routed)           0.124     1.779    count_datapath/SEC_LS_COUNTER/Q[0]
    SLICE_X84Y73         LUT5 (Prop_lut5_I4_O)        0.045     1.824 r  count_datapath/SEC_LS_COUNTER/s_value[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.824    count_datapath/SEC_LS_COUNTER/s_value[1]_i_1__0_n_0
    SLICE_X84Y73         FDRE                                         r  count_datapath/SEC_LS_COUNTER/s_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.863     2.028    count_datapath/SEC_LS_COUNTER/clk_IBUF_BUFG
    SLICE_X84Y73         FDRE                                         r  count_datapath/SEC_LS_COUNTER/s_value_reg[1]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X84Y73         FDRE (Hold_fdre_C_D)         0.121     1.647    count_datapath/SEC_LS_COUNTER/s_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 count_datapath/MIN_LS_COUNTER/s_value_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_datapath/MIN_LS_COUNTER/s_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.148%)  route 0.120ns (38.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.594     1.513    count_datapath/MIN_LS_COUNTER/clk_IBUF_BUFG
    SLICE_X82Y73         FDSE                                         r  count_datapath/MIN_LS_COUNTER/s_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y73         FDSE (Prop_fdse_C_Q)         0.141     1.654 r  count_datapath/MIN_LS_COUNTER/s_value_reg[0]/Q
                         net (fo=6, routed)           0.120     1.774    count_datapath/MIN_LS_COUNTER/Q[0]
    SLICE_X83Y73         LUT5 (Prop_lut5_I0_O)        0.048     1.822 r  count_datapath/MIN_LS_COUNTER/s_value[2]_i_1/O
                         net (fo=1, routed)           0.000     1.822    count_datapath/MIN_LS_COUNTER/s_value[2]_i_1_n_0
    SLICE_X83Y73         FDRE                                         r  count_datapath/MIN_LS_COUNTER/s_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.863     2.028    count_datapath/MIN_LS_COUNTER/clk_IBUF_BUFG
    SLICE_X83Y73         FDRE                                         r  count_datapath/MIN_LS_COUNTER/s_value_reg[2]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X83Y73         FDRE (Hold_fdre_C_D)         0.107     1.633    count_datapath/MIN_LS_COUNTER/s_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 count_datapath/MIN_LS_COUNTER/s_value_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_datapath/MIN_LS_COUNTER/s_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.767%)  route 0.120ns (39.233%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.594     1.513    count_datapath/MIN_LS_COUNTER/clk_IBUF_BUFG
    SLICE_X82Y73         FDSE                                         r  count_datapath/MIN_LS_COUNTER/s_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y73         FDSE (Prop_fdse_C_Q)         0.141     1.654 r  count_datapath/MIN_LS_COUNTER/s_value_reg[0]/Q
                         net (fo=6, routed)           0.120     1.774    count_datapath/MIN_LS_COUNTER/Q[0]
    SLICE_X83Y73         LUT5 (Prop_lut5_I4_O)        0.045     1.819 r  count_datapath/MIN_LS_COUNTER/s_value[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    count_datapath/MIN_LS_COUNTER/s_value[1]_i_1_n_0
    SLICE_X83Y73         FDRE                                         r  count_datapath/MIN_LS_COUNTER/s_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.863     2.028    count_datapath/MIN_LS_COUNTER/clk_IBUF_BUFG
    SLICE_X83Y73         FDRE                                         r  count_datapath/MIN_LS_COUNTER/s_value_reg[1]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X83Y73         FDRE (Hold_fdre_C_D)         0.091     1.617    count_datapath/MIN_LS_COUNTER/s_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 count_datapath/MIN_LS_COUNTER/s_value_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_datapath/MIN_LS_COUNTER/s_value_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.569%)  route 0.121ns (39.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.594     1.513    count_datapath/MIN_LS_COUNTER/clk_IBUF_BUFG
    SLICE_X82Y73         FDSE                                         r  count_datapath/MIN_LS_COUNTER/s_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y73         FDSE (Prop_fdse_C_Q)         0.141     1.654 r  count_datapath/MIN_LS_COUNTER/s_value_reg[0]/Q
                         net (fo=6, routed)           0.121     1.775    count_datapath/MIN_LS_COUNTER/Q[0]
    SLICE_X83Y73         LUT5 (Prop_lut5_I0_O)        0.045     1.820 r  count_datapath/MIN_LS_COUNTER/s_value[3]_i_2/O
                         net (fo=1, routed)           0.000     1.820    count_datapath/MIN_LS_COUNTER/s_value[3]_i_2_n_0
    SLICE_X83Y73         FDSE                                         r  count_datapath/MIN_LS_COUNTER/s_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.863     2.028    count_datapath/MIN_LS_COUNTER/clk_IBUF_BUFG
    SLICE_X83Y73         FDSE                                         r  count_datapath/MIN_LS_COUNTER/s_value_reg[3]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X83Y73         FDSE (Hold_fdse_C_D)         0.092     1.618    count_datapath/MIN_LS_COUNTER/s_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 count_datapath/MIN_MS_COUNTER/s_value_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_datapath/MIN_MS_COUNTER/s_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.227ns (70.198%)  route 0.096ns (29.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.593     1.512    count_datapath/MIN_MS_COUNTER/clk_IBUF_BUFG
    SLICE_X85Y74         FDSE                                         r  count_datapath/MIN_MS_COUNTER/s_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDSE (Prop_fdse_C_Q)         0.128     1.640 r  count_datapath/MIN_MS_COUNTER/s_value_reg[2]/Q
                         net (fo=4, routed)           0.096     1.737    count_datapath/MIN_MS_COUNTER/s_value_reg[2]_0
    SLICE_X85Y74         LUT5 (Prop_lut5_I1_O)        0.099     1.836 r  count_datapath/MIN_MS_COUNTER/s_value[1]_i_1/O
                         net (fo=1, routed)           0.000     1.836    count_datapath/MIN_MS_COUNTER/s_value[1]_i_1_n_0
    SLICE_X85Y74         FDRE                                         r  count_datapath/MIN_MS_COUNTER/s_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.862     2.027    count_datapath/MIN_MS_COUNTER/clk_IBUF_BUFG
    SLICE_X85Y74         FDRE                                         r  count_datapath/MIN_MS_COUNTER/s_value_reg[1]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X85Y74         FDRE (Hold_fdre_C_D)         0.092     1.604    count_datapath/MIN_MS_COUNTER/s_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 set_but_debouncer/s_previousIn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_but_debouncer/s_debounceCnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.447%)  route 0.165ns (46.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.601     1.520    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X83Y83         FDRE                                         r  set_but_debouncer/s_previousIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.141     1.661 f  set_but_debouncer/s_previousIn_reg/Q
                         net (fo=10, routed)          0.165     1.826    set_but_debouncer/s_previousIn_reg_n_0
    SLICE_X83Y81         LUT2 (Prop_lut2_I1_O)        0.048     1.874 r  set_but_debouncer/s_debounceCnt[20]_i_1__0/O
                         net (fo=1, routed)           0.000     1.874    set_but_debouncer/s_debounceCnt[20]_i_1__0_n_0
    SLICE_X83Y81         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.869     2.034    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X83Y81         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[20]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X83Y81         FDRE (Hold_fdre_C_D)         0.107     1.639    set_but_debouncer/s_debounceCnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 start_but_debouncer/s_debounceCnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_but_debouncer/s_debounceCnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.593     1.512    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X80Y79         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y79         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  start_but_debouncer/s_debounceCnt_reg[13]/Q
                         net (fo=3, routed)           0.078     1.754    start_but_debouncer/s_debounceCnt_reg_n_0_[13]
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.883 r  start_but_debouncer/s_debounceCnt0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.883    start_but_debouncer/s_debounceCnt0[14]
    SLICE_X80Y79         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.863     2.028    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X80Y79         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[14]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X80Y79         FDRE (Hold_fdre_C_D)         0.134     1.646    start_but_debouncer/s_debounceCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X81Y74    control_unit/FSM_onehot_s_currentState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X81Y74    control_unit/FSM_onehot_s_currentState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y74    control_unit/FSM_onehot_s_currentState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y74    control_unit/FSM_onehot_s_currentState_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y74    control_unit/FSM_onehot_s_currentState_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y74    control_unit/FSM_onehot_s_currentState_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y79    pulse_generator/s_counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y80    pulse_generator/s_counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y80    pulse_generator/s_counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y76    start_but_debouncer/s_debounceCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y76    start_but_debouncer/s_debounceCnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y76    start_but_debouncer/s_debounceCnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y76    start_but_debouncer/s_debounceCnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y73    s_btnDown_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y74    control_unit/FSM_onehot_s_currentState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y74    control_unit/FSM_onehot_s_currentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y74    control_unit/FSM_onehot_s_currentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y74    control_unit/FSM_onehot_s_currentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y79    pulse_generator/s_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y79    set_but_debouncer/s_debounceCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y81    set_but_debouncer/s_debounceCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y80    set_but_debouncer/s_debounceCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y81    set_but_debouncer/s_debounceCnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y81    set_but_debouncer/s_debounceCnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y81    set_but_debouncer/s_debounceCnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y81    set_but_debouncer/s_debounceCnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    pulse_generator/pulse2Hz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    pulse_generator/s_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    pulse_generator/s_counter_reg[11]/C



