Analysis for QUEUE_SIZE = 16383, ENQ_ENA = 0

Frequency: 100 MHz -> Synthesis: 14m 51s -> 891s
Frequency: 100 MHz -> Implementation: 28m 17s -> 1697s
Frequency: 100 MHz -> Power: 11.683 W
Frequency: 100 MHz -> CLB LUTs Used: 393216
Frequency: 100 MHz -> CLB LUTs Util%: 9.62 %
Frequency: 100 MHz -> CLB Registers Used: 262128
Frequency: 100 MHz -> CLB Registers Util%: 3.21 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 3.216 ns
Frequency: 100 MHz -> Achieved Frequency: 147.406 MHz


Frequency: 150 MHz -> Synthesis: 15m 36s -> 936s
Frequency: 150 MHz -> Implementation: 34m 3s -> 2043s
Frequency: 150 MHz -> Power: 15.238 W
Frequency: 150 MHz -> CLB LUTs Used: 393217
Frequency: 150 MHz -> CLB LUTs Util%: 9.62 %
Frequency: 150 MHz -> CLB Registers Used: 262199
Frequency: 150 MHz -> CLB Registers Util%: 3.21 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 0.610 ns
Frequency: 150 MHz -> Achieved Frequency: 165.107 MHz


Frequency: 200 MHz -> Synthesis: 15m 20s -> 920s
Frequency: 200 MHz -> Implementation: 40m 22s -> 2422s
Frequency: 200 MHz -> Power: 18.515 W
Frequency: 200 MHz -> CLB LUTs Used: 393216
Frequency: 200 MHz -> CLB LUTs Util%: 9.62 %
Frequency: 200 MHz -> CLB Registers Used: 262202
Frequency: 200 MHz -> CLB Registers Util%: 3.21 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 0.199 ns
Frequency: 200 MHz -> Achieved Frequency: 208.290 MHz


Frequency: 250 MHz -> Synthesis: 15m 58s -> 958s
Frequency: 250 MHz -> Implementation: 30m 32s -> 1832s
Frequency: 250 MHz -> Power: 21.667 W
Frequency: 250 MHz -> CLB LUTs Used: 393216
Frequency: 250 MHz -> CLB LUTs Util%: 9.62 %
Frequency: 250 MHz -> CLB Registers Used: 262202
Frequency: 250 MHz -> CLB Registers Util%: 3.21 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 0.050 ns
Frequency: 250 MHz -> Achieved Frequency: 253.165 MHz


Frequency: 300 MHz -> Synthesis: 15m 48s -> 948s
Frequency: 300 MHz -> Implementation: 25m 57s -> 1557s
Frequency: 300 MHz -> Power: 24.897 W
Frequency: 300 MHz -> CLB LUTs Used: 393217
Frequency: 300 MHz -> CLB LUTs Util%: 9.62 %
Frequency: 300 MHz -> CLB Registers Used: 262204
Frequency: 300 MHz -> CLB Registers Util%: 3.21 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 0.062 ns
Frequency: 300 MHz -> Achieved Frequency: 305.686 MHz


Frequency: 350 MHz -> Synthesis: 15m 59s -> 959s
Frequency: 350 MHz -> Implementation: 40m 2s -> 2402s
Frequency: 350 MHz -> Power: 28.489 W
Frequency: 350 MHz -> CLB LUTs Used: 393217
Frequency: 350 MHz -> CLB LUTs Util%: 9.62 %
Frequency: 350 MHz -> CLB Registers Used: 262166
Frequency: 350 MHz -> CLB Registers Util%: 3.21 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.006 ns
Frequency: 350 MHz -> Achieved Frequency: 350.737 MHz


Frequency: 400 MHz -> Synthesis: 16m 11s -> 971s
Frequency: 400 MHz -> Implementation: 37m 39s -> 2259s
Frequency: 400 MHz -> Power: 31.208 W
Frequency: 400 MHz -> CLB LUTs Used: 393216
Frequency: 400 MHz -> CLB LUTs Util%: 9.62 %
Frequency: 400 MHz -> CLB Registers Used: 262210
Frequency: 400 MHz -> CLB Registers Util%: 3.21 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: -0.573 ns
Frequency: 400 MHz -> Achieved Frequency: 325.415 MHz


Frequency: 450 MHz -> Synthesis: 15m 23s -> 923s
Frequency: 450 MHz -> Implementation: 37m 30s -> 2250s
Frequency: 450 MHz -> Power: 34.837 W
Frequency: 450 MHz -> CLB LUTs Used: 393217
Frequency: 450 MHz -> CLB LUTs Util%: 9.62 %
Frequency: 450 MHz -> CLB Registers Used: 262182
Frequency: 450 MHz -> CLB Registers Util%: 3.21 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: -0.371 ns
Frequency: 450 MHz -> Achieved Frequency: 385.621 MHz


Frequency: 500 MHz -> Synthesis: 14m 40s -> 880s
Frequency: 500 MHz -> Implementation: 36m 23s -> 2183s
Frequency: 500 MHz -> Power: 37.756 W
Frequency: 500 MHz -> CLB LUTs Used: 393217
Frequency: 500 MHz -> CLB LUTs Util%: 9.62 %
Frequency: 500 MHz -> CLB Registers Used: 262194
Frequency: 500 MHz -> CLB Registers Util%: 3.21 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: -0.359 ns
Frequency: 500 MHz -> Achieved Frequency: 423.908 MHz


Frequency: 550 MHz -> Synthesis: 15m 26s -> 926s
Frequency: 550 MHz -> Implementation: 42m 28s -> 2548s
Frequency: 550 MHz -> Power: 40.216 W
Frequency: 550 MHz -> CLB LUTs Used: 393219
Frequency: 550 MHz -> CLB LUTs Util%: 9.62 %
Frequency: 550 MHz -> CLB Registers Used: 262207
Frequency: 550 MHz -> CLB Registers Util%: 3.21 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: -0.215 ns
Frequency: 550 MHz -> Achieved Frequency: 491.840 MHz


Frequency: 600 MHz -> Synthesis: 15m 21s -> 921s
Frequency: 600 MHz -> Implementation: 31m 48s -> 1908s
Frequency: 600 MHz -> Power: 44.147 W
Frequency: 600 MHz -> CLB LUTs Used: 393222
Frequency: 600 MHz -> CLB LUTs Util%: 9.62 %
Frequency: 600 MHz -> CLB Registers Used: 262200
Frequency: 600 MHz -> CLB Registers Util%: 3.21 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: -0.494 ns
Frequency: 600 MHz -> Achieved Frequency: 462.820 MHz


Frequency: 650 MHz -> Synthesis: 14m 55s -> 895s
Frequency: 650 MHz -> Implementation: 45m 11s -> 2711s
Frequency: 650 MHz -> Power: 47.555 W
Frequency: 650 MHz -> CLB LUTs Used: 393222
Frequency: 650 MHz -> CLB LUTs Util%: 9.62 %
Frequency: 650 MHz -> CLB Registers Used: 262189
Frequency: 650 MHz -> CLB Registers Util%: 3.21 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: -1.300 ns
Frequency: 650 MHz -> Achieved Frequency: 352.304 MHz


WNS exceeded -1 ns, finished

