# Interfacer

Extract AXI (Full, Lite and Stream) interfaces from Verilog source files

[![GitHub release](https://img.shields.io/github/release/warclab/interfacer.svg)](https://github.com/warclab/interfacer/releases)

## Reference

### AXI Stream

#### Master

#### Slave