Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Dec 11 00:32:14 2023
| Host         : LAPTOP-L5K7G5LJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     128         
TIMING-18  Warning           Missing input or output delay   27          
TIMING-20  Warning           Non-clocked latch               17          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (409)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (251)
5. checking no_input_delay (4)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (409)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: animation_gen/vga_sync_unit/h_count_reg_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: animation_gen/vga_sync_unit/h_count_reg_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: animation_gen/vga_sync_unit/h_count_reg_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: animation_gen/vga_sync_unit/h_count_reg_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: animation_gen/vga_sync_unit/h_count_reg_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: animation_gen/vga_sync_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: animation_gen/vga_sync_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: animation_gen/vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: animation_gen/vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: animation_gen/vga_sync_unit/v_count_reg_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: animation_gen/vga_sync_unit/v_count_reg_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: animation_gen/vga_sync_unit/v_count_reg_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: animation_gen/vga_sync_unit/v_count_reg_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: animation_gen/vga_sync_unit/v_count_reg_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: animation_gen/vga_sync_unit/v_count_reg_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: animation_gen/vga_sync_unit/v_count_reg_reg[9]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: game_control/game_clock/clk_20Hz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].clkDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].clkDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].clkDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].clkDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].clkDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].clkDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].clkDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].clkDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].clkDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].clkDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].clkDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].clkDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].clkDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].clkDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].clkDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].clkDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].clkDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].clkDiv/clkDiv_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: targetClkDiv/clkDiv_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (251)
--------------------------------------------------
 There are 251 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.938        0.000                      0                  163        0.164        0.000                      0                  163        4.500        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.938        0.000                      0                  163        0.164        0.000                      0                  163        4.500        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 2.506ns (44.956%)  route 3.068ns (55.044%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     5.084    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.551     6.091    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.686    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.803    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.920    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.037    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.154    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.271    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.388    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.711 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.577     8.288    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.306     8.594 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.944     9.538    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.662 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.996    10.659    uart/baudrate_gen/clear
    SLICE_X33Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445    14.786    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    uart/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 2.506ns (44.956%)  route 3.068ns (55.044%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     5.084    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.551     6.091    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.686    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.803    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.920    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.037    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.154    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.271    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.388    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.711 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.577     8.288    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.306     8.594 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.944     9.538    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.662 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.996    10.659    uart/baudrate_gen/clear
    SLICE_X33Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445    14.786    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    uart/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 2.506ns (44.956%)  route 3.068ns (55.044%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     5.084    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.551     6.091    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.686    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.803    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.920    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.037    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.154    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.271    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.388    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.711 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.577     8.288    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.306     8.594 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.944     9.538    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.662 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.996    10.659    uart/baudrate_gen/clear
    SLICE_X33Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445    14.786    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    uart/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 2.506ns (44.956%)  route 3.068ns (55.044%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     5.084    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.551     6.091    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.686    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.803    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.920    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.037    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.154    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.271    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.388    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.711 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.577     8.288    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.306     8.594 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.944     9.538    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.662 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.996    10.659    uart/baudrate_gen/clear
    SLICE_X33Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445    14.786    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    uart/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 2.506ns (45.268%)  route 3.030ns (54.732%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     5.084    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.551     6.091    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.686    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.803    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.920    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.037    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.154    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.271    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.388    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.711 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.577     8.288    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.306     8.594 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.944     9.538    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.662 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.958    10.620    uart/baudrate_gen/clear
    SLICE_X33Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445    14.786    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[20]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    uart/baudrate_gen/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 2.506ns (45.268%)  route 3.030ns (54.732%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     5.084    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.551     6.091    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.686    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.803    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.920    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.037    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.154    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.271    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.388    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.711 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.577     8.288    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.306     8.594 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.944     9.538    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.662 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.958    10.620    uart/baudrate_gen/clear
    SLICE_X33Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445    14.786    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[21]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    uart/baudrate_gen/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 2.506ns (45.268%)  route 3.030ns (54.732%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     5.084    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.551     6.091    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.686    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.803    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.920    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.037    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.154    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.271    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.388    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.711 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.577     8.288    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.306     8.594 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.944     9.538    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.662 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.958    10.620    uart/baudrate_gen/clear
    SLICE_X33Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445    14.786    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[22]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    uart/baudrate_gen/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 2.506ns (45.268%)  route 3.030ns (54.732%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     5.084    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.551     6.091    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.686    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.803    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.920    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.037    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.154    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.271    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.388    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.711 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.577     8.288    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.306     8.594 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.944     9.538    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.662 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.958    10.620    uart/baudrate_gen/clear
    SLICE_X33Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445    14.786    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    uart/baudrate_gen/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 2.506ns (45.923%)  route 2.951ns (54.077%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     5.084    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.551     6.091    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.686    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.803    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.920    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.037    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.154    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.271    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.388    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.711 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.577     8.288    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.306     8.594 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.944     9.538    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.662 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.879    10.541    uart/baudrate_gen/clear
    SLICE_X33Y45         FDRE                                         r  uart/baudrate_gen/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445    14.786    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  uart/baudrate_gen/counter_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y45         FDRE (Setup_fdre_C_R)       -0.429    14.597    uart/baudrate_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 uart/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 2.506ns (45.923%)  route 2.951ns (54.077%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.563     5.084    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.551     6.091    uart/baudrate_gen/counter_reg[0]
    SLICE_X34Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.686 r  uart/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.686    uart/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.803 r  uart/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.803    uart/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.920 r  uart/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.920    uart/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  uart/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.037    uart/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.154 r  uart/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.154    uart/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.271 r  uart/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.271    uart/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  uart/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.388    uart/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.711 f  uart/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.577     8.288    uart/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.306     8.594 f  uart/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.944     9.538    uart/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124     9.662 r  uart/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.879    10.541    uart/baudrate_gen/clear
    SLICE_X33Y45         FDRE                                         r  uart/baudrate_gen/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445    14.786    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  uart/baudrate_gen/counter_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y45         FDRE (Setup_fdre_C_R)       -0.429    14.597    uart/baudrate_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                  4.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 animation_gen/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animation_gen/vga_sync_unit/hsync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.528%)  route 0.082ns (30.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.584     1.467    animation_gen/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  animation_gen/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  animation_gen/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=28, routed)          0.082     1.690    animation_gen/vga_sync_unit/h_count_reg_reg[9]_1
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.045     1.735 r  animation_gen/vga_sync_unit/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.735    animation_gen/vga_sync_unit/hsync_reg_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  animation_gen/vga_sync_unit/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.853     1.980    animation_gen/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  animation_gen/vga_sync_unit/hsync_reg_reg/C
                         clock pessimism             -0.500     1.480    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.091     1.571    animation_gen/vga_sync_unit/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 animation_gen/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animation_gen/vga_sync_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.284%)  route 0.162ns (43.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.585     1.468    animation_gen/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  animation_gen/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  animation_gen/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=25, routed)          0.162     1.794    animation_gen/vga_sync_unit/h_count_reg_reg[8]_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I4_O)        0.045     1.839 r  animation_gen/vga_sync_unit/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.839    animation_gen/vga_sync_unit/h_count_reg[8]_i_1_n_0
    SLICE_X6Y30          FDRE                                         r  animation_gen/vga_sync_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.854     1.981    animation_gen/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  animation_gen/vga_sync_unit/h_count_reg_reg[8]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.121     1.589    animation_gen/vga_sync_unit/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 game_control/game_clock/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_control/game_clock/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     1.446    game_control/game_clock/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  game_control/game_clock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  game_control/game_clock/counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.704    game_control/game_clock/counter[16]
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  game_control/game_clock/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.812    game_control/game_clock/counter0_carry__2_n_4
    SLICE_X39Y46         FDRE                                         r  game_control/game_clock/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     1.959    game_control/game_clock/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  game_control/game_clock/counter_reg[16]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    game_control/game_clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 game_control/game_clock/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_control/game_clock/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     1.447    game_control/game_clock/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  game_control/game_clock/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  game_control/game_clock/counter_reg[24]/Q
                         net (fo=2, routed)           0.118     1.706    game_control/game_clock/counter[24]
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  game_control/game_clock/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.814    game_control/game_clock/counter0_carry__4_n_4
    SLICE_X39Y48         FDRE                                         r  game_control/game_clock/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     1.960    game_control/game_clock/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  game_control/game_clock/counter_reg[24]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    game_control/game_clock/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/baud_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/baud_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     1.445    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  uart/baudrate_gen/baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrate_gen/baud_reg/Q
                         net (fo=2, routed)           0.168     1.754    uart/baudrate_gen/baud
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.799 r  uart/baudrate_gen/baud_i_1/O
                         net (fo=1, routed)           0.000     1.799    uart/baudrate_gen/baud_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  uart/baudrate_gen/baud_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     1.958    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  uart/baudrate_gen/baud_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.536    uart/baudrate_gen/baud_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 animation_gen/vga_sync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            animation_gen/vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.553     1.436    animation_gen/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X8Y24          FDRE                                         r  animation_gen/vga_sync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164     1.600 r  animation_gen/vga_sync_unit/v_count_reg_reg[7]/Q
                         net (fo=24, routed)          0.187     1.788    animation_gen/vga_sync_unit/v_count_reg_reg[7]_0
    SLICE_X8Y24          LUT4 (Prop_lut4_I3_O)        0.043     1.831 r  animation_gen/vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.831    animation_gen/vga_sync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X8Y24          FDRE                                         r  animation_gen/vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.820     1.947    animation_gen/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X8Y24          FDRE                                         r  animation_gen/vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X8Y24          FDRE (Hold_fdre_C_D)         0.131     1.567    animation_gen/vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 game_control/game_clock/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_control/game_clock/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     1.447    game_control/game_clock/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  game_control/game_clock/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  game_control/game_clock/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.708    game_control/game_clock/counter[20]
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  game_control/game_clock/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.816    game_control/game_clock/counter0_carry__3_n_4
    SLICE_X39Y47         FDRE                                         r  game_control/game_clock/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     1.960    game_control/game_clock/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  game_control/game_clock/counter_reg[20]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    game_control/game_clock/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 game_control/game_clock/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_control/game_clock/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     1.446    game_control/game_clock/clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  game_control/game_clock/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  game_control/game_clock/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.707    game_control/game_clock/counter[8]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  game_control/game_clock/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.815    game_control/game_clock/counter0_carry__0_n_4
    SLICE_X39Y44         FDRE                                         r  game_control/game_clock/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     1.959    game_control/game_clock/clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  game_control/game_clock/counter_reg[8]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    game_control/game_clock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     1.445    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrate_gen/counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.706    uart/baudrate_gen/counter_reg[11]
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  uart/baudrate_gen/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    uart/baudrate_gen/counter_reg[8]_i_1_n_4
    SLICE_X33Y41         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     1.958    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    uart/baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     1.445    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrate_gen/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.706    uart/baudrate_gen/counter_reg[15]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  uart/baudrate_gen/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    uart/baudrate_gen/counter_reg[12]_i_1_n_4
    SLICE_X33Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     1.958    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    uart/baudrate_gen/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y26    animation_gen/vga_sync_unit/h_count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y26    animation_gen/vga_sync_unit/h_count_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y27    animation_gen/vga_sync_unit/h_count_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y28    animation_gen/vga_sync_unit/h_count_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y28    animation_gen/vga_sync_unit/h_count_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y30    animation_gen/vga_sync_unit/h_count_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y30    animation_gen/vga_sync_unit/h_count_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y30    animation_gen/vga_sync_unit/h_count_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y30    animation_gen/vga_sync_unit/h_count_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y26    animation_gen/vga_sync_unit/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y26    animation_gen/vga_sync_unit/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y26    animation_gen/vga_sync_unit/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y26    animation_gen/vga_sync_unit/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y27    animation_gen/vga_sync_unit/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y27    animation_gen/vga_sync_unit/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y28    animation_gen/vga_sync_unit/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y28    animation_gen/vga_sync_unit/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y28    animation_gen/vga_sync_unit/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y28    animation_gen/vga_sync_unit/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y26    animation_gen/vga_sync_unit/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y26    animation_gen/vga_sync_unit/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y26    animation_gen/vga_sync_unit/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y26    animation_gen/vga_sync_unit/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y27    animation_gen/vga_sync_unit/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y27    animation_gen/vga_sync_unit/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y28    animation_gen/vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y28    animation_gen/vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y28    animation_gen/vga_sync_unit/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y28    animation_gen/vga_sync_unit/h_count_reg_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           249 Endpoints
Min Delay           249 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_control/player1_score_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.915ns  (logic 4.587ns (38.499%)  route 7.328ns (61.501%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE                         0.000     0.000 r  game_control/player1_score_reg[5]/C
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_control/player1_score_reg[5]/Q
                         net (fo=14, routed)          1.318     1.774    game_control/player1_score[5]
    SLICE_X3Y36          LUT6 (Prop_lut6_I1_O)        0.124     1.898 r  game_control/seg_OBUF[6]_inst_i_15/O
                         net (fo=2, routed)           1.272     3.171    game_control/num2[3]
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     3.295 r  game_control/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.019     4.314    game_control/sel0[3]
    SLICE_X7Y32          LUT4 (Prop_lut4_I1_O)        0.152     4.466 r  game_control/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.718     8.184    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    11.915 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.915    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_control/player1_score_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.660ns  (logic 4.564ns (39.147%)  route 7.095ns (60.853%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE                         0.000     0.000 r  game_control/player1_score_reg[5]/C
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_control/player1_score_reg[5]/Q
                         net (fo=14, routed)          1.318     1.774    game_control/player1_score[5]
    SLICE_X3Y36          LUT6 (Prop_lut6_I1_O)        0.124     1.898 r  game_control/seg_OBUF[6]_inst_i_15/O
                         net (fo=2, routed)           1.272     3.171    game_control/num2[3]
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     3.295 r  game_control/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.592     3.887    game_control/sel0[3]
    SLICE_X7Y32          LUT4 (Prop_lut4_I0_O)        0.153     4.040 r  game_control/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.912     7.952    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    11.660 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.660    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_control/player1_score_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.621ns  (logic 4.339ns (37.334%)  route 7.283ns (62.666%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE                         0.000     0.000 r  game_control/player1_score_reg[5]/C
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_control/player1_score_reg[5]/Q
                         net (fo=14, routed)          1.318     1.774    game_control/player1_score[5]
    SLICE_X3Y36          LUT6 (Prop_lut6_I1_O)        0.124     1.898 r  game_control/seg_OBUF[6]_inst_i_15/O
                         net (fo=2, routed)           1.272     3.171    game_control/num2[3]
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     3.295 r  game_control/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.019     4.314    game_control/sel0[3]
    SLICE_X7Y32          LUT4 (Prop_lut4_I1_O)        0.124     4.438 r  game_control/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.673     8.111    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.621 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.621    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_control/player1_score_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.416ns  (logic 4.348ns (38.086%)  route 7.068ns (61.914%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE                         0.000     0.000 r  game_control/player1_score_reg[5]/C
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_control/player1_score_reg[5]/Q
                         net (fo=14, routed)          1.318     1.774    game_control/player1_score[5]
    SLICE_X3Y36          LUT6 (Prop_lut6_I1_O)        0.124     1.898 f  game_control/seg_OBUF[6]_inst_i_15/O
                         net (fo=2, routed)           1.272     3.171    game_control/num2[3]
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     3.295 f  game_control/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.592     3.887    game_control/sel0[3]
    SLICE_X7Y32          LUT4 (Prop_lut4_I3_O)        0.124     4.011 r  game_control/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.885     7.896    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.416 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.416    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_control/player1_score_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.386ns  (logic 4.359ns (38.289%)  route 7.026ns (61.711%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE                         0.000     0.000 r  game_control/player1_score_reg[5]/C
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_control/player1_score_reg[5]/Q
                         net (fo=14, routed)          1.318     1.774    game_control/player1_score[5]
    SLICE_X3Y36          LUT6 (Prop_lut6_I1_O)        0.124     1.898 r  game_control/seg_OBUF[6]_inst_i_15/O
                         net (fo=2, routed)           1.272     3.171    game_control/num2[3]
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     3.295 r  game_control/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.595     3.890    game_control/sel0[3]
    SLICE_X7Y32          LUT4 (Prop_lut4_I3_O)        0.124     4.014 r  game_control/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.840     7.854    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.386 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.386    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_control/player1_score_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.155ns  (logic 4.363ns (39.114%)  route 6.792ns (60.886%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE                         0.000     0.000 r  game_control/player1_score_reg[5]/C
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_control/player1_score_reg[5]/Q
                         net (fo=14, routed)          1.318     1.774    game_control/player1_score[5]
    SLICE_X3Y36          LUT6 (Prop_lut6_I1_O)        0.124     1.898 r  game_control/seg_OBUF[6]_inst_i_15/O
                         net (fo=2, routed)           1.272     3.171    game_control/num2[3]
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     3.295 r  game_control/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.628     3.923    game_control/sel0[3]
    SLICE_X7Y32          LUT4 (Prop_lut4_I1_O)        0.124     4.047 r  game_control/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.573     7.620    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.155 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.155    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_control/player1_score_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.026ns  (logic 4.567ns (41.418%)  route 6.459ns (58.582%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE                         0.000     0.000 r  game_control/player1_score_reg[5]/C
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_control/player1_score_reg[5]/Q
                         net (fo=14, routed)          1.318     1.774    game_control/player1_score[5]
    SLICE_X3Y36          LUT6 (Prop_lut6_I1_O)        0.124     1.898 r  game_control/seg_OBUF[6]_inst_i_15/O
                         net (fo=2, routed)           1.272     3.171    game_control/num2[3]
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     3.295 r  game_control/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.628     3.923    game_control/sel0[3]
    SLICE_X7Y32          LUT4 (Prop_lut4_I0_O)        0.119     4.042 r  game_control/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.240     7.282    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    11.026 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.026    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 animation_gen/font_address_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            animation_gen/rgb_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.042ns  (logic 1.695ns (16.879%)  route 8.347ns (83.121%))
  Logic Levels:           8  (LDCE=1 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          LDCE                         0.000     0.000 r  animation_gen/font_address_reg[4]/G
    SLICE_X7Y31          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  animation_gen/font_address_reg[4]/Q
                         net (fo=105, routed)         3.469     4.028    animation_gen/font_address[4]
    SLICE_X14Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.152 f  animation_gen/g29_b3/O
                         net (fo=1, routed)           0.774     4.926    animation_gen/g29_b3_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I3_O)        0.124     5.050 f  animation_gen/rgb_reg[11]_i_157/O
                         net (fo=1, routed)           0.000     5.050    animation_gen/rgb_reg[11]_i_157_n_0
    SLICE_X15Y17         MUXF7 (Prop_muxf7_I1_O)      0.217     5.267 f  animation_gen/rgb_reg_reg[11]_i_101/O
                         net (fo=2, routed)           0.947     6.214    animation_gen/rgb_reg_reg[11]_i_101_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I0_O)        0.299     6.513 f  animation_gen/rgb_reg[10]_i_19/O
                         net (fo=1, routed)           1.244     7.756    animation_gen/vga_sync_unit/font_data[3]
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     7.880 f  animation_gen/vga_sync_unit/rgb_reg[10]_i_7/O
                         net (fo=1, routed)           1.109     8.989    animation_gen/vga_sync_unit/rgb_reg[10]_i_7_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     9.113 f  animation_gen/vga_sync_unit/rgb_reg[10]_i_3/O
                         net (fo=3, routed)           0.805     9.918    animation_gen/vga_sync_unit/rgb_reg[10]_i_3_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I4_O)        0.124    10.042 r  animation_gen/vga_sync_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.042    animation_gen/vga_sync_unit_n_9
    SLICE_X4Y27          FDRE                                         r  animation_gen/rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 animation_gen/font_address_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            animation_gen/rgb_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.893ns  (logic 1.695ns (17.133%)  route 8.198ns (82.867%))
  Logic Levels:           8  (LDCE=1 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          LDCE                         0.000     0.000 r  animation_gen/font_address_reg[4]/G
    SLICE_X7Y31          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  animation_gen/font_address_reg[4]/Q
                         net (fo=105, routed)         3.469     4.028    animation_gen/font_address[4]
    SLICE_X14Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.152 f  animation_gen/g29_b3/O
                         net (fo=1, routed)           0.774     4.926    animation_gen/g29_b3_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I3_O)        0.124     5.050 f  animation_gen/rgb_reg[11]_i_157/O
                         net (fo=1, routed)           0.000     5.050    animation_gen/rgb_reg[11]_i_157_n_0
    SLICE_X15Y17         MUXF7 (Prop_muxf7_I1_O)      0.217     5.267 f  animation_gen/rgb_reg_reg[11]_i_101/O
                         net (fo=2, routed)           0.947     6.214    animation_gen/rgb_reg_reg[11]_i_101_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I0_O)        0.299     6.513 f  animation_gen/rgb_reg[10]_i_19/O
                         net (fo=1, routed)           1.244     7.756    animation_gen/vga_sync_unit/font_data[3]
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     7.880 f  animation_gen/vga_sync_unit/rgb_reg[10]_i_7/O
                         net (fo=1, routed)           1.109     8.989    animation_gen/vga_sync_unit/rgb_reg[10]_i_7_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     9.113 f  animation_gen/vga_sync_unit/rgb_reg[10]_i_3/O
                         net (fo=3, routed)           0.656     9.769    animation_gen/vga_sync_unit/rgb_reg[10]_i_3_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I3_O)        0.124     9.893 r  animation_gen/vga_sync_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     9.893    animation_gen/vga_sync_unit_n_5
    SLICE_X6Y28          FDRE                                         r  animation_gen/rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 animation_gen/font_address_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            animation_gen/rgb_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.771ns  (logic 1.695ns (17.348%)  route 8.076ns (82.652%))
  Logic Levels:           8  (LDCE=1 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          LDCE                         0.000     0.000 r  animation_gen/font_address_reg[4]/G
    SLICE_X7Y31          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  animation_gen/font_address_reg[4]/Q
                         net (fo=105, routed)         3.469     4.028    animation_gen/font_address[4]
    SLICE_X14Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.152 f  animation_gen/g29_b3/O
                         net (fo=1, routed)           0.774     4.926    animation_gen/g29_b3_n_0
    SLICE_X15Y17         LUT6 (Prop_lut6_I3_O)        0.124     5.050 f  animation_gen/rgb_reg[11]_i_157/O
                         net (fo=1, routed)           0.000     5.050    animation_gen/rgb_reg[11]_i_157_n_0
    SLICE_X15Y17         MUXF7 (Prop_muxf7_I1_O)      0.217     5.267 f  animation_gen/rgb_reg_reg[11]_i_101/O
                         net (fo=2, routed)           0.947     6.214    animation_gen/rgb_reg_reg[11]_i_101_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I0_O)        0.299     6.513 f  animation_gen/rgb_reg[10]_i_19/O
                         net (fo=1, routed)           1.244     7.756    animation_gen/vga_sync_unit/font_data[3]
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     7.880 f  animation_gen/vga_sync_unit/rgb_reg[10]_i_7/O
                         net (fo=1, routed)           1.109     8.989    animation_gen/vga_sync_unit/rgb_reg[10]_i_7_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I4_O)        0.124     9.113 f  animation_gen/vga_sync_unit/rgb_reg[10]_i_3/O
                         net (fo=3, routed)           0.534     9.647    animation_gen/vga_sync_unit/rgb_reg[10]_i_3_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I2_O)        0.124     9.771 r  animation_gen/vga_sync_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     9.771    animation_gen/vga_sync_unit_n_3
    SLICE_X4Y27          FDRE                                         r  animation_gen/rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/receiver/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[6]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[6]/Q
                         net (fo=2, routed)           0.121     0.262    uart/data_out[6]
    SLICE_X2Y15          FDRE                                         r  uart/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.445%)  route 0.139ns (49.555%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE                         0.000     0.000 r  uart/data_in_reg[2]/C
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[2]/Q
                         net (fo=5, routed)           0.139     0.280    uart/transmitter/Q[2]
    SLICE_X5Y15          FDRE                                         r  uart/transmitter/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.164ns (56.418%)  route 0.127ns (43.582%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE                         0.000     0.000 r  uart/data_in_reg[6]/C
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/data_in_reg[6]/Q
                         net (fo=2, routed)           0.127     0.291    uart/transmitter/Q[6]
    SLICE_X5Y15          FDRE                                         r  uart/transmitter/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.227ns (74.539%)  route 0.078ns (25.461%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  uart/receiver/last_bit_reg/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.078     0.206    uart/receiver/last_bit
    SLICE_X0Y13          LUT5 (Prop_lut5_I2_O)        0.099     0.305 r  uart/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.305    uart/receiver/received_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  uart/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.916%)  route 0.173ns (55.084%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE                         0.000     0.000 r  uart/data_in_reg[0]/C
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[0]/Q
                         net (fo=2, routed)           0.173     0.314    uart/transmitter/Q[0]
    SLICE_X5Y14          FDRE                                         r  uart/transmitter/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.505%)  route 0.176ns (55.495%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[2]/C
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[2]/Q
                         net (fo=2, routed)           0.176     0.317    uart/data_out[2]
    SLICE_X5Y16          FDRE                                         r  uart/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.095%)  route 0.194ns (57.905%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE                         0.000     0.000 r  uart/data_in_reg[1]/C
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[1]/Q
                         net (fo=5, routed)           0.194     0.335    uart/transmitter/Q[1]
    SLICE_X5Y15          FDRE                                         r  uart/transmitter/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.164ns (48.933%)  route 0.171ns (51.067%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE                         0.000     0.000 r  uart/data_in_reg[7]/C
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/data_in_reg[7]/Q
                         net (fo=2, routed)           0.171     0.335    uart/transmitter/Q[7]
    SLICE_X5Y14          FDRE                                         r  uart/transmitter/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE                         0.000     0.000 r  uart/transmitter/count_reg[0]/C
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/transmitter/count_reg[0]/Q
                         net (fo=8, routed)           0.128     0.292    uart/transmitter/count_reg[0]
    SLICE_X7Y15          LUT4 (Prop_lut4_I1_O)        0.045     0.337 r  uart/transmitter/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.337    uart/transmitter/p_0_in__0[3]
    SLICE_X7Y15          FDRE                                         r  uart/transmitter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE                         0.000     0.000 r  uart/transmitter/count_reg[0]/C
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/transmitter/count_reg[0]/Q
                         net (fo=8, routed)           0.127     0.291    uart/transmitter/count_reg[0]
    SLICE_X7Y15          LUT3 (Prop_lut3_I2_O)        0.048     0.339 r  uart/transmitter/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.339    uart/transmitter/p_0_in__0[2]
    SLICE_X7Y15          FDRE                                         r  uart/transmitter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 animation_gen/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.924ns  (logic 4.604ns (46.392%)  route 5.320ns (53.608%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.615     5.136    animation_gen/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  animation_gen/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 f  animation_gen/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=25, routed)          1.240     6.833    animation_gen/vga_sync_unit/v_count_reg_reg[6]_0
    SLICE_X8Y24          LUT3 (Prop_lut3_I0_O)        0.124     6.957 f  animation_gen/vga_sync_unit/v_count_reg[9]_i_5/O
                         net (fo=4, routed)           0.612     7.569    animation_gen/vga_sync_unit/v_count_reg[9]_i_5_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.693 f  animation_gen/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=9, routed)           1.456     9.149    animation_gen/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.152     9.301 r  animation_gen/vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.011    11.312    vgaBlue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.748    15.060 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.060    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 animation_gen/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.888ns  (logic 4.358ns (44.077%)  route 5.530ns (55.923%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.615     5.136    animation_gen/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  animation_gen/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 f  animation_gen/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=25, routed)          1.240     6.833    animation_gen/vga_sync_unit/v_count_reg_reg[6]_0
    SLICE_X8Y24          LUT3 (Prop_lut3_I0_O)        0.124     6.957 f  animation_gen/vga_sync_unit/v_count_reg[9]_i_5/O
                         net (fo=4, routed)           0.612     7.569    animation_gen/vga_sync_unit/v_count_reg[9]_i_5_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.693 f  animation_gen/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=9, routed)           0.982     8.675    animation_gen/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     8.799 r  animation_gen/vga_sync_unit/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.695    11.494    vgaBlue_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    15.024 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.024    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 animation_gen/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.789ns  (logic 4.599ns (46.980%)  route 5.190ns (53.020%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.615     5.136    animation_gen/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  animation_gen/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 f  animation_gen/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=25, routed)          1.240     6.833    animation_gen/vga_sync_unit/v_count_reg_reg[6]_0
    SLICE_X8Y24          LUT3 (Prop_lut3_I0_O)        0.124     6.957 f  animation_gen/vga_sync_unit/v_count_reg[9]_i_5/O
                         net (fo=4, routed)           0.612     7.569    animation_gen/vga_sync_unit/v_count_reg[9]_i_5_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.693 f  animation_gen/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=9, routed)           1.456     9.149    animation_gen/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.152     9.301 r  animation_gen/vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.881    11.182    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.743    14.925 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.925    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 animation_gen/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.722ns  (logic 4.347ns (44.716%)  route 5.375ns (55.284%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.615     5.136    animation_gen/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  animation_gen/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 f  animation_gen/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=25, routed)          1.240     6.833    animation_gen/vga_sync_unit/v_count_reg_reg[6]_0
    SLICE_X8Y24          LUT3 (Prop_lut3_I0_O)        0.124     6.957 f  animation_gen/vga_sync_unit/v_count_reg[9]_i_5/O
                         net (fo=4, routed)           0.612     7.569    animation_gen/vga_sync_unit/v_count_reg[9]_i_5_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.693 f  animation_gen/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=9, routed)           1.456     9.149    animation_gen/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     9.273 r  animation_gen/vga_sync_unit/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.066    11.339    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    14.858 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.858    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 animation_gen/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.619ns  (logic 4.579ns (47.604%)  route 5.040ns (52.396%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.615     5.136    animation_gen/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  animation_gen/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 f  animation_gen/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=25, routed)          1.240     6.833    animation_gen/vga_sync_unit/v_count_reg_reg[6]_0
    SLICE_X8Y24          LUT3 (Prop_lut3_I0_O)        0.124     6.957 f  animation_gen/vga_sync_unit/v_count_reg[9]_i_5/O
                         net (fo=4, routed)           0.612     7.569    animation_gen/vga_sync_unit/v_count_reg[9]_i_5_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.693 f  animation_gen/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=9, routed)           1.294     8.987    animation_gen/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.150     9.137 r  animation_gen/vga_sync_unit/vgaGreen_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.893    11.030    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.725    14.755 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.755    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 animation_gen/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.537ns  (logic 4.609ns (48.323%)  route 4.929ns (51.677%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.615     5.136    animation_gen/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  animation_gen/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 f  animation_gen/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=25, routed)          1.240     6.833    animation_gen/vga_sync_unit/v_count_reg_reg[6]_0
    SLICE_X8Y24          LUT3 (Prop_lut3_I0_O)        0.124     6.957 f  animation_gen/vga_sync_unit/v_count_reg[9]_i_5/O
                         net (fo=4, routed)           0.612     7.569    animation_gen/vga_sync_unit/v_count_reg[9]_i_5_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.693 f  animation_gen/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=9, routed)           0.982     8.675    animation_gen/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.150     8.825 r  animation_gen/vga_sync_unit/vgaRed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.094    10.919    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.755    14.674 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.674    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 animation_gen/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.461ns  (logic 4.593ns (48.547%)  route 4.868ns (51.453%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.615     5.136    animation_gen/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  animation_gen/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 f  animation_gen/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=25, routed)          1.240     6.833    animation_gen/vga_sync_unit/v_count_reg_reg[6]_0
    SLICE_X8Y24          LUT3 (Prop_lut3_I0_O)        0.124     6.957 f  animation_gen/vga_sync_unit/v_count_reg[9]_i_5/O
                         net (fo=4, routed)           0.612     7.569    animation_gen/vga_sync_unit/v_count_reg[9]_i_5_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.693 f  animation_gen/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=9, routed)           1.111     8.804    animation_gen/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.153     8.957 r  animation_gen/vga_sync_unit/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.905    10.861    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.736    14.597 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.597    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 animation_gen/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.357ns  (logic 4.333ns (46.313%)  route 5.023ns (53.687%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.615     5.136    animation_gen/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  animation_gen/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 f  animation_gen/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=25, routed)          1.240     6.833    animation_gen/vga_sync_unit/v_count_reg_reg[6]_0
    SLICE_X8Y24          LUT3 (Prop_lut3_I0_O)        0.124     6.957 f  animation_gen/vga_sync_unit/v_count_reg[9]_i_5/O
                         net (fo=4, routed)           0.612     7.569    animation_gen/vga_sync_unit/v_count_reg[9]_i_5_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.693 f  animation_gen/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=9, routed)           1.111     8.804    animation_gen/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     8.928 r  animation_gen/vga_sync_unit/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.060    10.988    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    14.493 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.493    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 animation_gen/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.352ns  (logic 4.353ns (46.544%)  route 4.999ns (53.456%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.615     5.136    animation_gen/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  animation_gen/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 f  animation_gen/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=25, routed)          1.240     6.833    animation_gen/vga_sync_unit/v_count_reg_reg[6]_0
    SLICE_X8Y24          LUT3 (Prop_lut3_I0_O)        0.124     6.957 f  animation_gen/vga_sync_unit/v_count_reg[9]_i_5/O
                         net (fo=4, routed)           0.612     7.569    animation_gen/vga_sync_unit/v_count_reg[9]_i_5_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.693 f  animation_gen/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=9, routed)           0.982     8.675    animation_gen/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.124     8.799 r  animation_gen/vga_sync_unit/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.165    10.963    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    14.488 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.488    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 animation_gen/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.183ns  (logic 4.331ns (47.169%)  route 4.851ns (52.831%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.615     5.136    animation_gen/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  animation_gen/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 f  animation_gen/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=25, routed)          1.240     6.833    animation_gen/vga_sync_unit/v_count_reg_reg[6]_0
    SLICE_X8Y24          LUT3 (Prop_lut3_I0_O)        0.124     6.957 f  animation_gen/vga_sync_unit/v_count_reg[9]_i_5/O
                         net (fo=4, routed)           0.612     7.569    animation_gen/vga_sync_unit/v_count_reg[9]_i_5_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.124     7.693 f  animation_gen/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=9, routed)           1.294     8.987    animation_gen/vga_sync_unit/vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.124     9.111 r  animation_gen/vga_sync_unit/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.705    10.816    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    14.319 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.319    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_control/player2_paddle_y_pos_next_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_control/player2_paddle_y_pos_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.029%)  route 0.098ns (40.971%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.590     1.473    game_control/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  game_control/player2_paddle_y_pos_next_reg[6]/Q
                         net (fo=1, routed)           0.098     1.712    game_control/player2_paddle_y_pos_next[6]
    SLICE_X0Y16          FDRE                                         r  game_control/player2_paddle_y_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_control/player2_paddle_y_pos_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_control/player2_paddle_y_pos_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.589     1.472    game_control/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.128     1.600 r  game_control/player2_paddle_y_pos_next_reg[3]/Q
                         net (fo=1, routed)           0.113     1.714    game_control/player2_paddle_y_pos_next[3]
    SLICE_X2Y17          FDRE                                         r  game_control/player2_paddle_y_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_control/player2_paddle_y_pos_next_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_control/player2_paddle_y_pos_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.589     1.472    game_control/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  game_control/player2_paddle_y_pos_next_reg[8]/Q
                         net (fo=1, routed)           0.101     1.714    game_control/player2_paddle_y_pos_next[8]
    SLICE_X2Y17          FDRE                                         r  game_control/player2_paddle_y_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_control/player1_paddle_y_pos_next_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_control/player1_paddle_y_pos_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.587     1.470    game_control/clk_IBUF_BUFG
    SLICE_X7Y17          FDRE                                         r  game_control/player1_paddle_y_pos_next_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  game_control/player1_paddle_y_pos_next_reg[6]/Q
                         net (fo=1, routed)           0.110     1.721    game_control/player1_paddle_y_pos_next[6]
    SLICE_X6Y17          FDRE                                         r  game_control/player1_paddle_y_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_control/player1_paddle_y_pos_next_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_control/player1_paddle_y_pos_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.587     1.470    game_control/clk_IBUF_BUFG
    SLICE_X7Y17          FDRE                                         r  game_control/player1_paddle_y_pos_next_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  game_control/player1_paddle_y_pos_next_reg[5]/Q
                         net (fo=1, routed)           0.112     1.723    game_control/player1_paddle_y_pos_next[5]
    SLICE_X6Y17          FDRE                                         r  game_control/player1_paddle_y_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_control/player1_paddle_y_pos_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_control/player1_paddle_y_pos_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.588     1.471    game_control/clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  game_control/player1_paddle_y_pos_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  game_control/player1_paddle_y_pos_next_reg[0]/Q
                         net (fo=1, routed)           0.112     1.724    game_control/player1_paddle_y_pos_next[0]
    SLICE_X6Y17          FDRE                                         r  game_control/player1_paddle_y_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_control/player2_paddle_y_pos_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_control/player2_paddle_y_pos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.589     1.472    game_control/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  game_control/player2_paddle_y_pos_next_reg[2]/Q
                         net (fo=1, routed)           0.116     1.729    game_control/player2_paddle_y_pos_next[2]
    SLICE_X2Y17          FDRE                                         r  game_control/player2_paddle_y_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_control/player2_paddle_y_pos_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_control/player2_paddle_y_pos_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.591     1.474    game_control/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  game_control/player2_paddle_y_pos_next_reg[4]/Q
                         net (fo=1, routed)           0.122     1.737    game_control/player2_paddle_y_pos_next[4]
    SLICE_X0Y15          FDRE                                         r  game_control/player2_paddle_y_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_control/player1_paddle_y_pos_next_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_control/player1_paddle_y_pos_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.128ns (44.813%)  route 0.158ns (55.187%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.588     1.471    game_control/clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  game_control/player1_paddle_y_pos_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.128     1.599 r  game_control/player1_paddle_y_pos_next_reg[3]/Q
                         net (fo=1, routed)           0.158     1.757    game_control/player1_paddle_y_pos_next[3]
    SLICE_X5Y17          FDRE                                         r  game_control/player1_paddle_y_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_control/player2_paddle_y_pos_next_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_control/player2_paddle_y_pos_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.563%)  route 0.143ns (50.437%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.590     1.473    game_control/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  game_control/player2_paddle_y_pos_next_reg[7]/Q
                         net (fo=1, routed)           0.143     1.758    game_control/player2_paddle_y_pos_next[7]
    SLICE_X0Y16          FDRE                                         r  game_control/player2_paddle_y_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_control/player2_paddle_y_pos_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_control/player2_paddle_y_pos_next_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.869ns  (logic 2.121ns (36.140%)  route 3.748ns (63.860%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  game_control/player2_paddle_y_pos_reg[5]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game_control/player2_paddle_y_pos_reg[5]/Q
                         net (fo=40, routed)          2.124     2.580    game_control/player2_paddle_y_pos_reg[8]_0[5]
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.124     2.704 r  game_control/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.704    game_control/i__carry__0_i_7_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.254 r  game_control/player2_paddle_y_pos_next0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.254    game_control/player2_paddle_y_pos_next0_inferred__0/i__carry__0_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.588 r  game_control/player2_paddle_y_pos_next0_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           0.824     4.411    game_control/player2_paddle_y_pos_next0_inferred__0/i__carry__1_n_6
    SLICE_X1Y17          LUT4 (Prop_lut4_I0_O)        0.331     4.742 f  game_control/player2_paddle_y_pos_next[7]_i_6/O
                         net (fo=1, routed)           0.801     5.543    game_control/player2_paddle_y_pos_next[7]_i_6_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I4_O)        0.326     5.869 r  game_control/player2_paddle_y_pos_next[7]_i_1/O
                         net (fo=1, routed)           0.000     5.869    game_control/player2_paddle_y_pos_next[7]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.512     4.853    game_control/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[7]/C

Slack:                    inf
  Source:                 game_control/player2_paddle_y_pos_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_control/player2_paddle_y_pos_next_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.646ns  (logic 1.891ns (33.490%)  route 3.755ns (66.510%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  game_control/player2_paddle_y_pos_reg[5]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game_control/player2_paddle_y_pos_reg[5]/Q
                         net (fo=40, routed)          2.124     2.580    game_control/player2_paddle_y_pos_reg[8]_0[5]
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.124     2.704 r  game_control/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.704    game_control/i__carry__0_i_7_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.254 r  game_control/player2_paddle_y_pos_next0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.254    game_control/player2_paddle_y_pos_next0_inferred__0/i__carry__0_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.588 f  game_control/player2_paddle_y_pos_next0_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           0.824     4.411    game_control/player2_paddle_y_pos_next0_inferred__0/i__carry__1_n_6
    SLICE_X1Y17          LUT5 (Prop_lut5_I0_O)        0.303     4.714 r  game_control/player2_paddle_y_pos_next[6]_i_2/O
                         net (fo=2, routed)           0.808     5.522    game_control/player2_paddle_y_pos_next[6]_i_2_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.124     5.646 r  game_control/player2_paddle_y_pos_next[5]_i_1/O
                         net (fo=1, routed)           0.000     5.646    game_control/player2_paddle_y_pos_next[5]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.512     4.853    game_control/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[5]/C

Slack:                    inf
  Source:                 game_control/player2_paddle_y_pos_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_control/player2_paddle_y_pos_next_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.644ns  (logic 1.891ns (33.502%)  route 3.753ns (66.498%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  game_control/player2_paddle_y_pos_reg[5]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game_control/player2_paddle_y_pos_reg[5]/Q
                         net (fo=40, routed)          2.124     2.580    game_control/player2_paddle_y_pos_reg[8]_0[5]
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.124     2.704 r  game_control/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.704    game_control/i__carry__0_i_7_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.254 r  game_control/player2_paddle_y_pos_next0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.254    game_control/player2_paddle_y_pos_next0_inferred__0/i__carry__0_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.588 f  game_control/player2_paddle_y_pos_next0_inferred__0/i__carry__1/O[1]
                         net (fo=3, routed)           0.824     4.411    game_control/player2_paddle_y_pos_next0_inferred__0/i__carry__1_n_6
    SLICE_X1Y17          LUT5 (Prop_lut5_I0_O)        0.303     4.714 r  game_control/player2_paddle_y_pos_next[6]_i_2/O
                         net (fo=2, routed)           0.806     5.520    game_control/player2_paddle_y_pos_next[6]_i_2_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.124     5.644 r  game_control/player2_paddle_y_pos_next[6]_i_1/O
                         net (fo=1, routed)           0.000     5.644    game_control/player2_paddle_y_pos_next[6]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.512     4.853    game_control/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[6]/C

Slack:                    inf
  Source:                 uart/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_control/player2_paddle_y_pos_next_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.281ns  (logic 1.244ns (23.558%)  route 4.037ns (76.442%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE                         0.000     0.000 r  uart/data_in_reg[5]/C
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/data_in_reg[5]/Q
                         net (fo=2, routed)           1.079     1.597    uart/data_in[5]
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.124     1.721 f  uart/player1_paddle_y_pos_next[8]_i_10/O
                         net (fo=4, routed)           0.828     2.549    uart/player1_paddle_y_pos_next[8]_i_10_n_0
    SLICE_X5Y16          LUT5 (Prop_lut5_I1_O)        0.152     2.701 f  uart/player2_paddle_y_pos_next[8]_i_4/O
                         net (fo=2, routed)           0.817     3.518    uart/player2_paddle_y_pos_next[8]_i_4_n_0
    SLICE_X4Y17          LUT4 (Prop_lut4_I3_O)        0.326     3.844 r  uart/player2_paddle_y_pos_next[8]_i_3/O
                         net (fo=8, routed)           0.513     4.356    uart/en_reg_1
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.124     4.480 r  uart/player2_paddle_y_pos_next[8]_i_1/O
                         net (fo=9, routed)           0.800     5.281    game_control/player2_paddle_y_pos_next_reg[8]_0
    SLICE_X3Y17          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.511     4.852    game_control/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[0]/C

Slack:                    inf
  Source:                 uart/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_control/player2_paddle_y_pos_next_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.281ns  (logic 1.244ns (23.558%)  route 4.037ns (76.442%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE                         0.000     0.000 r  uart/data_in_reg[5]/C
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/data_in_reg[5]/Q
                         net (fo=2, routed)           1.079     1.597    uart/data_in[5]
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.124     1.721 f  uart/player1_paddle_y_pos_next[8]_i_10/O
                         net (fo=4, routed)           0.828     2.549    uart/player1_paddle_y_pos_next[8]_i_10_n_0
    SLICE_X5Y16          LUT5 (Prop_lut5_I1_O)        0.152     2.701 f  uart/player2_paddle_y_pos_next[8]_i_4/O
                         net (fo=2, routed)           0.817     3.518    uart/player2_paddle_y_pos_next[8]_i_4_n_0
    SLICE_X4Y17          LUT4 (Prop_lut4_I3_O)        0.326     3.844 r  uart/player2_paddle_y_pos_next[8]_i_3/O
                         net (fo=8, routed)           0.513     4.356    uart/en_reg_1
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.124     4.480 r  uart/player2_paddle_y_pos_next[8]_i_1/O
                         net (fo=9, routed)           0.800     5.281    game_control/player2_paddle_y_pos_next_reg[8]_0
    SLICE_X3Y17          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.511     4.852    game_control/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[1]/C

Slack:                    inf
  Source:                 uart/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_control/player2_paddle_y_pos_next_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.281ns  (logic 1.244ns (23.558%)  route 4.037ns (76.442%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE                         0.000     0.000 r  uart/data_in_reg[5]/C
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/data_in_reg[5]/Q
                         net (fo=2, routed)           1.079     1.597    uart/data_in[5]
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.124     1.721 f  uart/player1_paddle_y_pos_next[8]_i_10/O
                         net (fo=4, routed)           0.828     2.549    uart/player1_paddle_y_pos_next[8]_i_10_n_0
    SLICE_X5Y16          LUT5 (Prop_lut5_I1_O)        0.152     2.701 f  uart/player2_paddle_y_pos_next[8]_i_4/O
                         net (fo=2, routed)           0.817     3.518    uart/player2_paddle_y_pos_next[8]_i_4_n_0
    SLICE_X4Y17          LUT4 (Prop_lut4_I3_O)        0.326     3.844 r  uart/player2_paddle_y_pos_next[8]_i_3/O
                         net (fo=8, routed)           0.513     4.356    uart/en_reg_1
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.124     4.480 r  uart/player2_paddle_y_pos_next[8]_i_1/O
                         net (fo=9, routed)           0.800     5.281    game_control/player2_paddle_y_pos_next_reg[8]_0
    SLICE_X3Y17          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.511     4.852    game_control/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[2]/C

Slack:                    inf
  Source:                 uart/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_control/player2_paddle_y_pos_next_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.281ns  (logic 1.244ns (23.558%)  route 4.037ns (76.442%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE                         0.000     0.000 r  uart/data_in_reg[5]/C
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/data_in_reg[5]/Q
                         net (fo=2, routed)           1.079     1.597    uart/data_in[5]
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.124     1.721 f  uart/player1_paddle_y_pos_next[8]_i_10/O
                         net (fo=4, routed)           0.828     2.549    uart/player1_paddle_y_pos_next[8]_i_10_n_0
    SLICE_X5Y16          LUT5 (Prop_lut5_I1_O)        0.152     2.701 f  uart/player2_paddle_y_pos_next[8]_i_4/O
                         net (fo=2, routed)           0.817     3.518    uart/player2_paddle_y_pos_next[8]_i_4_n_0
    SLICE_X4Y17          LUT4 (Prop_lut4_I3_O)        0.326     3.844 r  uart/player2_paddle_y_pos_next[8]_i_3/O
                         net (fo=8, routed)           0.513     4.356    uart/en_reg_1
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.124     4.480 r  uart/player2_paddle_y_pos_next[8]_i_1/O
                         net (fo=9, routed)           0.800     5.281    game_control/player2_paddle_y_pos_next_reg[8]_0
    SLICE_X3Y17          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.511     4.852    game_control/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[3]/C

Slack:                    inf
  Source:                 uart/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_control/player2_paddle_y_pos_next_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.138ns  (logic 1.244ns (24.214%)  route 3.894ns (75.786%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE                         0.000     0.000 r  uart/data_in_reg[5]/C
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/data_in_reg[5]/Q
                         net (fo=2, routed)           1.079     1.597    uart/data_in[5]
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.124     1.721 f  uart/player1_paddle_y_pos_next[8]_i_10/O
                         net (fo=4, routed)           0.828     2.549    uart/player1_paddle_y_pos_next[8]_i_10_n_0
    SLICE_X5Y16          LUT5 (Prop_lut5_I1_O)        0.152     2.701 f  uart/player2_paddle_y_pos_next[8]_i_4/O
                         net (fo=2, routed)           0.817     3.518    uart/player2_paddle_y_pos_next[8]_i_4_n_0
    SLICE_X4Y17          LUT4 (Prop_lut4_I3_O)        0.326     3.844 r  uart/player2_paddle_y_pos_next[8]_i_3/O
                         net (fo=8, routed)           0.513     4.356    uart/en_reg_1
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.124     4.480 r  uart/player2_paddle_y_pos_next[8]_i_1/O
                         net (fo=9, routed)           0.657     5.138    game_control/player2_paddle_y_pos_next_reg[8]_0
    SLICE_X1Y16          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.512     4.853    game_control/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[5]/C

Slack:                    inf
  Source:                 uart/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_control/player2_paddle_y_pos_next_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.138ns  (logic 1.244ns (24.214%)  route 3.894ns (75.786%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE                         0.000     0.000 r  uart/data_in_reg[5]/C
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/data_in_reg[5]/Q
                         net (fo=2, routed)           1.079     1.597    uart/data_in[5]
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.124     1.721 f  uart/player1_paddle_y_pos_next[8]_i_10/O
                         net (fo=4, routed)           0.828     2.549    uart/player1_paddle_y_pos_next[8]_i_10_n_0
    SLICE_X5Y16          LUT5 (Prop_lut5_I1_O)        0.152     2.701 f  uart/player2_paddle_y_pos_next[8]_i_4/O
                         net (fo=2, routed)           0.817     3.518    uart/player2_paddle_y_pos_next[8]_i_4_n_0
    SLICE_X4Y17          LUT4 (Prop_lut4_I3_O)        0.326     3.844 r  uart/player2_paddle_y_pos_next[8]_i_3/O
                         net (fo=8, routed)           0.513     4.356    uart/en_reg_1
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.124     4.480 r  uart/player2_paddle_y_pos_next[8]_i_1/O
                         net (fo=9, routed)           0.657     5.138    game_control/player2_paddle_y_pos_next_reg[8]_0
    SLICE_X1Y16          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.512     4.853    game_control/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[6]/C

Slack:                    inf
  Source:                 uart/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_control/player2_paddle_y_pos_next_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.138ns  (logic 1.244ns (24.214%)  route 3.894ns (75.786%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE                         0.000     0.000 r  uart/data_in_reg[5]/C
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/data_in_reg[5]/Q
                         net (fo=2, routed)           1.079     1.597    uart/data_in[5]
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.124     1.721 f  uart/player1_paddle_y_pos_next[8]_i_10/O
                         net (fo=4, routed)           0.828     2.549    uart/player1_paddle_y_pos_next[8]_i_10_n_0
    SLICE_X5Y16          LUT5 (Prop_lut5_I1_O)        0.152     2.701 f  uart/player2_paddle_y_pos_next[8]_i_4/O
                         net (fo=2, routed)           0.817     3.518    uart/player2_paddle_y_pos_next[8]_i_4_n_0
    SLICE_X4Y17          LUT4 (Prop_lut4_I3_O)        0.326     3.844 r  uart/player2_paddle_y_pos_next[8]_i_3/O
                         net (fo=8, routed)           0.513     4.356    uart/en_reg_1
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.124     4.480 r  uart/player2_paddle_y_pos_next[8]_i_1/O
                         net (fo=9, routed)           0.657     5.138    game_control/player2_paddle_y_pos_next_reg[8]_0
    SLICE_X1Y16          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.512     4.853    game_control/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_control/player2_paddle_y_pos_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_control/player2_paddle_y_pos_next_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE                         0.000     0.000 r  game_control/player2_paddle_y_pos_reg[4]/C
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  game_control/player2_paddle_y_pos_reg[4]/Q
                         net (fo=42, routed)          0.110     0.251    game_control/player2_paddle_y_pos_reg[8]_0[4]
    SLICE_X1Y15          LUT5 (Prop_lut5_I2_O)        0.045     0.296 r  game_control/player2_paddle_y_pos_next[4]_i_1/O
                         net (fo=1, routed)           0.000     0.296    game_control/player2_paddle_y_pos_next[4]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.860     1.987    game_control/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[4]/C

Slack:                    inf
  Source:                 game_control/player2_paddle_y_pos_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_control/player2_paddle_y_pos_next_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.215ns (64.641%)  route 0.118ns (35.359%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  game_control/player2_paddle_y_pos_reg[3]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  game_control/player2_paddle_y_pos_reg[3]/Q
                         net (fo=32, routed)          0.118     0.282    game_control/player2_paddle_y_pos_reg[8]_0[3]
    SLICE_X3Y17          LUT3 (Prop_lut3_I0_O)        0.051     0.333 r  game_control/player2_paddle_y_pos_next[3]_i_1/O
                         net (fo=1, routed)           0.000     0.333    game_control/player2_paddle_y_pos_next[3]_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.858     1.985    game_control/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[3]/C

Slack:                    inf
  Source:                 game_control/player2_paddle_y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_control/player2_paddle_y_pos_next_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.658%)  route 0.147ns (41.342%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  game_control/player2_paddle_y_pos_reg[1]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  game_control/player2_paddle_y_pos_reg[1]/Q
                         net (fo=13, routed)          0.147     0.311    game_control/player2_paddle_y_pos_reg[8]_0[1]
    SLICE_X3Y17          LUT3 (Prop_lut3_I0_O)        0.045     0.356 r  game_control/player2_paddle_y_pos_next[1]_i_1/O
                         net (fo=1, routed)           0.000     0.356    game_control/player2_paddle_y_pos_next[1]_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.858     1.985    game_control/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[1]/C

Slack:                    inf
  Source:                 game_control/player2_paddle_y_pos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_control/player2_paddle_y_pos_next_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.741%)  route 0.159ns (43.259%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  game_control/player2_paddle_y_pos_reg[2]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  game_control/player2_paddle_y_pos_reg[2]/Q
                         net (fo=11, routed)          0.159     0.323    game_control/player2_paddle_y_pos_reg[8]_0[2]
    SLICE_X3Y17          LUT3 (Prop_lut3_I0_O)        0.045     0.368 r  game_control/player2_paddle_y_pos_next[2]_i_1/O
                         net (fo=1, routed)           0.000     0.368    game_control/player2_paddle_y_pos_next[2]_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.858     1.985    game_control/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[2]/C

Slack:                    inf
  Source:                 game_control/player1_paddle_y_pos_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_control/player1_paddle_y_pos_next_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.948%)  route 0.178ns (46.052%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE                         0.000     0.000 r  game_control/player1_paddle_y_pos_reg[0]/C
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  game_control/player1_paddle_y_pos_reg[0]/Q
                         net (fo=11, routed)          0.178     0.342    game_control/player1_paddle_y_pos_reg[8]_0[0]
    SLICE_X7Y16          LUT3 (Prop_lut3_I0_O)        0.045     0.387 r  game_control/player1_paddle_y_pos_next[0]_i_1/O
                         net (fo=1, routed)           0.000     0.387    game_control/player1_paddle_y_pos_next[0]_i_1_n_0
    SLICE_X7Y16          FDRE                                         r  game_control/player1_paddle_y_pos_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.857     1.984    game_control/clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  game_control/player1_paddle_y_pos_next_reg[0]/C

Slack:                    inf
  Source:                 game_control/player1_paddle_y_pos_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_control/player1_paddle_y_pos_next_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.944%)  route 0.178ns (46.056%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE                         0.000     0.000 r  game_control/player1_paddle_y_pos_reg[7]/C
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  game_control/player1_paddle_y_pos_reg[7]/Q
                         net (fo=37, routed)          0.178     0.342    game_control/player1_paddle_y_pos_reg[8]_0[7]
    SLICE_X7Y17          LUT6 (Prop_lut6_I2_O)        0.045     0.387 r  game_control/player1_paddle_y_pos_next[7]_i_1/O
                         net (fo=1, routed)           0.000     0.387    game_control/player1_paddle_y_pos_next[7]_i_1_n_0
    SLICE_X7Y17          FDRE                                         r  game_control/player1_paddle_y_pos_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.856     1.983    game_control/clk_IBUF_BUFG
    SLICE_X7Y17          FDRE                                         r  game_control/player1_paddle_y_pos_next_reg[7]/C

Slack:                    inf
  Source:                 game_control/player1_paddle_y_pos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_control/player1_paddle_y_pos_next_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.508%)  route 0.232ns (55.492%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE                         0.000     0.000 r  game_control/player1_paddle_y_pos_reg[2]/C
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game_control/player1_paddle_y_pos_reg[2]/Q
                         net (fo=11, routed)          0.232     0.373    game_control/player1_paddle_y_pos_reg[8]_0[2]
    SLICE_X7Y16          LUT3 (Prop_lut3_I0_O)        0.045     0.418 r  game_control/player1_paddle_y_pos_next[2]_i_1/O
                         net (fo=1, routed)           0.000     0.418    game_control/player1_paddle_y_pos_next[2]_i_1_n_0
    SLICE_X7Y16          FDRE                                         r  game_control/player1_paddle_y_pos_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.857     1.984    game_control/clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  game_control/player1_paddle_y_pos_next_reg[2]/C

Slack:                    inf
  Source:                 game_control/player2_paddle_y_pos_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_control/player2_paddle_y_pos_next_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.477ns  (logic 0.231ns (48.434%)  route 0.246ns (51.566%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  game_control/player2_paddle_y_pos_reg[5]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game_control/player2_paddle_y_pos_reg[5]/Q
                         net (fo=40, routed)          0.111     0.252    game_control/player2_paddle_y_pos_reg[8]_0[5]
    SLICE_X1Y16          LUT5 (Prop_lut5_I0_O)        0.045     0.297 r  game_control/player2_paddle_y_pos_next[6]_i_3/O
                         net (fo=1, routed)           0.135     0.432    game_control/player2_paddle_y_pos_next[6]_i_3_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I5_O)        0.045     0.477 r  game_control/player2_paddle_y_pos_next[6]_i_1/O
                         net (fo=1, routed)           0.000     0.477    game_control/player2_paddle_y_pos_next[6]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.859     1.986    game_control/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[6]/C

Slack:                    inf
  Source:                 game_control/player2_paddle_y_pos_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_control/player2_paddle_y_pos_next_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.302ns (58.860%)  route 0.211ns (41.140%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  game_control/player2_paddle_y_pos_reg[5]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game_control/player2_paddle_y_pos_reg[5]/Q
                         net (fo=40, routed)          0.111     0.252    game_control/player2_paddle_y_pos_reg[8]_0[5]
    SLICE_X1Y16          LUT5 (Prop_lut5_I4_O)        0.049     0.301 f  game_control/player2_paddle_y_pos_next[7]_i_2/O
                         net (fo=2, routed)           0.100     0.401    game_control/player2_paddle_y_pos_next[7]_i_2_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I4_O)        0.112     0.513 r  game_control/player2_paddle_y_pos_next[5]_i_1/O
                         net (fo=1, routed)           0.000     0.513    game_control/player2_paddle_y_pos_next[5]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.859     1.986    game_control/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[5]/C

Slack:                    inf
  Source:                 game_control/player2_paddle_y_pos_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_control/player2_paddle_y_pos_next_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.302ns (58.860%)  route 0.211ns (41.140%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  game_control/player2_paddle_y_pos_reg[5]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game_control/player2_paddle_y_pos_reg[5]/Q
                         net (fo=40, routed)          0.111     0.252    game_control/player2_paddle_y_pos_reg[8]_0[5]
    SLICE_X1Y16          LUT5 (Prop_lut5_I4_O)        0.049     0.301 f  game_control/player2_paddle_y_pos_next[7]_i_2/O
                         net (fo=2, routed)           0.100     0.401    game_control/player2_paddle_y_pos_next[7]_i_2_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I0_O)        0.112     0.513 r  game_control/player2_paddle_y_pos_next[7]_i_1/O
                         net (fo=1, routed)           0.000     0.513    game_control/player2_paddle_y_pos_next[7]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.859     1.986    game_control/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  game_control/player2_paddle_y_pos_next_reg[7]/C





