--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33962 paths analyzed, 5766 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.561ns.
--------------------------------------------------------------------------------

Paths for end point U3/M2/buffer_39 (SLICE_X47Y37.A4), 560 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_regs/regFile_0_236 (FF)
  Destination:          U3/M2/buffer_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.502ns (Levels of Logic = 6)
  Clock Path Skew:      -3.024ns (4.234 - 7.258)
  Source Clock:         clk_cpu_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_regs/regFile_0_236 to U3/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y7.CQ       Tcko                  0.269   x_regs/regFile_0<237>
                                                       x_regs/regFile_0_236
    SLICE_X63Y10.D1      net (fanout=4)        0.862   x_regs/regFile_0<236>
    SLICE_X63Y10.D       Tilo                  0.053   x_regs/Mmux_dbgContent_910
                                                       x_regs/Mmux_dbgContent_910
    SLICE_X61Y11.D2      net (fanout=1)        0.808   x_regs/Mmux_dbgContent_910
    SLICE_X61Y11.CMUX    Topdc                 0.294   x_regs/Mmux_dbgContent_73
                                                       x_regs/Mmux_dbgContent_43
                                                       x_regs/Mmux_dbgContent_2_f7_2
    SLICE_X42Y28.C5      net (fanout=1)        1.131   dbgContent<12>
    SLICE_X42Y28.C       Tilo                  0.053   x_alu/ALUOut<15>
                                                       Mmux_disp_num[31]_SW[4]_MUX_115_o1
    SLICE_X46Y36.D2      net (fanout=11)       1.032   disp_num[31]_SW[4]_MUX_115_o
    SLICE_X46Y36.D       Tilo                  0.053   U3/SM1/HTS4/MSEG/XLXN_27
                                                       U3/SM1/HTS4/MSEG/XLXI_7
    SLICE_X47Y37.B1      net (fanout=2)        0.574   U3/SM1/HTS4/MSEG/XLXN_27
    SLICE_X47Y37.B       Tilo                  0.053   U3/M2/buffer<40>
                                                       U3/SM1/HTS4/MSEG/XLXI_17
    SLICE_X47Y37.A4      net (fanout=1)        0.302   U3/SM1/HTS4/MSEG/XLXN_208
    SLICE_X47Y37.CLK     Tas                   0.018   U3/M2/buffer<40>
                                                       U3/M2/buffer_39_rstpot
                                                       U3/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      5.502ns (0.793ns logic, 4.709ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_regs/regFile_0_972 (FF)
  Destination:          U3/M2/buffer_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.466ns (Levels of Logic = 6)
  Clock Path Skew:      -3.024ns (4.234 - 7.258)
  Source Clock:         clk_cpu_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_regs/regFile_0_972 to U3/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y8.BQ       Tcko                  0.269   x_regs/regFile_0<974>
                                                       x_regs/regFile_0_972
    SLICE_X61Y7.D1       net (fanout=4)        0.897   x_regs/regFile_0<972>
    SLICE_X61Y7.D        Tilo                  0.053   x_regs/Mmux_dbgContent_99
                                                       x_regs/Mmux_dbgContent_99
    SLICE_X61Y11.C4      net (fanout=1)        0.735   x_regs/Mmux_dbgContent_99
    SLICE_X61Y11.CMUX    Tilo                  0.296   x_regs/Mmux_dbgContent_73
                                                       x_regs/Mmux_dbgContent_33
                                                       x_regs/Mmux_dbgContent_2_f7_2
    SLICE_X42Y28.C5      net (fanout=1)        1.131   dbgContent<12>
    SLICE_X42Y28.C       Tilo                  0.053   x_alu/ALUOut<15>
                                                       Mmux_disp_num[31]_SW[4]_MUX_115_o1
    SLICE_X46Y36.D2      net (fanout=11)       1.032   disp_num[31]_SW[4]_MUX_115_o
    SLICE_X46Y36.D       Tilo                  0.053   U3/SM1/HTS4/MSEG/XLXN_27
                                                       U3/SM1/HTS4/MSEG/XLXI_7
    SLICE_X47Y37.B1      net (fanout=2)        0.574   U3/SM1/HTS4/MSEG/XLXN_27
    SLICE_X47Y37.B       Tilo                  0.053   U3/M2/buffer<40>
                                                       U3/SM1/HTS4/MSEG/XLXI_17
    SLICE_X47Y37.A4      net (fanout=1)        0.302   U3/SM1/HTS4/MSEG/XLXN_208
    SLICE_X47Y37.CLK     Tas                   0.018   U3/M2/buffer<40>
                                                       U3/M2/buffer_39_rstpot
                                                       U3/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      5.466ns (0.795ns logic, 4.671ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_regs/regFile_0_748 (FF)
  Destination:          U3/M2/buffer_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.388ns (Levels of Logic = 6)
  Clock Path Skew:      -3.021ns (4.234 - 7.255)
  Source Clock:         clk_cpu_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_regs/regFile_0_748 to U3/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y4.DQ       Tcko                  0.308   x_regs/regFile_0<748>
                                                       x_regs/regFile_0_748
    SLICE_X62Y9.A1       net (fanout=4)        0.800   x_regs/regFile_0<748>
    SLICE_X62Y9.A        Tilo                  0.053   x_regs/Mmux_rtContent_911
                                                       x_regs/Mmux_dbgContent_89
    SLICE_X61Y11.C1      net (fanout=1)        0.715   x_regs/Mmux_dbgContent_89
    SLICE_X61Y11.CMUX    Tilo                  0.296   x_regs/Mmux_dbgContent_73
                                                       x_regs/Mmux_dbgContent_33
                                                       x_regs/Mmux_dbgContent_2_f7_2
    SLICE_X42Y28.C5      net (fanout=1)        1.131   dbgContent<12>
    SLICE_X42Y28.C       Tilo                  0.053   x_alu/ALUOut<15>
                                                       Mmux_disp_num[31]_SW[4]_MUX_115_o1
    SLICE_X46Y36.D2      net (fanout=11)       1.032   disp_num[31]_SW[4]_MUX_115_o
    SLICE_X46Y36.D       Tilo                  0.053   U3/SM1/HTS4/MSEG/XLXN_27
                                                       U3/SM1/HTS4/MSEG/XLXI_7
    SLICE_X47Y37.B1      net (fanout=2)        0.574   U3/SM1/HTS4/MSEG/XLXN_27
    SLICE_X47Y37.B       Tilo                  0.053   U3/M2/buffer<40>
                                                       U3/SM1/HTS4/MSEG/XLXI_17
    SLICE_X47Y37.A4      net (fanout=1)        0.302   U3/SM1/HTS4/MSEG/XLXN_208
    SLICE_X47Y37.CLK     Tas                   0.018   U3/M2/buffer<40>
                                                       U3/M2/buffer_39_rstpot
                                                       U3/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      5.388ns (0.834ns logic, 4.554ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Paths for end point U3/M2/buffer_47 (SLICE_X30Y27.A4), 636 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_regs/regFile_0_169 (FF)
  Destination:          U3/M2/buffer_47 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.496ns (Levels of Logic = 6)
  Clock Path Skew:      -3.025ns (4.229 - 7.254)
  Source Clock:         clk_cpu_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_regs/regFile_0_169 to U3/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y8.AQ       Tcko                  0.308   x_regs/regFile_0<172>
                                                       x_regs/regFile_0_169
    SLICE_X49Y2.A1       net (fanout=4)        0.873   x_regs/regFile_0<169>
    SLICE_X49Y2.A        Tilo                  0.053   x_regs/Mmux_rsContent_994
                                                       x_regs/Mmux_dbgContent_994
    SLICE_X49Y5.D1       net (fanout=1)        0.682   x_regs/Mmux_dbgContent_994
    SLICE_X49Y5.CMUX     Topdc                 0.294   x_regs/Mmux_dbgContent_731
                                                       x_regs/Mmux_dbgContent_431
                                                       x_regs/Mmux_dbgContent_2_f7_30
    SLICE_X36Y22.A1      net (fanout=1)        1.216   dbgContent<9>
    SLICE_X36Y22.A       Tilo                  0.053   x_alu/ALUOut<11>
                                                       Mmux_disp_num[31]_SW[4]_MUX_127_o1
    SLICE_X33Y27.A1      net (fanout=10)       0.890   disp_num[31]_SW[4]_MUX_127_o
    SLICE_X33Y27.A       Tilo                  0.053   U3/SM1/HTS5/MSEG/XLXN_27
                                                       U3/SM1/HTS5/MSEG/XLXI_5
    SLICE_X30Y27.B1      net (fanout=2)        0.694   U3/SM1/HTS5/MSEG/XLXN_119
    SLICE_X30Y27.B       Tilo                  0.053   U3/M2/buffer<48>
                                                       U3/SM1/HTS5/MSEG/XLXI_17
    SLICE_X30Y27.A4      net (fanout=1)        0.309   U3/SM1/HTS5/MSEG/XLXN_208
    SLICE_X30Y27.CLK     Tas                   0.018   U3/M2/buffer<48>
                                                       U3/M2/buffer_47_rstpot
                                                       U3/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      5.496ns (0.832ns logic, 4.664ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_regs/regFile_0_840 (FF)
  Destination:          U3/M2/buffer_47 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.444ns (Levels of Logic = 6)
  Clock Path Skew:      -3.030ns (4.229 - 7.259)
  Source Clock:         clk_cpu_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_regs/regFile_0_840 to U3/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y3.BQ       Tcko                  0.269   x_regs/regFile_0<842>
                                                       x_regs/regFile_0_840
    SLICE_X45Y2.C1       net (fanout=4)        0.773   x_regs/regFile_0<840>
    SLICE_X45Y2.C        Tilo                  0.053   x_regs/Mmux_dbgContent_887
                                                       x_regs/Mmux_dbgContent_891
    SLICE_X45Y5.C2       net (fanout=1)        0.663   x_regs/Mmux_dbgContent_891
    SLICE_X45Y5.CMUX     Tilo                  0.296   x_regs/Mmux_dbgContent_730
                                                       x_regs/Mmux_dbgContent_330
                                                       x_regs/Mmux_dbgContent_2_f7_29
    SLICE_X35Y22.A1      net (fanout=1)        1.170   dbgContent<8>
    SLICE_X35Y22.A       Tilo                  0.053   x_alu/B<2>
                                                       Mmux_disp_num[31]_SW[4]_MUX_131_o13
    SLICE_X33Y27.A2      net (fanout=11)       1.040   disp_num[31]_SW[4]_MUX_131_o
    SLICE_X33Y27.A       Tilo                  0.053   U3/SM1/HTS5/MSEG/XLXN_27
                                                       U3/SM1/HTS5/MSEG/XLXI_5
    SLICE_X30Y27.B1      net (fanout=2)        0.694   U3/SM1/HTS5/MSEG/XLXN_119
    SLICE_X30Y27.B       Tilo                  0.053   U3/M2/buffer<48>
                                                       U3/SM1/HTS5/MSEG/XLXI_17
    SLICE_X30Y27.A4      net (fanout=1)        0.309   U3/SM1/HTS5/MSEG/XLXN_208
    SLICE_X30Y27.CLK     Tas                   0.018   U3/M2/buffer<48>
                                                       U3/M2/buffer_47_rstpot
                                                       U3/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      5.444ns (0.795ns logic, 4.649ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_regs/regFile_0_840 (FF)
  Destination:          U3/M2/buffer_47 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.442ns (Levels of Logic = 6)
  Clock Path Skew:      -3.030ns (4.229 - 7.259)
  Source Clock:         clk_cpu_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_regs/regFile_0_840 to U3/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y3.BQ       Tcko                  0.269   x_regs/regFile_0<842>
                                                       x_regs/regFile_0_840
    SLICE_X45Y2.C1       net (fanout=4)        0.773   x_regs/regFile_0<840>
    SLICE_X45Y2.C        Tilo                  0.053   x_regs/Mmux_dbgContent_887
                                                       x_regs/Mmux_dbgContent_891
    SLICE_X45Y5.C2       net (fanout=1)        0.663   x_regs/Mmux_dbgContent_891
    SLICE_X45Y5.CMUX     Tilo                  0.296   x_regs/Mmux_dbgContent_730
                                                       x_regs/Mmux_dbgContent_330
                                                       x_regs/Mmux_dbgContent_2_f7_29
    SLICE_X35Y22.A1      net (fanout=1)        1.170   dbgContent<8>
    SLICE_X35Y22.A       Tilo                  0.053   x_alu/B<2>
                                                       Mmux_disp_num[31]_SW[4]_MUX_131_o13
    SLICE_X33Y27.D1      net (fanout=11)       1.057   disp_num[31]_SW[4]_MUX_131_o
    SLICE_X33Y27.D       Tilo                  0.053   U3/SM1/HTS5/MSEG/XLXN_27
                                                       U3/SM1/HTS5/MSEG/XLXI_7
    SLICE_X30Y27.B2      net (fanout=2)        0.675   U3/SM1/HTS5/MSEG/XLXN_27
    SLICE_X30Y27.B       Tilo                  0.053   U3/M2/buffer<48>
                                                       U3/SM1/HTS5/MSEG/XLXI_17
    SLICE_X30Y27.A4      net (fanout=1)        0.309   U3/SM1/HTS5/MSEG/XLXN_208
    SLICE_X30Y27.CLK     Tas                   0.018   U3/M2/buffer<48>
                                                       U3/M2/buffer_47_rstpot
                                                       U3/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      5.442ns (0.795ns logic, 4.647ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point U3/M2/buffer_36 (SLICE_X46Y37.C5), 420 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_regs/regFile_0_429 (FF)
  Destination:          U3/M2/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.331ns (Levels of Logic = 6)
  Clock Path Skew:      -3.025ns (4.234 - 7.259)
  Source Clock:         clk_cpu_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_regs/regFile_0_429 to U3/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y6.DQ       Tcko                  0.308   x_regs/regFile_0<429>
                                                       x_regs/regFile_0_429
    SLICE_X65Y12.C1      net (fanout=4)        0.889   x_regs/regFile_0<429>
    SLICE_X65Y12.C       Tilo                  0.053   x_regs/Mmux_dbgContent_104
                                                       x_regs/Mmux_dbgContent_104
    SLICE_X63Y13.D2      net (fanout=1)        0.561   x_regs/Mmux_dbgContent_104
    SLICE_X63Y13.CMUX    Topdc                 0.294   x_regs/Mmux_dbgContent_74
                                                       x_regs/Mmux_dbgContent_44
                                                       x_regs/Mmux_dbgContent_2_f7_3
    SLICE_X46Y28.A5      net (fanout=1)        1.153   dbgContent<13>
    SLICE_X46Y28.A       Tilo                  0.053   N10
                                                       Mmux_disp_num[31]_SW[4]_MUX_111_o1
    SLICE_X48Y37.A2      net (fanout=10)       1.145   disp_num[31]_SW[4]_MUX_111_o
    SLICE_X48Y37.A       Tilo                  0.053   U3/SM1/HTS4/MSEG/XLXN_119
                                                       U3/SM1/HTS4/MSEG/XLXI_5
    SLICE_X46Y37.D4      net (fanout=2)        0.577   U3/SM1/HTS4/MSEG/XLXN_119
    SLICE_X46Y37.D       Tilo                  0.053   U3/M2/buffer<36>
                                                       U3/SM1/HTS4/MSEG/XLXI_29
    SLICE_X46Y37.C5      net (fanout=1)        0.212   U3/SM1/HTS4/MSEG/XLXN_211
    SLICE_X46Y37.CLK     Tas                  -0.020   U3/M2/buffer<36>
                                                       U3/M2/buffer_36_rstpot
                                                       U3/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      5.331ns (0.794ns logic, 4.537ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_regs/regFile_0_45 (FF)
  Destination:          U3/M2/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.255ns (Levels of Logic = 6)
  Clock Path Skew:      -3.019ns (4.234 - 7.253)
  Source Clock:         clk_cpu_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_regs/regFile_0_45 to U3/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y10.DQ      Tcko                  0.269   x_regs/regFile_0<45>
                                                       x_regs/regFile_0_45
    SLICE_X63Y13.A2      net (fanout=4)        0.951   x_regs/regFile_0<45>
    SLICE_X63Y13.A       Tilo                  0.053   x_regs/Mmux_dbgContent_74
                                                       x_regs/Mmux_dbgContent_814
    SLICE_X63Y13.D1      net (fanout=1)        0.462   x_regs/Mmux_dbgContent_814
    SLICE_X63Y13.CMUX    Topdc                 0.294   x_regs/Mmux_dbgContent_74
                                                       x_regs/Mmux_dbgContent_44
                                                       x_regs/Mmux_dbgContent_2_f7_3
    SLICE_X46Y28.A5      net (fanout=1)        1.153   dbgContent<13>
    SLICE_X46Y28.A       Tilo                  0.053   N10
                                                       Mmux_disp_num[31]_SW[4]_MUX_111_o1
    SLICE_X48Y37.A2      net (fanout=10)       1.145   disp_num[31]_SW[4]_MUX_111_o
    SLICE_X48Y37.A       Tilo                  0.053   U3/SM1/HTS4/MSEG/XLXN_119
                                                       U3/SM1/HTS4/MSEG/XLXI_5
    SLICE_X46Y37.D4      net (fanout=2)        0.577   U3/SM1/HTS4/MSEG/XLXN_119
    SLICE_X46Y37.D       Tilo                  0.053   U3/M2/buffer<36>
                                                       U3/SM1/HTS4/MSEG/XLXI_29
    SLICE_X46Y37.C5      net (fanout=1)        0.212   U3/SM1/HTS4/MSEG/XLXN_211
    SLICE_X46Y37.CLK     Tas                  -0.020   U3/M2/buffer<36>
                                                       U3/M2/buffer_36_rstpot
                                                       U3/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      5.255ns (0.755ns logic, 4.500ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_regs/regFile_0_685 (FF)
  Destination:          U3/M2/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.220ns (Levels of Logic = 6)
  Clock Path Skew:      -3.025ns (4.234 - 7.259)
  Source Clock:         clk_cpu_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_regs/regFile_0_685 to U3/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y6.DQ       Tcko                  0.308   x_regs/regFile_0<685>
                                                       x_regs/regFile_0_685
    SLICE_X64Y10.A1      net (fanout=4)        0.826   x_regs/regFile_0<685>
    SLICE_X64Y10.A       Tilo                  0.053   x_regs/Mmux_rsContent_812
                                                       x_regs/Mmux_dbgContent_812
    SLICE_X63Y13.C5      net (fanout=1)        0.511   x_regs/Mmux_dbgContent_812
    SLICE_X63Y13.CMUX    Tilo                  0.296   x_regs/Mmux_dbgContent_74
                                                       x_regs/Mmux_dbgContent_34
                                                       x_regs/Mmux_dbgContent_2_f7_3
    SLICE_X46Y28.A5      net (fanout=1)        1.153   dbgContent<13>
    SLICE_X46Y28.A       Tilo                  0.053   N10
                                                       Mmux_disp_num[31]_SW[4]_MUX_111_o1
    SLICE_X48Y37.A2      net (fanout=10)       1.145   disp_num[31]_SW[4]_MUX_111_o
    SLICE_X48Y37.A       Tilo                  0.053   U3/SM1/HTS4/MSEG/XLXN_119
                                                       U3/SM1/HTS4/MSEG/XLXI_5
    SLICE_X46Y37.D4      net (fanout=2)        0.577   U3/SM1/HTS4/MSEG/XLXN_119
    SLICE_X46Y37.D       Tilo                  0.053   U3/M2/buffer<36>
                                                       U3/SM1/HTS4/MSEG/XLXI_29
    SLICE_X46Y37.C5      net (fanout=1)        0.212   U3/SM1/HTS4/MSEG/XLXN_211
    SLICE_X46Y37.CLK     Tas                  -0.020   U3/M2/buffer<36>
                                                       U3/M2/buffer_36_rstpot
                                                       U3/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      5.220ns (0.796ns logic, 4.424ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U3/M2/start_0 (SLICE_X19Y49.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U4/clkdiv_20 (FF)
  Destination:          U3/M2/start_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.265ns (0.786 - 0.521)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U4/clkdiv_20 to U3/M2/start_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y54.AQ      Tcko                  0.118   U4/clkdiv<20>
                                                       U4/clkdiv_20
    SLICE_X19Y49.AX      net (fanout=3)        0.200   U4/clkdiv<20>
    SLICE_X19Y49.CLK     Tckdi       (-Th)     0.040   U3/M2/start<1>
                                                       U3/M2/start_0
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.078ns logic, 0.200ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point U3/M2/state_FSM_FFd1 (SLICE_X16Y49.B6), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/M2/shift_count_2 (FF)
  Destination:          U3/M2/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.786 - 0.522)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U3/M2/shift_count_2 to U3/M2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y50.AQ      Tcko                  0.100   seg_clk_OBUF
                                                       U3/M2/shift_count_2
    SLICE_X16Y49.C4      net (fanout=4)        0.209   U3/M2/shift_count<2>
    SLICE_X16Y49.C       Tilo                  0.028   U3/M2/state_FSM_FFd2
                                                       U3/M2/Mcount_shift_count311
    SLICE_X16Y49.B6      net (fanout=4)        0.077   U3/M2/Mcount_shift_count3_bdd0
    SLICE_X16Y49.CLK     Tah         (-Th)     0.059   U3/M2/state_FSM_FFd2
                                                       U3/M2/state_FSM_FFd1-In11
                                                       U3/M2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.069ns logic, 0.286ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.261ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/M2/shift_count_1 (FF)
  Destination:          U3/M2/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 2)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U3/M2/shift_count_1 to U3/M2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y49.DQ      Tcko                  0.100   U3/M2/shift_count<1>
                                                       U3/M2/shift_count_1
    SLICE_X16Y49.C5      net (fanout=5)        0.126   U3/M2/shift_count<1>
    SLICE_X16Y49.C       Tilo                  0.028   U3/M2/state_FSM_FFd2
                                                       U3/M2/Mcount_shift_count311
    SLICE_X16Y49.B6      net (fanout=4)        0.077   U3/M2/Mcount_shift_count3_bdd0
    SLICE_X16Y49.CLK     Tah         (-Th)     0.059   U3/M2/state_FSM_FFd2
                                                       U3/M2/state_FSM_FFd1-In11
                                                       U3/M2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.069ns logic, 0.203ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.371ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/M2/shift_count_0 (FF)
  Destination:          U3/M2/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 2)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U3/M2/shift_count_0 to U3/M2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y49.AQ      Tcko                  0.100   U3/M2/shift_count<1>
                                                       U3/M2/shift_count_0
    SLICE_X16Y49.C1      net (fanout=6)        0.236   U3/M2/shift_count<0>
    SLICE_X16Y49.C       Tilo                  0.028   U3/M2/state_FSM_FFd2
                                                       U3/M2/Mcount_shift_count311
    SLICE_X16Y49.B6      net (fanout=4)        0.077   U3/M2/Mcount_shift_count3_bdd0
    SLICE_X16Y49.CLK     Tah         (-Th)     0.059   U3/M2/state_FSM_FFd2
                                                       U3/M2/state_FSM_FFd1-In11
                                                       U3/M2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.069ns logic, 0.313ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point U3/M2/buffer_0 (SLICE_X19Y50.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/M2/state_FSM_FFd1 (FF)
  Destination:          U3/M2/buffer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.237ns (Levels of Logic = 1)
  Clock Path Skew:      0.140ns (0.714 - 0.574)
  Source Clock:         clk_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U3/M2/state_FSM_FFd1 to U3/M2/buffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y49.BQ      Tcko                  0.118   U3/M2/state_FSM_FFd2
                                                       U3/M2/state_FSM_FFd1
    SLICE_X19Y50.D6      net (fanout=73)       0.152   U3/M2/state_FSM_FFd1
    SLICE_X19Y50.CLK     Tah         (-Th)     0.033   seg_sout_OBUF
                                                       U3/M2/buffer_0_rstpot
                                                       U3/M2/buffer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.237ns (0.085ns logic, 0.152ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: x_memory/wram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: x_memory/wram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y7.CLKARDCLK
  Clock network: clk_cpu_BUFG
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: x_memory/wram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: x_memory/wram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y7.CLKBWRCLK
  Clock network: clk_cpu_BUFG
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X1Y6.RDCLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock SW<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<7>          |    5.277|         |         |         |
clk            |    7.898|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<7>          |    8.561|         |         |         |
clk            |    8.561|    1.349|    1.680|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 33962 paths, 0 nets, and 6388 connections

Design statistics:
   Minimum period:   8.561ns{1}   (Maximum frequency: 116.809MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 13 20:42:40 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5054 MB



