Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jun 16 14:52:27 2020
| Host         : DESKTOP-KRIG1B0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LC3Zybo_top_timing_summary_routed.rpt -pb LC3Zybo_top_timing_summary_routed.pb -rpx LC3Zybo_top_timing_summary_routed.rpx -warn_on_violation
| Design       : LC3Zybo_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 48 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/DRCK (HIGH)

 There are 127 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/TCK (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainIO/BSCANE2_inst/UPDATE (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/BSCANE2_inst/DRCK (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/BSCANE2_inst/UPDATE (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 303 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.258        0.000                      0                 3143        0.064        0.000                      0                 3143        2.000        0.000                       0                  1747  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
sys_clk_pin                    {0.000 4.000}        8.000           125.000         
  Inst_clk_generator/CLKFBOUT  {0.000 4.000}        8.000           125.000         
  clk                          {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                      2.000        0.000                       0                     1  
  Inst_clk_generator/CLKFBOUT                                                                                                                                                    6.751        0.000                       0                     2  
  clk                                6.258        0.000                      0                 2829        0.064        0.000                      0                 2829        9.020        0.000                       0                  1744  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     15.311        0.000                      0                  314        0.403        0.000                      0                  314  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Inst_clk_generator/CLKFBOUT
  To Clock:  Inst_clk_generator/CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Inst_clk_generator/CLKFBOUT
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/psr_0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.481ns  (logic 4.795ns (35.570%)  route 8.686ns (64.430%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=6 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 25.857 - 20.000 ) 
    Source Clock Delay      (SCD):    6.442ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.701     6.442    Inst_student_code/Inst_lc3_computer/memory_data/clk
    RAMB36_X1Y10         RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     9.314 r  Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     9.379    Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_0_5_n_0
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     9.804 r  Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_5/DOADO[0]
                         net (fo=2, routed)           3.524    13.328    Inst_student_code/Inst_lc3_computer/CPU_communicator/dout[5]
    SLICE_X11Y5          LUT6 (Prop_lut6_I2_O)        0.124    13.452 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1_i_31/O
                         net (fo=1, routed)           0.427    13.879    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1_i_31_n_0
    SLICE_X13Y5          LUT6 (Prop_lut6_I5_O)        0.124    14.003 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1_i_14/O
                         net (fo=18, routed)          0.809    14.813    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_in[5]
    SLICE_X19Y8          LUT6 (Prop_lut6_I5_O)        0.124    14.937 f  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>1/O
                         net (fo=1, routed)           0.403    15.340    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1][14]
    SLICE_X19Y8          LUT5 (Prop_lut5_I4_O)        0.124    15.464 f  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>3/O
                         net (fo=4, routed)           0.741    16.205    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]
    SLICE_X20Y19         LUT5 (Prop_lut5_I3_O)        0.124    16.329 f  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/_n083311/O
                         net (fo=7, routed)           0.758    17.087    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/_n0833_mmx_out1
    SLICE_X28Y18         LUT4 (Prop_lut4_I1_O)        0.124    17.211 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4109/O
                         net (fo=1, routed)           0.670    17.881    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4109
    SLICE_X28Y18         LUT6 (Prop_lut6_I2_O)        0.124    18.005 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/_n1985<14>3_SW2_F/O
                         net (fo=1, routed)           0.000    18.005    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/N490
    SLICE_X28Y18         MUXF7 (Prop_muxf7_I0_O)      0.209    18.214 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/_n1985<14>3_SW2/O
                         net (fo=1, routed)           0.617    18.831    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/N107
    SLICE_X27Y18         LUT6 (Prop_lut6_I3_O)        0.297    19.128 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41011/O
                         net (fo=1, routed)           0.671    19.798    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41011
    SLICE_X22Y19         LUT6 (Prop_lut6_I5_O)        0.124    19.922 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41015/O
                         net (fo=1, routed)           0.000    19.922    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/state[2]_GND_5_o_Mux_329_o
    SLICE_X22Y19         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/psr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.487    25.857    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X22Y19         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/psr_0/C
                         clock pessimism              0.371    26.228    
                         clock uncertainty           -0.079    26.149    
    SLICE_X22Y19         FDRE (Setup_fdre_C_D)        0.031    26.180    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/psr_0
  -------------------------------------------------------------------
                         required time                         26.180    
                         arrival time                         -19.922    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             7.124ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/psr_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.616ns  (logic 4.413ns (34.980%)  route 8.203ns (65.020%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 25.861 - 20.000 ) 
    Source Clock Delay      (SCD):    6.442ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.701     6.442    Inst_student_code/Inst_lc3_computer/memory_data/clk
    RAMB36_X1Y10         RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     9.314 r  Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     9.379    Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_0_5_n_0
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     9.804 f  Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_5/DOADO[0]
                         net (fo=2, routed)           3.524    13.328    Inst_student_code/Inst_lc3_computer/CPU_communicator/dout[5]
    SLICE_X11Y5          LUT6 (Prop_lut6_I2_O)        0.124    13.452 f  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1_i_31/O
                         net (fo=1, routed)           0.427    13.879    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1_i_31_n_0
    SLICE_X13Y5          LUT6 (Prop_lut6_I5_O)        0.124    14.003 f  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1_i_14/O
                         net (fo=18, routed)          0.809    14.813    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_in[5]
    SLICE_X19Y8          LUT6 (Prop_lut6_I5_O)        0.124    14.937 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>1/O
                         net (fo=1, routed)           0.403    15.340    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1][14]
    SLICE_X19Y8          LUT5 (Prop_lut5_I4_O)        0.124    15.464 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]<14>3/O
                         net (fo=4, routed)           0.731    16.195    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/GND_5_o_GND_5_o_mux_15_OUT[1]
    SLICE_X20Y19         LUT5 (Prop_lut5_I2_O)        0.124    16.319 f  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/_n08331/O
                         net (fo=4, routed)           0.598    16.917    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/_n0833_mmx_out
    SLICE_X26Y18         LUT4 (Prop_lut4_I1_O)        0.124    17.041 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o458/O
                         net (fo=1, routed)           0.465    17.506    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o459
    SLICE_X28Y18         LUT6 (Prop_lut6_I2_O)        0.124    17.630 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/_n1985<14>3_SW6/O
                         net (fo=1, routed)           0.489    18.118    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/N113
    SLICE_X27Y18         LUT6 (Prop_lut6_I3_O)        0.124    18.242 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4517/O
                         net (fo=1, routed)           0.691    18.934    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4515
    SLICE_X21Y20         LUT6 (Prop_lut6_I5_O)        0.124    19.058 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4521/O
                         net (fo=1, routed)           0.000    19.058    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/state[2]_GND_5_o_Mux_328_o
    SLICE_X21Y20         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/psr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.491    25.861    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X21Y20         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/psr_1/C
                         clock pessimism              0.371    26.232    
                         clock uncertainty           -0.079    26.153    
    SLICE_X21Y20         FDRE (Setup_fdre_C_D)        0.029    26.182    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/psr_1
  -------------------------------------------------------------------
                         required time                         26.182    
                         arrival time                         -19.058    
  -------------------------------------------------------------------
                         slack                                  7.124    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_4_15/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_3_15/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.304ns  (logic 5.123ns (41.637%)  route 7.181ns (58.363%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 25.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.673     6.413    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X10Y18         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_4_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.518     6.931 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_4_15/Q
                         net (fo=5, routed)           1.158     8.089    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_4[15]
    SLICE_X13Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.213 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_divider_divisor_36/O
                         net (fo=1, routed)           0.000     8.213    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_divider_divisor_36
    SLICE_X13Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     8.430 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          2.499    10.929    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/divider_divisor[15]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[18]_P[15])
                                                      4.016    14.945 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmult_n0620/P[15]
                         net (fo=5, routed)           1.187    16.133    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/n0620[15]
    SLICE_X30Y20         LUT6 (Prop_lut6_I5_O)        0.124    16.257 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4139111/O
                         net (fo=9, routed)           2.337    18.593    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413911
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.124    18.717 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o46954/O
                         net (fo=1, routed)           0.000    18.717    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/state[3]_X_5_o_wide_mux_333_OUT[15]
    SLICE_X9Y17          FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_3_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.502    25.872    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X9Y17          FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_3_15/C
                         clock pessimism              0.485    26.357    
                         clock uncertainty           -0.079    26.278    
    SLICE_X9Y17          FDRE (Setup_fdre_C_D)        0.029    26.307    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_3_15
  -------------------------------------------------------------------
                         required time                         26.307    
                         arrival time                         -18.717    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.604ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_4_15/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_2_14/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.285ns  (logic 5.123ns (41.701%)  route 7.162ns (58.299%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 25.867 - 20.000 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.673     6.413    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X10Y18         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_4_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.518     6.931 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_4_15/Q
                         net (fo=5, routed)           1.158     8.089    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_4[15]
    SLICE_X13Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.213 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_divider_divisor_36/O
                         net (fo=1, routed)           0.000     8.213    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_divider_divisor_36
    SLICE_X13Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     8.430 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          2.499    10.929    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/divider_divisor[15]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[18]_P[14])
                                                      4.016    14.945 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmult_n0620/P[14]
                         net (fo=5, routed)           1.475    16.421    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/n0620[14]
    SLICE_X33Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.545 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4138011/O
                         net (fo=8, routed)           2.030    18.574    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413801
    SLICE_X17Y15         LUT6 (Prop_lut6_I5_O)        0.124    18.698 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o45107/O
                         net (fo=1, routed)           0.000    18.698    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/state[3]_X_5_o_wide_mux_332_OUT[14]
    SLICE_X17Y15         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_2_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.497    25.867    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X17Y15         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_2_14/C
                         clock pessimism              0.485    26.352    
                         clock uncertainty           -0.079    26.273    
    SLICE_X17Y15         FDRE (Setup_fdre_C_D)        0.029    26.302    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_2_14
  -------------------------------------------------------------------
                         required time                         26.302    
                         arrival time                         -18.698    
  -------------------------------------------------------------------
                         slack                                  7.604    

Slack (MET) :             7.617ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/instr_3/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_6_5/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.171ns  (logic 0.952ns (7.822%)  route 11.219ns (92.178%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.871ns = ( 25.871 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.677     6.417    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X15Y10         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/instr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.456     6.873 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/instr_3/Q
                         net (fo=95, routed)          3.577    10.450    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/instr[3]
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.124    10.574 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4231/O
                         net (fo=11, routed)          1.124    11.698    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4234
    SLICE_X12Y19         LUT6 (Prop_lut6_I2_O)        0.124    11.822 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o410521/O
                         net (fo=105, routed)         5.844    17.667    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41052
    SLICE_X26Y7          LUT5 (Prop_lut5_I0_O)        0.124    17.791 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o412755/O
                         net (fo=1, routed)           0.674    18.465    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o412755
    SLICE_X26Y7          LUT6 (Prop_lut6_I1_O)        0.124    18.589 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o412757/O
                         net (fo=1, routed)           0.000    18.589    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/state[3]_X_5_o_wide_mux_336_OUT[5]
    SLICE_X26Y7          FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_6_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.501    25.871    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X26Y7          FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_6_5/C
                         clock pessimism              0.385    26.256    
                         clock uncertainty           -0.079    26.177    
    SLICE_X26Y7          FDRE (Setup_fdre_C_D)        0.029    26.206    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_6_5
  -------------------------------------------------------------------
                         required time                         26.206    
                         arrival time                         -18.589    
  -------------------------------------------------------------------
                         slack                                  7.617    

Slack (MET) :             7.622ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/instr_3/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_5_5/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.167ns  (logic 0.952ns (7.824%)  route 11.215ns (92.176%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 25.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.677     6.417    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X15Y10         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/instr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.456     6.873 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/instr_3/Q
                         net (fo=95, routed)          3.577    10.450    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/instr[3]
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.124    10.574 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4231/O
                         net (fo=11, routed)          1.124    11.698    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4234
    SLICE_X12Y19         LUT6 (Prop_lut6_I2_O)        0.124    11.822 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o410521/O
                         net (fo=105, routed)         5.858    17.681    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41052
    SLICE_X27Y6          LUT5 (Prop_lut5_I0_O)        0.124    17.805 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o411006/O
                         net (fo=1, routed)           0.656    18.461    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o411005
    SLICE_X26Y6          LUT6 (Prop_lut6_I1_O)        0.124    18.585 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o411008/O
                         net (fo=1, routed)           0.000    18.585    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/state[3]_X_5_o_wide_mux_335_OUT[5]
    SLICE_X26Y6          FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_5_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.502    25.872    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X26Y6          FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_5_5/C
                         clock pessimism              0.385    26.257    
                         clock uncertainty           -0.079    26.178    
    SLICE_X26Y6          FDRE (Setup_fdre_C_D)        0.029    26.207    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_5_5
  -------------------------------------------------------------------
                         required time                         26.207    
                         arrival time                         -18.585    
  -------------------------------------------------------------------
                         slack                                  7.622    

Slack (MET) :             7.626ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/instr_3/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_3_5/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.166ns  (logic 0.952ns (7.825%)  route 11.214ns (92.175%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 25.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.677     6.417    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X15Y10         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/instr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.456     6.873 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/instr_3/Q
                         net (fo=95, routed)          3.577    10.450    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/instr[3]
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.124    10.574 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4231/O
                         net (fo=11, routed)          1.124    11.698    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4234
    SLICE_X12Y19         LUT6 (Prop_lut6_I2_O)        0.124    11.822 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o410521/O
                         net (fo=105, routed)         5.846    17.668    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41052
    SLICE_X27Y5          LUT5 (Prop_lut5_I0_O)        0.124    17.792 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o47505/O
                         net (fo=1, routed)           0.667    18.459    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o47504
    SLICE_X27Y5          LUT6 (Prop_lut6_I1_O)        0.124    18.583 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o47507/O
                         net (fo=1, routed)           0.000    18.583    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/state[3]_X_5_o_wide_mux_333_OUT[5]
    SLICE_X27Y5          FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_3_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.502    25.872    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X27Y5          FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_3_5/C
                         clock pessimism              0.385    26.257    
                         clock uncertainty           -0.079    26.178    
    SLICE_X27Y5          FDRE (Setup_fdre_C_D)        0.031    26.209    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_3_5
  -------------------------------------------------------------------
                         required time                         26.209    
                         arrival time                         -18.583    
  -------------------------------------------------------------------
                         slack                                  7.626    

Slack (MET) :             7.631ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/instr_3/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_4_3/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.209ns  (logic 0.952ns (7.798%)  route 11.257ns (92.202%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 25.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.677     6.417    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X15Y10         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/instr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.456     6.873 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/instr_3/Q
                         net (fo=95, routed)          3.577    10.450    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/instr[3]
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.124    10.574 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4231/O
                         net (fo=11, routed)          1.124    11.698    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4234
    SLICE_X12Y19         LUT6 (Prop_lut6_I2_O)        0.124    11.822 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o410521/O
                         net (fo=105, routed)         5.712    17.534    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41052
    SLICE_X30Y5          LUT5 (Prop_lut5_I0_O)        0.124    17.658 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o49035/O
                         net (fo=1, routed)           0.844    18.502    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o49034
    SLICE_X30Y5          LUT6 (Prop_lut6_I1_O)        0.124    18.626 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o49037/O
                         net (fo=1, routed)           0.000    18.626    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/state[3]_X_5_o_wide_mux_334_OUT[3]
    SLICE_X30Y5          FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_4_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.502    25.872    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X30Y5          FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_4_3/C
                         clock pessimism              0.385    26.257    
                         clock uncertainty           -0.079    26.178    
    SLICE_X30Y5          FDRE (Setup_fdre_C_D)        0.079    26.257    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_4_3
  -------------------------------------------------------------------
                         required time                         26.257    
                         arrival time                         -18.626    
  -------------------------------------------------------------------
                         slack                                  7.631    

Slack (MET) :             7.637ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/instr_3/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_5_3/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.155ns  (logic 0.952ns (7.832%)  route 11.203ns (92.168%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.872ns = ( 25.872 - 20.000 ) 
    Source Clock Delay      (SCD):    6.417ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.677     6.417    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X15Y10         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/instr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.456     6.873 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/instr_3/Q
                         net (fo=95, routed)          3.577    10.450    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/instr[3]
    SLICE_X13Y22         LUT3 (Prop_lut3_I0_O)        0.124    10.574 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4231/O
                         net (fo=11, routed)          1.124    11.698    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4234
    SLICE_X12Y19         LUT6 (Prop_lut6_I2_O)        0.124    11.822 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o410521/O
                         net (fo=105, routed)         5.694    17.516    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o41052
    SLICE_X31Y5          LUT5 (Prop_lut5_I0_O)        0.124    17.640 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o410786/O
                         net (fo=1, routed)           0.808    18.448    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o410785
    SLICE_X31Y5          LUT6 (Prop_lut6_I1_O)        0.124    18.572 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o410788/O
                         net (fo=1, routed)           0.000    18.572    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/state[3]_X_5_o_wide_mux_335_OUT[3]
    SLICE_X31Y5          FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_5_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.502    25.872    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X31Y5          FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_5_3/C
                         clock pessimism              0.385    26.257    
                         clock uncertainty           -0.079    26.178    
    SLICE_X31Y5          FDRE (Setup_fdre_C_D)        0.031    26.209    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_5_3
  -------------------------------------------------------------------
                         required time                         26.209    
                         arrival time                         -18.572    
  -------------------------------------------------------------------
                         slack                                  7.637    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_4_15/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_3_14/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.227ns  (logic 5.123ns (41.898%)  route 7.104ns (58.102%))
  Logic Levels:           5  (DSP48E1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.863ns = ( 25.863 - 20.000 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.673     6.413    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X10Y18         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_4_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.518     6.931 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_4_15/Q
                         net (fo=5, routed)           1.158     8.089    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_4[15]
    SLICE_X13Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.213 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_divider_divisor_36/O
                         net (fo=1, routed)           0.000     8.213    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_divider_divisor_36
    SLICE_X13Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     8.430 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_divider_divisor_2_f7_5/O
                         net (fo=33, routed)          2.499    10.929    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/divider_divisor[15]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[18]_P[14])
                                                      4.016    14.945 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmult_n0620/P[14]
                         net (fo=5, routed)           1.475    16.421    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/n0620[14]
    SLICE_X33Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.545 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o4138011/O
                         net (fo=8, routed)           1.972    18.517    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o413801
    SLICE_X16Y18         LUT6 (Prop_lut6_I5_O)        0.124    18.641 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/Mmux_state[2]_GND_5_o_Mux_327_o46857/O
                         net (fo=1, routed)           0.000    18.641    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/state[3]_X_5_o_wide_mux_333_OUT[14]
    SLICE_X16Y18         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_3_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.493    25.863    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X16Y18         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_3_14/C
                         clock pessimism              0.485    26.348    
                         clock uncertainty           -0.079    26.269    
    SLICE_X16Y18         FDRE (Setup_fdre_C_D)        0.077    26.346    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reg_3_14
  -------------------------------------------------------------------
                         required time                         26.346    
                         arrival time                         -18.641    
  -------------------------------------------------------------------
                         slack                                  7.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_6/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_6/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.280ns (64.602%)  route 0.153ns (35.398%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.563     1.835    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X22Y2          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y2          FDCE (Prop_fdce_C_Q)         0.141     1.976 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1_6/Q
                         net (fo=1, routed)           0.153     2.129    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_1[6]
    SLICE_X21Y3          LUT6 (Prop_lut6_I4_O)        0.045     2.174 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_66/O
                         net (fo=1, routed)           0.000     2.174    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_66
    SLICE_X21Y3          MUXF7 (Prop_muxf7_I0_O)      0.071     2.245 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_4_f7_5/O
                         net (fo=1, routed)           0.000     2.245    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_4_f76
    SLICE_X21Y3          MUXF8 (Prop_muxf8_I0_O)      0.023     2.268 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_2_f8_5/O
                         net (fo=1, routed)           0.000     2.268    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_data_out_aa[6]
    SLICE_X21Y3          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.832     2.386    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X21Y3          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_6/C
                         clock pessimism             -0.287     2.099    
    SLICE_X21Y3          FDRE (Hold_fdre_C_D)         0.105     2.204    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_6
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_5_0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.283ns (60.353%)  route 0.186ns (39.647%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.562     1.834    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X23Y3          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_5_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3          FDCE (Prop_fdce_C_Q)         0.141     1.975 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_5_0/Q
                         net (fo=1, routed)           0.186     2.161    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_5[0]
    SLICE_X20Y1          LUT6 (Prop_lut6_I4_O)        0.045     2.206 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_51/O
                         net (fo=1, routed)           0.000     2.206    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_51
    SLICE_X20Y1          MUXF7 (Prop_muxf7_I1_O)      0.075     2.281 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_4_f7/O
                         net (fo=1, routed)           0.000     2.281    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_4_f7
    SLICE_X20Y1          MUXF8 (Prop_muxf8_I0_O)      0.022     2.303 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_2_f8/O
                         net (fo=1, routed)           0.000     2.303    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_data_out_aa[0]
    SLICE_X20Y1          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.833     2.387    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X20Y1          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_0/C
                         clock pessimism             -0.287     2.100    
    SLICE_X20Y1          FDRE (Hold_fdre_C_D)         0.134     2.234    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_0
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_7/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_7/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.267ns (58.838%)  route 0.187ns (41.162%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.563     1.835    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X22Y1          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDCE (Prop_fdce_C_Q)         0.141     1.976 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11_7/Q
                         net (fo=1, routed)           0.187     2.163    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/array_reg_11[7]
    SLICE_X18Y2          LUT6 (Prop_lut6_I3_O)        0.045     2.208 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_514/O
                         net (fo=1, routed)           0.000     2.208    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_514
    SLICE_X18Y2          MUXF7 (Prop_muxf7_I0_O)      0.062     2.270 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_3_f7_6/O
                         net (fo=1, routed)           0.000     2.270    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_3_f77
    SLICE_X18Y2          MUXF8 (Prop_muxf8_I1_O)      0.019     2.289 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_fifo/Mmux_r_data_2_f8_6/O
                         net (fo=1, routed)           0.000     2.289    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/tx_data_out_aa[7]
    SLICE_X18Y2          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.834     2.388    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X18Y2          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_7/C
                         clock pessimism             -0.287     2.101    
    SLICE_X18Y2          FDRE (Hold_fdre_C_D)         0.105     2.206    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/toPCreg_7
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007d6/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk0000018d/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.148ns (38.319%)  route 0.238ns (61.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.552     1.824    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X20Y22         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007d6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.148     1.972 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007d6/Q
                         net (fo=2, routed)           0.238     2.210    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_sig00000217
    SLICE_X24Y24         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk0000018d/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.814     2.368    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X24Y24         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk0000018d/C
                         clock pessimism             -0.287     2.081    
    SLICE_X24Y24         FDRE (Hold_fdre_C_D)         0.022     2.103    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk0000018d
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007ce/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk00000189/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.148ns (38.984%)  route 0.232ns (61.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.552     1.824    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X20Y22         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007ce/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.148     1.972 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007ce/Q
                         net (fo=2, routed)           0.232     2.203    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_sig00000213
    SLICE_X24Y25         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk00000189/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.814     2.368    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X24Y25         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk00000189/C
                         clock pessimism             -0.287     2.081    
    SLICE_X24Y25         FDRE (Hold_fdre_C_D)         0.010     2.091    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk00000189
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk00000565/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk00000572/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.550     1.822    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X23Y26         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk00000565/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.141     1.963 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk00000565/Q
                         net (fo=1, routed)           0.056     2.019    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_sig0000070f
    SLICE_X23Y26         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk00000572/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.815     2.369    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X23Y26         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk00000572/C
                         clock pessimism             -0.547     1.822    
    SLICE_X23Y26         FDRE (Hold_fdre_C_D)         0.076     1.898    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk00000572
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007ad/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000005fc/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.311ns (63.158%)  route 0.181ns (36.842%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.552     1.824    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X20Y22         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007ad/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.148     1.972 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007ad/Q
                         net (fo=32, routed)          0.181     2.153    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_sig000007e8
    SLICE_X22Y22         LUT3 (Prop_lut3_I2_O)        0.098     2.251 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk0000076a/O
                         net (fo=1, routed)           0.000     2.251    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_sig000007b4
    SLICE_X22Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.316 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000005ed_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.316    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_sig000007b5
    SLICE_X22Y22         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000005fc/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.817     2.371    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X22Y22         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000005fc/C
                         clock pessimism             -0.287     2.084    
    SLICE_X22Y22         FDRE (Hold_fdre_C_D)         0.105     2.189    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000005fc
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/addr_10/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.164ns (25.959%)  route 0.468ns (74.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.558     1.830    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X20Y13         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/addr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.164     1.994 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/addr_10/Q
                         net (fo=35, routed)          0.468     2.461    Inst_student_code/Inst_lc3_computer/memory_data/addr[10]
    RAMB36_X1Y1          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.874     2.428    Inst_student_code/Inst_lc3_computer/memory_data/clk
    RAMB36_X1Y1          RAMB36E1                                     r  Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_0/CLKARDCLK
                         clock pessimism             -0.287     2.142    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.325    Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_0
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk0000046c/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk0000006c/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.555     1.827    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X29Y27         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk0000046c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk0000046c/Q
                         net (fo=19, routed)          0.080     2.048    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_sig000000d6
    SLICE_X29Y27         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk0000006c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.820     2.374    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X29Y27         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk0000006c/C
                         clock pessimism             -0.547     1.827    
    SLICE_X29Y27         FDRE (Hold_fdre_C_D)         0.075     1.902    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk0000006c
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk00000510/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk0000051a/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.583     1.855    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X39Y20         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk00000510/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     1.996 r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk00000510/Q
                         net (fo=1, routed)           0.100     2.096    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_sig000006c4
    SLICE_X37Y20         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk0000051a/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.850     2.404    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X37Y20         FDRE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk0000051a/C
                         clock pessimism             -0.535     1.869    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.075     1.944    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk0000051a
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y2     Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y6     Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y4     Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y7     Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y3     Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y11    Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y2     Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y4     Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y0     Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y3     Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_10/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y21    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007aa/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y22    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007ac/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y22    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007ae/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X28Y19    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007b0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X28Y19    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007b0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y18    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007b7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X28Y20    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007be/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X28Y20    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007be/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y18    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007c0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X28Y23    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007c1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y21    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007aa/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y22    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007ac/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y22    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007ac/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y22    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007ae/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y22    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007ae/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X28Y19    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007b0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y21    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007b1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y21    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007b2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y21    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007b3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y20    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/dvd/blk00000003_blk000007b4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.311ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_0/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 0.602ns (15.374%)  route 3.314ns (84.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 25.867 - 20.000 ) 
    Source Clock Delay      (SCD):    6.423ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.683     6.423    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X11Y7          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     6.879 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          0.896     7.775    Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg_0
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.146     7.921 f  Inst_student_code/lc3_debug_1/BtnToggle_1/lc3_1_i_2/O
                         net (fo=43, routed)          2.418    10.339    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reset
    SLICE_X24Y8          FDCE                                         f  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.497    25.867    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X24Y8          FDCE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_0/C
                         clock pessimism              0.385    26.252    
                         clock uncertainty           -0.079    26.173    
    SLICE_X24Y8          FDCE (Recov_fdce_C_CLR)     -0.523    25.650    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_0
  -------------------------------------------------------------------
                         required time                         25.650    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                 15.311    

Slack (MET) :             15.311ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_9/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 0.602ns (15.374%)  route 3.314ns (84.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 25.867 - 20.000 ) 
    Source Clock Delay      (SCD):    6.423ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.683     6.423    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X11Y7          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     6.879 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          0.896     7.775    Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg_0
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.146     7.921 f  Inst_student_code/lc3_debug_1/BtnToggle_1/lc3_1_i_2/O
                         net (fo=43, routed)          2.418    10.339    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reset
    SLICE_X24Y8          FDCE                                         f  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.497    25.867    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X24Y8          FDCE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_9/C
                         clock pessimism              0.385    26.252    
                         clock uncertainty           -0.079    26.173    
    SLICE_X24Y8          FDCE (Recov_fdce_C_CLR)     -0.523    25.650    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_9
  -------------------------------------------------------------------
                         required time                         25.650    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                 15.311    

Slack (MET) :             15.316ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_11/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.602ns (15.416%)  route 3.303ns (84.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 25.861 - 20.000 ) 
    Source Clock Delay      (SCD):    6.423ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.683     6.423    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X11Y7          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     6.879 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          0.896     7.775    Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg_0
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.146     7.921 f  Inst_student_code/lc3_debug_1/BtnToggle_1/lc3_1_i_2/O
                         net (fo=43, routed)          2.407    10.328    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reset
    SLICE_X24Y16         FDCE                                         f  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.491    25.861    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X24Y16         FDCE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_11/C
                         clock pessimism              0.385    26.246    
                         clock uncertainty           -0.079    26.167    
    SLICE_X24Y16         FDCE (Recov_fdce_C_CLR)     -0.523    25.644    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_11
  -------------------------------------------------------------------
                         required time                         25.644    
                         arrival time                         -10.328    
  -------------------------------------------------------------------
                         slack                                 15.316    

Slack (MET) :             15.330ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_8/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.602ns (15.818%)  route 3.204ns (84.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.862ns = ( 25.862 - 20.000 ) 
    Source Clock Delay      (SCD):    6.423ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.683     6.423    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X11Y7          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     6.879 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          0.896     7.775    Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg_0
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.146     7.921 f  Inst_student_code/lc3_debug_1/BtnToggle_1/lc3_1_i_2/O
                         net (fo=43, routed)          2.308    10.229    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reset
    SLICE_X23Y15         FDCE                                         f  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.492    25.862    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X23Y15         FDCE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_8/C
                         clock pessimism              0.385    26.247    
                         clock uncertainty           -0.079    26.168    
    SLICE_X23Y15         FDCE (Recov_fdce_C_CLR)     -0.609    25.559    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_8
  -------------------------------------------------------------------
                         required time                         25.559    
                         arrival time                         -10.229    
  -------------------------------------------------------------------
                         slack                                 15.330    

Slack (MET) :             15.351ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_3/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.602ns (15.533%)  route 3.274ns (84.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 25.867 - 20.000 ) 
    Source Clock Delay      (SCD):    6.423ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.683     6.423    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X11Y7          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     6.879 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          0.896     7.775    Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg_0
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.146     7.921 f  Inst_student_code/lc3_debug_1/BtnToggle_1/lc3_1_i_2/O
                         net (fo=43, routed)          2.378    10.299    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reset
    SLICE_X24Y7          FDCE                                         f  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.497    25.867    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X24Y7          FDCE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_3/C
                         clock pessimism              0.385    26.252    
                         clock uncertainty           -0.079    26.173    
    SLICE_X24Y7          FDCE (Recov_fdce_C_CLR)     -0.523    25.650    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_3
  -------------------------------------------------------------------
                         required time                         25.650    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                 15.351    

Slack (MET) :             15.351ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_5/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.602ns (15.533%)  route 3.274ns (84.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 25.867 - 20.000 ) 
    Source Clock Delay      (SCD):    6.423ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.683     6.423    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X11Y7          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     6.879 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          0.896     7.775    Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg_0
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.146     7.921 f  Inst_student_code/lc3_debug_1/BtnToggle_1/lc3_1_i_2/O
                         net (fo=43, routed)          2.378    10.299    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reset
    SLICE_X24Y7          FDCE                                         f  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.497    25.867    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X24Y7          FDCE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_5/C
                         clock pessimism              0.385    26.252    
                         clock uncertainty           -0.079    26.173    
    SLICE_X24Y7          FDCE (Recov_fdce_C_CLR)     -0.523    25.650    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_5
  -------------------------------------------------------------------
                         required time                         25.650    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                 15.351    

Slack (MET) :             15.439ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_14/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.602ns (15.843%)  route 3.198ns (84.157%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.865ns = ( 25.865 - 20.000 ) 
    Source Clock Delay      (SCD):    6.423ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.683     6.423    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X11Y7          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     6.879 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          0.896     7.775    Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg_0
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.146     7.921 f  Inst_student_code/lc3_debug_1/BtnToggle_1/lc3_1_i_2/O
                         net (fo=43, routed)          2.302    10.223    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reset
    SLICE_X21Y16         FDCE                                         f  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.495    25.865    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X21Y16         FDCE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_14/C
                         clock pessimism              0.485    26.350    
                         clock uncertainty           -0.079    26.271    
    SLICE_X21Y16         FDCE (Recov_fdce_C_CLR)     -0.609    25.662    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_14
  -------------------------------------------------------------------
                         required time                         25.662    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                 15.439    

Slack (MET) :             15.660ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_13/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.602ns (16.812%)  route 2.979ns (83.188%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 25.867 - 20.000 ) 
    Source Clock Delay      (SCD):    6.423ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.683     6.423    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X11Y7          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     6.879 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          0.896     7.775    Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg_0
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.146     7.921 f  Inst_student_code/lc3_debug_1/BtnToggle_1/lc3_1_i_2/O
                         net (fo=43, routed)          2.083    10.004    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reset
    SLICE_X15Y16         FDCE                                         f  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.497    25.867    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X15Y16         FDCE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_13/C
                         clock pessimism              0.485    26.352    
                         clock uncertainty           -0.079    26.273    
    SLICE_X15Y16         FDCE (Recov_fdce_C_CLR)     -0.609    25.664    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_13
  -------------------------------------------------------------------
                         required time                         25.664    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                 15.660    

Slack (MET) :             15.725ns  (required time - arrival time)
  Source:                 Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_10/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 0.602ns (17.123%)  route 2.914ns (82.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 25.867 - 20.000 ) 
    Source Clock Delay      (SCD):    6.423ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.683     6.423    Inst_student_code/lc3_debug_1/BtnToggle_1/clk
    SLICE_X11Y7          FDRE                                         r  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.456     6.879 f  Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg/Q
                         net (fo=63, routed)          0.896     7.775    Inst_student_code/lc3_debug_1/BtnToggle_1/dbg_btn_reg_reg_0
    SLICE_X8Y7           LUT2 (Prop_lut2_I0_O)        0.146     7.921 f  Inst_student_code/lc3_debug_1/BtnToggle_1/lc3_1_i_2/O
                         net (fo=43, routed)          2.018     9.939    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/reset
    SLICE_X21Y13         FDCE                                         f  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.497    25.867    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/clk
    SLICE_X21Y13         FDCE                                         r  Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_10/C
                         clock pessimism              0.485    26.352    
                         clock uncertainty           -0.079    26.273    
    SLICE_X21Y13         FDCE (Recov_fdce_C_CLR)     -0.609    25.664    Inst_student_code/Inst_lc3_computer/CPU_communicator/lc3_1/data_out_10
  -------------------------------------------------------------------
                         required time                         25.664    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                 15.725    

Slack (MET) :             15.875ns  (required time - arrival time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_2_1/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.456ns (12.574%)  route 3.171ns (87.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns = ( 25.924 - 20.000 ) 
    Source Clock Delay      (SCD):    6.424ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.797    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.885 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.639    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.740 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.684     6.424    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X13Y3          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.456     6.880 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         3.171    10.051    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X3Y6           FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_2_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L16                                               0.000    20.000 r  clk125 (IN)
                         net (fo=0)                   0.000    20.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.685 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    24.279    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.370 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        1.554    25.924    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X3Y6           FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_2_1/C
                         clock pessimism              0.485    26.409    
                         clock uncertainty           -0.079    26.330    
    SLICE_X3Y6           FDCE (Recov_fdce_C_CLR)     -0.405    25.925    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/array_reg_2_1
  -------------------------------------------------------------------
                         required time                         25.925    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                 15.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/r_ptr_reg_0/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.062%)  route 0.186ns (56.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.568     1.840    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X13Y3          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     1.981 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.186     2.167    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X11Y3          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/r_ptr_reg_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.836     2.390    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X11Y3          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/r_ptr_reg_0/C
                         clock pessimism             -0.534     1.856    
    SLICE_X11Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.764    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/r_ptr_reg_0
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_0/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.599%)  route 0.320ns (69.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.568     1.840    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X13Y3          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     1.981 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.320     2.301    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X10Y0          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.837     2.391    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X10Y0          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_0/C
                         clock pessimism             -0.534     1.857    
    SLICE_X10Y0          FDCE (Remov_fdce_C_CLR)     -0.067     1.790    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_0
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/empty_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.529%)  route 0.321ns (69.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.568     1.840    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X13Y3          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     1.981 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.321     2.302    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X10Y2          FDPE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/empty_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.837     2.391    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X10Y2          FDPE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/empty_reg/C
                         clock pessimism             -0.534     1.857    
    SLICE_X10Y2          FDPE (Remov_fdpe_C_PRE)     -0.071     1.786    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/empty_reg
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/full_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.733%)  route 0.333ns (70.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.568     1.840    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X13Y3          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     1.981 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.333     2.314    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X10Y1          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/full_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.837     2.391    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X10Y1          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/full_reg/C
                         clock pessimism             -0.534     1.857    
    SLICE_X10Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.790    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/full_reg
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/r_ptr_reg_1/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.529%)  route 0.321ns (69.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.568     1.840    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X13Y3          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     1.981 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.321     2.302    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X11Y2          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/r_ptr_reg_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.837     2.391    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X11Y2          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/r_ptr_reg_1/C
                         clock pessimism             -0.534     1.857    
    SLICE_X11Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.765    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/r_ptr_reg_1
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/r_ptr_reg_2/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.529%)  route 0.321ns (69.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.568     1.840    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X13Y3          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     1.981 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.321     2.302    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X11Y2          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/r_ptr_reg_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.837     2.391    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X11Y2          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/r_ptr_reg_2/C
                         clock pessimism             -0.534     1.857    
    SLICE_X11Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.765    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/r_ptr_reg_2
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/r_ptr_reg_3/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.529%)  route 0.321ns (69.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.568     1.840    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X13Y3          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     1.981 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.321     2.302    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X11Y2          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/r_ptr_reg_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.837     2.391    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X11Y2          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/r_ptr_reg_3/C
                         clock pessimism             -0.534     1.857    
    SLICE_X11Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.765    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/r_ptr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_1/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.733%)  route 0.333ns (70.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.568     1.840    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X13Y3          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     1.981 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.333     2.314    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X11Y1          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.837     2.391    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X11Y1          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_1/C
                         clock pessimism             -0.534     1.857    
    SLICE_X11Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.765    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_1
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_2/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.733%)  route 0.333ns (70.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.568     1.840    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X13Y3          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     1.981 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.333     2.314    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X11Y1          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.837     2.391    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X11Y1          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_2/C
                         clock pessimism             -0.534     1.857    
    SLICE_X11Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.765    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_2
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_3/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.733%)  route 0.333ns (70.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.246    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.272 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.568     1.840    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X13Y3          FDRE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     1.981 f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg_0/Q
                         net (fo=276, routed)         0.333     2.314    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_jtag_chainSerial/fromPCReg[0]
    SLICE_X11Y1          FDCE                                         f  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L16                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk125
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_bufg/O
                         net (fo=1742, routed)        0.837     2.391    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk_BUFG
    SLICE_X11Y1          FDCE                                         r  Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_3/C
                         clock pessimism             -0.534     1.857    
    SLICE_X11Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.765    Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/rx_fifo/w_ptr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.549    





