

================================================================
== Vitis HLS Report for 'operator_2_Pipeline_VITIS_LOOP_84_1'
================================================================
* Date:           Tue Feb  8 15:34:18 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.945 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_84_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx_25 = alloca i32 1"   --->   Operation 5 'alloca' 'idx_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idx_tmp = alloca i32 1"   --->   Operation 6 'alloca' 'idx_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%agg_result_num2_0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %agg_result_num2_0"   --->   Operation 7 'read' 'agg_result_num2_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%agg_result_num16_0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %agg_result_num16_0"   --->   Operation 8 'read' 'agg_result_num16_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%agg_result_num_0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %agg_result_num_0"   --->   Operation 9 'read' 'agg_result_num_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %idx_tmp"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 1, i2 %idx_25"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%idx_33 = load i2 %idx_25" [../src/ban.cpp:85]   --->   Operation 13 'load' 'idx_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.44ns)   --->   "%icmp_ln84 = icmp_eq  i2 %idx_33, i2 3" [../src/ban.cpp:84]   --->   Operation 15 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %_ifconv, void %.exitStub" [../src/ban.cpp:84]   --->   Operation 16 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%idx_tmp_load_6 = load i32 %idx_tmp" [../src/ban.cpp:85]   --->   Operation 17 'load' 'idx_tmp_load_6' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.99ns)   --->   "%icmp_ln85 = icmp_eq  i32 %idx_tmp_load_6, i32 0" [../src/ban.cpp:85]   --->   Operation 18 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.54ns)   --->   "%idx_37 = add i2 %idx_33, i2 1" [../src/ban.cpp:85]   --->   Operation 19 'add' 'idx_37' <Predicate = (!icmp_ln84)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %agg_result_num_0_read, i32 %agg_result_num16_0_read, i32 %agg_result_num2_0_read, i2 %idx_33" [../src/ban.cpp:85]   --->   Operation 20 'mux' 'tmp_s' <Predicate = (!icmp_ln84)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%bitcast_ln85 = bitcast i32 %tmp_s" [../src/ban.cpp:85]   --->   Operation 21 'bitcast' 'bitcast_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln85, i32 23, i32 30" [../src/ban.cpp:85]   --->   Operation 22 'partselect' 'tmp_58' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i32 %bitcast_ln85" [../src/ban.cpp:85]   --->   Operation 23 'trunc' 'trunc_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.84ns)   --->   "%icmp_ln85_9 = icmp_ne  i8 %tmp_58, i8 255" [../src/ban.cpp:85]   --->   Operation 24 'icmp' 'icmp_ln85_9' <Predicate = (!icmp_ln84)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.05ns)   --->   "%icmp_ln85_10 = icmp_eq  i23 %trunc_ln85, i23 0" [../src/ban.cpp:85]   --->   Operation 25 'icmp' 'icmp_ln85_10' <Predicate = (!icmp_ln84)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [2/2] (2.78ns)   --->   "%tmp_59 = fcmp_oeq  i32 %tmp_s, i32 0" [../src/ban.cpp:85]   --->   Operation 26 'fcmp' 'tmp_59' <Predicate = (!icmp_ln84)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.17ns)   --->   "%idx_36 = select i1 %icmp_ln85, i2 %idx_37, i2 %idx_33" [../src/ban.cpp:85]   --->   Operation 27 'select' 'idx_36' <Predicate = (!icmp_ln84)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln84 = store i2 %idx_36, i2 %idx_25" [../src/ban.cpp:84]   --->   Operation 28 'store' 'store_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.42>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%idx_tmp_load = load i32 %idx_tmp"   --->   Operation 40 'load' 'idx_tmp_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %idx_tmp_out, i32 %idx_tmp_load"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.94>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../src/ban.cpp:85]   --->   Operation 29 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node idx)   --->   "%or_ln85 = or i1 %icmp_ln85_10, i1 %icmp_ln85_9" [../src/ban.cpp:85]   --->   Operation 30 'or' 'or_ln85' <Predicate = (icmp_ln85)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/2] (2.78ns)   --->   "%tmp_59 = fcmp_oeq  i32 %tmp_s, i32 0" [../src/ban.cpp:85]   --->   Operation 31 'fcmp' 'tmp_59' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node idx)   --->   "%and_ln85 = and i1 %or_ln85, i1 %tmp_59" [../src/ban.cpp:85]   --->   Operation 32 'and' 'and_ln85' <Predicate = (icmp_ln85)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node idx)   --->   "%xor_ln85 = xor i1 %and_ln85, i1 1" [../src/ban.cpp:85]   --->   Operation 33 'xor' 'xor_ln85' <Predicate = (icmp_ln85)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node idx)   --->   "%and_ln85_5 = and i1 %icmp_ln85, i1 %xor_ln85" [../src/ban.cpp:85]   --->   Operation 34 'and' 'and_ln85_5' <Predicate = (icmp_ln85)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.28ns) (out node of the LUT)   --->   "%idx = select i1 %and_ln85_5, i2 %idx_37, i2 0" [../src/ban.cpp:85]   --->   Operation 35 'select' 'idx' <Predicate = (icmp_ln85)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node idx_38)   --->   "%zext_ln81 = zext i2 %idx" [../src/ban.cpp:81]   --->   Operation 36 'zext' 'zext_ln81' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.44ns) (out node of the LUT)   --->   "%idx_38 = select i1 %icmp_ln85, i32 %zext_ln81, i32 %idx_tmp_load_6" [../src/ban.cpp:85]   --->   Operation 37 'select' 'idx_38' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln84 = store i32 %idx_38, i32 %idx_tmp" [../src/ban.cpp:84]   --->   Operation 38 'store' 'store_ln84' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln84 = br void %.preheader" [../src/ban.cpp:84]   --->   Operation 39 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('idx_tmp') [6]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'idx_tmp' [10]  (0.427 ns)

 <State 2>: 3.26ns
The critical path consists of the following:
	'load' operation ('idx', ../src/ban.cpp:85) on local variable 'idx' [14]  (0 ns)
	'mux' operation ('tmp_s', ../src/ban.cpp:85) [23]  (0.476 ns)
	'fcmp' operation ('tmp_59', ../src/ban.cpp:85) [30]  (2.78 ns)

 <State 3>: 3.94ns
The critical path consists of the following:
	'fcmp' operation ('tmp_59', ../src/ban.cpp:85) [30]  (2.78 ns)
	'and' operation ('and_ln85', ../src/ban.cpp:85) [31]  (0 ns)
	'xor' operation ('xor_ln85', ../src/ban.cpp:85) [32]  (0 ns)
	'and' operation ('and_ln85_5', ../src/ban.cpp:85) [33]  (0 ns)
	'select' operation ('idx', ../src/ban.cpp:85) [34]  (0.287 ns)
	'select' operation ('idx', ../src/ban.cpp:85) [36]  (0.449 ns)
	'store' operation ('store_ln84', ../src/ban.cpp:84) of variable 'idx', ../src/ban.cpp:85 on local variable 'idx_tmp' [38]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
