CLK_SET_RATE_PARENT,VAR_0
EINVAL,VAR_1
ENOMEM,VAR_2
EPROBE_DEFER,VAR_3
GFP_KERNEL,VAR_4
IS_ERR,FUNC_0
PTR_ERR,FUNC_1
SI5351_CLKOUT_SRC_MSYNTH_N,VAR_5
SI5351_INTERRUPT_MASK,VAR_6
SI5351_PLLA_SOURCE,VAR_7
SI5351_PLLB_SOURCE,VAR_8
SI5351_PLL_INPUT_SOURCE,VAR_9
SI5351_VARIANT_A3,VAR_10
SI5351_VARIANT_B,VAR_11
SI5351_VARIANT_C,VAR_12
WARN_ON,FUNC_2
__clk_get_name,FUNC_3
_si5351_clkout_reparent,FUNC_4
_si5351_clkout_set_disable_state,FUNC_5
_si5351_clkout_set_drive_strength,FUNC_6
_si5351_msynth_reparent,FUNC_7
_si5351_pll_reparent,FUNC_8
clk_set_rate,FUNC_9
dev_err,FUNC_10
devm_clk_get,FUNC_11
devm_clk_hw_register,FUNC_12
devm_kcalloc,FUNC_13
devm_kzalloc,FUNC_14
devm_regmap_init_i2c,FUNC_15
i2c_set_clientdata,FUNC_16
memset,FUNC_17
of_clk_add_hw_provider,FUNC_18
si53351_of_clk_get,VAR_13
si5351_clkin_ops,VAR_14
si5351_clkout_names,VAR_15
si5351_clkout_ops,VAR_16
si5351_dt_parse,FUNC_19
si5351_input_names,VAR_17
si5351_msynth_names,VAR_18
si5351_msynth_ops,VAR_19
si5351_pll_names,VAR_20
si5351_pll_ops,VAR_21
si5351_reg_write,FUNC_20
si5351_regmap_config,VAR_22
si5351_set_bits,FUNC_21
si5351_vxco_ops,VAR_23
si5351_xtal_ops,VAR_24
si5351_i2c_probe,FUNC_22
client,VAR_25
id,VAR_26
variant,VAR_27
pdata,VAR_28
drvdata,VAR_29
init,VAR_30
parent_names,VAR_31
num_parents,VAR_32
num_clocks,VAR_33
ret,VAR_34
n,VAR_35
ret,VAR_36
