

================================================================
== Vitis HLS Report for 'runOutputL1toL2'
================================================================
* Date:           Sat Jan 22 00:49:20 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.628 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       54|       54| 0.540 us | 0.540 us |   54|   54|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_L2_H_LOOP_L2_W  |       52|       52|         5|          1|          1|    49|    yes   |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.62>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %wo, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %ho, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %ko_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %empty_23, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %empty_24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %empty, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.45ns)   --->   "%ko_2_read = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %ko_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:247->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 14 'read' 'ko_2_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (1.45ns)   --->   "%ho_read = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %ho" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:251->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 15 'read' 'ho_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 4> <FIFO>
ST_1 : Operation 16 [1/1] (1.45ns)   --->   "%wo_read = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %wo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 16 'read' 'wo_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 4> <FIFO>
ST_1 : Operation 17 [1/1] (1.45ns)   --->   "%TILESIZE_H_assign = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %empty_23"   --->   Operation 17 'read' 'TILESIZE_H_assign' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (1.45ns)   --->   "%TILESIZE_W_assign = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %empty_24"   --->   Operation 18 'read' 'TILESIZE_W_assign' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (1.45ns)   --->   "%WH_assign = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %empty"   --->   Operation 19 'read' 'WH_assign' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 4> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %TILESIZE_W_assign" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 20 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = trunc i32 %TILESIZE_H_assign" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 21 'trunc' 'trunc_ln49_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.46ns)   --->   "%mul3_i_i = mul i9 %ho_read, i9 %trunc_ln49_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:251->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 22 'mul' 'mul3_i_i' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.46ns)   --->   "%mul5_i_i = mul i9 %wo_read, i9 %trunc_ln49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 23 'mul' 'mul5_i_i' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.46ns)   --->   "%mul11_i_i = mul i9 %WH_assign, i9 %ko_2_read"   --->   Operation 24 'mul' 'mul11_i_i' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%cast = zext i32 %TILESIZE_H_assign"   --->   Operation 25 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %TILESIZE_W_assign"   --->   Operation 26 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.17ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 27 'mul' 'bound' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.60ns)   --->   "%br_ln51 = br void %bb.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 28 'br' 'br_ln51' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 4.51>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64, void %entry, i64 %add_ln51_2, void %._crit_edge.loopexit.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 29 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%hi = phi i32, void %entry, i32 %select_ln51_1, void %._crit_edge.loopexit.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 30 'phi' 'hi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%wi = phi i32, void %entry, i32 %add_ln53, void %._crit_edge.loopexit.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:53->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 31 'phi' 'wi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.06ns)   --->   "%icmp_ln51 = icmp_eq  i64 %indvar_flatten, i64 %bound" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 33 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.14ns)   --->   "%add_ln51_2 = add i64 %indvar_flatten, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 34 'add' 'add_ln51_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %._crit_edge.loopexit.i.i, void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 35 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.85ns)   --->   "%icmp_ln53 = icmp_eq  i32 %wi, i32 %TILESIZE_W_assign" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:53->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 36 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.22ns)   --->   "%select_ln51 = select i1 %icmp_ln53, i32, i32 %wi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 37 'select' 'select_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.88ns)   --->   "%add_ln51_3 = add i32, i32 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 38 'add' 'add_ln51_3' <Predicate = (!icmp_ln51)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.22ns)   --->   "%select_ln51_1 = select i1 %icmp_ln53, i32 %add_ln51_3, i32 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 39 'select' 'select_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i32 %select_ln51_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 40 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 41 [3/3] (0.99ns) (grouped into DSP with root node add8_i_i)   --->   "%mul_ln51 = mul i9 %trunc_ln49, i9 %trunc_ln51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 41 'mul' 'mul_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.71ns)   --->   "%add_ln51 = add i9 %mul11_i_i, i9 %trunc_ln51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 42 'add' 'add_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.69ns) (grouped into DSP with root node add15_i_i)   --->   "%add_ln51_1 = add i9 %add_ln51, i9 %mul3_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 43 'add' 'add_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [3/3] (0.99ns) (grouped into DSP with root node add15_i_i)   --->   "%mul_ln51_1 = mul i9 %WH_assign, i9 %add_ln51_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 44 'mul' 'mul_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty_39 = trunc i32 %select_ln51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 45 'trunc' 'empty_39' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.88ns)   --->   "%add_ln53 = add i32, i32 %select_ln51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:53->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 46 'add' 'add_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 47 [2/3] (0.99ns) (grouped into DSP with root node add8_i_i)   --->   "%mul_ln51 = mul i9 %trunc_ln49, i9 %trunc_ln51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 47 'mul' 'mul_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [2/3] (0.99ns) (grouped into DSP with root node add15_i_i)   --->   "%mul_ln51_1 = mul i9 %WH_assign, i9 %add_ln51_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 48 'mul' 'mul_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.36>
ST_4 : Operation 49 [1/3] (0.00ns) (grouped into DSP with root node add8_i_i)   --->   "%mul_ln51 = mul i9 %trunc_ln49, i9 %trunc_ln51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 49 'mul' 'mul_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [1/3] (0.00ns) (grouped into DSP with root node add15_i_i)   --->   "%mul_ln51_1 = mul i9 %WH_assign, i9 %add_ln51_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 50 'mul' 'mul_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 51 [2/2] (0.64ns) (root node of the DSP)   --->   "%add8_i_i = add i9 %empty_39, i9 %mul_ln51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 51 'add' 'add8_i_i' <Predicate = (!icmp_ln51)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 52 [1/1] (0.71ns)   --->   "%tmp1 = add i9 %mul5_i_i, i9 %empty_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 52 'add' 'tmp1' <Predicate = (!icmp_ln51)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [2/2] (0.64ns) (root node of the DSP)   --->   "%add15_i_i = add i9 %tmp1, i9 %mul_ln51_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 53 'add' 'add15_i_i' <Predicate = (!icmp_ln51)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.80>
ST_5 : Operation 54 [1/2] (0.64ns) (root node of the DSP)   --->   "%add8_i_i = add i9 %empty_39, i9 %mul_ln51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 54 'add' 'add8_i_i' <Predicate = (!icmp_ln51)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%idxprom_i_i = zext i9 %add8_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 55 'zext' 'idxprom_i_i' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 56 [1/2] (0.64ns) (root node of the DSP)   --->   "%add15_i_i = add i9 %tmp1, i9 %mul_ln51_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 56 'add' 'add15_i_i' <Predicate = (!icmp_ln51)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%output_l1_0_addr = getelementptr i32 %output_l1_0, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 57 'getelementptr' 'output_l1_0_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 58 [2/2] (1.15ns)   --->   "%output_l1_0_load = load i9 %output_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 58 'load' 'output_l1_0_load' <Predicate = (!icmp_ln51)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%output_l1_1_addr = getelementptr i32 %output_l1_1, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 59 'getelementptr' 'output_l1_1_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 60 'load' 'output_l1_1_load' <Predicate = (!icmp_ln51)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%output_l1_2_addr = getelementptr i32 %output_l1_2, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 61 'getelementptr' 'output_l1_2_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 62 'load' 'output_l1_2_load' <Predicate = (!icmp_ln51)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%output_l1_3_addr = getelementptr i32 %output_l1_3, i64, i64 %idxprom_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 63 'getelementptr' 'output_l1_3_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 64 'load' 'output_l1_3_load' <Predicate = (!icmp_ln51)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 6 <SV = 5> <Delay = 2.31>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_L2_H_LOOP_L2_W_str"   --->   Operation 65 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 66 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 67 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:53->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 68 'specloopname' 'specloopname_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%idxprom16_i_i = zext i9 %add15_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 69 'zext' 'idxprom16_i_i' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 70 [1/2] (1.15ns)   --->   "%output_l1_0_load = load i9 %output_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 70 'load' 'output_l1_0_load' <Predicate = (!icmp_ln51)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%output_l2_0_addr = getelementptr i32 %output_l2_0, i64, i64 %idxprom16_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:60->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 71 'getelementptr' 'output_l2_0_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.15ns)   --->   "%store_ln60 = store i32 %output_l1_0_load, i9 %output_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:60->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 72 'store' 'store_ln60' <Predicate = (!icmp_ln51)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 73 [1/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 73 'load' 'output_l1_1_load' <Predicate = (!icmp_ln51)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%output_l2_1_addr = getelementptr i32 %output_l2_1, i64, i64 %idxprom16_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:60->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 74 'getelementptr' 'output_l2_1_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.15ns)   --->   "%store_ln60 = store i32 %output_l1_1_load, i9 %output_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:60->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 75 'store' 'store_ln60' <Predicate = (!icmp_ln51)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 76 [1/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 76 'load' 'output_l1_2_load' <Predicate = (!icmp_ln51)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%output_l2_2_addr = getelementptr i32 %output_l2_2, i64, i64 %idxprom16_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:60->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 77 'getelementptr' 'output_l2_2_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (1.15ns)   --->   "%store_ln60 = store i32 %output_l1_2_load, i9 %output_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:60->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 78 'store' 'store_ln60' <Predicate = (!icmp_ln51)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 79 [1/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 79 'load' 'output_l1_3_load' <Predicate = (!icmp_ln51)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%output_l2_3_addr = getelementptr i32 %output_l2_3, i64, i64 %idxprom16_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:60->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 80 'getelementptr' 'output_l2_3_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.15ns)   --->   "%store_ln60 = store i32 %output_l1_3_load, i9 %output_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:60->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 81 'store' 'store_ln60' <Predicate = (!icmp_ln51)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i.i"   --->   Operation 82 'br' 'br_ln0' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln262 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262]   --->   Operation 83 'ret' 'ret_ln262' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.63ns
The critical path consists of the following:
	fifo read on port 'empty_23' [24]  (1.46 ns)
	'mul' operation ('bound') [34]  (3.17 ns)

 <State 2>: 4.51ns
The critical path consists of the following:
	'phi' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) with incoming values : ('select_ln51_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [38]  (0 ns)
	'add' operation ('add_ln51_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [49]  (0.88 ns)
	'select' operation ('select_ln51_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [50]  (0.227 ns)
	'add' operation ('add_ln51', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [53]  (0.715 ns)
	'add' operation of DSP[62] ('add_ln51_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [54]  (1.7 ns)
	'mul' operation of DSP[62] ('mul_ln51_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [55]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[59] ('mul_ln51', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [52]  (0.996 ns)

 <State 4>: 1.36ns
The critical path consists of the following:
	'add' operation ('tmp1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [61]  (0.715 ns)
	'add' operation of DSP[62] ('add15_i_i', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [62]  (0.645 ns)

 <State 5>: 1.8ns
The critical path consists of the following:
	'add' operation of DSP[59] ('add8_i_i', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:51->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [59]  (0.645 ns)
	'getelementptr' operation ('output_l1_0_addr', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) [64]  (0 ns)
	'load' operation ('output_l1_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) on array 'output_l1_0' [65]  (1.16 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'load' operation ('output_l1_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) on array 'output_l1_0' [65]  (1.16 ns)
	'store' operation ('store_ln60', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:60->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262) of variable 'output_l1_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:281->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:262 on array 'output_l2_0' [67]  (1.16 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
