Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_Nbit_behav xil_defaultlib.tb_adder_Nbit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_Sklansky_sv_164423939
Compiling module xil_defaultlib.GP_from_sum
Compiling module xil_defaultlib.group_generate
Compiling module xil_defaultlib.generate_propagate
Compiling module xil_defaultlib.Sklansky_default
Compiling module xil_defaultlib.tb_adder_Nbit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_Nbit_behav
