
---------- Begin Simulation Statistics ----------
final_tick                               1850540325500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 191132                       # Simulator instruction rate (inst/s)
host_mem_usage                                4535164                       # Number of bytes of host memory used
host_op_rate                                   381940                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7848.00                       # Real time elapsed on the host
host_tick_rate                               87441055                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2997465459                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.686237                       # Number of seconds simulated
sim_ticks                                686237317000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    68                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1776139                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3552071                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    220476780                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect        77084                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     28029625                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    196701647                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     55892747                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    220476780                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    164584033                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       268684995                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        28762739                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     26763863                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         566963295                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        335582001                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     28033831                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          107249826                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      34552443                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls        22523                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    673446838                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1001239997                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   1016421737                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.985064                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.944469                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    707946661     69.65%     69.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     82884931      8.15%     77.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     64399048      6.34%     84.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     61255478      6.03%     90.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     25511757      2.51%     92.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     18698398      1.84%     94.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     14379175      1.41%     95.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6793846      0.67%     96.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     34552443      3.40%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1016421737                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            9673634                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     11467274                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         995994036                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             163190013                       # Number of loads committed
system.switch_cpus.commit.membars                8800                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       936448      0.09%      0.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    742566471     74.16%     74.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        19542      0.00%     74.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv        25867      0.00%     74.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       961262      0.10%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       264674      0.03%     74.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     74.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     74.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc      1248466      0.12%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1096035      0.11%     74.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       132370      0.01%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    160218681     16.00%     90.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     88221854      8.81%     99.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2971332      0.30%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2576994      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1001239996                       # Class of committed instruction
system.switch_cpus.commit.refs              253988861                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1001239996                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.744949                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.744949                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     166949207                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1919812183                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        431829556                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         476388753                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       28323007                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      14654850                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           218486467                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               4175647                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses           122235386                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                270814                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           268684995                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         164266355                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             501712656                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes      12701627                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles    112385918                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1151471716                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles     19638774                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       220841                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        56646014                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.195767                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    455864189                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     84655486                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.838975                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   1118145385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.103095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.199009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        729443182     65.24%     65.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         26660115      2.38%     67.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         14989434      1.34%     68.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         23613134      2.11%     71.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         52518502      4.70%     75.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         24626402      2.20%     77.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         31232327      2.79%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         17010415      1.52%     82.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        198051874     17.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1118145385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          11803920                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8757956                       # number of floating regfile writes
system.switch_cpus.idleCycles               254329249                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     33912408                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        132900991                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.040853                       # Inst execution rate
system.switch_cpus.iew.exec_refs            365594608                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          122165607                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       123477252                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     263940361                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        11653                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      2771173                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    155326892                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1679501476                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     243429001                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     53786689                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1428544405                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         364975                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2382659                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       28323007                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3041045                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      4759683                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     15388336                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       215385                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       171398                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        13753                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads    100750346                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     64528043                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       171398                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     29940454                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      3971954                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1440373803                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1375004235                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.682624                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         983234234                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.001843                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1387248247                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       1914312238                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1109700805                       # number of integer regfile writes
system.switch_cpus.ipc                       0.364305                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.364305                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      8251068      0.56%      0.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1085150552     73.21%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        20377      0.00%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         28354      0.00%     73.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1388438      0.09%     73.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     73.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     73.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     73.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     73.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     73.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     73.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     73.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     73.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       432373      0.03%     73.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     73.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         4031      0.00%     73.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      1330468      0.09%     73.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     73.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     73.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd        41535      0.00%     73.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1369757      0.09%     74.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       132370      0.01%     74.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     74.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     74.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     74.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    247478253     16.70%     90.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    124160889      8.38%     99.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7651686      0.52%     99.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      4890945      0.33%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1482331096                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        17684752                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     35733034                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     14530721                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     26234012                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1456395276                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   4082385131                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1360473514                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2331696201                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1679377115                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1482331096                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       124361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    678261454                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued     35310590                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       101838                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    880755998                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1118145385                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.325705                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.649833                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    622140780     55.64%     55.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     63660247      5.69%     61.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    101222324      9.05%     70.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    108261935      9.68%     80.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    222860099     19.93%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1118145385                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.080043                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           164335747                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                237061                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads     10192898                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     13110376                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    263940361                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    155326892                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       747759361                       # number of misc regfile reads
system.switch_cpus.numCycles               1372474634                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       141149565                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1062350926                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        6455733                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        453586779                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        5216329                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       1480419                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4380813235                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1840782445                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   1936140557                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         467446698                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       14293791                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       28323007                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      27637596                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        873789591                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     15241859                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   2571344815                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1729                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           71                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          19919920                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           71                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           2654741225                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3452005528                       # The number of ROB writes
system.switch_cpus.timesIdled                13549829                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests        12082                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          179                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26381770                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       367002                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52722079                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         367181                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1850540325500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1593226                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       383656                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1392350                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               28                       # Transaction distribution
system.membus.trans_dist::ReadExReq            182811                       # Transaction distribution
system.membus.trans_dist::ReadExResp           182811                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1593226                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5328108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5328108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5328108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    138220352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    138220352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               138220352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1776065                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1776065    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1776065                       # Request fanout histogram
system.membus.reqLayer2.occupancy          5627461107                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9596991908                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1850540325500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1850540325500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1850540325500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1850540325500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25258711                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1810601                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     20666577                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5306411                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              28                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             28                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           549237                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          549237                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      20666605                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4592106                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     61999759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15424085                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              77423844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   2645321856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    420370432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3065692288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1975697                       # Total snoops (count)
system.tol2bus.snoopTraffic                  24555776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         28316189                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013408                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.115067                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               27936715     98.66%     98.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 379295      1.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    179      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28316189                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        48997080272                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7714906732                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       31002915480                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1850540325500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst     20158358                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      3873525                       # number of demand (read+write) hits
system.l2.demand_hits::total                 24031883                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst     20158358                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      3873525                       # number of overall hits
system.l2.overall_hits::total                24031883                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst       508219                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1267818                       # number of demand (read+write) misses
system.l2.demand_misses::total                1776037                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst       508219                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1267818                       # number of overall misses
system.l2.overall_misses::total               1776037                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst  41436314079                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 105239176024                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     146675490103                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst  41436314079                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 105239176024                       # number of overall miss cycles
system.l2.overall_miss_latency::total    146675490103                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst     20666577                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      5141343                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25807920                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst     20666577                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5141343                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25807920                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.024591                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.246593                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068818                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.024591                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.246593                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068818                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81532.398590                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83008.110016                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82585.830196                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81532.398590                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83008.110016                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82585.830196                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs          257650402                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   1776065                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     145.068115                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              383656                       # number of writebacks
system.l2.writebacks::total                    383656                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst       508219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1267818                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1776037                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst       508219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1267818                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1776037                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst  36354124079                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  92560996024                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 128915120103                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst  36354124079                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  92560996024                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 128915120103                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.024591                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.246593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068818                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.024591                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.246593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.068818                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71532.398590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73008.110016                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72585.830196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71532.398590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73008.110016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72585.830196                       # average overall mshr miss latency
system.l2.replacements                        1975669                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1426945                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1426945                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1426945                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1426945                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     20655122                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         20655122                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     20655122                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     20655122                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       167518                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        167518                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.switch_cpus.data           28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 28                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data       590000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       590000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 21071.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21071.428571                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data       366426                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                366426                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       182811                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              182811                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  14696173348                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14696173348                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       549237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            549237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.332845                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.332845                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80389.983907                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80389.983907                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       182811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         182811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  12868063348                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12868063348                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.332845                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.332845                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70389.983907                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70389.983907                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst     20158358                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           20158358                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst       508219                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           508219                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst  41436314079                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  41436314079                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst     20666577                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       20666577                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.024591                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.024591                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81532.398590                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81532.398590                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst       508219                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       508219                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst  36354124079                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  36354124079                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.024591                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.024591                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71532.398590                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71532.398590                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      3507099                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3507099                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1085007                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1085007                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  90543002676                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  90543002676                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      4592106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4592106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.236277                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.236277                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83449.233669                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83449.233669                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1085007                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1085007                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  79692932676                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  79692932676                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.236277                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.236277                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73449.233669                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73449.233669                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1850540325500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    48872209                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1975669                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.737043                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     405.271568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        32.985214                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         9.057622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   584.606572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1016.079023                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.197887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.016106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.004423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.285452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.496132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1397                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          291                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          250                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 827640885                       # Number of tag accesses
system.l2.tags.data_accesses                827640885                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1850540325500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst     32526016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     81140352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          113666368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     32526016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      32526016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24553984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24553984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       508219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1267818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1776037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       383656                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             383656                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst     47397621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    118239492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             165637113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     47397621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         47397621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       35780602                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             35780602                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       35780602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     47397621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    118239492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            201417715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    383359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    508219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1252681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001090298500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22909                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22909                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4065496                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             360717                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1776037                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     383656                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1776037                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   383656                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  15137                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   297                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            112635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            113789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             85479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            151422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            101282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             84314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             82904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             76841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             78184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             80402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           113805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            84728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           137639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           154131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           167548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           135797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             36315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             20007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             26560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            37028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            21261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24786                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  22722345092                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8804500000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             55739220092                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12903.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31653.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   906549                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  183424                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                47.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1776037                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               383656                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1760900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1054261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.167934                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    96.682357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   150.915550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       671182     63.66%     63.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       266930     25.32%     88.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        50284      4.77%     93.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        23785      2.26%     96.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12706      1.21%     97.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9682      0.92%     98.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6685      0.63%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3404      0.32%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9603      0.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1054261                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      76.862107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     72.517519                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.247131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            12      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           185      0.81%      0.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           755      3.30%      4.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1767      7.71%     11.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          2455     10.72%     22.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63          2879     12.57%     35.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71          2799     12.22%     47.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79          2595     11.33%     58.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87          2265      9.89%     68.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95          2006      8.76%     77.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103         1579      6.89%     84.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111         1206      5.26%     89.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119          832      3.63%     93.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127          596      2.60%     95.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135          357      1.56%     97.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143          273      1.19%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151          157      0.69%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159           90      0.39%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167           45      0.20%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175           25      0.11%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183           20      0.09%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            4      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22909                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.732900                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.705548                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.967352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14427     62.98%     62.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              337      1.47%     64.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7987     34.86%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              153      0.67%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22909                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              112697600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  968768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24533376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               113666368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24553984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       164.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        35.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    165.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     35.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  686232456000                       # Total gap between requests
system.mem_ctrls.avgGap                     317745.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     32526016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     80171584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     24533376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 47397620.610597014427                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 116827782.479803562164                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 35750571.110372886062                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       508219                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1267818                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       383656                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  15331869486                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  40407350606                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16435313593196                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30167.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31871.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  42838672.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3886937460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2065956255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6798950760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1003727700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     54170681760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     240954445860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      60606115200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       369486814995                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.424253                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 155290705868                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22914840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 508031771132                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3640486080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1934964240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5773875240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          997275780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     54170681760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     233055585360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      67257749280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       366830617740                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        534.553585                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 172615870778                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22914840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 490706606222                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1164303008500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   686237317000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1850540325500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1317285551                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    143087846                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1460373397                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1317285551                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    143087846                       # number of overall hits
system.cpu.icache.overall_hits::total      1460373397                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     15128342                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst     20666605                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       35794947                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     15128342                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst     20666605                       # number of overall misses
system.cpu.icache.overall_misses::total      35794947                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 357614497913                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 357614497913                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 357614497913                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 357614497913                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1332413893                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    163754451                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1496168344                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1332413893                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    163754451                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1496168344                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011354                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.126205                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023924                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011354                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.126205                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023924                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 17303.978951                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9990.641917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 17303.978951                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9990.641917                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs    671925648                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs          20666605                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.512628                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     35794407                       # number of writebacks
system.cpu.icache.writebacks::total          35794407                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst     20666605                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     20666605                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst     20666605                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     20666605                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 336947892913                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 336947892913                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 336947892913                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 336947892913                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.126205                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013813                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.126205                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013813                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 16303.978951                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16303.978951                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 16303.978951                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16303.978951                       # average overall mshr miss latency
system.cpu.icache.replacements               35794407                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1317285551                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    143087846                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1460373397                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     15128342                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst     20666605                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      35794947                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 357614497913                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 357614497913                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1332413893                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    163754451                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1496168344                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011354                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.126205                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023924                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 17303.978951                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9990.641917                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst     20666605                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     20666605                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 336947892913                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 336947892913                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.126205                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013813                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 16303.978951                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16303.978951                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1850540325500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.995546                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1431080117                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          35794435                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             39.980520                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   325.256871                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   186.738675                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.635267                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.364724                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          168                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6020468323                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6020468323                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1850540325500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1850540325500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1850540325500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1850540325500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1850540325500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1850540325500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1850540325500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    415096264                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    283412372                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        698508636                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    415269094                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    283914705                       # number of overall hits
system.cpu.dcache.overall_hits::total       699183799                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6564117                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      5123693                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11687810                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6600867                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      5141371                       # number of overall misses
system.cpu.dcache.overall_misses::total      11742238                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 164486487068                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 164486487068                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 164486487068                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 164486487068                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    421660381                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    288536065                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    710196446                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    421869961                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    289056076                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    710926037                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015567                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017758                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016457                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015647                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017787                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016517                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 32103.111382                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14073.336841                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 31992.728606                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14008.103657                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    320008383                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           5141371                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.241838                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4249053                       # number of writebacks
system.cpu.dcache.writebacks::total           4249053                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      5123693                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5123693                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      5141371                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5141371                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 159362794068                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 159362794068                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 160008398068                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 160008398068                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.017758                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007214                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.017787                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007232                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 31103.111382                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31103.111382                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 31121.737386                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31121.737386                       # average overall mshr miss latency
system.cpu.dcache.replacements               11741698                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    263550647                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    193093341                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       456643988                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5360230                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4574428                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9934658                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 143646205000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 143646205000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    268910877                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    197667769                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    466578646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019933                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.023142                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021293                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 31402.003704                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14459.099146                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      4574428                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4574428                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 139071777000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 139071777000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.023142                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009804                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 30402.003704                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30402.003704                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    151545617                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     90319031                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      241864648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1203887                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       549265                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1753152                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  20840282068                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20840282068                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152749504                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     90868296                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    243617800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007881                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.006045                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 37942.126420                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11887.321845                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       549265                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       549265                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  20291017068                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20291017068                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.006045                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002255                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 36942.126420                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36942.126420                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       172830                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data       502333                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        675163                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        36750                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        17678                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        54428                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       209580                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data       520011                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       729591                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.175351                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.033995                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.074601                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        17678                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        17678                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    645604000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    645604000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.033995                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.024230                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 36520.194592                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 36520.194592                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1850540325500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.998010                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           543946946                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          11741698                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.326089                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   326.715574                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   185.282437                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.638116                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.361880                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2855446358                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2855446358                       # Number of data accesses

---------- End Simulation Statistics   ----------
