INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fpga_labs_sp18/lab5/lab5/lab5.srcs/sources_1/new/button_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fpga_labs_sp18/lab5/lab5/lab5.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fpga_labs_sp18/lab5/lab5/lab5.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
WARNING: [VRFC 10-756] identifier last_signal is used before its declaration [C:/fpga_labs_sp18/lab5/lab5/lab5.srcs/sources_1/new/edge_detector.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fpga_labs_sp18/lab5/lab5/lab5.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fpga_labs_sp18/lab5/lab5/lab5.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fpga_labs_sp18/lab5/lab5/lab5.srcs/sources_1/new/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fpga_labs_sp18/lab5/lab5/lab5.srcs/sources_1/new/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fpga_labs_sp18/lab5/lab5/lab5.srcs/sources_1/new/z1top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module z1top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fpga_labs_sp18/lab5/lab5/lab5.srcs/sources_1/new/echo_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module echo_testbench
