# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RPU.srcs/sources_1/imports/vhdl/constants.vhd" \
"../../../../RPU.srcs/sources_1/imports/vhdl/control_unit.vhd" \
"../../../../RPU.srcs/sources_1/imports/vhdl/csr_unit.vhd" \
"../../../../RPU.srcs/sources_1/imports/vhdl/lint_unit.vhd" \
"../../../../RPU.srcs/sources_1/imports/vhdl/mem_controller.vhd" \
"../../../../RPU.srcs/sources_1/imports/vhdl/pc_unit.vhd" \
"../../../../RPU.srcs/sources_1/imports/vhdl/register_set.vhd" \
"../../../../RPU.srcs/sources_1/imports/vhdl/unit_alu_RV32_I.vhd" \
"../../../../RPU.srcs/sources_1/imports/vhdl/unit_decoder_RV32I.vhd" \
"../../../../RPU.srcs/sources_1/imports/vhdl/core.vhd" \
"../../../../RPU.srcs/sim_1/imports/tests/tb_unit_decoder_RV32_01.vhd" \
"../../../../RPU.srcs/sim_1/imports/tests/rpu_core_tb.vhd" \
"../../../../RPU.srcs/sim_1/imports/tests/tb_unit_alu_RV32I_01.vhd" \

# Do not sort compile order
nosort
