Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2.2.1.239.2

Tue May  4 15:19:57 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt SPI_impl_1.twr SPI_impl_1.udb -gui

-----------------------------------------
Design:          peripheral
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
Performance Hardware Data Status:   Advanced       Version 1.0 
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock clk
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 20.8333 [get_pins {H/CLKHF }] 

Operating conditions:
--------------------
    Temperature: 85

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "clk"
=======================
create_clock -name {clk} -period 20.8333 [get_pins {H/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
H/CLKHF (MPW)                           |   (50% duty cycle) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 64.7541%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
byte_counter_53__i5/D                    |   10.608 ns 
byte_counter_53__i5/SP                   |   12.756 ns 
{byte_counter_53__i3/SP   byte_counter_53__i4/SP}              
                                         |   12.756 ns 
{byte_counter_53__i1/SP   byte_counter_53__i2/SP}              
                                         |   12.756 ns 
CIPO_i0/CE                               |   12.764 ns 
byte_counter_53__i4/D                    |   12.898 ns 
bit_counter__i3/SP                       |   12.899 ns 
{bit_counter__i1/SP   bit_counter__i2/SP}|   12.899 ns 
byte_counter_53__i3/D                    |   12.951 ns 
{shiftreg__i3/SP   shiftreg__i4/SP}      |   12.978 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
bit_counter__i3/D                        |    1.719 ns 
bit_counter__i2/D                        |    1.719 ns 
shiftreg__i5/D                           |    1.719 ns 
byte_counter_53__i5/D                    |    1.719 ns 
byte_counter_53__i3/D                    |    1.719 ns 
byte_counter_53__i4/D                    |    1.719 ns 
byte_counter_53__i1/D                    |    1.719 ns 
shiftreg__i3/D                           |    1.887 ns 
byte_counter_53__i2/D                    |    1.887 ns 
shiftreg__i1/D                           |    1.887 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 2 Start Points         |           Type           
-------------------------------------------------------------------
shiftreg__i1/Q                          |          No required time
CIPO_i0/PADDO                           |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         2
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{shiftreg__i1/SR   shiftreg__i2/SR}     |           No arrival time
{byte_counter_53__i1/SR   byte_counter_53__i2/SR}                           
                                        |           No arrival time
{shiftreg__i3/SR   shiftreg__i4/SR}     |           No arrival time
bit_counter__i0/SR                      |           No arrival time
{byte_counter_53__i3/SR   byte_counter_53__i4/SR}                           
                                        |           No arrival time
byte_counter_53__i5/SR                  |           No arrival time
{shiftreg__i5/SR   shiftreg__i6/SR}     |           No arrival time
shiftreg__i8/D                          |           No arrival time
{shiftreg__i7/SR   shiftreg__i8/SR}     |           No arrival time
{bit_counter__i1/SR   bit_counter__i2/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        15
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
led_array[7]                            |                    output
led_array[6]                            |                    output
led_array[5]                            |                    output
led_array[4]                            |                    output
led_array[3]                            |                    output
led_array[2]                            |                    output
led_array[1]                            |                    output
led_array[0]                            |                    output
CIPO                                    |                    output
data_ready                              |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        10
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i2/Q  (SLICE_R10C3A)
Path End         : byte_counter_53__i5/D  (SLICE_R11C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 72.4% (route), 27.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 10.608 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk                                                          NET DELAY      5.510         5.510  1       



bit_counter__i2/CK->bit_counter__i2/Q     SLICE_R10C3A    CLK_TO_Q1_DELAY  1.391         6.901  2       
bit_counter[2]                                            NET DELAY        2.146         9.047  1       
i333_2_lut_3_lut/C->i333_2_lut_3_lut/Z    SLICE_R10C3B    A0_TO_F0_DELAY   0.450         9.497  5       
n440                                                      NET DELAY        2.556        12.053  1       
i296_2_lut/B->i296_2_lut/Z                SLICE_R10C3D    A0_TO_F0_DELAY   0.450        12.503  1       
n404                                                      NET DELAY        2.556        15.059  1       
i314_3_lut_4_lut/B->i314_3_lut_4_lut/Z    SLICE_R11C3A    A0_TO_F0_DELAY   0.477        15.536  1       
n26 ( DI0 )                                               NET DELAY        0.000        15.536  1       


                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  13      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -15.535  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     10.608  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : byte_counter_53__i5/SP  (SLICE_R11C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 81.5% (route), 18.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.756 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk                                                          NET DELAY      5.510         5.510  1       



controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  5       
controller_clk_last                                        NET DELAY           2.675         9.190  1       
i1_2_lut_3_lut_adj_2/A->i1_2_lut_3_lut_adj_2/Z
                                          SLICE_R9C2C      B0_TO_F0_DELAY      0.450         9.640  3       
n145 ( CE )                                                NET DELAY           3.748        13.388  1       


                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  13      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -13.387  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     12.756  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : {byte_counter_53__i3/SP   byte_counter_53__i4/SP}  (SLICE_R11C3B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 81.5% (route), 18.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.756 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk                                                          NET DELAY      5.510         5.510  1       



controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  5       
controller_clk_last                                        NET DELAY           2.675         9.190  1       
i1_2_lut_3_lut_adj_2/A->i1_2_lut_3_lut_adj_2/Z
                                          SLICE_R9C2C      B0_TO_F0_DELAY      0.450         9.640  3       
n145 ( CE )                                                NET DELAY           3.748        13.388  1       


                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  13      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -13.387  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     12.756  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : {byte_counter_53__i1/SP   byte_counter_53__i2/SP}  (SLICE_R11C3C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 81.5% (route), 18.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.756 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk                                                          NET DELAY      5.510         5.510  1       



controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  5       
controller_clk_last                                        NET DELAY           2.675         9.190  1       
i1_2_lut_3_lut_adj_2/A->i1_2_lut_3_lut_adj_2/Z
                                          SLICE_R9C2C      B0_TO_F0_DELAY      0.450         9.640  3       
n145 ( CE )                                                NET DELAY           3.748        13.388  1       


                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  13      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -13.387  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     12.756  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : CIPO_i0/CE  (IOLOGIC_IOL_L6A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 81.5% (route), 18.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.764 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk                                                          NET DELAY      5.510         5.510  1       



controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  5       
controller_clk_last                                        NET DELAY           2.742         9.257  1       
i1_2_lut_2_lut/A->i1_2_lut_2_lut/Z        SLICE_R9C2D      A1_TO_F1_DELAY      0.450         9.707  1       
clk_enable_2 ( CE )                                        NET DELAY           3.669        13.376  1       


                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  13      
clk ( OUTCLK )                                               NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.203        26.140  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.140  
Arrival Time                                                                            -13.375  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     12.764  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i2/Q  (SLICE_R10C3A)
Path End         : byte_counter_53__i4/D  (SLICE_R11C3B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 63.9% (route), 36.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.898 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk                                                          NET DELAY      5.510         5.510  1       



bit_counter__i2/CK->bit_counter__i2/Q     SLICE_R10C3A    CLK_TO_Q1_DELAY  1.391         6.901  2       
bit_counter[2]                                            NET DELAY        2.146         9.047  1       
i333_2_lut_3_lut/C->i333_2_lut_3_lut/Z    SLICE_R10C3B    A0_TO_F0_DELAY   0.477         9.524  5       
n440                                                      NET DELAY        0.305         9.829  1       
i287_2_lut_3_lut/B->i287_2_lut_3_lut/Z    SLICE_R10C3B    C1_TO_F1_DELAY   0.450        10.279  2       
n395                                                      NET DELAY        2.490        12.769  1       
i307_2_lut_3_lut_4_lut/C->i307_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C3B    B1_TO_F1_DELAY   0.477        13.246  1       
n27 ( DI1 )                                               NET DELAY        0.000        13.246  1       


                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  13      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -13.245  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     12.898  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_last_c/Q  (SLICE_R9C2C)
Path End         : bit_counter__i3/SP  (SLICE_R10C3D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 76.2% (route), 23.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.899 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk                                                          NET DELAY      5.510         5.510  1       



controller_clk_last_last_c/CK->controller_clk_last_last_c/Q
                                          SLICE_R9C2C     CLK_TO_Q1_DELAY  1.391         6.901  4       
controller_clk_last_last                                  NET DELAY        2.146         9.047  1       
i1_2_lut_3_lut_adj_1/B->i1_2_lut_3_lut_adj_1/Z
                                          SLICE_R9C2D     A0_TO_F0_DELAY   0.450         9.497  6       
n286 ( CE )                                               NET DELAY        3.748        13.245  1       


                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  13      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -13.244  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     12.899  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_last_c/Q  (SLICE_R9C2C)
Path End         : {bit_counter__i1/SP   bit_counter__i2/SP}  (SLICE_R10C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 76.2% (route), 23.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.899 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk                                                          NET DELAY      5.510         5.510  1       



controller_clk_last_last_c/CK->controller_clk_last_last_c/Q
                                          SLICE_R9C2C     CLK_TO_Q1_DELAY  1.391         6.901  4       
controller_clk_last_last                                  NET DELAY        2.146         9.047  1       
i1_2_lut_3_lut_adj_1/B->i1_2_lut_3_lut_adj_1/Z
                                          SLICE_R9C2D     A0_TO_F0_DELAY   0.450         9.497  6       
n286 ( CE )                                               NET DELAY        3.748        13.245  1       


                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  13      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -13.244  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     12.899  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i2/Q  (SLICE_R10C3A)
Path End         : byte_counter_53__i3/D  (SLICE_R11C3B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 4
Delay Ratio      : 63.6% (route), 36.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.951 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk                                                          NET DELAY      5.510         5.510  1       



bit_counter__i2/CK->bit_counter__i2/Q     SLICE_R10C3A    CLK_TO_Q1_DELAY  1.391         6.901  2       
bit_counter[2]                                            NET DELAY        2.146         9.047  1       
i333_2_lut_3_lut/C->i333_2_lut_3_lut/Z    SLICE_R10C3B    A0_TO_F0_DELAY   0.477         9.524  5       
n440                                                      NET DELAY        0.305         9.829  1       
i287_2_lut_3_lut/B->i287_2_lut_3_lut/Z    SLICE_R10C3B    C1_TO_F1_DELAY   0.450        10.279  2       
n395                                                      NET DELAY        2.437        12.716  1       
i300_2_lut_3_lut/C->i300_2_lut_3_lut/Z    SLICE_R11C3B    C0_TO_F0_DELAY   0.477        13.193  1       
n28 ( DI0 )                                               NET DELAY        0.000        13.193  1       


                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  13      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -13.192  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     12.951  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_last_c/Q  (SLICE_R9C2C)
Path End         : {shiftreg__i3/SP   shiftreg__i4/SP}  (SLICE_R12C2D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 76.0% (route), 24.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.978 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk                                                          NET DELAY      5.510         5.510  1       



controller_clk_last_last_c/CK->controller_clk_last_last_c/Q
                                          SLICE_R9C2C     CLK_TO_Q1_DELAY  1.391         6.901  4       
controller_clk_last_last                                  NET DELAY        2.146         9.047  1       
i1_2_lut_3_lut_adj_1/B->i1_2_lut_3_lut_adj_1/Z
                                          SLICE_R9C2D     A0_TO_F0_DELAY   0.450         9.497  6       
n286 ( CE )                                               NET DELAY        3.669        13.166  1       


                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  13      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -13.165  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                     12.978  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i3/Q  (SLICE_R10C3D)
Path End         : bit_counter__i3/D  (SLICE_R10C3D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       



bit_counter__i3/CK->bit_counter__i3/Q     SLICE_R10C3D    CLK_TO_Q1_DELAY  0.768         3.809  5       
bit_counter[3]                                            NET DELAY        0.702         4.511  1       
i218_3_lut/A->i218_3_lut/Z                SLICE_R10C3D    D1_TO_F1_DELAY   0.249         4.760  1       
n262 ( DI1 )                                              NET DELAY        0.000         4.760  1       


                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i2/Q  (SLICE_R10C3A)
Path End         : bit_counter__i2/D  (SLICE_R10C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       



bit_counter__i2/CK->bit_counter__i2/Q     SLICE_R10C3A    CLK_TO_Q1_DELAY  0.768         3.809  2       
bit_counter[2]                                            NET DELAY        0.702         4.511  1       
i217_3_lut_4_lut/D->i217_3_lut_4_lut/Z    SLICE_R10C3A    D1_TO_F1_DELAY   0.249         4.760  1       
n260 ( DI1 )                                              NET DELAY        0.000         4.760  1       


                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shiftreg__i6/Q  (SLICE_R12C2B)
Path End         : shiftreg__i5/D  (SLICE_R12C2B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       



shiftreg__i6/CK->shiftreg__i6/Q           SLICE_R12C2B    CLK_TO_Q1_DELAY  0.768         3.809  2       
led_array_c_5                                             NET DELAY        0.702         4.511  1       
i211_2_lut/A->i211_2_lut/Z                SLICE_R12C2B    D0_TO_F0_DELAY   0.249         4.760  1       
n248 ( DI0 )                                              NET DELAY        0.000         4.760  1       


                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : byte_counter_53__i4/Q  (SLICE_R11C3B)
Path End         : byte_counter_53__i5/D  (SLICE_R11C3A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk                                                          NET DELAY      3.041         3.041  1       



byte_counter_53__i4/CK->byte_counter_53__i4/Q
                                          SLICE_R11C3B    CLK_TO_Q1_DELAY  0.768         3.809  2       
n2                                                        NET DELAY        0.702         4.511  1       
i314_3_lut_4_lut/C->i314_3_lut_4_lut/Z    SLICE_R11C3A    D0_TO_F0_DELAY   0.249         4.760  1       
n26 ( DI0 )                                               NET DELAY        0.000         4.760  1       


                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : byte_counter_53__i3/Q  (SLICE_R11C3B)
Path End         : byte_counter_53__i3/D  (SLICE_R11C3B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       



byte_counter_53__i3/CK->byte_counter_53__i3/Q
                                          SLICE_R11C3B    CLK_TO_Q0_DELAY  0.768         3.809  3       
n3                                                        NET DELAY        0.702         4.511  1       
i300_2_lut_3_lut/A->i300_2_lut_3_lut/Z    SLICE_R11C3B    D0_TO_F0_DELAY   0.249         4.760  1       
n28 ( DI0 )                                               NET DELAY        0.000         4.760  1       


                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : byte_counter_53__i2/Q  (SLICE_R11C3C)
Path End         : byte_counter_53__i4/D  (SLICE_R11C3B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk                                                          NET DELAY      3.041         3.041  1       



byte_counter_53__i2/CK->byte_counter_53__i2/Q
                                          SLICE_R11C3C    CLK_TO_Q1_DELAY  0.768         3.809  4       
n4                                                        NET DELAY        0.702         4.511  1       
i307_2_lut_3_lut_4_lut/B->i307_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C3B    D1_TO_F1_DELAY   0.249         4.760  1       
n27 ( DI1 )                                               NET DELAY        0.000         4.760  1       


                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i3/Q  (SLICE_R10C3D)
Path End         : byte_counter_53__i1/D  (SLICE_R11C3C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk                                                          NET DELAY      3.041         3.041  1       



bit_counter__i3/CK->bit_counter__i3/Q     SLICE_R10C3D    CLK_TO_Q1_DELAY  0.768         3.809  5       
bit_counter[3]                                            NET DELAY        0.702         4.511  1       
i1_2_lut_3_lut/A->i1_2_lut_3_lut/Z        SLICE_R11C3C    D0_TO_F0_DELAY   0.249         4.760  1       
n429 ( DI0 )                                              NET DELAY        0.000         4.760  1       


                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shiftreg__i4/Q  (SLICE_R12C2D)
Path End         : shiftreg__i3/D  (SLICE_R12C2D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       



shiftreg__i4/CK->shiftreg__i4/Q           SLICE_R12C2D    CLK_TO_Q1_DELAY  0.768         3.809  2       
led_array_c_3                                             NET DELAY        0.870         4.679  1       
i213_2_lut/A->i213_2_lut/Z                SLICE_R12C2D    C0_TO_F0_DELAY   0.249         4.928  1       
n252 ( DI0 )                                              NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i3/Q  (SLICE_R10C3D)
Path End         : byte_counter_53__i2/D  (SLICE_R11C3C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk                                                          NET DELAY      3.041         3.041  1       



bit_counter__i3/CK->bit_counter__i3/Q     SLICE_R10C3D    CLK_TO_Q1_DELAY  0.768         3.809  5       
bit_counter[3]                                            NET DELAY        0.870         4.679  1       
i293_2_lut/A->i293_2_lut/Z                SLICE_R11C3C    C1_TO_F1_DELAY   0.249         4.928  1       
n29 ( DI1 )                                               NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shiftreg__i2/Q  (SLICE_R10C2D)
Path End         : shiftreg__i1/D  (SLICE_R10C2D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.887 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       



shiftreg__i2/CK->shiftreg__i2/Q           SLICE_R10C2D    CLK_TO_Q1_DELAY  0.768         3.809  2       
led_array_c_1                                             NET DELAY        0.870         4.679  1       
i215_2_lut/A->i215_2_lut/Z                SLICE_R10C2D    C0_TO_F0_DELAY   0.249         4.928  1       
n256 ( DI0 )                                              NET DELAY        0.000         4.928  1       


                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  13      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.928  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.887  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

