

================================================================
== Vitis HLS Report for 'GBM_Pipeline_VITIS_LOOP_15_2'
================================================================
* Date:           Thu Jan  9 03:49:07 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        GBM
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: spartan7
* Target device:  xc7s15-cpga196-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  7.040 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    47501|    47501|  0.380 ms|  0.380 ms|  47501|  47501|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_2  |    47500|    47500|       475|          -|          -|   100|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 476
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 399 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 404 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 413 
413 --> 414 
414 --> 415 
415 --> 416 
416 --> 417 
417 --> 418 
418 --> 419 
419 --> 420 
420 --> 421 
421 --> 422 
422 --> 423 
423 --> 424 
424 --> 425 
425 --> 426 
426 --> 427 
427 --> 428 
428 --> 429 
429 --> 430 
430 --> 431 
431 --> 432 
432 --> 433 
433 --> 434 
434 --> 435 
435 --> 436 
436 --> 437 
437 --> 438 
438 --> 439 
439 --> 440 
440 --> 441 
441 --> 442 
442 --> 443 
443 --> 444 
444 --> 445 
445 --> 446 
446 --> 447 
447 --> 448 
448 --> 449 
449 --> 450 
450 --> 451 
451 --> 452 
452 --> 453 
453 --> 454 
454 --> 455 
455 --> 456 
456 --> 457 
457 --> 458 
458 --> 459 
459 --> 460 
460 --> 461 
461 --> 462 
462 --> 463 
463 --> 464 
464 --> 465 
465 --> 466 
466 --> 467 
467 --> 468 
468 --> 469 
469 --> 470 
470 --> 471 
471 --> 472 
472 --> 473 
473 --> 474 
474 --> 475 
475 --> 476 
476 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 477 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%m = alloca i32 1" [C:/Users/steve/thesis-monte-carlo/test.c:15]   --->   Operation 478 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 479 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%mul2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mul2"   --->   Operation 480 'read' 'mul2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %tmp"   --->   Operation 481 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%sigma_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sigma"   --->   Operation 482 'read' 'sigma_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%random_increments_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %random_increments"   --->   Operation 483 'read' 'random_increments_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%S_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %S"   --->   Operation 484 'read' 'S_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (1.29ns)   --->   "%store_ln15 = store i7 0, i7 %m" [C:/Users/steve/thesis-monte-carlo/test.c:15]   --->   Operation 485 'store' 'store_ln15' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 486 [1/1] (1.29ns)   --->   "%store_ln0 = store i16 0, i16 %phi_mul"   --->   Operation 486 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_17_3"   --->   Operation 487 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%m_1 = load i7 %m" [C:/Users/steve/thesis-monte-carlo/test.c:15]   --->   Operation 488 'load' 'm_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem"   --->   Operation 489 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (1.61ns)   --->   "%icmp_ln15 = icmp_eq  i7 %m_1, i7 100" [C:/Users/steve/thesis-monte-carlo/test.c:15]   --->   Operation 490 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (1.61ns)   --->   "%add_ln15 = add i7 %m_1, i7 1" [C:/Users/steve/thesis-monte-carlo/test.c:15]   --->   Operation 491 'add' 'add_ln15' <Predicate = true> <Delay = 1.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %VITIS_LOOP_17_3.split, void %for.end26.exitStub" [C:/Users/steve/thesis-monte-carlo/test.c:15]   --->   Operation 492 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %m_1, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:15]   --->   Operation 493 'bitconcatenate' 'tmp_49' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 494 [1/1] (0.00ns)   --->   "%p_cast50 = zext i10 %tmp_49" [C:/Users/steve/thesis-monte-carlo/test.c:15]   --->   Operation 494 'zext' 'p_cast50' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 495 [1/1] (2.92ns)   --->   "%empty = add i64 %p_cast50, i64 %S_read" [C:/Users/steve/thesis-monte-carlo/test.c:15]   --->   Operation 495 'add' 'empty' <Predicate = (!icmp_ln15)> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln19_s = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %empty, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 496 'partselect' 'trunc_ln19_s' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i64 %empty" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 497 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (1.29ns)   --->   "%store_ln15 = store i7 %add_ln15, i7 %m" [C:/Users/steve/thesis-monte-carlo/test.c:15]   --->   Operation 498 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 1.29>
ST_2 : Operation 499 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 499 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 7.04>
ST_3 : Operation 500 [1/1] (0.00ns)   --->   "%phi_mul_load = load i16 %phi_mul" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 500 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i59 %trunc_ln19_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 501 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 502 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i256 %gmem, i64 %sext_ln19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 502 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 503 [71/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 503 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 504 [1/1] (1.75ns)   --->   "%add_ln19_97 = add i16 %phi_mul_load, i16 392" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 504 'add' 'add_ln19_97' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i16 %phi_mul_load" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 505 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 506 [1/1] (2.92ns)   --->   "%add_ln19 = add i64 %zext_ln19_1, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 506 'add' 'add_ln19' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln19_2 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 507 'partselect' 'trunc_ln19_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln19_3 = trunc i64 %add_ln19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 508 'trunc' 'trunc_ln19_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 509 [1/1] (1.29ns)   --->   "%store_ln19 = store i16 %add_ln19_97, i16 %phi_mul" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 509 'store' 'store_ln19' <Predicate = true> <Delay = 1.29>

State 4 <SV = 3> <Delay = 7.04>
ST_4 : Operation 510 [70/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 510 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i59 %trunc_ln19_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 511 'sext' 'sext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 512 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i256 %gmem, i64 %sext_ln19_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 512 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 513 [71/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 513 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.04>
ST_5 : Operation 514 [69/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 514 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 515 [70/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 515 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.04>
ST_6 : Operation 516 [68/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 516 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 517 [69/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 517 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.04>
ST_7 : Operation 518 [67/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 518 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 519 [68/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 519 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 520 [66/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 520 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 521 [67/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 521 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.04>
ST_9 : Operation 522 [65/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 522 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 523 [66/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 523 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 524 [1/1] (1.75ns)   --->   "%add_ln19_1 = add i16 %phi_mul_load, i16 8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 524 'add' 'add_ln19_1' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i16 %add_ln19_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 525 'zext' 'zext_ln19_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 526 [1/1] (2.92ns)   --->   "%add_ln19_2 = add i64 %zext_ln19_3, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 526 'add' 'add_ln19_2' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln19_4 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_2, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 527 'partselect' 'trunc_ln19_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln19_7 = trunc i64 %add_ln19_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 528 'trunc' 'trunc_ln19_7' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.04>
ST_10 : Operation 529 [64/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 529 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 530 [65/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 530 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln19_2 = sext i59 %trunc_ln19_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 531 'sext' 'sext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 532 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i256 %gmem, i64 %sext_ln19_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 532 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 533 [71/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 533 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.04>
ST_11 : Operation 534 [63/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 534 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 535 [64/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 535 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 536 [70/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 536 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.04>
ST_12 : Operation 537 [62/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 537 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 538 [63/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 538 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 539 [69/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 539 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.04>
ST_13 : Operation 540 [61/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 540 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 541 [62/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 541 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 542 [68/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 542 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.04>
ST_14 : Operation 543 [60/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 543 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 544 [61/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 544 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 545 [67/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 545 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.04>
ST_15 : Operation 546 [59/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 546 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 547 [60/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 547 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 548 [66/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 548 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 549 [1/1] (1.75ns)   --->   "%add_ln19_3 = add i16 %phi_mul_load, i16 16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 549 'add' 'add_ln19_3' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln19_5 = zext i16 %add_ln19_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 550 'zext' 'zext_ln19_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 551 [1/1] (2.92ns)   --->   "%add_ln19_4 = add i64 %zext_ln19_5, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 551 'add' 'add_ln19_4' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 552 [1/1] (0.00ns)   --->   "%trunc_ln19_6 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_4, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 552 'partselect' 'trunc_ln19_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln19_11 = trunc i64 %add_ln19_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 553 'trunc' 'trunc_ln19_11' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.04>
ST_16 : Operation 554 [58/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 554 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 555 [59/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 555 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 556 [65/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 556 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln19_3 = sext i59 %trunc_ln19_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 557 'sext' 'sext_ln19_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 558 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i256 %gmem, i64 %sext_ln19_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 558 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 559 [71/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 559 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.04>
ST_17 : Operation 560 [57/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 560 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 561 [58/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 561 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 562 [64/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 562 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 563 [70/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 563 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.04>
ST_18 : Operation 564 [56/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 564 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 565 [57/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 565 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 566 [63/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 566 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 567 [69/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 567 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.04>
ST_19 : Operation 568 [55/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 568 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 569 [56/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 569 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 570 [62/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 570 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 571 [68/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 571 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.04>
ST_20 : Operation 572 [54/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 572 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 573 [55/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 573 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 574 [61/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 574 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 575 [67/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 575 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.04>
ST_21 : Operation 576 [53/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 576 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 577 [54/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 577 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 578 [60/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 578 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 579 [66/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 579 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 580 [1/1] (1.75ns)   --->   "%add_ln19_5 = add i16 %phi_mul_load, i16 24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 580 'add' 'add_ln19_5' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln19_7 = zext i16 %add_ln19_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 581 'zext' 'zext_ln19_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 582 [1/1] (2.92ns)   --->   "%add_ln19_6 = add i64 %zext_ln19_7, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 582 'add' 'add_ln19_6' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln19_8 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_6, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 583 'partselect' 'trunc_ln19_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln19_15 = trunc i64 %add_ln19_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 584 'trunc' 'trunc_ln19_15' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 7.04>
ST_22 : Operation 585 [52/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 585 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 586 [53/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 586 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 587 [59/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 587 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 588 [65/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 588 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln19_4 = sext i59 %trunc_ln19_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 589 'sext' 'sext_ln19_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 590 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i256 %gmem, i64 %sext_ln19_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 590 'getelementptr' 'gmem_addr_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 591 [71/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 591 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.04>
ST_23 : Operation 592 [51/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 592 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 593 [52/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 593 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 594 [58/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 594 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 595 [64/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 595 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 596 [70/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 596 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.04>
ST_24 : Operation 597 [50/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 597 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 598 [51/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 598 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 599 [57/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 599 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 600 [63/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 600 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 601 [69/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 601 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.04>
ST_25 : Operation 602 [49/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 602 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 603 [50/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 603 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 604 [56/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 604 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 605 [62/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 605 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 606 [68/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 606 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.04>
ST_26 : Operation 607 [48/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 607 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 608 [49/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 608 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 609 [55/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 609 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 610 [61/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 610 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 611 [67/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 611 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.04>
ST_27 : Operation 612 [47/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 612 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 613 [48/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 613 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 614 [54/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 614 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 615 [60/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 615 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 616 [66/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 616 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 617 [1/1] (1.75ns)   --->   "%add_ln19_7 = add i16 %phi_mul_load, i16 32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 617 'add' 'add_ln19_7' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln19_9 = zext i16 %add_ln19_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 618 'zext' 'zext_ln19_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 619 [1/1] (2.92ns)   --->   "%add_ln19_8 = add i64 %zext_ln19_9, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 619 'add' 'add_ln19_8' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 620 [1/1] (0.00ns)   --->   "%trunc_ln19_10 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_8, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 620 'partselect' 'trunc_ln19_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 621 [1/1] (0.00ns)   --->   "%trunc_ln19_19 = trunc i64 %add_ln19_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 621 'trunc' 'trunc_ln19_19' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 7.04>
ST_28 : Operation 622 [46/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 622 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 623 [47/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 623 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 624 [53/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 624 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 625 [59/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 625 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 626 [65/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 626 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln19_5 = sext i59 %trunc_ln19_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 627 'sext' 'sext_ln19_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 628 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i256 %gmem, i64 %sext_ln19_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 628 'getelementptr' 'gmem_addr_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 629 [71/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 629 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.04>
ST_29 : Operation 630 [45/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 630 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 631 [46/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 631 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 632 [52/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 632 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 633 [58/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 633 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 634 [64/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 634 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 635 [70/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 635 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.04>
ST_30 : Operation 636 [44/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 636 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 637 [45/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 637 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 638 [51/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 638 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 639 [57/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 639 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 640 [63/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 640 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 641 [69/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 641 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.04>
ST_31 : Operation 642 [43/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 642 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 643 [44/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 643 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 644 [50/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 644 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 645 [56/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 645 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 646 [62/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 646 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 647 [68/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 647 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.04>
ST_32 : Operation 648 [42/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 648 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 649 [43/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 649 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 650 [49/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 650 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 651 [55/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 651 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 652 [61/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 652 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 653 [67/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 653 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.04>
ST_33 : Operation 654 [41/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 654 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 655 [42/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 655 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 656 [48/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 656 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 657 [54/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 657 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 658 [60/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 658 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 659 [66/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 659 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 660 [1/1] (1.75ns)   --->   "%add_ln19_9 = add i16 %phi_mul_load, i16 40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 660 'add' 'add_ln19_9' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln19_11 = zext i16 %add_ln19_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 661 'zext' 'zext_ln19_11' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 662 [1/1] (2.92ns)   --->   "%add_ln19_10 = add i64 %zext_ln19_11, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 662 'add' 'add_ln19_10' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln19_12 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_10, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 663 'partselect' 'trunc_ln19_12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 664 [1/1] (0.00ns)   --->   "%trunc_ln19_23 = trunc i64 %add_ln19_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 664 'trunc' 'trunc_ln19_23' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 7.04>
ST_34 : Operation 665 [40/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 665 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 666 [41/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 666 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 667 [47/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 667 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 668 [53/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 668 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 669 [59/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 669 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 670 [65/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 670 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln19_6 = sext i59 %trunc_ln19_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 671 'sext' 'sext_ln19_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 672 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i256 %gmem, i64 %sext_ln19_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 672 'getelementptr' 'gmem_addr_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 673 [71/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 673 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.04>
ST_35 : Operation 674 [39/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 674 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 675 [40/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 675 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 676 [46/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 676 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 677 [52/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 677 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 678 [58/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 678 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 679 [64/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 679 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 680 [70/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 680 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.04>
ST_36 : Operation 681 [38/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 681 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 682 [39/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 682 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 683 [45/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 683 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 684 [51/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 684 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 685 [57/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 685 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 686 [63/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 686 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 687 [69/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 687 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.04>
ST_37 : Operation 688 [37/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 688 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 689 [38/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 689 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 690 [44/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 690 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 691 [50/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 691 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 692 [56/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 692 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 693 [62/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 693 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 694 [68/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 694 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.04>
ST_38 : Operation 695 [36/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 695 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 696 [37/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 696 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 697 [43/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 697 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 698 [49/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 698 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 699 [55/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 699 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 700 [61/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 700 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 701 [67/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 701 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.04>
ST_39 : Operation 702 [35/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 702 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 703 [36/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 703 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 704 [42/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 704 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 705 [48/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 705 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 706 [54/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 706 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 707 [60/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 707 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 708 [66/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 708 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 709 [1/1] (1.75ns)   --->   "%add_ln19_11 = add i16 %phi_mul_load, i16 48" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 709 'add' 'add_ln19_11' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln19_13 = zext i16 %add_ln19_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 710 'zext' 'zext_ln19_13' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 711 [1/1] (2.92ns)   --->   "%add_ln19_12 = add i64 %zext_ln19_13, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 711 'add' 'add_ln19_12' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 712 [1/1] (0.00ns)   --->   "%trunc_ln19_14 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_12, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 712 'partselect' 'trunc_ln19_14' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 713 [1/1] (0.00ns)   --->   "%trunc_ln19_27 = trunc i64 %add_ln19_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 713 'trunc' 'trunc_ln19_27' <Predicate = true> <Delay = 0.00>

State 40 <SV = 39> <Delay = 7.04>
ST_40 : Operation 714 [34/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 714 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 715 [35/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 715 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 716 [41/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 716 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 717 [47/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 717 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 718 [53/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 718 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 719 [59/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 719 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 720 [65/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 720 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 721 [1/1] (0.00ns)   --->   "%sext_ln19_7 = sext i59 %trunc_ln19_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 721 'sext' 'sext_ln19_7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 722 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i256 %gmem, i64 %sext_ln19_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 722 'getelementptr' 'gmem_addr_7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 723 [71/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 723 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.04>
ST_41 : Operation 724 [33/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 724 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 725 [34/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 725 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 726 [40/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 726 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 727 [46/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 727 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 728 [52/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 728 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 729 [58/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 729 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 730 [64/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 730 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 731 [70/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 731 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.04>
ST_42 : Operation 732 [32/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 732 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 733 [33/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 733 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 734 [39/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 734 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 735 [45/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 735 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 736 [51/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 736 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 737 [57/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 737 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 738 [63/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 738 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 739 [69/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 739 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.04>
ST_43 : Operation 740 [31/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 740 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 741 [32/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 741 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 742 [38/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 742 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 743 [44/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 743 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 744 [50/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 744 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 745 [56/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 745 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 746 [62/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 746 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 747 [68/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 747 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.04>
ST_44 : Operation 748 [30/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 748 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 749 [31/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 749 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 750 [37/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 750 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 751 [43/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 751 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 752 [49/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 752 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 753 [55/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 753 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 754 [61/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 754 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 755 [67/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 755 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.04>
ST_45 : Operation 756 [29/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 756 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 757 [30/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 757 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 758 [36/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 758 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 759 [42/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 759 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 760 [48/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 760 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 761 [54/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 761 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 762 [60/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 762 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 763 [66/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 763 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 764 [1/1] (1.75ns)   --->   "%add_ln19_13 = add i16 %phi_mul_load, i16 56" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 764 'add' 'add_ln19_13' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln19_15 = zext i16 %add_ln19_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 765 'zext' 'zext_ln19_15' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 766 [1/1] (2.92ns)   --->   "%add_ln19_14 = add i64 %zext_ln19_15, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 766 'add' 'add_ln19_14' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 767 [1/1] (0.00ns)   --->   "%trunc_ln19_16 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_14, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 767 'partselect' 'trunc_ln19_16' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 768 [1/1] (0.00ns)   --->   "%trunc_ln19_31 = trunc i64 %add_ln19_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 768 'trunc' 'trunc_ln19_31' <Predicate = true> <Delay = 0.00>

State 46 <SV = 45> <Delay = 7.04>
ST_46 : Operation 769 [28/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 769 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 770 [29/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 770 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 771 [35/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 771 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 772 [41/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 772 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 773 [47/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 773 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 774 [53/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 774 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 775 [59/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 775 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 776 [65/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 776 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 777 [1/1] (0.00ns)   --->   "%sext_ln19_8 = sext i59 %trunc_ln19_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 777 'sext' 'sext_ln19_8' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 778 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i256 %gmem, i64 %sext_ln19_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 778 'getelementptr' 'gmem_addr_8' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 779 [71/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 779 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.04>
ST_47 : Operation 780 [27/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 780 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 781 [28/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 781 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 782 [34/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 782 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 783 [40/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 783 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 784 [46/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 784 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 785 [52/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 785 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 786 [58/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 786 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 787 [64/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 787 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 788 [70/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 788 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.04>
ST_48 : Operation 789 [26/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 789 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 790 [27/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 790 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 791 [33/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 791 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 792 [39/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 792 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 793 [45/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 793 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 794 [51/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 794 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 795 [57/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 795 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 796 [63/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 796 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 797 [69/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 797 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.04>
ST_49 : Operation 798 [25/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 798 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 799 [26/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 799 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 800 [32/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 800 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 801 [38/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 801 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 802 [44/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 802 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 803 [50/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 803 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 804 [56/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 804 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 805 [62/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 805 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 806 [68/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 806 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.04>
ST_50 : Operation 807 [24/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 807 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 808 [25/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 808 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 809 [31/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 809 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 810 [37/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 810 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 811 [43/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 811 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 812 [49/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 812 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 813 [55/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 813 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 814 [61/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 814 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 815 [67/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 815 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.04>
ST_51 : Operation 816 [23/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 816 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 817 [24/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 817 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 818 [30/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 818 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 819 [36/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 819 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 820 [42/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 820 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 821 [48/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 821 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 822 [54/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 822 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 823 [60/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 823 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 824 [66/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 824 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 825 [1/1] (1.75ns)   --->   "%add_ln19_15 = add i16 %phi_mul_load, i16 64" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 825 'add' 'add_ln19_15' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln19_17 = zext i16 %add_ln19_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 826 'zext' 'zext_ln19_17' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 827 [1/1] (2.92ns)   --->   "%add_ln19_16 = add i64 %zext_ln19_17, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 827 'add' 'add_ln19_16' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 828 [1/1] (0.00ns)   --->   "%trunc_ln19_18 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_16, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 828 'partselect' 'trunc_ln19_18' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 829 [1/1] (0.00ns)   --->   "%trunc_ln19_35 = trunc i64 %add_ln19_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 829 'trunc' 'trunc_ln19_35' <Predicate = true> <Delay = 0.00>

State 52 <SV = 51> <Delay = 7.04>
ST_52 : Operation 830 [22/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 830 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 831 [23/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 831 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 832 [29/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 832 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 833 [35/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 833 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 834 [41/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 834 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 835 [47/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 835 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 836 [53/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 836 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 837 [59/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 837 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 838 [65/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 838 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 839 [1/1] (0.00ns)   --->   "%sext_ln19_9 = sext i59 %trunc_ln19_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 839 'sext' 'sext_ln19_9' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 840 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i256 %gmem, i64 %sext_ln19_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 840 'getelementptr' 'gmem_addr_9' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 841 [71/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 841 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.04>
ST_53 : Operation 842 [21/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 842 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 843 [22/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 843 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 844 [28/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 844 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 845 [34/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 845 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 846 [40/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 846 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 847 [46/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 847 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 848 [52/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 848 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 849 [58/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 849 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 850 [64/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 850 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 851 [70/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 851 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.04>
ST_54 : Operation 852 [20/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 852 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 853 [21/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 853 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 854 [27/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 854 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 855 [33/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 855 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 856 [39/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 856 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 857 [45/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 857 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 858 [51/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 858 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 859 [57/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 859 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 860 [63/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 860 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 861 [69/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 861 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.04>
ST_55 : Operation 862 [19/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 862 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 863 [20/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 863 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 864 [26/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 864 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 865 [32/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 865 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 866 [38/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 866 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 867 [44/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 867 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 868 [50/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 868 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 869 [56/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 869 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 870 [62/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 870 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 871 [68/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 871 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.04>
ST_56 : Operation 872 [18/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 872 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 873 [19/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 873 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 874 [25/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 874 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 875 [31/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 875 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 876 [37/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 876 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 877 [43/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 877 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 878 [49/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 878 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 879 [55/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 879 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 880 [61/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 880 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 881 [67/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 881 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.04>
ST_57 : Operation 882 [17/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 882 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 883 [18/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 883 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 884 [24/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 884 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 885 [30/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 885 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 886 [36/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 886 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 887 [42/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 887 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 888 [48/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 888 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 889 [54/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 889 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 890 [60/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 890 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 891 [66/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 891 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 892 [1/1] (1.75ns)   --->   "%add_ln19_17 = add i16 %phi_mul_load, i16 72" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 892 'add' 'add_ln19_17' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln19_19 = zext i16 %add_ln19_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 893 'zext' 'zext_ln19_19' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 894 [1/1] (2.92ns)   --->   "%add_ln19_18 = add i64 %zext_ln19_19, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 894 'add' 'add_ln19_18' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 895 [1/1] (0.00ns)   --->   "%trunc_ln19_20 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_18, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 895 'partselect' 'trunc_ln19_20' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 896 [1/1] (0.00ns)   --->   "%trunc_ln19_39 = trunc i64 %add_ln19_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 896 'trunc' 'trunc_ln19_39' <Predicate = true> <Delay = 0.00>

State 58 <SV = 57> <Delay = 7.04>
ST_58 : Operation 897 [16/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 897 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 898 [17/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 898 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 899 [23/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 899 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 900 [29/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 900 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 901 [35/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 901 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 902 [41/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 902 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 903 [47/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 903 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 904 [53/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 904 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 905 [59/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 905 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 906 [65/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 906 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln19_10 = sext i59 %trunc_ln19_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 907 'sext' 'sext_ln19_10' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 908 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i256 %gmem, i64 %sext_ln19_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 908 'getelementptr' 'gmem_addr_10' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 909 [71/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 909 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.04>
ST_59 : Operation 910 [15/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 910 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 911 [16/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 911 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 912 [22/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 912 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 913 [28/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 913 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 914 [34/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 914 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 915 [40/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 915 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 916 [46/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 916 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 917 [52/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 917 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 918 [58/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 918 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 919 [64/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 919 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 920 [70/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 920 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.04>
ST_60 : Operation 921 [14/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 921 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 922 [15/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 922 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 923 [21/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 923 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 924 [27/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 924 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 925 [33/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 925 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 926 [39/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 926 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 927 [45/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 927 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 928 [51/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 928 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 929 [57/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 929 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 930 [63/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 930 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 931 [69/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 931 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.04>
ST_61 : Operation 932 [13/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 932 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 933 [14/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 933 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 934 [20/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 934 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 935 [26/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 935 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 936 [32/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 936 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 937 [38/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 937 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 938 [44/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 938 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 939 [50/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 939 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 940 [56/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 940 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 941 [62/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 941 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 942 [68/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 942 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.04>
ST_62 : Operation 943 [12/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 943 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 944 [13/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 944 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 945 [19/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 945 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 946 [25/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 946 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 947 [31/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 947 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 948 [37/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 948 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 949 [43/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 949 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 950 [49/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 950 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 951 [55/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 951 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 952 [61/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 952 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 953 [67/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 953 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.04>
ST_63 : Operation 954 [11/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 954 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 955 [12/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 955 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 956 [18/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 956 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 957 [24/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 957 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 958 [30/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 958 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 959 [36/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 959 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 960 [42/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 960 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 961 [48/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 961 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 962 [54/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 962 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 963 [60/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 963 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 964 [66/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 964 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 965 [1/1] (1.75ns)   --->   "%add_ln19_19 = add i16 %phi_mul_load, i16 80" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 965 'add' 'add_ln19_19' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln19_21 = zext i16 %add_ln19_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 966 'zext' 'zext_ln19_21' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 967 [1/1] (2.92ns)   --->   "%add_ln19_20 = add i64 %zext_ln19_21, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 967 'add' 'add_ln19_20' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 968 [1/1] (0.00ns)   --->   "%trunc_ln19_22 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_20, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 968 'partselect' 'trunc_ln19_22' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 969 [1/1] (0.00ns)   --->   "%trunc_ln19_43 = trunc i64 %add_ln19_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 969 'trunc' 'trunc_ln19_43' <Predicate = true> <Delay = 0.00>

State 64 <SV = 63> <Delay = 7.04>
ST_64 : Operation 970 [10/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 970 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 971 [11/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 971 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 972 [17/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 972 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 973 [23/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 973 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 974 [29/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 974 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 975 [35/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 975 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 976 [41/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 976 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 977 [47/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 977 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 978 [53/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 978 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 979 [59/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 979 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 980 [65/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 980 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln19_11 = sext i59 %trunc_ln19_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 981 'sext' 'sext_ln19_11' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 982 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i256 %gmem, i64 %sext_ln19_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 982 'getelementptr' 'gmem_addr_11' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 983 [71/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 983 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.04>
ST_65 : Operation 984 [9/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 984 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 985 [10/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 985 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 986 [16/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 986 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 987 [22/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 987 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 988 [28/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 988 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 989 [34/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 989 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 990 [40/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 990 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 991 [46/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 991 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 992 [52/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 992 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 993 [58/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 993 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 994 [64/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 994 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 995 [70/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 995 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.04>
ST_66 : Operation 996 [8/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 996 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 997 [9/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 997 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 998 [15/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 998 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 999 [21/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 999 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1000 [27/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1000 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1001 [33/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1001 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1002 [39/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1002 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1003 [45/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1003 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1004 [51/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1004 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1005 [57/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1005 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1006 [63/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1006 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 1007 [69/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1007 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.04>
ST_67 : Operation 1008 [7/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1008 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1009 [8/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1009 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1010 [14/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1010 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1011 [20/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1011 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1012 [26/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1012 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1013 [32/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1013 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1014 [38/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1014 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1015 [44/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1015 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1016 [50/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1016 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1017 [56/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1017 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1018 [62/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1018 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 1019 [68/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1019 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.04>
ST_68 : Operation 1020 [6/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1020 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1021 [7/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1021 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1022 [13/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1022 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1023 [19/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1023 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1024 [25/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1024 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1025 [31/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1025 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1026 [37/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1026 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1027 [43/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1027 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1028 [49/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1028 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1029 [55/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1029 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1030 [61/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1030 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 1031 [67/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1031 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.04>
ST_69 : Operation 1032 [5/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1032 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1033 [6/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1033 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1034 [12/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1034 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1035 [18/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1035 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1036 [24/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1036 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1037 [30/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1037 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1038 [36/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1038 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1039 [42/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1039 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1040 [48/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1040 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1041 [54/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1041 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1042 [60/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1042 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1043 [66/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1043 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 1044 [1/1] (1.75ns)   --->   "%add_ln19_21 = add i16 %phi_mul_load, i16 88" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1044 'add' 'add_ln19_21' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1045 [1/1] (0.00ns)   --->   "%zext_ln19_23 = zext i16 %add_ln19_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1045 'zext' 'zext_ln19_23' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1046 [1/1] (2.92ns)   --->   "%add_ln19_22 = add i64 %zext_ln19_23, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1046 'add' 'add_ln19_22' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1047 [1/1] (0.00ns)   --->   "%trunc_ln19_24 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_22, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1047 'partselect' 'trunc_ln19_24' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1048 [1/1] (0.00ns)   --->   "%trunc_ln19_47 = trunc i64 %add_ln19_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1048 'trunc' 'trunc_ln19_47' <Predicate = true> <Delay = 0.00>

State 70 <SV = 69> <Delay = 7.04>
ST_70 : Operation 1049 [4/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1049 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1050 [5/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1050 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1051 [11/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1051 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1052 [17/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1052 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1053 [23/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1053 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1054 [29/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1054 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1055 [35/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1055 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1056 [41/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1056 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1057 [47/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1057 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1058 [53/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1058 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1059 [59/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1059 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1060 [65/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1060 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln19_12 = sext i59 %trunc_ln19_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1061 'sext' 'sext_ln19_12' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1062 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i256 %gmem, i64 %sext_ln19_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1062 'getelementptr' 'gmem_addr_12' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1063 [71/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1063 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.04>
ST_71 : Operation 1064 [3/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1064 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 1065 [4/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1065 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 1066 [10/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1066 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 1067 [16/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1067 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 1068 [22/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1068 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 1069 [28/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1069 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 1070 [34/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1070 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 1071 [40/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1071 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 1072 [46/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1072 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 1073 [52/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1073 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 1074 [58/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1074 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 1075 [64/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1075 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 1076 [70/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1076 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 7.04>
ST_72 : Operation 1077 [2/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1077 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 1078 [3/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1078 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 1079 [9/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1079 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 1080 [15/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1080 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 1081 [21/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1081 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 1082 [27/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1082 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 1083 [33/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1083 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 1084 [39/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1084 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 1085 [45/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1085 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 1086 [51/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1086 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 1087 [57/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1087 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 1088 [63/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1088 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 1089 [69/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1089 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 7.04>
ST_73 : Operation 1090 [1/71] (7.04ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1090 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 1091 [2/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1091 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 1092 [8/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1092 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 1093 [14/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1093 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 1094 [20/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1094 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 1095 [26/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1095 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 1096 [32/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1096 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 1097 [38/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1097 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 1098 [44/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1098 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 1099 [50/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1099 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 1100 [56/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1100 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 1101 [62/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1101 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 1102 [68/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1102 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 7.04>
ST_74 : Operation 1103 [1/1] (7.04ns)   --->   "%gmem_addr_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1103 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 1104 [1/71] (7.04ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1104 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 1105 [7/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1105 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 1106 [13/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1106 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 1107 [19/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1107 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 1108 [25/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1108 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 1109 [31/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1109 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 1110 [37/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1110 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 1111 [43/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1111 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 1112 [49/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1112 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 1113 [55/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1113 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 1114 [61/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1114 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 1115 [67/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1115 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 7.04>
ST_75 : Operation 1116 [1/1] (7.04ns)   --->   "%gmem_addr_1_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1116 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 1117 [6/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1117 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 1118 [12/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1118 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 1119 [18/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1119 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 1120 [24/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1120 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 1121 [30/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1121 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 1122 [36/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1122 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 1123 [42/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1123 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 1124 [48/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1124 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 1125 [54/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1125 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 1126 [60/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1126 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 1127 [66/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1127 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 1128 [1/1] (1.75ns)   --->   "%add_ln19_23 = add i16 %phi_mul_load, i16 96" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1128 'add' 'add_ln19_23' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1129 [1/1] (0.00ns)   --->   "%zext_ln19_25 = zext i16 %add_ln19_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1129 'zext' 'zext_ln19_25' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1130 [1/1] (2.92ns)   --->   "%add_ln19_24 = add i64 %zext_ln19_25, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1130 'add' 'add_ln19_24' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1131 [1/1] (0.00ns)   --->   "%trunc_ln19_26 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_24, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1131 'partselect' 'trunc_ln19_26' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1132 [1/1] (0.00ns)   --->   "%trunc_ln19_51 = trunc i64 %add_ln19_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1132 'trunc' 'trunc_ln19_51' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1133 [1/1] (7.04ns)   --->   "%empty_39 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %gmem_addr, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1133 'writereq' 'empty_39' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 7.04>
ST_76 : Operation 1134 [1/1] (0.00ns)   --->   "%shl_ln19_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_3, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1134 'bitconcatenate' 'shl_ln19_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1135 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i8 %shl_ln19_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1135 'zext' 'zext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1136 [1/1] (3.58ns)   --->   "%lshr_ln19_1 = lshr i256 %gmem_addr_1_read, i256 %zext_ln19_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1136 'lshr' 'lshr_ln19_1' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1137 [1/1] (0.00ns)   --->   "%trunc_ln19_5 = trunc i256 %lshr_ln19_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1137 'trunc' 'trunc_ln19_5' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1138 [5/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1138 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 1139 [11/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1139 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 1140 [17/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1140 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 1141 [23/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1141 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 1142 [29/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1142 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 1143 [35/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1143 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 1144 [41/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1144 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 1145 [47/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1145 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 1146 [53/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1146 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 1147 [59/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1147 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 1148 [65/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1148 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln19_13 = sext i59 %trunc_ln19_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1149 'sext' 'sext_ln19_13' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1150 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i256 %gmem, i64 %sext_ln19_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1150 'getelementptr' 'gmem_addr_13' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1151 [71/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1151 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 7.04>
ST_77 : Operation 1152 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast i64 %trunc_ln19_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1152 'bitcast' 'bitcast_ln19_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1153 [6/6] (6.55ns)   --->   "%mul3 = dmul i64 %bitcast_ln19_1, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1153 'dmul' 'mul3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1154 [4/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1154 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 1155 [10/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1155 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 1156 [16/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1156 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 1157 [22/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1157 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 1158 [28/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1158 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 1159 [34/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1159 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 1160 [40/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1160 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 1161 [46/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1161 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 1162 [52/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1162 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 1163 [58/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1163 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 1164 [64/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1164 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 1165 [70/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1165 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 7.04>
ST_78 : Operation 1166 [5/6] (6.55ns)   --->   "%mul3 = dmul i64 %bitcast_ln19_1, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1166 'dmul' 'mul3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1167 [3/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1167 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 1168 [9/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1168 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 1169 [15/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1169 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 1170 [21/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1170 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 1171 [27/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1171 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 1172 [33/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1172 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 1173 [39/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1173 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 1174 [45/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1174 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 1175 [51/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1175 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 1176 [57/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1176 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 1177 [63/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1177 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_78 : Operation 1178 [69/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1178 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 7.04>
ST_79 : Operation 1179 [4/6] (6.55ns)   --->   "%mul3 = dmul i64 %bitcast_ln19_1, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1179 'dmul' 'mul3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1180 [2/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1180 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 1181 [8/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1181 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 1182 [14/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1182 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 1183 [20/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1183 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 1184 [26/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1184 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 1185 [32/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1185 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 1186 [38/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1186 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 1187 [44/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1187 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 1188 [50/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1188 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 1189 [56/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1189 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 1190 [62/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1190 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 1191 [68/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1191 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 7.04>
ST_80 : Operation 1192 [3/6] (6.55ns)   --->   "%mul3 = dmul i64 %bitcast_ln19_1, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1192 'dmul' 'mul3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1193 [1/71] (7.04ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1193 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 1194 [7/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1194 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 1195 [13/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1195 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 1196 [19/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1196 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 1197 [25/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1197 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 1198 [31/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1198 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 1199 [37/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1199 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 1200 [43/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1200 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 1201 [49/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1201 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 1202 [55/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1202 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 1203 [61/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1203 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 1204 [67/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1204 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 7.04>
ST_81 : Operation 1205 [2/6] (6.55ns)   --->   "%mul3 = dmul i64 %bitcast_ln19_1, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1205 'dmul' 'mul3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1206 [1/1] (7.04ns)   --->   "%gmem_addr_2_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1206 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 1207 [6/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1207 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 1208 [12/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1208 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 1209 [18/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1209 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 1210 [24/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1210 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 1211 [30/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1211 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 1212 [36/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1212 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 1213 [42/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1213 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 1214 [48/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1214 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 1215 [54/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1215 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 1216 [60/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1216 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 1217 [66/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1217 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 1218 [1/1] (1.75ns)   --->   "%add_ln19_25 = add i16 %phi_mul_load, i16 104" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1218 'add' 'add_ln19_25' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1219 [1/1] (0.00ns)   --->   "%zext_ln19_27 = zext i16 %add_ln19_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1219 'zext' 'zext_ln19_27' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1220 [1/1] (2.92ns)   --->   "%add_ln19_26 = add i64 %zext_ln19_27, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1220 'add' 'add_ln19_26' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1221 [1/1] (0.00ns)   --->   "%trunc_ln19_28 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_26, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1221 'partselect' 'trunc_ln19_28' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1222 [1/1] (0.00ns)   --->   "%trunc_ln19_55 = trunc i64 %add_ln19_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1222 'trunc' 'trunc_ln19_55' <Predicate = true> <Delay = 0.00>

State 82 <SV = 81> <Delay = 7.04>
ST_82 : Operation 1223 [1/6] (6.55ns)   --->   "%mul3 = dmul i64 %bitcast_ln19_1, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1223 'dmul' 'mul3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1224 [1/1] (0.00ns)   --->   "%shl_ln19_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_7, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1224 'bitconcatenate' 'shl_ln19_2' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1225 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i8 %shl_ln19_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1225 'zext' 'zext_ln19_4' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1226 [1/1] (3.58ns)   --->   "%lshr_ln19_2 = lshr i256 %gmem_addr_2_read, i256 %zext_ln19_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1226 'lshr' 'lshr_ln19_2' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1227 [1/1] (0.00ns)   --->   "%trunc_ln19_9 = trunc i256 %lshr_ln19_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1227 'trunc' 'trunc_ln19_9' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1228 [5/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1228 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 1229 [11/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1229 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 1230 [17/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1230 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 1231 [23/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1231 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 1232 [29/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1232 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 1233 [35/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1233 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 1234 [41/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1234 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 1235 [47/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1235 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 1236 [53/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1236 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 1237 [59/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1237 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 1238 [65/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1238 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 1239 [1/1] (0.00ns)   --->   "%sext_ln19_14 = sext i59 %trunc_ln19_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1239 'sext' 'sext_ln19_14' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1240 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i256 %gmem, i64 %sext_ln19_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1240 'getelementptr' 'gmem_addr_14' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1241 [71/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1241 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 7.04>
ST_83 : Operation 1242 [6/6] (6.55ns)   --->   "%mul4 = dmul i64 %mul3, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1242 'dmul' 'mul4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1243 [1/1] (0.00ns)   --->   "%bitcast_ln19_2 = bitcast i64 %trunc_ln19_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1243 'bitcast' 'bitcast_ln19_2' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1244 [6/6] (6.55ns)   --->   "%mul15_1 = dmul i64 %bitcast_ln19_2, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1244 'dmul' 'mul15_1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1245 [4/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1245 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 1246 [10/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1246 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 1247 [16/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1247 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 1248 [22/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1248 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 1249 [28/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1249 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 1250 [34/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1250 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 1251 [40/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1251 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 1252 [46/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1252 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 1253 [52/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1253 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 1254 [58/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1254 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 1255 [64/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1255 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_83 : Operation 1256 [70/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1256 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 7.04>
ST_84 : Operation 1257 [5/6] (6.55ns)   --->   "%mul4 = dmul i64 %mul3, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1257 'dmul' 'mul4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1258 [5/6] (6.55ns)   --->   "%mul15_1 = dmul i64 %bitcast_ln19_2, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1258 'dmul' 'mul15_1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1259 [3/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1259 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 1260 [9/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1260 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 1261 [15/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1261 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 1262 [21/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1262 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 1263 [27/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1263 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 1264 [33/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1264 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 1265 [39/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1265 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 1266 [45/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1266 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 1267 [51/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1267 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 1268 [57/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1268 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 1269 [63/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1269 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 1270 [69/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1270 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 7.04>
ST_85 : Operation 1271 [4/6] (6.55ns)   --->   "%mul4 = dmul i64 %mul3, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1271 'dmul' 'mul4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1272 [4/6] (6.55ns)   --->   "%mul15_1 = dmul i64 %bitcast_ln19_2, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1272 'dmul' 'mul15_1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1273 [2/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1273 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 1274 [8/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1274 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 1275 [14/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1275 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 1276 [20/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1276 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 1277 [26/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1277 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 1278 [32/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1278 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 1279 [38/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1279 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 1280 [44/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1280 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 1281 [50/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1281 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 1282 [56/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1282 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 1283 [62/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1283 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 1284 [68/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1284 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 7.04>
ST_86 : Operation 1285 [3/6] (6.55ns)   --->   "%mul4 = dmul i64 %mul3, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1285 'dmul' 'mul4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1286 [3/6] (6.55ns)   --->   "%mul15_1 = dmul i64 %bitcast_ln19_2, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1286 'dmul' 'mul15_1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1287 [1/71] (7.04ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1287 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 1288 [7/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1288 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 1289 [13/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1289 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 1290 [19/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1290 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 1291 [25/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1291 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 1292 [31/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1292 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 1293 [37/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1293 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 1294 [43/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1294 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 1295 [49/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1295 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 1296 [55/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1296 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 1297 [61/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1297 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 1298 [67/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1298 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 86> <Delay = 7.04>
ST_87 : Operation 1299 [2/6] (6.55ns)   --->   "%mul4 = dmul i64 %mul3, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1299 'dmul' 'mul4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1300 [2/6] (6.55ns)   --->   "%mul15_1 = dmul i64 %bitcast_ln19_2, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1300 'dmul' 'mul15_1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1301 [1/1] (7.04ns)   --->   "%gmem_addr_3_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1301 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 1302 [6/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1302 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 1303 [12/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1303 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 1304 [18/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1304 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 1305 [24/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1305 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 1306 [30/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1306 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 1307 [36/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1307 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 1308 [42/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1308 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 1309 [48/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1309 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 1310 [54/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1310 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 1311 [60/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1311 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 1312 [66/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1312 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 1313 [1/1] (1.75ns)   --->   "%add_ln19_27 = add i16 %phi_mul_load, i16 112" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1313 'add' 'add_ln19_27' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1314 [1/1] (0.00ns)   --->   "%zext_ln19_29 = zext i16 %add_ln19_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1314 'zext' 'zext_ln19_29' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1315 [1/1] (2.92ns)   --->   "%add_ln19_28 = add i64 %zext_ln19_29, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1315 'add' 'add_ln19_28' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1316 [1/1] (0.00ns)   --->   "%trunc_ln19_30 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_28, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1316 'partselect' 'trunc_ln19_30' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1317 [1/1] (0.00ns)   --->   "%trunc_ln19_59 = trunc i64 %add_ln19_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1317 'trunc' 'trunc_ln19_59' <Predicate = true> <Delay = 0.00>

State 88 <SV = 87> <Delay = 7.04>
ST_88 : Operation 1318 [1/6] (6.55ns)   --->   "%mul4 = dmul i64 %mul3, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1318 'dmul' 'mul4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1319 [1/6] (6.55ns)   --->   "%mul15_1 = dmul i64 %bitcast_ln19_2, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1319 'dmul' 'mul15_1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1320 [1/1] (0.00ns)   --->   "%shl_ln19_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_11, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1320 'bitconcatenate' 'shl_ln19_3' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1321 [1/1] (0.00ns)   --->   "%zext_ln19_6 = zext i8 %shl_ln19_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1321 'zext' 'zext_ln19_6' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1322 [1/1] (3.58ns)   --->   "%lshr_ln19_3 = lshr i256 %gmem_addr_3_read, i256 %zext_ln19_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1322 'lshr' 'lshr_ln19_3' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1323 [1/1] (0.00ns)   --->   "%trunc_ln19_13 = trunc i256 %lshr_ln19_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1323 'trunc' 'trunc_ln19_13' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1324 [5/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1324 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 1325 [11/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1325 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 1326 [17/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1326 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 1327 [23/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1327 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 1328 [29/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1328 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 1329 [35/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1329 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 1330 [41/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1330 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 1331 [47/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1331 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 1332 [53/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1332 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 1333 [59/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1333 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 1334 [65/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1334 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 1335 [1/1] (0.00ns)   --->   "%sext_ln19_15 = sext i59 %trunc_ln19_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1335 'sext' 'sext_ln19_15' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1336 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i256 %gmem, i64 %sext_ln19_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1336 'getelementptr' 'gmem_addr_15' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1337 [71/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1337 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 7.04>
ST_89 : Operation 1338 [6/6] (6.90ns)   --->   "%add = dadd i64 %mul2_read, i64 %mul4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1338 'dadd' 'add' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1339 [6/6] (6.55ns)   --->   "%mul16_1 = dmul i64 %mul15_1, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1339 'dmul' 'mul16_1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1340 [1/1] (0.00ns)   --->   "%bitcast_ln19_3 = bitcast i64 %trunc_ln19_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1340 'bitcast' 'bitcast_ln19_3' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1341 [6/6] (6.55ns)   --->   "%mul15_2 = dmul i64 %bitcast_ln19_3, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1341 'dmul' 'mul15_2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1342 [4/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1342 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 1343 [10/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1343 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 1344 [16/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1344 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 1345 [22/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1345 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 1346 [28/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1346 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 1347 [34/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1347 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 1348 [40/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1348 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 1349 [46/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1349 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 1350 [52/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1350 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 1351 [58/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1351 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 1352 [64/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1352 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 1353 [70/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1353 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 89> <Delay = 7.04>
ST_90 : Operation 1354 [5/6] (6.90ns)   --->   "%add = dadd i64 %mul2_read, i64 %mul4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1354 'dadd' 'add' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1355 [5/6] (6.55ns)   --->   "%mul16_1 = dmul i64 %mul15_1, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1355 'dmul' 'mul16_1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1356 [5/6] (6.55ns)   --->   "%mul15_2 = dmul i64 %bitcast_ln19_3, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1356 'dmul' 'mul15_2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1357 [3/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1357 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 1358 [9/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1358 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 1359 [15/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1359 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 1360 [21/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1360 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 1361 [27/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1361 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 1362 [33/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1362 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 1363 [39/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1363 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 1364 [45/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1364 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 1365 [51/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1365 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 1366 [57/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1366 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 1367 [63/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1367 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 1368 [69/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1368 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 90> <Delay = 7.04>
ST_91 : Operation 1369 [4/6] (6.90ns)   --->   "%add = dadd i64 %mul2_read, i64 %mul4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1369 'dadd' 'add' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1370 [4/6] (6.55ns)   --->   "%mul16_1 = dmul i64 %mul15_1, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1370 'dmul' 'mul16_1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1371 [4/6] (6.55ns)   --->   "%mul15_2 = dmul i64 %bitcast_ln19_3, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1371 'dmul' 'mul15_2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1372 [2/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1372 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 1373 [8/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1373 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 1374 [14/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1374 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 1375 [20/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1375 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 1376 [26/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1376 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 1377 [32/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1377 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 1378 [38/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1378 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 1379 [44/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1379 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 1380 [50/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1380 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 1381 [56/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1381 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 1382 [62/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1382 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 1383 [68/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1383 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 7.04>
ST_92 : Operation 1384 [3/6] (6.90ns)   --->   "%add = dadd i64 %mul2_read, i64 %mul4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1384 'dadd' 'add' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1385 [3/6] (6.55ns)   --->   "%mul16_1 = dmul i64 %mul15_1, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1385 'dmul' 'mul16_1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1386 [3/6] (6.55ns)   --->   "%mul15_2 = dmul i64 %bitcast_ln19_3, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1386 'dmul' 'mul15_2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1387 [1/71] (7.04ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1387 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 1388 [7/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1388 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 1389 [13/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1389 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 1390 [19/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1390 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 1391 [25/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1391 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 1392 [31/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1392 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 1393 [37/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1393 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 1394 [43/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1394 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 1395 [49/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1395 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 1396 [55/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1396 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 1397 [61/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1397 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 1398 [67/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1398 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 7.04>
ST_93 : Operation 1399 [2/6] (6.90ns)   --->   "%add = dadd i64 %mul2_read, i64 %mul4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1399 'dadd' 'add' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1400 [2/6] (6.55ns)   --->   "%mul16_1 = dmul i64 %mul15_1, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1400 'dmul' 'mul16_1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1401 [2/6] (6.55ns)   --->   "%mul15_2 = dmul i64 %bitcast_ln19_3, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1401 'dmul' 'mul15_2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1402 [1/1] (7.04ns)   --->   "%gmem_addr_4_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1402 'read' 'gmem_addr_4_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 1403 [6/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1403 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 1404 [12/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1404 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 1405 [18/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1405 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 1406 [24/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1406 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 1407 [30/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1407 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 1408 [36/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1408 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 1409 [42/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1409 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 1410 [48/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1410 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 1411 [54/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1411 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 1412 [60/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1412 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 1413 [66/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1413 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 1414 [1/1] (1.75ns)   --->   "%add_ln19_29 = add i16 %phi_mul_load, i16 120" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1414 'add' 'add_ln19_29' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1415 [1/1] (0.00ns)   --->   "%zext_ln19_31 = zext i16 %add_ln19_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1415 'zext' 'zext_ln19_31' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1416 [1/1] (2.92ns)   --->   "%add_ln19_30 = add i64 %zext_ln19_31, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1416 'add' 'add_ln19_30' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1417 [1/1] (0.00ns)   --->   "%trunc_ln19_32 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_30, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1417 'partselect' 'trunc_ln19_32' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1418 [1/1] (0.00ns)   --->   "%trunc_ln19_63 = trunc i64 %add_ln19_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1418 'trunc' 'trunc_ln19_63' <Predicate = true> <Delay = 0.00>

State 94 <SV = 93> <Delay = 7.04>
ST_94 : Operation 1419 [1/6] (6.90ns)   --->   "%add = dadd i64 %mul2_read, i64 %mul4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1419 'dadd' 'add' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1420 [1/6] (6.55ns)   --->   "%mul16_1 = dmul i64 %mul15_1, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1420 'dmul' 'mul16_1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1421 [1/6] (6.55ns)   --->   "%mul15_2 = dmul i64 %bitcast_ln19_3, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1421 'dmul' 'mul15_2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1422 [1/1] (0.00ns)   --->   "%shl_ln19_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_15, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1422 'bitconcatenate' 'shl_ln19_4' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1423 [1/1] (0.00ns)   --->   "%zext_ln19_8 = zext i8 %shl_ln19_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1423 'zext' 'zext_ln19_8' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1424 [1/1] (3.58ns)   --->   "%lshr_ln19_4 = lshr i256 %gmem_addr_4_read, i256 %zext_ln19_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1424 'lshr' 'lshr_ln19_4' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1425 [1/1] (0.00ns)   --->   "%trunc_ln19_17 = trunc i256 %lshr_ln19_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1425 'trunc' 'trunc_ln19_17' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1426 [5/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1426 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 1427 [11/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1427 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 1428 [17/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1428 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 1429 [23/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1429 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 1430 [29/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1430 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 1431 [35/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1431 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 1432 [41/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1432 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 1433 [47/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1433 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 1434 [53/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1434 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 1435 [59/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1435 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 1436 [65/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1436 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 1437 [1/1] (0.00ns)   --->   "%sext_ln19_16 = sext i59 %trunc_ln19_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1437 'sext' 'sext_ln19_16' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1438 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i256 %gmem, i64 %sext_ln19_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1438 'getelementptr' 'gmem_addr_16' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1439 [71/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1439 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 7.04>
ST_95 : Operation 1440 [18/18] (6.15ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %add" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1440 'dexp' 'tmp_1' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 1441 [6/6] (6.90ns)   --->   "%add17_1 = dadd i64 %mul2_read, i64 %mul16_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1441 'dadd' 'add17_1' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1442 [6/6] (6.55ns)   --->   "%mul16_2 = dmul i64 %mul15_2, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1442 'dmul' 'mul16_2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1443 [1/1] (0.00ns)   --->   "%bitcast_ln19_4 = bitcast i64 %trunc_ln19_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1443 'bitcast' 'bitcast_ln19_4' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1444 [6/6] (6.55ns)   --->   "%mul15_3 = dmul i64 %bitcast_ln19_4, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1444 'dmul' 'mul15_3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1445 [4/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1445 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 1446 [10/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1446 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 1447 [16/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1447 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 1448 [22/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1448 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 1449 [28/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1449 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 1450 [34/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1450 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 1451 [40/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1451 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 1452 [46/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1452 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 1453 [52/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1453 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 1454 [58/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1454 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 1455 [64/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1455 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 1456 [70/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1456 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 95> <Delay = 7.04>
ST_96 : Operation 1457 [17/18] (6.15ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %add" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1457 'dexp' 'tmp_1' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 1458 [5/6] (6.90ns)   --->   "%add17_1 = dadd i64 %mul2_read, i64 %mul16_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1458 'dadd' 'add17_1' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1459 [5/6] (6.55ns)   --->   "%mul16_2 = dmul i64 %mul15_2, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1459 'dmul' 'mul16_2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1460 [5/6] (6.55ns)   --->   "%mul15_3 = dmul i64 %bitcast_ln19_4, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1460 'dmul' 'mul15_3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1461 [3/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1461 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 1462 [9/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1462 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 1463 [15/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1463 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 1464 [21/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1464 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 1465 [27/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1465 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 1466 [33/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1466 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 1467 [39/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1467 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 1468 [45/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1468 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 1469 [51/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1469 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 1470 [57/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1470 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 1471 [63/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1471 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 1472 [69/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1472 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 96> <Delay = 7.04>
ST_97 : Operation 1473 [16/18] (6.15ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %add" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1473 'dexp' 'tmp_1' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1474 [4/6] (6.90ns)   --->   "%add17_1 = dadd i64 %mul2_read, i64 %mul16_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1474 'dadd' 'add17_1' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1475 [4/6] (6.55ns)   --->   "%mul16_2 = dmul i64 %mul15_2, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1475 'dmul' 'mul16_2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1476 [4/6] (6.55ns)   --->   "%mul15_3 = dmul i64 %bitcast_ln19_4, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1476 'dmul' 'mul15_3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1477 [2/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1477 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 1478 [8/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1478 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 1479 [14/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1479 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 1480 [20/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1480 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 1481 [26/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1481 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 1482 [32/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1482 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 1483 [38/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1483 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 1484 [44/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1484 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 1485 [50/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1485 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 1486 [56/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1486 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 1487 [62/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1487 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 1488 [68/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1488 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 97> <Delay = 7.04>
ST_98 : Operation 1489 [15/18] (6.15ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %add" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1489 'dexp' 'tmp_1' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 1490 [3/6] (6.90ns)   --->   "%add17_1 = dadd i64 %mul2_read, i64 %mul16_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1490 'dadd' 'add17_1' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1491 [3/6] (6.55ns)   --->   "%mul16_2 = dmul i64 %mul15_2, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1491 'dmul' 'mul16_2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1492 [3/6] (6.55ns)   --->   "%mul15_3 = dmul i64 %bitcast_ln19_4, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1492 'dmul' 'mul15_3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1493 [1/71] (7.04ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1493 'readreq' 'gmem_load_5_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 1494 [7/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1494 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 1495 [13/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1495 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 1496 [19/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1496 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 1497 [25/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1497 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 1498 [31/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1498 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 1499 [37/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1499 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 1500 [43/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1500 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 1501 [49/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1501 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 1502 [55/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1502 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 1503 [61/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1503 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_98 : Operation 1504 [67/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1504 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 98> <Delay = 7.04>
ST_99 : Operation 1505 [14/18] (6.15ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %add" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1505 'dexp' 'tmp_1' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_99 : Operation 1506 [2/6] (6.90ns)   --->   "%add17_1 = dadd i64 %mul2_read, i64 %mul16_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1506 'dadd' 'add17_1' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1507 [2/6] (6.55ns)   --->   "%mul16_2 = dmul i64 %mul15_2, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1507 'dmul' 'mul16_2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1508 [2/6] (6.55ns)   --->   "%mul15_3 = dmul i64 %bitcast_ln19_4, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1508 'dmul' 'mul15_3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1509 [1/1] (7.04ns)   --->   "%gmem_addr_5_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1509 'read' 'gmem_addr_5_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 1510 [6/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1510 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 1511 [12/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1511 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 1512 [18/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1512 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 1513 [24/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1513 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 1514 [30/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1514 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 1515 [36/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1515 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 1516 [42/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1516 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 1517 [48/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1517 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 1518 [54/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1518 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 1519 [60/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1519 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 1520 [66/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1520 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 1521 [1/1] (1.75ns)   --->   "%add_ln19_31 = add i16 %phi_mul_load, i16 128" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1521 'add' 'add_ln19_31' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1522 [1/1] (0.00ns)   --->   "%zext_ln19_33 = zext i16 %add_ln19_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1522 'zext' 'zext_ln19_33' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1523 [1/1] (2.92ns)   --->   "%add_ln19_32 = add i64 %zext_ln19_33, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1523 'add' 'add_ln19_32' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1524 [1/1] (0.00ns)   --->   "%trunc_ln19_34 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_32, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1524 'partselect' 'trunc_ln19_34' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1525 [1/1] (0.00ns)   --->   "%trunc_ln19_67 = trunc i64 %add_ln19_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1525 'trunc' 'trunc_ln19_67' <Predicate = true> <Delay = 0.00>

State 100 <SV = 99> <Delay = 7.04>
ST_100 : Operation 1526 [13/18] (6.15ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %add" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1526 'dexp' 'tmp_1' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_100 : Operation 1527 [1/6] (6.90ns)   --->   "%add17_1 = dadd i64 %mul2_read, i64 %mul16_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1527 'dadd' 'add17_1' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1528 [1/6] (6.55ns)   --->   "%mul16_2 = dmul i64 %mul15_2, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1528 'dmul' 'mul16_2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1529 [1/6] (6.55ns)   --->   "%mul15_3 = dmul i64 %bitcast_ln19_4, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1529 'dmul' 'mul15_3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1530 [1/1] (0.00ns)   --->   "%shl_ln19_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_19, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1530 'bitconcatenate' 'shl_ln19_5' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1531 [1/1] (0.00ns)   --->   "%zext_ln19_10 = zext i8 %shl_ln19_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1531 'zext' 'zext_ln19_10' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1532 [1/1] (3.58ns)   --->   "%lshr_ln19_5 = lshr i256 %gmem_addr_5_read, i256 %zext_ln19_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1532 'lshr' 'lshr_ln19_5' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1533 [1/1] (0.00ns)   --->   "%trunc_ln19_21 = trunc i256 %lshr_ln19_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1533 'trunc' 'trunc_ln19_21' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1534 [5/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1534 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 1535 [11/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1535 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 1536 [17/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1536 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 1537 [23/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1537 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 1538 [29/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1538 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 1539 [35/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1539 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 1540 [41/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1540 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 1541 [47/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1541 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 1542 [53/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1542 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 1543 [59/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1543 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 1544 [65/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1544 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 1545 [1/1] (0.00ns)   --->   "%sext_ln19_17 = sext i59 %trunc_ln19_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1545 'sext' 'sext_ln19_17' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1546 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i256 %gmem, i64 %sext_ln19_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1546 'getelementptr' 'gmem_addr_17' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1547 [71/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1547 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 100> <Delay = 7.04>
ST_101 : Operation 1548 [12/18] (6.15ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %add" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1548 'dexp' 'tmp_1' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 1549 [18/18] (6.15ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1549 'dexp' 'tmp_2' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 1550 [6/6] (6.90ns)   --->   "%add17_2 = dadd i64 %mul2_read, i64 %mul16_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1550 'dadd' 'add17_2' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1551 [6/6] (6.55ns)   --->   "%mul16_3 = dmul i64 %mul15_3, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1551 'dmul' 'mul16_3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1552 [1/1] (0.00ns)   --->   "%bitcast_ln19_5 = bitcast i64 %trunc_ln19_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1552 'bitcast' 'bitcast_ln19_5' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1553 [6/6] (6.55ns)   --->   "%mul15_4 = dmul i64 %bitcast_ln19_5, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1553 'dmul' 'mul15_4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1554 [4/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1554 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 1555 [10/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1555 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 1556 [16/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1556 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 1557 [22/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1557 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 1558 [28/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1558 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 1559 [34/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1559 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 1560 [40/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1560 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 1561 [46/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1561 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 1562 [52/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1562 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 1563 [58/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1563 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 1564 [64/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1564 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 1565 [70/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1565 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 101> <Delay = 7.04>
ST_102 : Operation 1566 [11/18] (6.15ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %add" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1566 'dexp' 'tmp_1' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 1567 [17/18] (6.15ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1567 'dexp' 'tmp_2' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 1568 [5/6] (6.90ns)   --->   "%add17_2 = dadd i64 %mul2_read, i64 %mul16_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1568 'dadd' 'add17_2' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1569 [5/6] (6.55ns)   --->   "%mul16_3 = dmul i64 %mul15_3, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1569 'dmul' 'mul16_3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1570 [5/6] (6.55ns)   --->   "%mul15_4 = dmul i64 %bitcast_ln19_5, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1570 'dmul' 'mul15_4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1571 [3/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1571 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 1572 [9/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1572 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 1573 [15/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1573 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 1574 [21/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1574 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 1575 [27/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1575 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 1576 [33/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1576 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 1577 [39/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1577 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 1578 [45/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1578 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 1579 [51/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1579 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 1580 [57/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1580 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 1581 [63/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1581 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_102 : Operation 1582 [69/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1582 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 102> <Delay = 7.04>
ST_103 : Operation 1583 [10/18] (6.15ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %add" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1583 'dexp' 'tmp_1' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 1584 [16/18] (6.15ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1584 'dexp' 'tmp_2' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 1585 [4/6] (6.90ns)   --->   "%add17_2 = dadd i64 %mul2_read, i64 %mul16_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1585 'dadd' 'add17_2' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1586 [4/6] (6.55ns)   --->   "%mul16_3 = dmul i64 %mul15_3, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1586 'dmul' 'mul16_3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1587 [4/6] (6.55ns)   --->   "%mul15_4 = dmul i64 %bitcast_ln19_5, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1587 'dmul' 'mul15_4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1588 [2/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1588 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 1589 [8/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1589 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 1590 [14/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1590 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 1591 [20/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1591 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 1592 [26/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1592 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 1593 [32/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1593 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 1594 [38/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1594 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 1595 [44/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1595 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 1596 [50/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1596 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 1597 [56/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1597 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 1598 [62/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1598 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_103 : Operation 1599 [68/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1599 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 103> <Delay = 7.04>
ST_104 : Operation 1600 [9/18] (6.15ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %add" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1600 'dexp' 'tmp_1' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 1601 [15/18] (6.15ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1601 'dexp' 'tmp_2' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 1602 [3/6] (6.90ns)   --->   "%add17_2 = dadd i64 %mul2_read, i64 %mul16_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1602 'dadd' 'add17_2' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1603 [3/6] (6.55ns)   --->   "%mul16_3 = dmul i64 %mul15_3, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1603 'dmul' 'mul16_3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1604 [3/6] (6.55ns)   --->   "%mul15_4 = dmul i64 %bitcast_ln19_5, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1604 'dmul' 'mul15_4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1605 [1/71] (7.04ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1605 'readreq' 'gmem_load_6_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 1606 [7/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1606 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 1607 [13/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1607 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 1608 [19/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1608 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 1609 [25/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1609 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 1610 [31/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1610 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 1611 [37/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1611 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 1612 [43/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1612 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 1613 [49/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1613 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 1614 [55/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1614 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 1615 [61/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1615 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 1616 [67/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1616 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 104> <Delay = 7.04>
ST_105 : Operation 1617 [8/18] (6.15ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %add" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1617 'dexp' 'tmp_1' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 1618 [14/18] (6.15ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1618 'dexp' 'tmp_2' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 1619 [2/6] (6.90ns)   --->   "%add17_2 = dadd i64 %mul2_read, i64 %mul16_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1619 'dadd' 'add17_2' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1620 [2/6] (6.55ns)   --->   "%mul16_3 = dmul i64 %mul15_3, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1620 'dmul' 'mul16_3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1621 [2/6] (6.55ns)   --->   "%mul15_4 = dmul i64 %bitcast_ln19_5, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1621 'dmul' 'mul15_4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1622 [1/1] (7.04ns)   --->   "%gmem_addr_6_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1622 'read' 'gmem_addr_6_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 1623 [6/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1623 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 1624 [12/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1624 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 1625 [18/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1625 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 1626 [24/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1626 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 1627 [30/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1627 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 1628 [36/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1628 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 1629 [42/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1629 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 1630 [48/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1630 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 1631 [54/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1631 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 1632 [60/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1632 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 1633 [66/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1633 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_105 : Operation 1634 [1/1] (1.75ns)   --->   "%add_ln19_33 = add i16 %phi_mul_load, i16 136" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1634 'add' 'add_ln19_33' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1635 [1/1] (0.00ns)   --->   "%zext_ln19_35 = zext i16 %add_ln19_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1635 'zext' 'zext_ln19_35' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1636 [1/1] (2.92ns)   --->   "%add_ln19_34 = add i64 %zext_ln19_35, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1636 'add' 'add_ln19_34' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1637 [1/1] (0.00ns)   --->   "%trunc_ln19_36 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_34, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1637 'partselect' 'trunc_ln19_36' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1638 [1/1] (0.00ns)   --->   "%trunc_ln19_71 = trunc i64 %add_ln19_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1638 'trunc' 'trunc_ln19_71' <Predicate = true> <Delay = 0.00>

State 106 <SV = 105> <Delay = 7.04>
ST_106 : Operation 1639 [7/18] (6.15ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %add" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1639 'dexp' 'tmp_1' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_106 : Operation 1640 [13/18] (6.15ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1640 'dexp' 'tmp_2' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_106 : Operation 1641 [1/6] (6.90ns)   --->   "%add17_2 = dadd i64 %mul2_read, i64 %mul16_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1641 'dadd' 'add17_2' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1642 [1/6] (6.55ns)   --->   "%mul16_3 = dmul i64 %mul15_3, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1642 'dmul' 'mul16_3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1643 [1/6] (6.55ns)   --->   "%mul15_4 = dmul i64 %bitcast_ln19_5, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1643 'dmul' 'mul15_4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1644 [1/1] (0.00ns)   --->   "%shl_ln19_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_23, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1644 'bitconcatenate' 'shl_ln19_6' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1645 [1/1] (0.00ns)   --->   "%zext_ln19_12 = zext i8 %shl_ln19_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1645 'zext' 'zext_ln19_12' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1646 [1/1] (3.58ns)   --->   "%lshr_ln19_6 = lshr i256 %gmem_addr_6_read, i256 %zext_ln19_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1646 'lshr' 'lshr_ln19_6' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1647 [1/1] (0.00ns)   --->   "%trunc_ln19_25 = trunc i256 %lshr_ln19_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1647 'trunc' 'trunc_ln19_25' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1648 [5/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1648 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 1649 [11/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1649 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 1650 [17/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1650 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 1651 [23/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1651 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 1652 [29/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1652 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 1653 [35/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1653 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 1654 [41/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1654 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 1655 [47/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1655 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 1656 [53/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1656 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 1657 [59/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1657 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 1658 [65/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1658 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_106 : Operation 1659 [1/1] (0.00ns)   --->   "%sext_ln19_18 = sext i59 %trunc_ln19_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1659 'sext' 'sext_ln19_18' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1660 [1/1] (0.00ns)   --->   "%gmem_addr_18 = getelementptr i256 %gmem, i64 %sext_ln19_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1660 'getelementptr' 'gmem_addr_18' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1661 [71/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1661 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 106> <Delay = 7.04>
ST_107 : Operation 1662 [6/18] (6.15ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %add" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1662 'dexp' 'tmp_1' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 1663 [12/18] (6.15ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1663 'dexp' 'tmp_2' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 1664 [18/18] (6.15ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1664 'dexp' 'tmp_3' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 1665 [6/6] (6.90ns)   --->   "%add17_3 = dadd i64 %mul2_read, i64 %mul16_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1665 'dadd' 'add17_3' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1666 [6/6] (6.55ns)   --->   "%mul16_4 = dmul i64 %mul15_4, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1666 'dmul' 'mul16_4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1667 [1/1] (0.00ns)   --->   "%bitcast_ln19_6 = bitcast i64 %trunc_ln19_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1667 'bitcast' 'bitcast_ln19_6' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1668 [6/6] (6.55ns)   --->   "%mul15_5 = dmul i64 %bitcast_ln19_6, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1668 'dmul' 'mul15_5' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1669 [4/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1669 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 1670 [10/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1670 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 1671 [16/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1671 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 1672 [22/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1672 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 1673 [28/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1673 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 1674 [34/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1674 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 1675 [40/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1675 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 1676 [46/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1676 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 1677 [52/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1677 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 1678 [58/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1678 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 1679 [64/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1679 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 1680 [70/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1680 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 107> <Delay = 7.04>
ST_108 : Operation 1681 [5/18] (6.15ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %add" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1681 'dexp' 'tmp_1' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_108 : Operation 1682 [11/18] (6.15ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1682 'dexp' 'tmp_2' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_108 : Operation 1683 [17/18] (6.15ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1683 'dexp' 'tmp_3' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_108 : Operation 1684 [5/6] (6.90ns)   --->   "%add17_3 = dadd i64 %mul2_read, i64 %mul16_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1684 'dadd' 'add17_3' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1685 [5/6] (6.55ns)   --->   "%mul16_4 = dmul i64 %mul15_4, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1685 'dmul' 'mul16_4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1686 [5/6] (6.55ns)   --->   "%mul15_5 = dmul i64 %bitcast_ln19_6, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1686 'dmul' 'mul15_5' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1687 [3/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1687 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 1688 [9/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1688 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 1689 [15/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1689 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 1690 [21/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1690 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 1691 [27/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1691 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 1692 [33/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1692 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 1693 [39/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1693 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 1694 [45/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1694 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 1695 [51/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1695 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 1696 [57/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1696 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 1697 [63/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1697 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_108 : Operation 1698 [69/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1698 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 108> <Delay = 7.04>
ST_109 : Operation 1699 [4/18] (6.15ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %add" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1699 'dexp' 'tmp_1' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_109 : Operation 1700 [10/18] (6.15ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1700 'dexp' 'tmp_2' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_109 : Operation 1701 [16/18] (6.15ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1701 'dexp' 'tmp_3' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_109 : Operation 1702 [4/6] (6.90ns)   --->   "%add17_3 = dadd i64 %mul2_read, i64 %mul16_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1702 'dadd' 'add17_3' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1703 [4/6] (6.55ns)   --->   "%mul16_4 = dmul i64 %mul15_4, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1703 'dmul' 'mul16_4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1704 [4/6] (6.55ns)   --->   "%mul15_5 = dmul i64 %bitcast_ln19_6, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1704 'dmul' 'mul15_5' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1705 [2/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1705 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 1706 [8/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1706 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 1707 [14/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1707 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 1708 [20/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1708 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 1709 [26/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1709 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 1710 [32/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1710 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 1711 [38/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1711 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 1712 [44/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1712 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 1713 [50/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1713 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 1714 [56/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1714 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 1715 [62/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1715 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 1716 [68/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1716 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 109> <Delay = 7.04>
ST_110 : Operation 1717 [3/18] (6.15ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %add" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1717 'dexp' 'tmp_1' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_110 : Operation 1718 [9/18] (6.15ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1718 'dexp' 'tmp_2' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_110 : Operation 1719 [15/18] (6.15ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1719 'dexp' 'tmp_3' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_110 : Operation 1720 [3/6] (6.90ns)   --->   "%add17_3 = dadd i64 %mul2_read, i64 %mul16_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1720 'dadd' 'add17_3' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1721 [3/6] (6.55ns)   --->   "%mul16_4 = dmul i64 %mul15_4, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1721 'dmul' 'mul16_4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1722 [3/6] (6.55ns)   --->   "%mul15_5 = dmul i64 %bitcast_ln19_6, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1722 'dmul' 'mul15_5' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1723 [1/71] (7.04ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1723 'readreq' 'gmem_load_7_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 1724 [7/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1724 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 1725 [13/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1725 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 1726 [19/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1726 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 1727 [25/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1727 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 1728 [31/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1728 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 1729 [37/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1729 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 1730 [43/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1730 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 1731 [49/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1731 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 1732 [55/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1732 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 1733 [61/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1733 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_110 : Operation 1734 [67/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1734 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 110> <Delay = 7.04>
ST_111 : Operation 1735 [2/18] (6.15ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %add" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1735 'dexp' 'tmp_1' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_111 : Operation 1736 [8/18] (6.15ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1736 'dexp' 'tmp_2' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_111 : Operation 1737 [14/18] (6.15ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1737 'dexp' 'tmp_3' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_111 : Operation 1738 [2/6] (6.90ns)   --->   "%add17_3 = dadd i64 %mul2_read, i64 %mul16_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1738 'dadd' 'add17_3' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1739 [2/6] (6.55ns)   --->   "%mul16_4 = dmul i64 %mul15_4, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1739 'dmul' 'mul16_4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1740 [2/6] (6.55ns)   --->   "%mul15_5 = dmul i64 %bitcast_ln19_6, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1740 'dmul' 'mul15_5' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1741 [1/1] (7.04ns)   --->   "%gmem_addr_7_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1741 'read' 'gmem_addr_7_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 1742 [6/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1742 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 1743 [12/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1743 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 1744 [18/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1744 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 1745 [24/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1745 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 1746 [30/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1746 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 1747 [36/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1747 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 1748 [42/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1748 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 1749 [48/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1749 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 1750 [54/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1750 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 1751 [60/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1751 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 1752 [66/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1752 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_111 : Operation 1753 [1/1] (1.75ns)   --->   "%add_ln19_35 = add i16 %phi_mul_load, i16 144" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1753 'add' 'add_ln19_35' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1754 [1/1] (0.00ns)   --->   "%zext_ln19_37 = zext i16 %add_ln19_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1754 'zext' 'zext_ln19_37' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1755 [1/1] (2.92ns)   --->   "%add_ln19_36 = add i64 %zext_ln19_37, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1755 'add' 'add_ln19_36' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1756 [1/1] (0.00ns)   --->   "%trunc_ln19_38 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_36, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1756 'partselect' 'trunc_ln19_38' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1757 [1/1] (0.00ns)   --->   "%trunc_ln19_75 = trunc i64 %add_ln19_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1757 'trunc' 'trunc_ln19_75' <Predicate = true> <Delay = 0.00>

State 112 <SV = 111> <Delay = 7.04>
ST_112 : Operation 1758 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1758 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1759 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i8 %shl_ln" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1759 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1760 [1/1] (3.58ns)   --->   "%lshr_ln19 = lshr i256 %gmem_addr_read, i256 %zext_ln19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1760 'lshr' 'lshr_ln19' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1761 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = trunc i256 %lshr_ln19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1761 'trunc' 'trunc_ln19_1' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1762 [1/18] (6.15ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %add" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1762 'dexp' 'tmp_1' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_112 : Operation 1763 [7/18] (6.15ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1763 'dexp' 'tmp_2' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_112 : Operation 1764 [13/18] (6.15ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1764 'dexp' 'tmp_3' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_112 : Operation 1765 [1/6] (6.90ns)   --->   "%add17_3 = dadd i64 %mul2_read, i64 %mul16_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1765 'dadd' 'add17_3' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1766 [1/6] (6.55ns)   --->   "%mul16_4 = dmul i64 %mul15_4, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1766 'dmul' 'mul16_4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1767 [1/6] (6.55ns)   --->   "%mul15_5 = dmul i64 %bitcast_ln19_6, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1767 'dmul' 'mul15_5' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1768 [1/1] (0.00ns)   --->   "%shl_ln19_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_27, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1768 'bitconcatenate' 'shl_ln19_7' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1769 [1/1] (0.00ns)   --->   "%zext_ln19_14 = zext i8 %shl_ln19_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1769 'zext' 'zext_ln19_14' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1770 [1/1] (3.58ns)   --->   "%lshr_ln19_7 = lshr i256 %gmem_addr_7_read, i256 %zext_ln19_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1770 'lshr' 'lshr_ln19_7' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1771 [1/1] (0.00ns)   --->   "%trunc_ln19_29 = trunc i256 %lshr_ln19_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1771 'trunc' 'trunc_ln19_29' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1772 [5/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1772 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 1773 [11/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1773 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 1774 [17/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1774 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 1775 [23/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1775 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 1776 [29/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1776 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 1777 [35/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1777 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 1778 [41/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1778 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 1779 [47/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1779 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 1780 [53/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1780 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 1781 [59/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1781 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 1782 [65/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1782 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 1783 [1/1] (0.00ns)   --->   "%sext_ln19_19 = sext i59 %trunc_ln19_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1783 'sext' 'sext_ln19_19' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1784 [1/1] (0.00ns)   --->   "%gmem_addr_19 = getelementptr i256 %gmem, i64 %sext_ln19_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1784 'getelementptr' 'gmem_addr_19' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1785 [71/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1785 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 112> <Delay = 7.04>
ST_113 : Operation 1786 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i64 %trunc_ln19_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1786 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1787 [6/6] (6.55ns)   --->   "%mul5 = dmul i64 %bitcast_ln19, i64 %tmp_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1787 'dmul' 'mul5' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1788 [6/18] (6.15ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1788 'dexp' 'tmp_2' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_113 : Operation 1789 [12/18] (6.15ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1789 'dexp' 'tmp_3' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_113 : Operation 1790 [18/18] (6.15ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1790 'dexp' 'tmp_4' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_113 : Operation 1791 [6/6] (6.90ns)   --->   "%add17_4 = dadd i64 %mul2_read, i64 %mul16_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1791 'dadd' 'add17_4' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1792 [6/6] (6.55ns)   --->   "%mul16_5 = dmul i64 %mul15_5, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1792 'dmul' 'mul16_5' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1793 [1/1] (0.00ns)   --->   "%bitcast_ln19_7 = bitcast i64 %trunc_ln19_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1793 'bitcast' 'bitcast_ln19_7' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1794 [6/6] (6.55ns)   --->   "%mul15_6 = dmul i64 %bitcast_ln19_7, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1794 'dmul' 'mul15_6' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1795 [4/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1795 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 1796 [10/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1796 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 1797 [16/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1797 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 1798 [22/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1798 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 1799 [28/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1799 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 1800 [34/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1800 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 1801 [40/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1801 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 1802 [46/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1802 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 1803 [52/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1803 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 1804 [58/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1804 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 1805 [64/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1805 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 1806 [70/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1806 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 113> <Delay = 7.04>
ST_114 : Operation 1807 [5/6] (6.55ns)   --->   "%mul5 = dmul i64 %bitcast_ln19, i64 %tmp_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1807 'dmul' 'mul5' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1808 [5/18] (6.15ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1808 'dexp' 'tmp_2' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_114 : Operation 1809 [11/18] (6.15ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1809 'dexp' 'tmp_3' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_114 : Operation 1810 [17/18] (6.15ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1810 'dexp' 'tmp_4' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_114 : Operation 1811 [5/6] (6.90ns)   --->   "%add17_4 = dadd i64 %mul2_read, i64 %mul16_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1811 'dadd' 'add17_4' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1812 [5/6] (6.55ns)   --->   "%mul16_5 = dmul i64 %mul15_5, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1812 'dmul' 'mul16_5' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1813 [5/6] (6.55ns)   --->   "%mul15_6 = dmul i64 %bitcast_ln19_7, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1813 'dmul' 'mul15_6' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1814 [3/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1814 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 1815 [9/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1815 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 1816 [15/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1816 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 1817 [21/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1817 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 1818 [27/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1818 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 1819 [33/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1819 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 1820 [39/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1820 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 1821 [45/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1821 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 1822 [51/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1822 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 1823 [57/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1823 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 1824 [63/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1824 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_114 : Operation 1825 [69/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1825 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 114> <Delay = 7.04>
ST_115 : Operation 1826 [4/6] (6.55ns)   --->   "%mul5 = dmul i64 %bitcast_ln19, i64 %tmp_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1826 'dmul' 'mul5' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1827 [4/18] (6.15ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1827 'dexp' 'tmp_2' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_115 : Operation 1828 [10/18] (6.15ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1828 'dexp' 'tmp_3' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_115 : Operation 1829 [16/18] (6.15ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1829 'dexp' 'tmp_4' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_115 : Operation 1830 [4/6] (6.90ns)   --->   "%add17_4 = dadd i64 %mul2_read, i64 %mul16_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1830 'dadd' 'add17_4' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1831 [4/6] (6.55ns)   --->   "%mul16_5 = dmul i64 %mul15_5, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1831 'dmul' 'mul16_5' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1832 [4/6] (6.55ns)   --->   "%mul15_6 = dmul i64 %bitcast_ln19_7, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1832 'dmul' 'mul15_6' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1833 [2/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1833 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 1834 [8/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1834 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 1835 [14/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1835 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 1836 [20/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1836 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 1837 [26/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1837 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 1838 [32/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1838 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 1839 [38/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1839 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 1840 [44/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1840 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 1841 [50/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1841 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 1842 [56/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1842 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 1843 [62/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1843 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 1844 [68/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1844 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 115> <Delay = 7.04>
ST_116 : Operation 1845 [3/6] (6.55ns)   --->   "%mul5 = dmul i64 %bitcast_ln19, i64 %tmp_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1845 'dmul' 'mul5' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1846 [3/18] (6.15ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1846 'dexp' 'tmp_2' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_116 : Operation 1847 [9/18] (6.15ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1847 'dexp' 'tmp_3' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_116 : Operation 1848 [15/18] (6.15ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1848 'dexp' 'tmp_4' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_116 : Operation 1849 [3/6] (6.90ns)   --->   "%add17_4 = dadd i64 %mul2_read, i64 %mul16_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1849 'dadd' 'add17_4' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1850 [3/6] (6.55ns)   --->   "%mul16_5 = dmul i64 %mul15_5, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1850 'dmul' 'mul16_5' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1851 [3/6] (6.55ns)   --->   "%mul15_6 = dmul i64 %bitcast_ln19_7, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1851 'dmul' 'mul15_6' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1852 [1/71] (7.04ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1852 'readreq' 'gmem_load_8_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 1853 [7/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1853 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 1854 [13/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1854 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 1855 [19/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1855 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 1856 [25/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1856 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 1857 [31/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1857 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 1858 [37/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1858 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 1859 [43/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1859 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 1860 [49/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1860 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 1861 [55/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1861 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 1862 [61/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1862 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_116 : Operation 1863 [67/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1863 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 116> <Delay = 7.04>
ST_117 : Operation 1864 [2/6] (6.55ns)   --->   "%mul5 = dmul i64 %bitcast_ln19, i64 %tmp_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1864 'dmul' 'mul5' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1865 [2/18] (6.15ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1865 'dexp' 'tmp_2' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_117 : Operation 1866 [8/18] (6.15ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1866 'dexp' 'tmp_3' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_117 : Operation 1867 [14/18] (6.15ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1867 'dexp' 'tmp_4' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_117 : Operation 1868 [2/6] (6.90ns)   --->   "%add17_4 = dadd i64 %mul2_read, i64 %mul16_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1868 'dadd' 'add17_4' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1869 [2/6] (6.55ns)   --->   "%mul16_5 = dmul i64 %mul15_5, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1869 'dmul' 'mul16_5' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1870 [2/6] (6.55ns)   --->   "%mul15_6 = dmul i64 %bitcast_ln19_7, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1870 'dmul' 'mul15_6' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1871 [1/1] (7.04ns)   --->   "%gmem_addr_8_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1871 'read' 'gmem_addr_8_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 1872 [6/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1872 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 1873 [12/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1873 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 1874 [18/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1874 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 1875 [24/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1875 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 1876 [30/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1876 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 1877 [36/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1877 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 1878 [42/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1878 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 1879 [48/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1879 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 1880 [54/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1880 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 1881 [60/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1881 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 1882 [66/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1882 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 1883 [1/1] (1.75ns)   --->   "%add_ln19_37 = add i16 %phi_mul_load, i16 152" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1883 'add' 'add_ln19_37' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1884 [1/1] (0.00ns)   --->   "%zext_ln19_39 = zext i16 %add_ln19_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1884 'zext' 'zext_ln19_39' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1885 [1/1] (2.92ns)   --->   "%add_ln19_38 = add i64 %zext_ln19_39, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1885 'add' 'add_ln19_38' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1886 [1/1] (0.00ns)   --->   "%trunc_ln19_40 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_38, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1886 'partselect' 'trunc_ln19_40' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1887 [1/1] (0.00ns)   --->   "%trunc_ln19_79 = trunc i64 %add_ln19_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1887 'trunc' 'trunc_ln19_79' <Predicate = true> <Delay = 0.00>

State 118 <SV = 117> <Delay = 7.04>
ST_118 : Operation 1888 [1/6] (6.55ns)   --->   "%mul5 = dmul i64 %bitcast_ln19, i64 %tmp_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1888 'dmul' 'mul5' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1889 [1/18] (6.15ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1889 'dexp' 'tmp_2' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_118 : Operation 1890 [7/18] (6.15ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1890 'dexp' 'tmp_3' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_118 : Operation 1891 [13/18] (6.15ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1891 'dexp' 'tmp_4' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_118 : Operation 1892 [1/6] (6.90ns)   --->   "%add17_4 = dadd i64 %mul2_read, i64 %mul16_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1892 'dadd' 'add17_4' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1893 [1/6] (6.55ns)   --->   "%mul16_5 = dmul i64 %mul15_5, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1893 'dmul' 'mul16_5' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1894 [1/6] (6.55ns)   --->   "%mul15_6 = dmul i64 %bitcast_ln19_7, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1894 'dmul' 'mul15_6' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1895 [1/1] (0.00ns)   --->   "%shl_ln19_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_31, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1895 'bitconcatenate' 'shl_ln19_8' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1896 [1/1] (0.00ns)   --->   "%zext_ln19_16 = zext i8 %shl_ln19_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1896 'zext' 'zext_ln19_16' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1897 [1/1] (3.58ns)   --->   "%lshr_ln19_8 = lshr i256 %gmem_addr_8_read, i256 %zext_ln19_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1897 'lshr' 'lshr_ln19_8' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1898 [1/1] (0.00ns)   --->   "%trunc_ln19_33 = trunc i256 %lshr_ln19_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1898 'trunc' 'trunc_ln19_33' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1899 [5/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1899 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 1900 [11/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1900 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 1901 [17/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1901 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 1902 [23/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1902 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 1903 [29/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1903 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 1904 [35/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1904 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 1905 [41/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1905 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 1906 [47/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1906 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 1907 [53/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1907 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 1908 [59/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1908 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 1909 [65/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1909 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_118 : Operation 1910 [1/1] (0.00ns)   --->   "%sext_ln19_20 = sext i59 %trunc_ln19_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1910 'sext' 'sext_ln19_20' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1911 [1/1] (0.00ns)   --->   "%gmem_addr_20 = getelementptr i256 %gmem, i64 %sext_ln19_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1911 'getelementptr' 'gmem_addr_20' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1912 [71/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1912 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 118> <Delay = 7.04>
ST_119 : Operation 1913 [6/6] (6.55ns)   --->   "%mul20_1 = dmul i64 %mul5, i64 %tmp_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1913 'dmul' 'mul20_1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1914 [6/18] (6.15ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1914 'dexp' 'tmp_3' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_119 : Operation 1915 [12/18] (6.15ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1915 'dexp' 'tmp_4' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_119 : Operation 1916 [18/18] (6.15ns)   --->   "%tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1916 'dexp' 'tmp_5' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_119 : Operation 1917 [6/6] (6.90ns)   --->   "%add17_5 = dadd i64 %mul2_read, i64 %mul16_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1917 'dadd' 'add17_5' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1918 [6/6] (6.55ns)   --->   "%mul16_6 = dmul i64 %mul15_6, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1918 'dmul' 'mul16_6' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1919 [1/1] (0.00ns)   --->   "%bitcast_ln19_8 = bitcast i64 %trunc_ln19_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1919 'bitcast' 'bitcast_ln19_8' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1920 [6/6] (6.55ns)   --->   "%mul15_7 = dmul i64 %bitcast_ln19_8, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1920 'dmul' 'mul15_7' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1921 [4/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1921 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 1922 [10/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1922 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 1923 [16/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1923 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 1924 [22/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1924 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 1925 [28/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1925 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 1926 [34/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1926 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 1927 [40/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1927 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 1928 [46/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1928 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 1929 [52/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1929 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 1930 [58/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1930 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 1931 [64/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1931 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_119 : Operation 1932 [70/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1932 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 119> <Delay = 7.04>
ST_120 : Operation 1933 [5/6] (6.55ns)   --->   "%mul20_1 = dmul i64 %mul5, i64 %tmp_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1933 'dmul' 'mul20_1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1934 [5/18] (6.15ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1934 'dexp' 'tmp_3' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_120 : Operation 1935 [11/18] (6.15ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1935 'dexp' 'tmp_4' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_120 : Operation 1936 [17/18] (6.15ns)   --->   "%tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1936 'dexp' 'tmp_5' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_120 : Operation 1937 [5/6] (6.90ns)   --->   "%add17_5 = dadd i64 %mul2_read, i64 %mul16_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1937 'dadd' 'add17_5' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1938 [5/6] (6.55ns)   --->   "%mul16_6 = dmul i64 %mul15_6, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1938 'dmul' 'mul16_6' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1939 [5/6] (6.55ns)   --->   "%mul15_7 = dmul i64 %bitcast_ln19_8, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1939 'dmul' 'mul15_7' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1940 [3/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1940 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 1941 [9/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1941 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 1942 [15/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1942 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 1943 [21/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1943 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 1944 [27/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1944 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 1945 [33/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1945 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 1946 [39/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1946 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 1947 [45/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1947 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 1948 [51/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1948 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 1949 [57/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1949 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 1950 [63/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1950 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 1951 [69/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1951 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 120> <Delay = 7.04>
ST_121 : Operation 1952 [4/6] (6.55ns)   --->   "%mul20_1 = dmul i64 %mul5, i64 %tmp_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1952 'dmul' 'mul20_1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1953 [4/18] (6.15ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1953 'dexp' 'tmp_3' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_121 : Operation 1954 [10/18] (6.15ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1954 'dexp' 'tmp_4' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_121 : Operation 1955 [16/18] (6.15ns)   --->   "%tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1955 'dexp' 'tmp_5' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_121 : Operation 1956 [4/6] (6.90ns)   --->   "%add17_5 = dadd i64 %mul2_read, i64 %mul16_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1956 'dadd' 'add17_5' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1957 [4/6] (6.55ns)   --->   "%mul16_6 = dmul i64 %mul15_6, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1957 'dmul' 'mul16_6' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1958 [4/6] (6.55ns)   --->   "%mul15_7 = dmul i64 %bitcast_ln19_8, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1958 'dmul' 'mul15_7' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1959 [2/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1959 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 1960 [8/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1960 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 1961 [14/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1961 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 1962 [20/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1962 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 1963 [26/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1963 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 1964 [32/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1964 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 1965 [38/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1965 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 1966 [44/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1966 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 1967 [50/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1967 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 1968 [56/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1968 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 1969 [62/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1969 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_121 : Operation 1970 [68/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1970 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 121> <Delay = 7.04>
ST_122 : Operation 1971 [3/6] (6.55ns)   --->   "%mul20_1 = dmul i64 %mul5, i64 %tmp_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1971 'dmul' 'mul20_1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1972 [3/18] (6.15ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1972 'dexp' 'tmp_3' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_122 : Operation 1973 [9/18] (6.15ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1973 'dexp' 'tmp_4' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_122 : Operation 1974 [15/18] (6.15ns)   --->   "%tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1974 'dexp' 'tmp_5' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_122 : Operation 1975 [3/6] (6.90ns)   --->   "%add17_5 = dadd i64 %mul2_read, i64 %mul16_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1975 'dadd' 'add17_5' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1976 [3/6] (6.55ns)   --->   "%mul16_6 = dmul i64 %mul15_6, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1976 'dmul' 'mul16_6' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1977 [3/6] (6.55ns)   --->   "%mul15_7 = dmul i64 %bitcast_ln19_8, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1977 'dmul' 'mul15_7' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1978 [1/71] (7.04ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1978 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 1979 [7/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1979 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 1980 [13/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1980 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 1981 [19/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1981 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 1982 [25/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1982 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 1983 [31/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1983 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 1984 [37/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1984 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 1985 [43/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1985 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 1986 [49/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1986 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 1987 [55/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1987 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 1988 [61/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1988 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_122 : Operation 1989 [67/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1989 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 122> <Delay = 7.04>
ST_123 : Operation 1990 [2/6] (6.55ns)   --->   "%mul20_1 = dmul i64 %mul5, i64 %tmp_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1990 'dmul' 'mul20_1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1991 [2/18] (6.15ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1991 'dexp' 'tmp_3' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_123 : Operation 1992 [8/18] (6.15ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1992 'dexp' 'tmp_4' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_123 : Operation 1993 [14/18] (6.15ns)   --->   "%tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1993 'dexp' 'tmp_5' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_123 : Operation 1994 [2/6] (6.90ns)   --->   "%add17_5 = dadd i64 %mul2_read, i64 %mul16_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1994 'dadd' 'add17_5' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1995 [2/6] (6.55ns)   --->   "%mul16_6 = dmul i64 %mul15_6, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1995 'dmul' 'mul16_6' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1996 [2/6] (6.55ns)   --->   "%mul15_7 = dmul i64 %bitcast_ln19_8, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1996 'dmul' 'mul15_7' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1997 [1/1] (7.04ns)   --->   "%gmem_addr_9_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1997 'read' 'gmem_addr_9_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 1998 [6/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1998 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 1999 [12/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 1999 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 2000 [18/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2000 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 2001 [24/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2001 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 2002 [30/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2002 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 2003 [36/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2003 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 2004 [42/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2004 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 2005 [48/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2005 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 2006 [54/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2006 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 2007 [60/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2007 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 2008 [66/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2008 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_123 : Operation 2009 [1/1] (1.75ns)   --->   "%add_ln19_39 = add i16 %phi_mul_load, i16 160" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2009 'add' 'add_ln19_39' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2010 [1/1] (0.00ns)   --->   "%zext_ln19_41 = zext i16 %add_ln19_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2010 'zext' 'zext_ln19_41' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2011 [1/1] (2.92ns)   --->   "%add_ln19_40 = add i64 %zext_ln19_41, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2011 'add' 'add_ln19_40' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2012 [1/1] (0.00ns)   --->   "%trunc_ln19_42 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_40, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2012 'partselect' 'trunc_ln19_42' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2013 [1/1] (0.00ns)   --->   "%trunc_ln19_83 = trunc i64 %add_ln19_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2013 'trunc' 'trunc_ln19_83' <Predicate = true> <Delay = 0.00>

State 124 <SV = 123> <Delay = 7.04>
ST_124 : Operation 2014 [1/6] (6.55ns)   --->   "%mul20_1 = dmul i64 %mul5, i64 %tmp_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2014 'dmul' 'mul20_1' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2015 [1/18] (6.15ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2015 'dexp' 'tmp_3' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_124 : Operation 2016 [7/18] (6.15ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2016 'dexp' 'tmp_4' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_124 : Operation 2017 [13/18] (6.15ns)   --->   "%tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2017 'dexp' 'tmp_5' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_124 : Operation 2018 [1/6] (6.90ns)   --->   "%add17_5 = dadd i64 %mul2_read, i64 %mul16_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2018 'dadd' 'add17_5' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2019 [1/6] (6.55ns)   --->   "%mul16_6 = dmul i64 %mul15_6, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2019 'dmul' 'mul16_6' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2020 [1/6] (6.55ns)   --->   "%mul15_7 = dmul i64 %bitcast_ln19_8, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2020 'dmul' 'mul15_7' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2021 [1/1] (0.00ns)   --->   "%shl_ln19_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_35, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2021 'bitconcatenate' 'shl_ln19_9' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2022 [1/1] (0.00ns)   --->   "%zext_ln19_18 = zext i8 %shl_ln19_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2022 'zext' 'zext_ln19_18' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2023 [1/1] (3.58ns)   --->   "%lshr_ln19_9 = lshr i256 %gmem_addr_9_read, i256 %zext_ln19_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2023 'lshr' 'lshr_ln19_9' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2024 [1/1] (0.00ns)   --->   "%trunc_ln19_37 = trunc i256 %lshr_ln19_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2024 'trunc' 'trunc_ln19_37' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2025 [5/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2025 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 2026 [11/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2026 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 2027 [17/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2027 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 2028 [23/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2028 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 2029 [29/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2029 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 2030 [35/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2030 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 2031 [41/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2031 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 2032 [47/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2032 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 2033 [53/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2033 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 2034 [59/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2034 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 2035 [65/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2035 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 2036 [1/1] (0.00ns)   --->   "%sext_ln19_21 = sext i59 %trunc_ln19_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2036 'sext' 'sext_ln19_21' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2037 [1/1] (0.00ns)   --->   "%gmem_addr_21 = getelementptr i256 %gmem, i64 %sext_ln19_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2037 'getelementptr' 'gmem_addr_21' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2038 [71/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2038 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 124> <Delay = 7.04>
ST_125 : Operation 2039 [6/6] (6.55ns)   --->   "%mul20_2 = dmul i64 %mul20_1, i64 %tmp_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2039 'dmul' 'mul20_2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2040 [6/18] (6.15ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2040 'dexp' 'tmp_4' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_125 : Operation 2041 [12/18] (6.15ns)   --->   "%tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2041 'dexp' 'tmp_5' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_125 : Operation 2042 [18/18] (6.15ns)   --->   "%tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2042 'dexp' 'tmp_6' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_125 : Operation 2043 [6/6] (6.90ns)   --->   "%add17_6 = dadd i64 %mul2_read, i64 %mul16_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2043 'dadd' 'add17_6' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2044 [6/6] (6.55ns)   --->   "%mul16_7 = dmul i64 %mul15_7, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2044 'dmul' 'mul16_7' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2045 [1/1] (0.00ns)   --->   "%bitcast_ln19_9 = bitcast i64 %trunc_ln19_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2045 'bitcast' 'bitcast_ln19_9' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2046 [6/6] (6.55ns)   --->   "%mul15_8 = dmul i64 %bitcast_ln19_9, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2046 'dmul' 'mul15_8' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2047 [4/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2047 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 2048 [10/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2048 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 2049 [16/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2049 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 2050 [22/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2050 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 2051 [28/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2051 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 2052 [34/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2052 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 2053 [40/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2053 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 2054 [46/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2054 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 2055 [52/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2055 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 2056 [58/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2056 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 2057 [64/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2057 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_125 : Operation 2058 [70/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2058 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 125> <Delay = 7.04>
ST_126 : Operation 2059 [5/6] (6.55ns)   --->   "%mul20_2 = dmul i64 %mul20_1, i64 %tmp_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2059 'dmul' 'mul20_2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2060 [5/18] (6.15ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2060 'dexp' 'tmp_4' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_126 : Operation 2061 [11/18] (6.15ns)   --->   "%tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2061 'dexp' 'tmp_5' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_126 : Operation 2062 [17/18] (6.15ns)   --->   "%tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2062 'dexp' 'tmp_6' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_126 : Operation 2063 [5/6] (6.90ns)   --->   "%add17_6 = dadd i64 %mul2_read, i64 %mul16_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2063 'dadd' 'add17_6' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2064 [5/6] (6.55ns)   --->   "%mul16_7 = dmul i64 %mul15_7, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2064 'dmul' 'mul16_7' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2065 [5/6] (6.55ns)   --->   "%mul15_8 = dmul i64 %bitcast_ln19_9, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2065 'dmul' 'mul15_8' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2066 [3/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2066 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 2067 [9/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2067 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 2068 [15/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2068 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 2069 [21/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2069 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 2070 [27/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2070 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 2071 [33/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2071 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 2072 [39/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2072 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 2073 [45/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2073 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 2074 [51/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2074 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 2075 [57/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2075 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 2076 [63/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2076 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_126 : Operation 2077 [69/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2077 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 126> <Delay = 7.04>
ST_127 : Operation 2078 [4/6] (6.55ns)   --->   "%mul20_2 = dmul i64 %mul20_1, i64 %tmp_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2078 'dmul' 'mul20_2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2079 [4/18] (6.15ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2079 'dexp' 'tmp_4' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_127 : Operation 2080 [10/18] (6.15ns)   --->   "%tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2080 'dexp' 'tmp_5' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_127 : Operation 2081 [16/18] (6.15ns)   --->   "%tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2081 'dexp' 'tmp_6' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_127 : Operation 2082 [4/6] (6.90ns)   --->   "%add17_6 = dadd i64 %mul2_read, i64 %mul16_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2082 'dadd' 'add17_6' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2083 [4/6] (6.55ns)   --->   "%mul16_7 = dmul i64 %mul15_7, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2083 'dmul' 'mul16_7' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2084 [4/6] (6.55ns)   --->   "%mul15_8 = dmul i64 %bitcast_ln19_9, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2084 'dmul' 'mul15_8' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2085 [2/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2085 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 2086 [8/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2086 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 2087 [14/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2087 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 2088 [20/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2088 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 2089 [26/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2089 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 2090 [32/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2090 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 2091 [38/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2091 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 2092 [44/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2092 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 2093 [50/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2093 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 2094 [56/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2094 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 2095 [62/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2095 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 2096 [68/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2096 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 127> <Delay = 7.04>
ST_128 : Operation 2097 [3/6] (6.55ns)   --->   "%mul20_2 = dmul i64 %mul20_1, i64 %tmp_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2097 'dmul' 'mul20_2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2098 [3/18] (6.15ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2098 'dexp' 'tmp_4' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_128 : Operation 2099 [9/18] (6.15ns)   --->   "%tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2099 'dexp' 'tmp_5' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_128 : Operation 2100 [15/18] (6.15ns)   --->   "%tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2100 'dexp' 'tmp_6' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_128 : Operation 2101 [3/6] (6.90ns)   --->   "%add17_6 = dadd i64 %mul2_read, i64 %mul16_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2101 'dadd' 'add17_6' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2102 [3/6] (6.55ns)   --->   "%mul16_7 = dmul i64 %mul15_7, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2102 'dmul' 'mul16_7' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2103 [3/6] (6.55ns)   --->   "%mul15_8 = dmul i64 %bitcast_ln19_9, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2103 'dmul' 'mul15_8' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2104 [1/71] (7.04ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2104 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 2105 [7/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2105 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 2106 [13/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2106 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 2107 [19/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2107 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 2108 [25/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2108 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 2109 [31/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2109 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 2110 [37/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2110 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 2111 [43/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2111 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 2112 [49/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2112 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 2113 [55/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2113 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 2114 [61/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2114 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_128 : Operation 2115 [67/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2115 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 128> <Delay = 7.04>
ST_129 : Operation 2116 [2/6] (6.55ns)   --->   "%mul20_2 = dmul i64 %mul20_1, i64 %tmp_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2116 'dmul' 'mul20_2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2117 [2/18] (6.15ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2117 'dexp' 'tmp_4' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_129 : Operation 2118 [8/18] (6.15ns)   --->   "%tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2118 'dexp' 'tmp_5' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_129 : Operation 2119 [14/18] (6.15ns)   --->   "%tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2119 'dexp' 'tmp_6' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_129 : Operation 2120 [2/6] (6.90ns)   --->   "%add17_6 = dadd i64 %mul2_read, i64 %mul16_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2120 'dadd' 'add17_6' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2121 [2/6] (6.55ns)   --->   "%mul16_7 = dmul i64 %mul15_7, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2121 'dmul' 'mul16_7' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2122 [2/6] (6.55ns)   --->   "%mul15_8 = dmul i64 %bitcast_ln19_9, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2122 'dmul' 'mul15_8' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2123 [1/1] (7.04ns)   --->   "%gmem_addr_10_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2123 'read' 'gmem_addr_10_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 2124 [6/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2124 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 2125 [12/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2125 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 2126 [18/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2126 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 2127 [24/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2127 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 2128 [30/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2128 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 2129 [36/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2129 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 2130 [42/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2130 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 2131 [48/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2131 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 2132 [54/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2132 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 2133 [60/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2133 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 2134 [66/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2134 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_129 : Operation 2135 [1/1] (1.75ns)   --->   "%add_ln19_41 = add i16 %phi_mul_load, i16 168" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2135 'add' 'add_ln19_41' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2136 [1/1] (0.00ns)   --->   "%zext_ln19_43 = zext i16 %add_ln19_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2136 'zext' 'zext_ln19_43' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2137 [1/1] (2.92ns)   --->   "%add_ln19_42 = add i64 %zext_ln19_43, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2137 'add' 'add_ln19_42' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2138 [1/1] (0.00ns)   --->   "%trunc_ln19_44 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_42, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2138 'partselect' 'trunc_ln19_44' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 2139 [1/1] (0.00ns)   --->   "%trunc_ln19_87 = trunc i64 %add_ln19_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2139 'trunc' 'trunc_ln19_87' <Predicate = true> <Delay = 0.00>

State 130 <SV = 129> <Delay = 7.04>
ST_130 : Operation 2140 [1/6] (6.55ns)   --->   "%mul20_2 = dmul i64 %mul20_1, i64 %tmp_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2140 'dmul' 'mul20_2' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2141 [1/18] (6.15ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2141 'dexp' 'tmp_4' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_130 : Operation 2142 [7/18] (6.15ns)   --->   "%tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2142 'dexp' 'tmp_5' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_130 : Operation 2143 [13/18] (6.15ns)   --->   "%tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2143 'dexp' 'tmp_6' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_130 : Operation 2144 [1/6] (6.90ns)   --->   "%add17_6 = dadd i64 %mul2_read, i64 %mul16_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2144 'dadd' 'add17_6' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2145 [1/6] (6.55ns)   --->   "%mul16_7 = dmul i64 %mul15_7, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2145 'dmul' 'mul16_7' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2146 [1/6] (6.55ns)   --->   "%mul15_8 = dmul i64 %bitcast_ln19_9, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2146 'dmul' 'mul15_8' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2147 [1/1] (0.00ns)   --->   "%shl_ln19_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_39, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2147 'bitconcatenate' 'shl_ln19_s' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2148 [1/1] (0.00ns)   --->   "%zext_ln19_20 = zext i8 %shl_ln19_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2148 'zext' 'zext_ln19_20' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2149 [1/1] (3.58ns)   --->   "%lshr_ln19_10 = lshr i256 %gmem_addr_10_read, i256 %zext_ln19_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2149 'lshr' 'lshr_ln19_10' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2150 [1/1] (0.00ns)   --->   "%trunc_ln19_41 = trunc i256 %lshr_ln19_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2150 'trunc' 'trunc_ln19_41' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2151 [5/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2151 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 2152 [11/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2152 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 2153 [17/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2153 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 2154 [23/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2154 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 2155 [29/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2155 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 2156 [35/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2156 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 2157 [41/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2157 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 2158 [47/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2158 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 2159 [53/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2159 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 2160 [59/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2160 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 2161 [65/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2161 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_130 : Operation 2162 [1/1] (0.00ns)   --->   "%sext_ln19_22 = sext i59 %trunc_ln19_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2162 'sext' 'sext_ln19_22' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2163 [1/1] (0.00ns)   --->   "%gmem_addr_22 = getelementptr i256 %gmem, i64 %sext_ln19_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2163 'getelementptr' 'gmem_addr_22' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2164 [71/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2164 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 130> <Delay = 7.04>
ST_131 : Operation 2165 [6/6] (6.55ns)   --->   "%mul20_3 = dmul i64 %mul20_2, i64 %tmp_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2165 'dmul' 'mul20_3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2166 [6/18] (6.15ns)   --->   "%tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2166 'dexp' 'tmp_5' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_131 : Operation 2167 [12/18] (6.15ns)   --->   "%tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2167 'dexp' 'tmp_6' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_131 : Operation 2168 [18/18] (6.15ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2168 'dexp' 'tmp_7' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_131 : Operation 2169 [6/6] (6.90ns)   --->   "%add17_7 = dadd i64 %mul2_read, i64 %mul16_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2169 'dadd' 'add17_7' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2170 [6/6] (6.55ns)   --->   "%mul16_8 = dmul i64 %mul15_8, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2170 'dmul' 'mul16_8' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2171 [1/1] (0.00ns)   --->   "%bitcast_ln19_10 = bitcast i64 %trunc_ln19_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2171 'bitcast' 'bitcast_ln19_10' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 2172 [6/6] (6.55ns)   --->   "%mul15_9 = dmul i64 %bitcast_ln19_10, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2172 'dmul' 'mul15_9' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2173 [4/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2173 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 2174 [10/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2174 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 2175 [16/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2175 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 2176 [22/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2176 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 2177 [28/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2177 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 2178 [34/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2178 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 2179 [40/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2179 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 2180 [46/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2180 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 2181 [52/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2181 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 2182 [58/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2182 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 2183 [64/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2183 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_131 : Operation 2184 [70/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2184 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 131> <Delay = 7.04>
ST_132 : Operation 2185 [5/6] (6.55ns)   --->   "%mul20_3 = dmul i64 %mul20_2, i64 %tmp_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2185 'dmul' 'mul20_3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2186 [5/18] (6.15ns)   --->   "%tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2186 'dexp' 'tmp_5' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_132 : Operation 2187 [11/18] (6.15ns)   --->   "%tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2187 'dexp' 'tmp_6' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_132 : Operation 2188 [17/18] (6.15ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2188 'dexp' 'tmp_7' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_132 : Operation 2189 [5/6] (6.90ns)   --->   "%add17_7 = dadd i64 %mul2_read, i64 %mul16_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2189 'dadd' 'add17_7' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2190 [5/6] (6.55ns)   --->   "%mul16_8 = dmul i64 %mul15_8, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2190 'dmul' 'mul16_8' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2191 [5/6] (6.55ns)   --->   "%mul15_9 = dmul i64 %bitcast_ln19_10, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2191 'dmul' 'mul15_9' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2192 [3/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2192 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 2193 [9/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2193 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 2194 [15/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2194 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 2195 [21/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2195 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 2196 [27/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2196 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 2197 [33/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2197 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 2198 [39/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2198 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 2199 [45/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2199 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 2200 [51/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2200 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 2201 [57/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2201 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 2202 [63/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2202 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 2203 [69/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2203 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 132> <Delay = 7.04>
ST_133 : Operation 2204 [4/6] (6.55ns)   --->   "%mul20_3 = dmul i64 %mul20_2, i64 %tmp_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2204 'dmul' 'mul20_3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2205 [4/18] (6.15ns)   --->   "%tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2205 'dexp' 'tmp_5' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_133 : Operation 2206 [10/18] (6.15ns)   --->   "%tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2206 'dexp' 'tmp_6' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_133 : Operation 2207 [16/18] (6.15ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2207 'dexp' 'tmp_7' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_133 : Operation 2208 [4/6] (6.90ns)   --->   "%add17_7 = dadd i64 %mul2_read, i64 %mul16_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2208 'dadd' 'add17_7' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2209 [4/6] (6.55ns)   --->   "%mul16_8 = dmul i64 %mul15_8, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2209 'dmul' 'mul16_8' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2210 [4/6] (6.55ns)   --->   "%mul15_9 = dmul i64 %bitcast_ln19_10, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2210 'dmul' 'mul15_9' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2211 [2/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2211 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 2212 [8/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2212 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 2213 [14/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2213 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 2214 [20/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2214 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 2215 [26/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2215 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 2216 [32/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2216 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 2217 [38/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2217 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 2218 [44/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2218 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 2219 [50/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2219 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 2220 [56/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2220 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 2221 [62/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2221 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_133 : Operation 2222 [68/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2222 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 133> <Delay = 7.04>
ST_134 : Operation 2223 [3/6] (6.55ns)   --->   "%mul20_3 = dmul i64 %mul20_2, i64 %tmp_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2223 'dmul' 'mul20_3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2224 [3/18] (6.15ns)   --->   "%tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2224 'dexp' 'tmp_5' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_134 : Operation 2225 [9/18] (6.15ns)   --->   "%tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2225 'dexp' 'tmp_6' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_134 : Operation 2226 [15/18] (6.15ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2226 'dexp' 'tmp_7' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_134 : Operation 2227 [3/6] (6.90ns)   --->   "%add17_7 = dadd i64 %mul2_read, i64 %mul16_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2227 'dadd' 'add17_7' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2228 [3/6] (6.55ns)   --->   "%mul16_8 = dmul i64 %mul15_8, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2228 'dmul' 'mul16_8' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2229 [3/6] (6.55ns)   --->   "%mul15_9 = dmul i64 %bitcast_ln19_10, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2229 'dmul' 'mul15_9' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2230 [1/71] (7.04ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2230 'readreq' 'gmem_load_11_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 2231 [7/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2231 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 2232 [13/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2232 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 2233 [19/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2233 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 2234 [25/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2234 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 2235 [31/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2235 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 2236 [37/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2236 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 2237 [43/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2237 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 2238 [49/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2238 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 2239 [55/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2239 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 2240 [61/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2240 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_134 : Operation 2241 [67/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2241 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 134> <Delay = 7.04>
ST_135 : Operation 2242 [2/6] (6.55ns)   --->   "%mul20_3 = dmul i64 %mul20_2, i64 %tmp_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2242 'dmul' 'mul20_3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2243 [2/18] (6.15ns)   --->   "%tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2243 'dexp' 'tmp_5' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_135 : Operation 2244 [8/18] (6.15ns)   --->   "%tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2244 'dexp' 'tmp_6' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_135 : Operation 2245 [14/18] (6.15ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2245 'dexp' 'tmp_7' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_135 : Operation 2246 [2/6] (6.90ns)   --->   "%add17_7 = dadd i64 %mul2_read, i64 %mul16_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2246 'dadd' 'add17_7' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2247 [2/6] (6.55ns)   --->   "%mul16_8 = dmul i64 %mul15_8, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2247 'dmul' 'mul16_8' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2248 [2/6] (6.55ns)   --->   "%mul15_9 = dmul i64 %bitcast_ln19_10, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2248 'dmul' 'mul15_9' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2249 [1/1] (7.04ns)   --->   "%gmem_addr_11_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2249 'read' 'gmem_addr_11_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 2250 [6/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2250 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 2251 [12/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2251 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 2252 [18/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2252 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 2253 [24/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2253 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 2254 [30/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2254 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 2255 [36/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2255 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 2256 [42/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2256 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 2257 [48/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2257 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 2258 [54/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2258 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 2259 [60/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2259 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 2260 [66/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2260 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_135 : Operation 2261 [1/1] (1.75ns)   --->   "%add_ln19_43 = add i16 %phi_mul_load, i16 176" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2261 'add' 'add_ln19_43' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2262 [1/1] (0.00ns)   --->   "%zext_ln19_45 = zext i16 %add_ln19_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2262 'zext' 'zext_ln19_45' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 2263 [1/1] (2.92ns)   --->   "%add_ln19_44 = add i64 %zext_ln19_45, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2263 'add' 'add_ln19_44' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2264 [1/1] (0.00ns)   --->   "%trunc_ln19_46 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_44, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2264 'partselect' 'trunc_ln19_46' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 2265 [1/1] (0.00ns)   --->   "%trunc_ln19_91 = trunc i64 %add_ln19_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2265 'trunc' 'trunc_ln19_91' <Predicate = true> <Delay = 0.00>

State 136 <SV = 135> <Delay = 7.04>
ST_136 : Operation 2266 [1/6] (6.55ns)   --->   "%mul20_3 = dmul i64 %mul20_2, i64 %tmp_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2266 'dmul' 'mul20_3' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2267 [1/18] (6.15ns)   --->   "%tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2267 'dexp' 'tmp_5' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_136 : Operation 2268 [7/18] (6.15ns)   --->   "%tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2268 'dexp' 'tmp_6' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_136 : Operation 2269 [13/18] (6.15ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2269 'dexp' 'tmp_7' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_136 : Operation 2270 [1/6] (6.90ns)   --->   "%add17_7 = dadd i64 %mul2_read, i64 %mul16_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2270 'dadd' 'add17_7' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2271 [1/6] (6.55ns)   --->   "%mul16_8 = dmul i64 %mul15_8, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2271 'dmul' 'mul16_8' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2272 [1/6] (6.55ns)   --->   "%mul15_9 = dmul i64 %bitcast_ln19_10, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2272 'dmul' 'mul15_9' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2273 [1/1] (0.00ns)   --->   "%shl_ln19_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_43, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2273 'bitconcatenate' 'shl_ln19_10' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2274 [1/1] (0.00ns)   --->   "%zext_ln19_22 = zext i8 %shl_ln19_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2274 'zext' 'zext_ln19_22' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2275 [1/1] (3.58ns)   --->   "%lshr_ln19_11 = lshr i256 %gmem_addr_11_read, i256 %zext_ln19_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2275 'lshr' 'lshr_ln19_11' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2276 [1/1] (0.00ns)   --->   "%trunc_ln19_45 = trunc i256 %lshr_ln19_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2276 'trunc' 'trunc_ln19_45' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2277 [5/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2277 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 2278 [11/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2278 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 2279 [17/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2279 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 2280 [23/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2280 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 2281 [29/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2281 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 2282 [35/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2282 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 2283 [41/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2283 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 2284 [47/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2284 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 2285 [53/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2285 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 2286 [59/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2286 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 2287 [65/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2287 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 2288 [1/1] (0.00ns)   --->   "%sext_ln19_23 = sext i59 %trunc_ln19_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2288 'sext' 'sext_ln19_23' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2289 [1/1] (0.00ns)   --->   "%gmem_addr_23 = getelementptr i256 %gmem, i64 %sext_ln19_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2289 'getelementptr' 'gmem_addr_23' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 2290 [71/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2290 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 136> <Delay = 7.04>
ST_137 : Operation 2291 [6/6] (6.55ns)   --->   "%mul20_4 = dmul i64 %mul20_3, i64 %tmp_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2291 'dmul' 'mul20_4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2292 [6/18] (6.15ns)   --->   "%tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2292 'dexp' 'tmp_6' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_137 : Operation 2293 [12/18] (6.15ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2293 'dexp' 'tmp_7' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_137 : Operation 2294 [18/18] (6.15ns)   --->   "%tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2294 'dexp' 'tmp_8' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_137 : Operation 2295 [6/6] (6.90ns)   --->   "%add17_8 = dadd i64 %mul2_read, i64 %mul16_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2295 'dadd' 'add17_8' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2296 [6/6] (6.55ns)   --->   "%mul16_9 = dmul i64 %mul15_9, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2296 'dmul' 'mul16_9' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2297 [1/1] (0.00ns)   --->   "%bitcast_ln19_11 = bitcast i64 %trunc_ln19_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2297 'bitcast' 'bitcast_ln19_11' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 2298 [6/6] (6.55ns)   --->   "%mul15_s = dmul i64 %bitcast_ln19_11, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2298 'dmul' 'mul15_s' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2299 [4/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2299 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 2300 [10/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2300 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 2301 [16/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2301 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 2302 [22/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2302 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 2303 [28/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2303 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 2304 [34/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2304 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 2305 [40/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2305 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 2306 [46/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2306 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 2307 [52/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2307 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 2308 [58/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2308 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 2309 [64/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2309 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_137 : Operation 2310 [70/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2310 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 137> <Delay = 7.04>
ST_138 : Operation 2311 [5/6] (6.55ns)   --->   "%mul20_4 = dmul i64 %mul20_3, i64 %tmp_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2311 'dmul' 'mul20_4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2312 [5/18] (6.15ns)   --->   "%tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2312 'dexp' 'tmp_6' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_138 : Operation 2313 [11/18] (6.15ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2313 'dexp' 'tmp_7' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_138 : Operation 2314 [17/18] (6.15ns)   --->   "%tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2314 'dexp' 'tmp_8' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_138 : Operation 2315 [5/6] (6.90ns)   --->   "%add17_8 = dadd i64 %mul2_read, i64 %mul16_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2315 'dadd' 'add17_8' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2316 [5/6] (6.55ns)   --->   "%mul16_9 = dmul i64 %mul15_9, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2316 'dmul' 'mul16_9' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2317 [5/6] (6.55ns)   --->   "%mul15_s = dmul i64 %bitcast_ln19_11, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2317 'dmul' 'mul15_s' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2318 [3/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2318 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 2319 [9/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2319 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 2320 [15/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2320 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 2321 [21/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2321 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 2322 [27/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2322 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 2323 [33/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2323 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 2324 [39/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2324 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 2325 [45/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2325 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 2326 [51/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2326 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 2327 [57/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2327 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 2328 [63/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2328 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_138 : Operation 2329 [69/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2329 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 138> <Delay = 7.04>
ST_139 : Operation 2330 [4/6] (6.55ns)   --->   "%mul20_4 = dmul i64 %mul20_3, i64 %tmp_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2330 'dmul' 'mul20_4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2331 [4/18] (6.15ns)   --->   "%tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2331 'dexp' 'tmp_6' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_139 : Operation 2332 [10/18] (6.15ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2332 'dexp' 'tmp_7' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_139 : Operation 2333 [16/18] (6.15ns)   --->   "%tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2333 'dexp' 'tmp_8' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_139 : Operation 2334 [4/6] (6.90ns)   --->   "%add17_8 = dadd i64 %mul2_read, i64 %mul16_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2334 'dadd' 'add17_8' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2335 [4/6] (6.55ns)   --->   "%mul16_9 = dmul i64 %mul15_9, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2335 'dmul' 'mul16_9' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2336 [4/6] (6.55ns)   --->   "%mul15_s = dmul i64 %bitcast_ln19_11, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2336 'dmul' 'mul15_s' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2337 [2/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2337 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 2338 [8/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2338 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 2339 [14/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2339 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 2340 [20/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2340 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 2341 [26/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2341 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 2342 [32/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2342 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 2343 [38/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2343 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 2344 [44/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2344 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 2345 [50/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2345 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 2346 [56/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2346 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 2347 [62/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2347 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 2348 [68/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2348 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 139> <Delay = 7.04>
ST_140 : Operation 2349 [3/6] (6.55ns)   --->   "%mul20_4 = dmul i64 %mul20_3, i64 %tmp_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2349 'dmul' 'mul20_4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2350 [3/18] (6.15ns)   --->   "%tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2350 'dexp' 'tmp_6' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_140 : Operation 2351 [9/18] (6.15ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2351 'dexp' 'tmp_7' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_140 : Operation 2352 [15/18] (6.15ns)   --->   "%tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2352 'dexp' 'tmp_8' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_140 : Operation 2353 [3/6] (6.90ns)   --->   "%add17_8 = dadd i64 %mul2_read, i64 %mul16_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2353 'dadd' 'add17_8' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2354 [3/6] (6.55ns)   --->   "%mul16_9 = dmul i64 %mul15_9, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2354 'dmul' 'mul16_9' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2355 [3/6] (6.55ns)   --->   "%mul15_s = dmul i64 %bitcast_ln19_11, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2355 'dmul' 'mul15_s' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2356 [1/71] (7.04ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2356 'readreq' 'gmem_load_12_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 2357 [7/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2357 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 2358 [13/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2358 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 2359 [19/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2359 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 2360 [25/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2360 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 2361 [31/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2361 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 2362 [37/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2362 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 2363 [43/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2363 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 2364 [49/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2364 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 2365 [55/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2365 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 2366 [61/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2366 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_140 : Operation 2367 [67/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2367 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 140> <Delay = 7.04>
ST_141 : Operation 2368 [2/6] (6.55ns)   --->   "%mul20_4 = dmul i64 %mul20_3, i64 %tmp_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2368 'dmul' 'mul20_4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2369 [2/18] (6.15ns)   --->   "%tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2369 'dexp' 'tmp_6' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_141 : Operation 2370 [8/18] (6.15ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2370 'dexp' 'tmp_7' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_141 : Operation 2371 [14/18] (6.15ns)   --->   "%tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2371 'dexp' 'tmp_8' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_141 : Operation 2372 [2/6] (6.90ns)   --->   "%add17_8 = dadd i64 %mul2_read, i64 %mul16_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2372 'dadd' 'add17_8' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2373 [2/6] (6.55ns)   --->   "%mul16_9 = dmul i64 %mul15_9, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2373 'dmul' 'mul16_9' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2374 [2/6] (6.55ns)   --->   "%mul15_s = dmul i64 %bitcast_ln19_11, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2374 'dmul' 'mul15_s' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2375 [1/1] (7.04ns)   --->   "%gmem_addr_12_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2375 'read' 'gmem_addr_12_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 2376 [6/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2376 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 2377 [12/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2377 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 2378 [18/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2378 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 2379 [24/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2379 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 2380 [30/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2380 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 2381 [36/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2381 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 2382 [42/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2382 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 2383 [48/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2383 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 2384 [54/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2384 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 2385 [60/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2385 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 2386 [66/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2386 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_141 : Operation 2387 [1/1] (1.75ns)   --->   "%add_ln19_45 = add i16 %phi_mul_load, i16 184" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2387 'add' 'add_ln19_45' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2388 [1/1] (0.00ns)   --->   "%zext_ln19_47 = zext i16 %add_ln19_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2388 'zext' 'zext_ln19_47' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2389 [1/1] (2.92ns)   --->   "%add_ln19_46 = add i64 %zext_ln19_47, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2389 'add' 'add_ln19_46' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 2390 [1/1] (0.00ns)   --->   "%trunc_ln19_48 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_46, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2390 'partselect' 'trunc_ln19_48' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 2391 [1/1] (0.00ns)   --->   "%trunc_ln19_95 = trunc i64 %add_ln19_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2391 'trunc' 'trunc_ln19_95' <Predicate = true> <Delay = 0.00>

State 142 <SV = 141> <Delay = 7.04>
ST_142 : Operation 2392 [1/6] (6.55ns)   --->   "%mul20_4 = dmul i64 %mul20_3, i64 %tmp_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2392 'dmul' 'mul20_4' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2393 [1/18] (6.15ns)   --->   "%tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2393 'dexp' 'tmp_6' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_142 : Operation 2394 [7/18] (6.15ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2394 'dexp' 'tmp_7' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_142 : Operation 2395 [13/18] (6.15ns)   --->   "%tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2395 'dexp' 'tmp_8' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_142 : Operation 2396 [1/6] (6.90ns)   --->   "%add17_8 = dadd i64 %mul2_read, i64 %mul16_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2396 'dadd' 'add17_8' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2397 [1/6] (6.55ns)   --->   "%mul16_9 = dmul i64 %mul15_9, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2397 'dmul' 'mul16_9' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2398 [1/6] (6.55ns)   --->   "%mul15_s = dmul i64 %bitcast_ln19_11, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2398 'dmul' 'mul15_s' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2399 [1/1] (0.00ns)   --->   "%shl_ln19_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_47, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2399 'bitconcatenate' 'shl_ln19_11' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 2400 [1/1] (0.00ns)   --->   "%zext_ln19_24 = zext i8 %shl_ln19_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2400 'zext' 'zext_ln19_24' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 2401 [1/1] (3.58ns)   --->   "%lshr_ln19_12 = lshr i256 %gmem_addr_12_read, i256 %zext_ln19_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2401 'lshr' 'lshr_ln19_12' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2402 [1/1] (0.00ns)   --->   "%trunc_ln19_49 = trunc i256 %lshr_ln19_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2402 'trunc' 'trunc_ln19_49' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 2403 [5/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2403 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 2404 [11/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2404 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 2405 [17/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2405 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 2406 [23/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2406 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 2407 [29/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2407 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 2408 [35/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2408 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 2409 [41/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2409 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 2410 [47/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2410 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 2411 [53/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2411 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 2412 [59/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2412 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 2413 [65/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2413 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_142 : Operation 2414 [1/1] (0.00ns)   --->   "%sext_ln19_24 = sext i59 %trunc_ln19_48" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2414 'sext' 'sext_ln19_24' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 2415 [1/1] (0.00ns)   --->   "%gmem_addr_24 = getelementptr i256 %gmem, i64 %sext_ln19_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2415 'getelementptr' 'gmem_addr_24' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 2416 [71/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2416 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 142> <Delay = 7.04>
ST_143 : Operation 2417 [6/6] (6.55ns)   --->   "%mul20_5 = dmul i64 %mul20_4, i64 %tmp_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2417 'dmul' 'mul20_5' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2418 [6/18] (6.15ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2418 'dexp' 'tmp_7' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_143 : Operation 2419 [12/18] (6.15ns)   --->   "%tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2419 'dexp' 'tmp_8' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_143 : Operation 2420 [18/18] (6.15ns)   --->   "%tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2420 'dexp' 'tmp_9' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_143 : Operation 2421 [6/6] (6.90ns)   --->   "%add17_9 = dadd i64 %mul2_read, i64 %mul16_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2421 'dadd' 'add17_9' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2422 [6/6] (6.55ns)   --->   "%mul16_s = dmul i64 %mul15_s, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2422 'dmul' 'mul16_s' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2423 [1/1] (0.00ns)   --->   "%bitcast_ln19_12 = bitcast i64 %trunc_ln19_49" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2423 'bitcast' 'bitcast_ln19_12' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 2424 [6/6] (6.55ns)   --->   "%mul15_10 = dmul i64 %bitcast_ln19_12, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2424 'dmul' 'mul15_10' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2425 [4/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2425 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 2426 [10/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2426 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 2427 [16/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2427 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 2428 [22/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2428 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 2429 [28/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2429 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 2430 [34/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2430 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 2431 [40/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2431 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 2432 [46/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2432 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 2433 [52/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2433 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 2434 [58/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2434 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 2435 [64/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2435 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_143 : Operation 2436 [70/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2436 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 143> <Delay = 7.04>
ST_144 : Operation 2437 [5/6] (6.55ns)   --->   "%mul20_5 = dmul i64 %mul20_4, i64 %tmp_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2437 'dmul' 'mul20_5' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2438 [5/18] (6.15ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2438 'dexp' 'tmp_7' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_144 : Operation 2439 [11/18] (6.15ns)   --->   "%tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2439 'dexp' 'tmp_8' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_144 : Operation 2440 [17/18] (6.15ns)   --->   "%tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2440 'dexp' 'tmp_9' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_144 : Operation 2441 [5/6] (6.90ns)   --->   "%add17_9 = dadd i64 %mul2_read, i64 %mul16_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2441 'dadd' 'add17_9' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2442 [5/6] (6.55ns)   --->   "%mul16_s = dmul i64 %mul15_s, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2442 'dmul' 'mul16_s' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2443 [5/6] (6.55ns)   --->   "%mul15_10 = dmul i64 %bitcast_ln19_12, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2443 'dmul' 'mul15_10' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2444 [3/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2444 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 2445 [9/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2445 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 2446 [15/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2446 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 2447 [21/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2447 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 2448 [27/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2448 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 2449 [33/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2449 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 2450 [39/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2450 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 2451 [45/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2451 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 2452 [51/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2452 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 2453 [57/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2453 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 2454 [63/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2454 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 2455 [69/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2455 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 144> <Delay = 7.04>
ST_145 : Operation 2456 [4/6] (6.55ns)   --->   "%mul20_5 = dmul i64 %mul20_4, i64 %tmp_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2456 'dmul' 'mul20_5' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2457 [4/18] (6.15ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2457 'dexp' 'tmp_7' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_145 : Operation 2458 [10/18] (6.15ns)   --->   "%tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2458 'dexp' 'tmp_8' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_145 : Operation 2459 [16/18] (6.15ns)   --->   "%tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2459 'dexp' 'tmp_9' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_145 : Operation 2460 [4/6] (6.90ns)   --->   "%add17_9 = dadd i64 %mul2_read, i64 %mul16_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2460 'dadd' 'add17_9' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2461 [4/6] (6.55ns)   --->   "%mul16_s = dmul i64 %mul15_s, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2461 'dmul' 'mul16_s' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2462 [4/6] (6.55ns)   --->   "%mul15_10 = dmul i64 %bitcast_ln19_12, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2462 'dmul' 'mul15_10' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 2463 [2/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2463 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 2464 [8/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2464 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 2465 [14/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2465 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 2466 [20/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2466 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 2467 [26/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2467 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 2468 [32/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2468 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 2469 [38/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2469 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 2470 [44/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2470 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 2471 [50/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2471 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 2472 [56/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2472 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 2473 [62/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2473 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 2474 [68/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2474 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 145> <Delay = 7.04>
ST_146 : Operation 2475 [3/6] (6.55ns)   --->   "%mul20_5 = dmul i64 %mul20_4, i64 %tmp_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2475 'dmul' 'mul20_5' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2476 [3/18] (6.15ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2476 'dexp' 'tmp_7' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_146 : Operation 2477 [9/18] (6.15ns)   --->   "%tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2477 'dexp' 'tmp_8' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_146 : Operation 2478 [15/18] (6.15ns)   --->   "%tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2478 'dexp' 'tmp_9' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_146 : Operation 2479 [3/6] (6.90ns)   --->   "%add17_9 = dadd i64 %mul2_read, i64 %mul16_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2479 'dadd' 'add17_9' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2480 [3/6] (6.55ns)   --->   "%mul16_s = dmul i64 %mul15_s, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2480 'dmul' 'mul16_s' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2481 [3/6] (6.55ns)   --->   "%mul15_10 = dmul i64 %bitcast_ln19_12, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2481 'dmul' 'mul15_10' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2482 [1/71] (7.04ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2482 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 2483 [7/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2483 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 2484 [13/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2484 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 2485 [19/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2485 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 2486 [25/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2486 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 2487 [31/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2487 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 2488 [37/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2488 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 2489 [43/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2489 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 2490 [49/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2490 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 2491 [55/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2491 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 2492 [61/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2492 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 2493 [67/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2493 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 146> <Delay = 7.04>
ST_147 : Operation 2494 [2/6] (6.55ns)   --->   "%mul20_5 = dmul i64 %mul20_4, i64 %tmp_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2494 'dmul' 'mul20_5' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2495 [2/18] (6.15ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2495 'dexp' 'tmp_7' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_147 : Operation 2496 [8/18] (6.15ns)   --->   "%tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2496 'dexp' 'tmp_8' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_147 : Operation 2497 [14/18] (6.15ns)   --->   "%tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2497 'dexp' 'tmp_9' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_147 : Operation 2498 [2/6] (6.90ns)   --->   "%add17_9 = dadd i64 %mul2_read, i64 %mul16_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2498 'dadd' 'add17_9' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2499 [2/6] (6.55ns)   --->   "%mul16_s = dmul i64 %mul15_s, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2499 'dmul' 'mul16_s' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2500 [2/6] (6.55ns)   --->   "%mul15_10 = dmul i64 %bitcast_ln19_12, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2500 'dmul' 'mul15_10' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2501 [1/1] (7.04ns)   --->   "%gmem_addr_13_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2501 'read' 'gmem_addr_13_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 2502 [6/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2502 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 2503 [12/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2503 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 2504 [18/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2504 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 2505 [24/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2505 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 2506 [30/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2506 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 2507 [36/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2507 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 2508 [42/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2508 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 2509 [48/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2509 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 2510 [54/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2510 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 2511 [60/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2511 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 2512 [66/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2512 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_147 : Operation 2513 [1/1] (1.75ns)   --->   "%add_ln19_47 = add i16 %phi_mul_load, i16 192" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2513 'add' 'add_ln19_47' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2514 [1/1] (0.00ns)   --->   "%zext_ln19_49 = zext i16 %add_ln19_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2514 'zext' 'zext_ln19_49' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 2515 [1/1] (2.92ns)   --->   "%add_ln19_48 = add i64 %zext_ln19_49, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2515 'add' 'add_ln19_48' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2516 [1/1] (0.00ns)   --->   "%trunc_ln19_50 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_48, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2516 'partselect' 'trunc_ln19_50' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 2517 [1/1] (0.00ns)   --->   "%trunc_ln19_99 = trunc i64 %add_ln19_48" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2517 'trunc' 'trunc_ln19_99' <Predicate = true> <Delay = 0.00>

State 148 <SV = 147> <Delay = 7.04>
ST_148 : Operation 2518 [1/6] (6.55ns)   --->   "%mul20_5 = dmul i64 %mul20_4, i64 %tmp_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2518 'dmul' 'mul20_5' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2519 [1/18] (6.15ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2519 'dexp' 'tmp_7' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_148 : Operation 2520 [7/18] (6.15ns)   --->   "%tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2520 'dexp' 'tmp_8' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_148 : Operation 2521 [13/18] (6.15ns)   --->   "%tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2521 'dexp' 'tmp_9' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_148 : Operation 2522 [1/6] (6.90ns)   --->   "%add17_9 = dadd i64 %mul2_read, i64 %mul16_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2522 'dadd' 'add17_9' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2523 [1/6] (6.55ns)   --->   "%mul16_s = dmul i64 %mul15_s, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2523 'dmul' 'mul16_s' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2524 [1/6] (6.55ns)   --->   "%mul15_10 = dmul i64 %bitcast_ln19_12, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2524 'dmul' 'mul15_10' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2525 [1/1] (0.00ns)   --->   "%shl_ln19_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_51, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2525 'bitconcatenate' 'shl_ln19_12' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 2526 [1/1] (0.00ns)   --->   "%zext_ln19_26 = zext i8 %shl_ln19_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2526 'zext' 'zext_ln19_26' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 2527 [1/1] (3.58ns)   --->   "%lshr_ln19_13 = lshr i256 %gmem_addr_13_read, i256 %zext_ln19_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2527 'lshr' 'lshr_ln19_13' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2528 [1/1] (0.00ns)   --->   "%trunc_ln19_53 = trunc i256 %lshr_ln19_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2528 'trunc' 'trunc_ln19_53' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 2529 [5/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2529 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 2530 [11/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2530 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 2531 [17/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2531 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 2532 [23/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2532 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 2533 [29/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2533 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 2534 [35/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2534 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 2535 [41/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2535 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 2536 [47/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2536 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 2537 [53/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2537 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 2538 [59/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2538 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 2539 [65/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2539 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_148 : Operation 2540 [1/1] (0.00ns)   --->   "%sext_ln19_25 = sext i59 %trunc_ln19_50" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2540 'sext' 'sext_ln19_25' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 2541 [1/1] (0.00ns)   --->   "%gmem_addr_25 = getelementptr i256 %gmem, i64 %sext_ln19_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2541 'getelementptr' 'gmem_addr_25' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 2542 [71/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2542 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 148> <Delay = 7.04>
ST_149 : Operation 2543 [6/6] (6.55ns)   --->   "%mul20_6 = dmul i64 %mul20_5, i64 %tmp_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2543 'dmul' 'mul20_6' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 2544 [6/18] (6.15ns)   --->   "%tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2544 'dexp' 'tmp_8' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_149 : Operation 2545 [12/18] (6.15ns)   --->   "%tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2545 'dexp' 'tmp_9' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_149 : Operation 2546 [18/18] (6.15ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2546 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_149 : Operation 2547 [6/6] (6.90ns)   --->   "%add17_s = dadd i64 %mul2_read, i64 %mul16_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2547 'dadd' 'add17_s' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 2548 [6/6] (6.55ns)   --->   "%mul16_10 = dmul i64 %mul15_10, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2548 'dmul' 'mul16_10' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 2549 [1/1] (0.00ns)   --->   "%bitcast_ln19_13 = bitcast i64 %trunc_ln19_53" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2549 'bitcast' 'bitcast_ln19_13' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 2550 [6/6] (6.55ns)   --->   "%mul15_11 = dmul i64 %bitcast_ln19_13, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2550 'dmul' 'mul15_11' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 2551 [4/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2551 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 2552 [10/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2552 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 2553 [16/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2553 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 2554 [22/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2554 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 2555 [28/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2555 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 2556 [34/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2556 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 2557 [40/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2557 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 2558 [46/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2558 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 2559 [52/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2559 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 2560 [58/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2560 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 2561 [64/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2561 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_149 : Operation 2562 [70/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2562 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 149> <Delay = 7.04>
ST_150 : Operation 2563 [5/6] (6.55ns)   --->   "%mul20_6 = dmul i64 %mul20_5, i64 %tmp_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2563 'dmul' 'mul20_6' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2564 [5/18] (6.15ns)   --->   "%tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2564 'dexp' 'tmp_8' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_150 : Operation 2565 [11/18] (6.15ns)   --->   "%tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2565 'dexp' 'tmp_9' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_150 : Operation 2566 [17/18] (6.15ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2566 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_150 : Operation 2567 [5/6] (6.90ns)   --->   "%add17_s = dadd i64 %mul2_read, i64 %mul16_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2567 'dadd' 'add17_s' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2568 [5/6] (6.55ns)   --->   "%mul16_10 = dmul i64 %mul15_10, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2568 'dmul' 'mul16_10' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2569 [5/6] (6.55ns)   --->   "%mul15_11 = dmul i64 %bitcast_ln19_13, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2569 'dmul' 'mul15_11' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2570 [3/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2570 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 2571 [9/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2571 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 2572 [15/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2572 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 2573 [21/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2573 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 2574 [27/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2574 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 2575 [33/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2575 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 2576 [39/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2576 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 2577 [45/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2577 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 2578 [51/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2578 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 2579 [57/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2579 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 2580 [63/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2580 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_150 : Operation 2581 [69/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2581 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 150> <Delay = 7.04>
ST_151 : Operation 2582 [4/6] (6.55ns)   --->   "%mul20_6 = dmul i64 %mul20_5, i64 %tmp_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2582 'dmul' 'mul20_6' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2583 [4/18] (6.15ns)   --->   "%tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2583 'dexp' 'tmp_8' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_151 : Operation 2584 [10/18] (6.15ns)   --->   "%tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2584 'dexp' 'tmp_9' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_151 : Operation 2585 [16/18] (6.15ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2585 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_151 : Operation 2586 [4/6] (6.90ns)   --->   "%add17_s = dadd i64 %mul2_read, i64 %mul16_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2586 'dadd' 'add17_s' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2587 [4/6] (6.55ns)   --->   "%mul16_10 = dmul i64 %mul15_10, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2587 'dmul' 'mul16_10' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2588 [4/6] (6.55ns)   --->   "%mul15_11 = dmul i64 %bitcast_ln19_13, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2588 'dmul' 'mul15_11' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2589 [2/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2589 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 2590 [8/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2590 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 2591 [14/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2591 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 2592 [20/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2592 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 2593 [26/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2593 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 2594 [32/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2594 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 2595 [38/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2595 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 2596 [44/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2596 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 2597 [50/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2597 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 2598 [56/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2598 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 2599 [62/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2599 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_151 : Operation 2600 [68/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2600 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 151> <Delay = 7.04>
ST_152 : Operation 2601 [3/6] (6.55ns)   --->   "%mul20_6 = dmul i64 %mul20_5, i64 %tmp_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2601 'dmul' 'mul20_6' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2602 [3/18] (6.15ns)   --->   "%tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2602 'dexp' 'tmp_8' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_152 : Operation 2603 [9/18] (6.15ns)   --->   "%tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2603 'dexp' 'tmp_9' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_152 : Operation 2604 [15/18] (6.15ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2604 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_152 : Operation 2605 [3/6] (6.90ns)   --->   "%add17_s = dadd i64 %mul2_read, i64 %mul16_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2605 'dadd' 'add17_s' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2606 [3/6] (6.55ns)   --->   "%mul16_10 = dmul i64 %mul15_10, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2606 'dmul' 'mul16_10' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2607 [3/6] (6.55ns)   --->   "%mul15_11 = dmul i64 %bitcast_ln19_13, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2607 'dmul' 'mul15_11' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2608 [1/71] (7.04ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2608 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 2609 [7/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2609 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 2610 [13/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2610 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 2611 [19/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2611 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 2612 [25/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2612 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 2613 [31/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2613 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 2614 [37/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2614 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 2615 [43/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2615 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 2616 [49/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2616 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 2617 [55/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2617 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 2618 [61/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2618 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 2619 [67/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2619 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 153 <SV = 152> <Delay = 7.04>
ST_153 : Operation 2620 [2/6] (6.55ns)   --->   "%mul20_6 = dmul i64 %mul20_5, i64 %tmp_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2620 'dmul' 'mul20_6' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2621 [2/18] (6.15ns)   --->   "%tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2621 'dexp' 'tmp_8' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_153 : Operation 2622 [8/18] (6.15ns)   --->   "%tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2622 'dexp' 'tmp_9' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_153 : Operation 2623 [14/18] (6.15ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2623 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_153 : Operation 2624 [2/6] (6.90ns)   --->   "%add17_s = dadd i64 %mul2_read, i64 %mul16_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2624 'dadd' 'add17_s' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2625 [2/6] (6.55ns)   --->   "%mul16_10 = dmul i64 %mul15_10, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2625 'dmul' 'mul16_10' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2626 [2/6] (6.55ns)   --->   "%mul15_11 = dmul i64 %bitcast_ln19_13, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2626 'dmul' 'mul15_11' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2627 [1/1] (7.04ns)   --->   "%gmem_addr_14_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2627 'read' 'gmem_addr_14_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 2628 [6/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2628 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 2629 [12/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2629 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 2630 [18/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2630 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 2631 [24/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2631 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 2632 [30/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2632 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 2633 [36/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2633 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 2634 [42/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2634 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 2635 [48/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2635 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 2636 [54/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2636 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 2637 [60/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2637 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 2638 [66/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2638 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_153 : Operation 2639 [1/1] (1.75ns)   --->   "%add_ln19_49 = add i16 %phi_mul_load, i16 200" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2639 'add' 'add_ln19_49' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2640 [1/1] (0.00ns)   --->   "%zext_ln19_53 = zext i16 %add_ln19_49" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2640 'zext' 'zext_ln19_53' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2641 [1/1] (2.92ns)   --->   "%add_ln19_50 = add i64 %zext_ln19_53, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2641 'add' 'add_ln19_50' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2642 [1/1] (0.00ns)   --->   "%trunc_ln19_52 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_50, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2642 'partselect' 'trunc_ln19_52' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2643 [1/1] (0.00ns)   --->   "%trunc_ln19_101 = trunc i64 %add_ln19_50" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2643 'trunc' 'trunc_ln19_101' <Predicate = true> <Delay = 0.00>

State 154 <SV = 153> <Delay = 7.04>
ST_154 : Operation 2644 [1/6] (6.55ns)   --->   "%mul20_6 = dmul i64 %mul20_5, i64 %tmp_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2644 'dmul' 'mul20_6' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2645 [1/18] (6.15ns)   --->   "%tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2645 'dexp' 'tmp_8' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_154 : Operation 2646 [7/18] (6.15ns)   --->   "%tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2646 'dexp' 'tmp_9' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_154 : Operation 2647 [13/18] (6.15ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2647 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_154 : Operation 2648 [1/6] (6.90ns)   --->   "%add17_s = dadd i64 %mul2_read, i64 %mul16_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2648 'dadd' 'add17_s' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2649 [1/6] (6.55ns)   --->   "%mul16_10 = dmul i64 %mul15_10, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2649 'dmul' 'mul16_10' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2650 [1/6] (6.55ns)   --->   "%mul15_11 = dmul i64 %bitcast_ln19_13, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2650 'dmul' 'mul15_11' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2651 [1/1] (0.00ns)   --->   "%shl_ln19_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_55, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2651 'bitconcatenate' 'shl_ln19_13' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2652 [1/1] (0.00ns)   --->   "%zext_ln19_28 = zext i8 %shl_ln19_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2652 'zext' 'zext_ln19_28' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2653 [1/1] (3.58ns)   --->   "%lshr_ln19_14 = lshr i256 %gmem_addr_14_read, i256 %zext_ln19_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2653 'lshr' 'lshr_ln19_14' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2654 [1/1] (0.00ns)   --->   "%trunc_ln19_57 = trunc i256 %lshr_ln19_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2654 'trunc' 'trunc_ln19_57' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2655 [5/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2655 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 2656 [11/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2656 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 2657 [17/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2657 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 2658 [23/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2658 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 2659 [29/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2659 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 2660 [35/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2660 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 2661 [41/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2661 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 2662 [47/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2662 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 2663 [53/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2663 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 2664 [59/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2664 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 2665 [65/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2665 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_154 : Operation 2666 [1/1] (0.00ns)   --->   "%sext_ln19_26 = sext i59 %trunc_ln19_52" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2666 'sext' 'sext_ln19_26' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2667 [1/1] (0.00ns)   --->   "%gmem_addr_26 = getelementptr i256 %gmem, i64 %sext_ln19_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2667 'getelementptr' 'gmem_addr_26' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2668 [71/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2668 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 155 <SV = 154> <Delay = 7.04>
ST_155 : Operation 2669 [6/6] (6.55ns)   --->   "%mul20_7 = dmul i64 %mul20_6, i64 %tmp_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2669 'dmul' 'mul20_7' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2670 [6/18] (6.15ns)   --->   "%tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2670 'dexp' 'tmp_9' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_155 : Operation 2671 [12/18] (6.15ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2671 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_155 : Operation 2672 [18/18] (6.15ns)   --->   "%tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2672 'dexp' 'tmp_10' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_155 : Operation 2673 [6/6] (6.90ns)   --->   "%add17_10 = dadd i64 %mul2_read, i64 %mul16_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2673 'dadd' 'add17_10' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2674 [6/6] (6.55ns)   --->   "%mul16_11 = dmul i64 %mul15_11, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2674 'dmul' 'mul16_11' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2675 [1/1] (0.00ns)   --->   "%bitcast_ln19_14 = bitcast i64 %trunc_ln19_57" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2675 'bitcast' 'bitcast_ln19_14' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 2676 [6/6] (6.55ns)   --->   "%mul15_12 = dmul i64 %bitcast_ln19_14, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2676 'dmul' 'mul15_12' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2677 [4/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2677 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2678 [10/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2678 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2679 [16/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2679 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2680 [22/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2680 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2681 [28/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2681 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2682 [34/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2682 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2683 [40/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2683 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2684 [46/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2684 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2685 [52/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2685 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2686 [58/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2686 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2687 [64/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2687 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_155 : Operation 2688 [70/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2688 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 156 <SV = 155> <Delay = 7.04>
ST_156 : Operation 2689 [5/6] (6.55ns)   --->   "%mul20_7 = dmul i64 %mul20_6, i64 %tmp_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2689 'dmul' 'mul20_7' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2690 [5/18] (6.15ns)   --->   "%tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2690 'dexp' 'tmp_9' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_156 : Operation 2691 [11/18] (6.15ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2691 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_156 : Operation 2692 [17/18] (6.15ns)   --->   "%tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2692 'dexp' 'tmp_10' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_156 : Operation 2693 [5/6] (6.90ns)   --->   "%add17_10 = dadd i64 %mul2_read, i64 %mul16_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2693 'dadd' 'add17_10' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2694 [5/6] (6.55ns)   --->   "%mul16_11 = dmul i64 %mul15_11, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2694 'dmul' 'mul16_11' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2695 [5/6] (6.55ns)   --->   "%mul15_12 = dmul i64 %bitcast_ln19_14, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2695 'dmul' 'mul15_12' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2696 [3/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2696 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2697 [9/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2697 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2698 [15/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2698 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2699 [21/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2699 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2700 [27/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2700 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2701 [33/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2701 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2702 [39/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2702 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2703 [45/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2703 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2704 [51/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2704 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2705 [57/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2705 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2706 [63/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2706 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_156 : Operation 2707 [69/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2707 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 157 <SV = 156> <Delay = 7.04>
ST_157 : Operation 2708 [4/6] (6.55ns)   --->   "%mul20_7 = dmul i64 %mul20_6, i64 %tmp_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2708 'dmul' 'mul20_7' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2709 [4/18] (6.15ns)   --->   "%tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2709 'dexp' 'tmp_9' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_157 : Operation 2710 [10/18] (6.15ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2710 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_157 : Operation 2711 [16/18] (6.15ns)   --->   "%tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2711 'dexp' 'tmp_10' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_157 : Operation 2712 [4/6] (6.90ns)   --->   "%add17_10 = dadd i64 %mul2_read, i64 %mul16_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2712 'dadd' 'add17_10' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2713 [4/6] (6.55ns)   --->   "%mul16_11 = dmul i64 %mul15_11, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2713 'dmul' 'mul16_11' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2714 [4/6] (6.55ns)   --->   "%mul15_12 = dmul i64 %bitcast_ln19_14, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2714 'dmul' 'mul15_12' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2715 [2/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2715 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2716 [8/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2716 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2717 [14/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2717 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2718 [20/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2718 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2719 [26/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2719 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2720 [32/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2720 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2721 [38/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2721 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2722 [44/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2722 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2723 [50/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2723 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2724 [56/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2724 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2725 [62/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2725 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_157 : Operation 2726 [68/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2726 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 158 <SV = 157> <Delay = 7.04>
ST_158 : Operation 2727 [3/6] (6.55ns)   --->   "%mul20_7 = dmul i64 %mul20_6, i64 %tmp_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2727 'dmul' 'mul20_7' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2728 [3/18] (6.15ns)   --->   "%tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2728 'dexp' 'tmp_9' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_158 : Operation 2729 [9/18] (6.15ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2729 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_158 : Operation 2730 [15/18] (6.15ns)   --->   "%tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2730 'dexp' 'tmp_10' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_158 : Operation 2731 [3/6] (6.90ns)   --->   "%add17_10 = dadd i64 %mul2_read, i64 %mul16_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2731 'dadd' 'add17_10' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2732 [3/6] (6.55ns)   --->   "%mul16_11 = dmul i64 %mul15_11, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2732 'dmul' 'mul16_11' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2733 [3/6] (6.55ns)   --->   "%mul15_12 = dmul i64 %bitcast_ln19_14, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2733 'dmul' 'mul15_12' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2734 [1/71] (7.04ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2734 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2735 [7/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2735 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2736 [13/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2736 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2737 [19/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2737 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2738 [25/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2738 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2739 [31/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2739 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2740 [37/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2740 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2741 [43/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2741 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2742 [49/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2742 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2743 [55/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2743 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2744 [61/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2744 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_158 : Operation 2745 [67/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2745 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 159 <SV = 158> <Delay = 7.04>
ST_159 : Operation 2746 [2/6] (6.55ns)   --->   "%mul20_7 = dmul i64 %mul20_6, i64 %tmp_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2746 'dmul' 'mul20_7' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2747 [2/18] (6.15ns)   --->   "%tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2747 'dexp' 'tmp_9' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_159 : Operation 2748 [8/18] (6.15ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2748 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_159 : Operation 2749 [14/18] (6.15ns)   --->   "%tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2749 'dexp' 'tmp_10' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_159 : Operation 2750 [2/6] (6.90ns)   --->   "%add17_10 = dadd i64 %mul2_read, i64 %mul16_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2750 'dadd' 'add17_10' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2751 [2/6] (6.55ns)   --->   "%mul16_11 = dmul i64 %mul15_11, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2751 'dmul' 'mul16_11' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2752 [2/6] (6.55ns)   --->   "%mul15_12 = dmul i64 %bitcast_ln19_14, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2752 'dmul' 'mul15_12' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2753 [1/1] (7.04ns)   --->   "%gmem_addr_15_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2753 'read' 'gmem_addr_15_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2754 [6/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2754 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2755 [12/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2755 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2756 [18/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2756 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2757 [24/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2757 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2758 [30/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2758 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2759 [36/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2759 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2760 [42/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2760 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2761 [48/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2761 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2762 [54/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2762 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2763 [60/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2763 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2764 [66/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2764 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_159 : Operation 2765 [1/1] (1.75ns)   --->   "%add_ln19_51 = add i16 %phi_mul_load, i16 208" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2765 'add' 'add_ln19_51' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2766 [1/1] (0.00ns)   --->   "%zext_ln19_55 = zext i16 %add_ln19_51" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2766 'zext' 'zext_ln19_55' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 2767 [1/1] (2.92ns)   --->   "%add_ln19_52 = add i64 %zext_ln19_55, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2767 'add' 'add_ln19_52' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2768 [1/1] (0.00ns)   --->   "%trunc_ln19_54 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_52, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2768 'partselect' 'trunc_ln19_54' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 2769 [1/1] (0.00ns)   --->   "%trunc_ln19_103 = trunc i64 %add_ln19_52" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2769 'trunc' 'trunc_ln19_103' <Predicate = true> <Delay = 0.00>

State 160 <SV = 159> <Delay = 7.04>
ST_160 : Operation 2770 [1/6] (6.55ns)   --->   "%mul20_7 = dmul i64 %mul20_6, i64 %tmp_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2770 'dmul' 'mul20_7' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2771 [1/18] (6.15ns)   --->   "%tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2771 'dexp' 'tmp_9' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_160 : Operation 2772 [7/18] (6.15ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2772 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_160 : Operation 2773 [13/18] (6.15ns)   --->   "%tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2773 'dexp' 'tmp_10' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_160 : Operation 2774 [1/6] (6.90ns)   --->   "%add17_10 = dadd i64 %mul2_read, i64 %mul16_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2774 'dadd' 'add17_10' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2775 [1/6] (6.55ns)   --->   "%mul16_11 = dmul i64 %mul15_11, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2775 'dmul' 'mul16_11' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2776 [1/6] (6.55ns)   --->   "%mul15_12 = dmul i64 %bitcast_ln19_14, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2776 'dmul' 'mul15_12' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2777 [1/1] (0.00ns)   --->   "%shl_ln19_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_59, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2777 'bitconcatenate' 'shl_ln19_14' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2778 [1/1] (0.00ns)   --->   "%zext_ln19_30 = zext i8 %shl_ln19_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2778 'zext' 'zext_ln19_30' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2779 [1/1] (3.58ns)   --->   "%lshr_ln19_15 = lshr i256 %gmem_addr_15_read, i256 %zext_ln19_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2779 'lshr' 'lshr_ln19_15' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2780 [1/1] (0.00ns)   --->   "%trunc_ln19_61 = trunc i256 %lshr_ln19_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2780 'trunc' 'trunc_ln19_61' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2781 [5/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2781 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2782 [11/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2782 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2783 [17/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2783 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2784 [23/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2784 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2785 [29/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2785 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2786 [35/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2786 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2787 [41/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2787 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2788 [47/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2788 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2789 [53/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2789 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2790 [59/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2790 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2791 [65/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2791 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_160 : Operation 2792 [1/1] (0.00ns)   --->   "%sext_ln19_27 = sext i59 %trunc_ln19_54" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2792 'sext' 'sext_ln19_27' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2793 [1/1] (0.00ns)   --->   "%gmem_addr_27 = getelementptr i256 %gmem, i64 %sext_ln19_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2793 'getelementptr' 'gmem_addr_27' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 2794 [71/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2794 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 161 <SV = 160> <Delay = 7.04>
ST_161 : Operation 2795 [6/6] (6.55ns)   --->   "%mul20_8 = dmul i64 %mul20_7, i64 %tmp_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2795 'dmul' 'mul20_8' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2796 [6/18] (6.15ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2796 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_161 : Operation 2797 [12/18] (6.15ns)   --->   "%tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2797 'dexp' 'tmp_10' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_161 : Operation 2798 [18/18] (6.15ns)   --->   "%tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2798 'dexp' 'tmp_11' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_161 : Operation 2799 [6/6] (6.90ns)   --->   "%add17_11 = dadd i64 %mul2_read, i64 %mul16_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2799 'dadd' 'add17_11' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2800 [6/6] (6.55ns)   --->   "%mul16_12 = dmul i64 %mul15_12, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2800 'dmul' 'mul16_12' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2801 [1/1] (0.00ns)   --->   "%bitcast_ln19_15 = bitcast i64 %trunc_ln19_61" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2801 'bitcast' 'bitcast_ln19_15' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 2802 [6/6] (6.55ns)   --->   "%mul15_13 = dmul i64 %bitcast_ln19_15, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2802 'dmul' 'mul15_13' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2803 [4/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2803 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2804 [10/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2804 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2805 [16/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2805 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2806 [22/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2806 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2807 [28/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2807 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2808 [34/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2808 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2809 [40/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2809 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2810 [46/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2810 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2811 [52/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2811 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2812 [58/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2812 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2813 [64/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2813 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_161 : Operation 2814 [70/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2814 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 162 <SV = 161> <Delay = 7.04>
ST_162 : Operation 2815 [5/6] (6.55ns)   --->   "%mul20_8 = dmul i64 %mul20_7, i64 %tmp_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2815 'dmul' 'mul20_8' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 2816 [5/18] (6.15ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2816 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_162 : Operation 2817 [11/18] (6.15ns)   --->   "%tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2817 'dexp' 'tmp_10' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_162 : Operation 2818 [17/18] (6.15ns)   --->   "%tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2818 'dexp' 'tmp_11' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_162 : Operation 2819 [5/6] (6.90ns)   --->   "%add17_11 = dadd i64 %mul2_read, i64 %mul16_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2819 'dadd' 'add17_11' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 2820 [5/6] (6.55ns)   --->   "%mul16_12 = dmul i64 %mul15_12, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2820 'dmul' 'mul16_12' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 2821 [5/6] (6.55ns)   --->   "%mul15_13 = dmul i64 %bitcast_ln19_15, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2821 'dmul' 'mul15_13' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 2822 [3/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2822 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2823 [9/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2823 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2824 [15/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2824 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2825 [21/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2825 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2826 [27/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2826 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2827 [33/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2827 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2828 [39/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2828 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2829 [45/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2829 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2830 [51/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2830 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2831 [57/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2831 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2832 [63/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2832 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_162 : Operation 2833 [69/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2833 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 163 <SV = 162> <Delay = 7.04>
ST_163 : Operation 2834 [4/6] (6.55ns)   --->   "%mul20_8 = dmul i64 %mul20_7, i64 %tmp_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2834 'dmul' 'mul20_8' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 2835 [4/18] (6.15ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2835 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_163 : Operation 2836 [10/18] (6.15ns)   --->   "%tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2836 'dexp' 'tmp_10' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_163 : Operation 2837 [16/18] (6.15ns)   --->   "%tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2837 'dexp' 'tmp_11' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_163 : Operation 2838 [4/6] (6.90ns)   --->   "%add17_11 = dadd i64 %mul2_read, i64 %mul16_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2838 'dadd' 'add17_11' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 2839 [4/6] (6.55ns)   --->   "%mul16_12 = dmul i64 %mul15_12, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2839 'dmul' 'mul16_12' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 2840 [4/6] (6.55ns)   --->   "%mul15_13 = dmul i64 %bitcast_ln19_15, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2840 'dmul' 'mul15_13' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 2841 [2/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2841 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2842 [8/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2842 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2843 [14/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2843 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2844 [20/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2844 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2845 [26/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2845 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2846 [32/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2846 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2847 [38/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2847 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2848 [44/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2848 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2849 [50/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2849 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2850 [56/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2850 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2851 [62/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2851 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_163 : Operation 2852 [68/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2852 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 164 <SV = 163> <Delay = 7.04>
ST_164 : Operation 2853 [3/6] (6.55ns)   --->   "%mul20_8 = dmul i64 %mul20_7, i64 %tmp_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2853 'dmul' 'mul20_8' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2854 [3/18] (6.15ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2854 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_164 : Operation 2855 [9/18] (6.15ns)   --->   "%tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2855 'dexp' 'tmp_10' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_164 : Operation 2856 [15/18] (6.15ns)   --->   "%tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2856 'dexp' 'tmp_11' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_164 : Operation 2857 [3/6] (6.90ns)   --->   "%add17_11 = dadd i64 %mul2_read, i64 %mul16_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2857 'dadd' 'add17_11' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2858 [3/6] (6.55ns)   --->   "%mul16_12 = dmul i64 %mul15_12, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2858 'dmul' 'mul16_12' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2859 [3/6] (6.55ns)   --->   "%mul15_13 = dmul i64 %bitcast_ln19_15, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2859 'dmul' 'mul15_13' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2860 [1/71] (7.04ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2860 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2861 [7/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2861 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2862 [13/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2862 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2863 [19/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2863 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2864 [25/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2864 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2865 [31/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2865 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2866 [37/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2866 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2867 [43/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2867 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2868 [49/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2868 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2869 [55/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2869 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2870 [61/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2870 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_164 : Operation 2871 [67/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2871 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 165 <SV = 164> <Delay = 7.04>
ST_165 : Operation 2872 [2/6] (6.55ns)   --->   "%mul20_8 = dmul i64 %mul20_7, i64 %tmp_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2872 'dmul' 'mul20_8' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2873 [2/18] (6.15ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2873 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_165 : Operation 2874 [8/18] (6.15ns)   --->   "%tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2874 'dexp' 'tmp_10' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_165 : Operation 2875 [14/18] (6.15ns)   --->   "%tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2875 'dexp' 'tmp_11' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_165 : Operation 2876 [2/6] (6.90ns)   --->   "%add17_11 = dadd i64 %mul2_read, i64 %mul16_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2876 'dadd' 'add17_11' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2877 [2/6] (6.55ns)   --->   "%mul16_12 = dmul i64 %mul15_12, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2877 'dmul' 'mul16_12' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2878 [2/6] (6.55ns)   --->   "%mul15_13 = dmul i64 %bitcast_ln19_15, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2878 'dmul' 'mul15_13' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2879 [1/1] (7.04ns)   --->   "%gmem_addr_16_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2879 'read' 'gmem_addr_16_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2880 [6/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2880 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2881 [12/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2881 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2882 [18/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2882 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2883 [24/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2883 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2884 [30/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2884 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2885 [36/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2885 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2886 [42/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2886 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2887 [48/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2887 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2888 [54/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2888 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2889 [60/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2889 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2890 [66/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2890 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_165 : Operation 2891 [1/1] (1.75ns)   --->   "%add_ln19_53 = add i16 %phi_mul_load, i16 216" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2891 'add' 'add_ln19_53' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2892 [1/1] (0.00ns)   --->   "%zext_ln19_57 = zext i16 %add_ln19_53" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2892 'zext' 'zext_ln19_57' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2893 [1/1] (2.92ns)   --->   "%add_ln19_54 = add i64 %zext_ln19_57, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2893 'add' 'add_ln19_54' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2894 [1/1] (0.00ns)   --->   "%trunc_ln19_56 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_54, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2894 'partselect' 'trunc_ln19_56' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2895 [1/1] (0.00ns)   --->   "%trunc_ln19_105 = trunc i64 %add_ln19_54" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2895 'trunc' 'trunc_ln19_105' <Predicate = true> <Delay = 0.00>

State 166 <SV = 165> <Delay = 7.04>
ST_166 : Operation 2896 [1/6] (6.55ns)   --->   "%mul20_8 = dmul i64 %mul20_7, i64 %tmp_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2896 'dmul' 'mul20_8' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2897 [1/18] (6.15ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2897 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_166 : Operation 2898 [7/18] (6.15ns)   --->   "%tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2898 'dexp' 'tmp_10' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_166 : Operation 2899 [13/18] (6.15ns)   --->   "%tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2899 'dexp' 'tmp_11' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_166 : Operation 2900 [1/6] (6.90ns)   --->   "%add17_11 = dadd i64 %mul2_read, i64 %mul16_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2900 'dadd' 'add17_11' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2901 [1/6] (6.55ns)   --->   "%mul16_12 = dmul i64 %mul15_12, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2901 'dmul' 'mul16_12' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2902 [1/6] (6.55ns)   --->   "%mul15_13 = dmul i64 %bitcast_ln19_15, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2902 'dmul' 'mul15_13' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2903 [1/1] (0.00ns)   --->   "%shl_ln19_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_63, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2903 'bitconcatenate' 'shl_ln19_15' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2904 [1/1] (0.00ns)   --->   "%zext_ln19_32 = zext i8 %shl_ln19_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2904 'zext' 'zext_ln19_32' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2905 [1/1] (3.58ns)   --->   "%lshr_ln19_16 = lshr i256 %gmem_addr_16_read, i256 %zext_ln19_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2905 'lshr' 'lshr_ln19_16' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2906 [1/1] (0.00ns)   --->   "%trunc_ln19_65 = trunc i256 %lshr_ln19_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2906 'trunc' 'trunc_ln19_65' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2907 [5/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2907 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2908 [11/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2908 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2909 [17/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2909 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2910 [23/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2910 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2911 [29/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2911 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2912 [35/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2912 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2913 [41/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2913 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2914 [47/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2914 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2915 [53/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2915 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2916 [59/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2916 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2917 [65/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2917 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_166 : Operation 2918 [1/1] (0.00ns)   --->   "%sext_ln19_28 = sext i59 %trunc_ln19_56" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2918 'sext' 'sext_ln19_28' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2919 [1/1] (0.00ns)   --->   "%gmem_addr_28 = getelementptr i256 %gmem, i64 %sext_ln19_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2919 'getelementptr' 'gmem_addr_28' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2920 [71/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2920 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 167 <SV = 166> <Delay = 7.04>
ST_167 : Operation 2921 [6/6] (6.55ns)   --->   "%mul20_9 = dmul i64 %mul20_8, i64 %tmp_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2921 'dmul' 'mul20_9' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2922 [6/18] (6.15ns)   --->   "%tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2922 'dexp' 'tmp_10' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_167 : Operation 2923 [12/18] (6.15ns)   --->   "%tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2923 'dexp' 'tmp_11' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_167 : Operation 2924 [18/18] (6.15ns)   --->   "%tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2924 'dexp' 'tmp_12' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_167 : Operation 2925 [6/6] (6.90ns)   --->   "%add17_12 = dadd i64 %mul2_read, i64 %mul16_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2925 'dadd' 'add17_12' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2926 [6/6] (6.55ns)   --->   "%mul16_13 = dmul i64 %mul15_13, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2926 'dmul' 'mul16_13' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2927 [1/1] (0.00ns)   --->   "%bitcast_ln19_16 = bitcast i64 %trunc_ln19_65" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2927 'bitcast' 'bitcast_ln19_16' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 2928 [6/6] (6.55ns)   --->   "%mul15_14 = dmul i64 %bitcast_ln19_16, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2928 'dmul' 'mul15_14' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2929 [4/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2929 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2930 [10/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2930 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2931 [16/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2931 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2932 [22/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2932 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2933 [28/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2933 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2934 [34/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2934 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2935 [40/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2935 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2936 [46/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2936 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2937 [52/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2937 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2938 [58/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2938 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2939 [64/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2939 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_167 : Operation 2940 [70/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2940 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 168 <SV = 167> <Delay = 7.04>
ST_168 : Operation 2941 [5/6] (6.55ns)   --->   "%mul20_9 = dmul i64 %mul20_8, i64 %tmp_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2941 'dmul' 'mul20_9' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 2942 [5/18] (6.15ns)   --->   "%tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2942 'dexp' 'tmp_10' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_168 : Operation 2943 [11/18] (6.15ns)   --->   "%tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2943 'dexp' 'tmp_11' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_168 : Operation 2944 [17/18] (6.15ns)   --->   "%tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2944 'dexp' 'tmp_12' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_168 : Operation 2945 [5/6] (6.90ns)   --->   "%add17_12 = dadd i64 %mul2_read, i64 %mul16_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2945 'dadd' 'add17_12' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 2946 [5/6] (6.55ns)   --->   "%mul16_13 = dmul i64 %mul15_13, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2946 'dmul' 'mul16_13' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 2947 [5/6] (6.55ns)   --->   "%mul15_14 = dmul i64 %bitcast_ln19_16, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2947 'dmul' 'mul15_14' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 2948 [3/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2948 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2949 [9/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2949 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2950 [15/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2950 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2951 [21/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2951 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2952 [27/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2952 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2953 [33/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2953 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2954 [39/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2954 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2955 [45/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2955 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2956 [51/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2956 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2957 [57/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2957 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2958 [63/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2958 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_168 : Operation 2959 [69/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2959 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 169 <SV = 168> <Delay = 7.04>
ST_169 : Operation 2960 [4/6] (6.55ns)   --->   "%mul20_9 = dmul i64 %mul20_8, i64 %tmp_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2960 'dmul' 'mul20_9' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 2961 [4/18] (6.15ns)   --->   "%tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2961 'dexp' 'tmp_10' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_169 : Operation 2962 [10/18] (6.15ns)   --->   "%tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2962 'dexp' 'tmp_11' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_169 : Operation 2963 [16/18] (6.15ns)   --->   "%tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2963 'dexp' 'tmp_12' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_169 : Operation 2964 [4/6] (6.90ns)   --->   "%add17_12 = dadd i64 %mul2_read, i64 %mul16_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2964 'dadd' 'add17_12' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 2965 [4/6] (6.55ns)   --->   "%mul16_13 = dmul i64 %mul15_13, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2965 'dmul' 'mul16_13' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 2966 [4/6] (6.55ns)   --->   "%mul15_14 = dmul i64 %bitcast_ln19_16, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2966 'dmul' 'mul15_14' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 2967 [2/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2967 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2968 [8/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2968 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2969 [14/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2969 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2970 [20/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2970 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2971 [26/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2971 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2972 [32/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2972 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2973 [38/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2973 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2974 [44/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2974 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2975 [50/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2975 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2976 [56/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2976 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2977 [62/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2977 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_169 : Operation 2978 [68/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2978 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 170 <SV = 169> <Delay = 7.04>
ST_170 : Operation 2979 [3/6] (6.55ns)   --->   "%mul20_9 = dmul i64 %mul20_8, i64 %tmp_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2979 'dmul' 'mul20_9' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2980 [3/18] (6.15ns)   --->   "%tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2980 'dexp' 'tmp_10' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_170 : Operation 2981 [9/18] (6.15ns)   --->   "%tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2981 'dexp' 'tmp_11' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_170 : Operation 2982 [15/18] (6.15ns)   --->   "%tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2982 'dexp' 'tmp_12' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_170 : Operation 2983 [3/6] (6.90ns)   --->   "%add17_12 = dadd i64 %mul2_read, i64 %mul16_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2983 'dadd' 'add17_12' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2984 [3/6] (6.55ns)   --->   "%mul16_13 = dmul i64 %mul15_13, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2984 'dmul' 'mul16_13' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2985 [3/6] (6.55ns)   --->   "%mul15_14 = dmul i64 %bitcast_ln19_16, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2985 'dmul' 'mul15_14' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2986 [1/71] (7.04ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2986 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2987 [7/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2987 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2988 [13/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2988 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2989 [19/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2989 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2990 [25/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2990 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2991 [31/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2991 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2992 [37/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2992 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2993 [43/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2993 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2994 [49/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2994 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2995 [55/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2995 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2996 [61/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2996 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_170 : Operation 2997 [67/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2997 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 171 <SV = 170> <Delay = 7.04>
ST_171 : Operation 2998 [2/6] (6.55ns)   --->   "%mul20_9 = dmul i64 %mul20_8, i64 %tmp_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2998 'dmul' 'mul20_9' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2999 [2/18] (6.15ns)   --->   "%tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 2999 'dexp' 'tmp_10' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_171 : Operation 3000 [8/18] (6.15ns)   --->   "%tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3000 'dexp' 'tmp_11' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_171 : Operation 3001 [14/18] (6.15ns)   --->   "%tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3001 'dexp' 'tmp_12' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_171 : Operation 3002 [2/6] (6.90ns)   --->   "%add17_12 = dadd i64 %mul2_read, i64 %mul16_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3002 'dadd' 'add17_12' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 3003 [2/6] (6.55ns)   --->   "%mul16_13 = dmul i64 %mul15_13, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3003 'dmul' 'mul16_13' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 3004 [2/6] (6.55ns)   --->   "%mul15_14 = dmul i64 %bitcast_ln19_16, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3004 'dmul' 'mul15_14' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 3005 [1/1] (7.04ns)   --->   "%gmem_addr_17_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3005 'read' 'gmem_addr_17_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 3006 [6/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3006 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 3007 [12/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3007 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 3008 [18/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3008 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 3009 [24/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3009 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 3010 [30/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3010 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 3011 [36/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3011 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 3012 [42/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3012 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 3013 [48/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3013 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 3014 [54/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3014 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 3015 [60/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3015 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 3016 [66/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3016 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_171 : Operation 3017 [1/1] (1.75ns)   --->   "%add_ln19_55 = add i16 %phi_mul_load, i16 224" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3017 'add' 'add_ln19_55' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 3018 [1/1] (0.00ns)   --->   "%zext_ln19_59 = zext i16 %add_ln19_55" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3018 'zext' 'zext_ln19_59' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 3019 [1/1] (2.92ns)   --->   "%add_ln19_56 = add i64 %zext_ln19_59, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3019 'add' 'add_ln19_56' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 3020 [1/1] (0.00ns)   --->   "%trunc_ln19_58 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_56, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3020 'partselect' 'trunc_ln19_58' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 3021 [1/1] (0.00ns)   --->   "%trunc_ln19_107 = trunc i64 %add_ln19_56" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3021 'trunc' 'trunc_ln19_107' <Predicate = true> <Delay = 0.00>

State 172 <SV = 171> <Delay = 7.04>
ST_172 : Operation 3022 [1/6] (6.55ns)   --->   "%mul20_9 = dmul i64 %mul20_8, i64 %tmp_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3022 'dmul' 'mul20_9' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 3023 [1/18] (6.15ns)   --->   "%tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3023 'dexp' 'tmp_10' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_172 : Operation 3024 [7/18] (6.15ns)   --->   "%tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3024 'dexp' 'tmp_11' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_172 : Operation 3025 [13/18] (6.15ns)   --->   "%tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3025 'dexp' 'tmp_12' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_172 : Operation 3026 [1/6] (6.90ns)   --->   "%add17_12 = dadd i64 %mul2_read, i64 %mul16_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3026 'dadd' 'add17_12' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 3027 [1/6] (6.55ns)   --->   "%mul16_13 = dmul i64 %mul15_13, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3027 'dmul' 'mul16_13' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 3028 [1/6] (6.55ns)   --->   "%mul15_14 = dmul i64 %bitcast_ln19_16, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3028 'dmul' 'mul15_14' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 3029 [1/1] (0.00ns)   --->   "%shl_ln19_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_67, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3029 'bitconcatenate' 'shl_ln19_16' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 3030 [1/1] (0.00ns)   --->   "%zext_ln19_34 = zext i8 %shl_ln19_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3030 'zext' 'zext_ln19_34' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 3031 [1/1] (3.58ns)   --->   "%lshr_ln19_17 = lshr i256 %gmem_addr_17_read, i256 %zext_ln19_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3031 'lshr' 'lshr_ln19_17' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 3032 [1/1] (0.00ns)   --->   "%trunc_ln19_69 = trunc i256 %lshr_ln19_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3032 'trunc' 'trunc_ln19_69' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 3033 [5/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3033 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 3034 [11/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3034 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 3035 [17/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3035 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 3036 [23/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3036 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 3037 [29/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3037 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 3038 [35/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3038 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 3039 [41/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3039 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 3040 [47/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3040 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 3041 [53/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3041 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 3042 [59/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3042 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 3043 [65/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3043 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_172 : Operation 3044 [1/1] (0.00ns)   --->   "%sext_ln19_29 = sext i59 %trunc_ln19_58" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3044 'sext' 'sext_ln19_29' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 3045 [1/1] (0.00ns)   --->   "%gmem_addr_29 = getelementptr i256 %gmem, i64 %sext_ln19_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3045 'getelementptr' 'gmem_addr_29' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 3046 [71/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3046 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 173 <SV = 172> <Delay = 7.04>
ST_173 : Operation 3047 [6/6] (6.55ns)   --->   "%mul20_s = dmul i64 %mul20_9, i64 %tmp_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3047 'dmul' 'mul20_s' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 3048 [6/18] (6.15ns)   --->   "%tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3048 'dexp' 'tmp_11' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_173 : Operation 3049 [12/18] (6.15ns)   --->   "%tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3049 'dexp' 'tmp_12' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_173 : Operation 3050 [18/18] (6.15ns)   --->   "%tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3050 'dexp' 'tmp_13' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_173 : Operation 3051 [6/6] (6.90ns)   --->   "%add17_13 = dadd i64 %mul2_read, i64 %mul16_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3051 'dadd' 'add17_13' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 3052 [6/6] (6.55ns)   --->   "%mul16_14 = dmul i64 %mul15_14, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3052 'dmul' 'mul16_14' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 3053 [1/1] (0.00ns)   --->   "%bitcast_ln19_17 = bitcast i64 %trunc_ln19_69" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3053 'bitcast' 'bitcast_ln19_17' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 3054 [6/6] (6.55ns)   --->   "%mul15_15 = dmul i64 %bitcast_ln19_17, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3054 'dmul' 'mul15_15' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 3055 [4/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3055 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 3056 [10/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3056 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 3057 [16/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3057 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 3058 [22/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3058 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 3059 [28/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3059 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 3060 [34/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3060 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 3061 [40/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3061 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 3062 [46/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3062 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 3063 [52/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3063 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 3064 [58/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3064 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 3065 [64/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3065 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_173 : Operation 3066 [70/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3066 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 174 <SV = 173> <Delay = 7.04>
ST_174 : Operation 3067 [5/6] (6.55ns)   --->   "%mul20_s = dmul i64 %mul20_9, i64 %tmp_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3067 'dmul' 'mul20_s' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 3068 [5/18] (6.15ns)   --->   "%tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3068 'dexp' 'tmp_11' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_174 : Operation 3069 [11/18] (6.15ns)   --->   "%tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3069 'dexp' 'tmp_12' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_174 : Operation 3070 [17/18] (6.15ns)   --->   "%tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3070 'dexp' 'tmp_13' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_174 : Operation 3071 [5/6] (6.90ns)   --->   "%add17_13 = dadd i64 %mul2_read, i64 %mul16_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3071 'dadd' 'add17_13' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 3072 [5/6] (6.55ns)   --->   "%mul16_14 = dmul i64 %mul15_14, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3072 'dmul' 'mul16_14' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 3073 [5/6] (6.55ns)   --->   "%mul15_15 = dmul i64 %bitcast_ln19_17, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3073 'dmul' 'mul15_15' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 3074 [3/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3074 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 3075 [9/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3075 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 3076 [15/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3076 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 3077 [21/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3077 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 3078 [27/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3078 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 3079 [33/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3079 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 3080 [39/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3080 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 3081 [45/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3081 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 3082 [51/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3082 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 3083 [57/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3083 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 3084 [63/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3084 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_174 : Operation 3085 [69/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3085 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 175 <SV = 174> <Delay = 7.04>
ST_175 : Operation 3086 [4/6] (6.55ns)   --->   "%mul20_s = dmul i64 %mul20_9, i64 %tmp_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3086 'dmul' 'mul20_s' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 3087 [4/18] (6.15ns)   --->   "%tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3087 'dexp' 'tmp_11' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_175 : Operation 3088 [10/18] (6.15ns)   --->   "%tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3088 'dexp' 'tmp_12' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_175 : Operation 3089 [16/18] (6.15ns)   --->   "%tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3089 'dexp' 'tmp_13' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_175 : Operation 3090 [4/6] (6.90ns)   --->   "%add17_13 = dadd i64 %mul2_read, i64 %mul16_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3090 'dadd' 'add17_13' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 3091 [4/6] (6.55ns)   --->   "%mul16_14 = dmul i64 %mul15_14, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3091 'dmul' 'mul16_14' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 3092 [4/6] (6.55ns)   --->   "%mul15_15 = dmul i64 %bitcast_ln19_17, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3092 'dmul' 'mul15_15' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 3093 [2/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3093 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 3094 [8/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3094 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 3095 [14/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3095 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 3096 [20/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3096 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 3097 [26/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3097 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 3098 [32/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3098 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 3099 [38/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3099 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 3100 [44/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3100 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 3101 [50/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3101 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 3102 [56/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3102 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 3103 [62/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3103 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_175 : Operation 3104 [68/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3104 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 176 <SV = 175> <Delay = 7.04>
ST_176 : Operation 3105 [3/6] (6.55ns)   --->   "%mul20_s = dmul i64 %mul20_9, i64 %tmp_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3105 'dmul' 'mul20_s' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 3106 [3/18] (6.15ns)   --->   "%tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3106 'dexp' 'tmp_11' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_176 : Operation 3107 [9/18] (6.15ns)   --->   "%tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3107 'dexp' 'tmp_12' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_176 : Operation 3108 [15/18] (6.15ns)   --->   "%tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3108 'dexp' 'tmp_13' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_176 : Operation 3109 [3/6] (6.90ns)   --->   "%add17_13 = dadd i64 %mul2_read, i64 %mul16_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3109 'dadd' 'add17_13' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 3110 [3/6] (6.55ns)   --->   "%mul16_14 = dmul i64 %mul15_14, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3110 'dmul' 'mul16_14' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 3111 [3/6] (6.55ns)   --->   "%mul15_15 = dmul i64 %bitcast_ln19_17, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3111 'dmul' 'mul15_15' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 3112 [1/71] (7.04ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3112 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 3113 [7/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3113 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 3114 [13/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3114 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 3115 [19/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3115 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 3116 [25/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3116 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 3117 [31/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3117 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 3118 [37/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3118 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 3119 [43/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3119 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 3120 [49/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3120 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 3121 [55/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3121 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 3122 [61/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3122 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_176 : Operation 3123 [67/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3123 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 177 <SV = 176> <Delay = 7.04>
ST_177 : Operation 3124 [2/6] (6.55ns)   --->   "%mul20_s = dmul i64 %mul20_9, i64 %tmp_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3124 'dmul' 'mul20_s' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 3125 [2/18] (6.15ns)   --->   "%tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3125 'dexp' 'tmp_11' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_177 : Operation 3126 [8/18] (6.15ns)   --->   "%tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3126 'dexp' 'tmp_12' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_177 : Operation 3127 [14/18] (6.15ns)   --->   "%tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3127 'dexp' 'tmp_13' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_177 : Operation 3128 [2/6] (6.90ns)   --->   "%add17_13 = dadd i64 %mul2_read, i64 %mul16_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3128 'dadd' 'add17_13' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 3129 [2/6] (6.55ns)   --->   "%mul16_14 = dmul i64 %mul15_14, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3129 'dmul' 'mul16_14' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 3130 [2/6] (6.55ns)   --->   "%mul15_15 = dmul i64 %bitcast_ln19_17, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3130 'dmul' 'mul15_15' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 3131 [1/1] (7.04ns)   --->   "%gmem_addr_18_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3131 'read' 'gmem_addr_18_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 3132 [6/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3132 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 3133 [12/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3133 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 3134 [18/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3134 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 3135 [24/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3135 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 3136 [30/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3136 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 3137 [36/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3137 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 3138 [42/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3138 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 3139 [48/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3139 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 3140 [54/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3140 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 3141 [60/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3141 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 3142 [66/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3142 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_177 : Operation 3143 [1/1] (1.75ns)   --->   "%add_ln19_57 = add i16 %phi_mul_load, i16 232" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3143 'add' 'add_ln19_57' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 3144 [1/1] (0.00ns)   --->   "%zext_ln19_61 = zext i16 %add_ln19_57" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3144 'zext' 'zext_ln19_61' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 3145 [1/1] (2.92ns)   --->   "%add_ln19_58 = add i64 %zext_ln19_61, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3145 'add' 'add_ln19_58' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 3146 [1/1] (0.00ns)   --->   "%trunc_ln19_60 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_58, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3146 'partselect' 'trunc_ln19_60' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 3147 [1/1] (0.00ns)   --->   "%trunc_ln19_109 = trunc i64 %add_ln19_58" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3147 'trunc' 'trunc_ln19_109' <Predicate = true> <Delay = 0.00>

State 178 <SV = 177> <Delay = 7.04>
ST_178 : Operation 3148 [1/6] (6.55ns)   --->   "%mul20_s = dmul i64 %mul20_9, i64 %tmp_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3148 'dmul' 'mul20_s' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 3149 [1/18] (6.15ns)   --->   "%tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3149 'dexp' 'tmp_11' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_178 : Operation 3150 [7/18] (6.15ns)   --->   "%tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3150 'dexp' 'tmp_12' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_178 : Operation 3151 [13/18] (6.15ns)   --->   "%tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3151 'dexp' 'tmp_13' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_178 : Operation 3152 [1/6] (6.90ns)   --->   "%add17_13 = dadd i64 %mul2_read, i64 %mul16_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3152 'dadd' 'add17_13' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 3153 [1/6] (6.55ns)   --->   "%mul16_14 = dmul i64 %mul15_14, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3153 'dmul' 'mul16_14' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 3154 [1/6] (6.55ns)   --->   "%mul15_15 = dmul i64 %bitcast_ln19_17, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3154 'dmul' 'mul15_15' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 3155 [1/1] (0.00ns)   --->   "%shl_ln19_17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_71, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3155 'bitconcatenate' 'shl_ln19_17' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 3156 [1/1] (0.00ns)   --->   "%zext_ln19_36 = zext i8 %shl_ln19_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3156 'zext' 'zext_ln19_36' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 3157 [1/1] (3.58ns)   --->   "%lshr_ln19_18 = lshr i256 %gmem_addr_18_read, i256 %zext_ln19_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3157 'lshr' 'lshr_ln19_18' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 3158 [1/1] (0.00ns)   --->   "%trunc_ln19_73 = trunc i256 %lshr_ln19_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3158 'trunc' 'trunc_ln19_73' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 3159 [5/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3159 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 3160 [11/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3160 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 3161 [17/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3161 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 3162 [23/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3162 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 3163 [29/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3163 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 3164 [35/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3164 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 3165 [41/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3165 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 3166 [47/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3166 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 3167 [53/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3167 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 3168 [59/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3168 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 3169 [65/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3169 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_178 : Operation 3170 [1/1] (0.00ns)   --->   "%sext_ln19_30 = sext i59 %trunc_ln19_60" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3170 'sext' 'sext_ln19_30' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 3171 [1/1] (0.00ns)   --->   "%gmem_addr_30 = getelementptr i256 %gmem, i64 %sext_ln19_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3171 'getelementptr' 'gmem_addr_30' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 3172 [71/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3172 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 179 <SV = 178> <Delay = 7.04>
ST_179 : Operation 3173 [6/6] (6.55ns)   --->   "%mul20_10 = dmul i64 %mul20_s, i64 %tmp_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3173 'dmul' 'mul20_10' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 3174 [6/18] (6.15ns)   --->   "%tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3174 'dexp' 'tmp_12' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_179 : Operation 3175 [12/18] (6.15ns)   --->   "%tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3175 'dexp' 'tmp_13' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_179 : Operation 3176 [18/18] (6.15ns)   --->   "%tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3176 'dexp' 'tmp_14' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_179 : Operation 3177 [6/6] (6.90ns)   --->   "%add17_14 = dadd i64 %mul2_read, i64 %mul16_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3177 'dadd' 'add17_14' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 3178 [6/6] (6.55ns)   --->   "%mul16_15 = dmul i64 %mul15_15, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3178 'dmul' 'mul16_15' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 3179 [1/1] (0.00ns)   --->   "%bitcast_ln19_18 = bitcast i64 %trunc_ln19_73" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3179 'bitcast' 'bitcast_ln19_18' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 3180 [6/6] (6.55ns)   --->   "%mul15_16 = dmul i64 %bitcast_ln19_18, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3180 'dmul' 'mul15_16' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 3181 [4/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3181 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 3182 [10/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3182 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 3183 [16/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3183 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 3184 [22/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3184 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 3185 [28/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3185 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 3186 [34/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3186 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 3187 [40/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3187 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 3188 [46/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3188 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 3189 [52/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3189 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 3190 [58/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3190 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 3191 [64/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3191 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_179 : Operation 3192 [70/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3192 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 180 <SV = 179> <Delay = 7.04>
ST_180 : Operation 3193 [5/6] (6.55ns)   --->   "%mul20_10 = dmul i64 %mul20_s, i64 %tmp_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3193 'dmul' 'mul20_10' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 3194 [5/18] (6.15ns)   --->   "%tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3194 'dexp' 'tmp_12' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_180 : Operation 3195 [11/18] (6.15ns)   --->   "%tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3195 'dexp' 'tmp_13' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_180 : Operation 3196 [17/18] (6.15ns)   --->   "%tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3196 'dexp' 'tmp_14' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_180 : Operation 3197 [5/6] (6.90ns)   --->   "%add17_14 = dadd i64 %mul2_read, i64 %mul16_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3197 'dadd' 'add17_14' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 3198 [5/6] (6.55ns)   --->   "%mul16_15 = dmul i64 %mul15_15, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3198 'dmul' 'mul16_15' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 3199 [5/6] (6.55ns)   --->   "%mul15_16 = dmul i64 %bitcast_ln19_18, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3199 'dmul' 'mul15_16' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 3200 [3/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3200 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 3201 [9/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3201 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 3202 [15/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3202 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 3203 [21/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3203 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 3204 [27/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3204 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 3205 [33/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3205 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 3206 [39/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3206 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 3207 [45/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3207 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 3208 [51/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3208 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 3209 [57/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3209 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 3210 [63/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3210 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_180 : Operation 3211 [69/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3211 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 181 <SV = 180> <Delay = 7.04>
ST_181 : Operation 3212 [4/6] (6.55ns)   --->   "%mul20_10 = dmul i64 %mul20_s, i64 %tmp_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3212 'dmul' 'mul20_10' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 3213 [4/18] (6.15ns)   --->   "%tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3213 'dexp' 'tmp_12' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_181 : Operation 3214 [10/18] (6.15ns)   --->   "%tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3214 'dexp' 'tmp_13' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_181 : Operation 3215 [16/18] (6.15ns)   --->   "%tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3215 'dexp' 'tmp_14' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_181 : Operation 3216 [4/6] (6.90ns)   --->   "%add17_14 = dadd i64 %mul2_read, i64 %mul16_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3216 'dadd' 'add17_14' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 3217 [4/6] (6.55ns)   --->   "%mul16_15 = dmul i64 %mul15_15, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3217 'dmul' 'mul16_15' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 3218 [4/6] (6.55ns)   --->   "%mul15_16 = dmul i64 %bitcast_ln19_18, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3218 'dmul' 'mul15_16' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 3219 [2/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3219 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 3220 [8/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3220 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 3221 [14/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3221 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 3222 [20/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3222 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 3223 [26/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3223 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 3224 [32/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3224 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 3225 [38/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3225 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 3226 [44/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3226 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 3227 [50/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3227 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 3228 [56/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3228 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 3229 [62/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3229 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_181 : Operation 3230 [68/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3230 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 182 <SV = 181> <Delay = 7.04>
ST_182 : Operation 3231 [3/6] (6.55ns)   --->   "%mul20_10 = dmul i64 %mul20_s, i64 %tmp_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3231 'dmul' 'mul20_10' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 3232 [3/18] (6.15ns)   --->   "%tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3232 'dexp' 'tmp_12' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_182 : Operation 3233 [9/18] (6.15ns)   --->   "%tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3233 'dexp' 'tmp_13' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_182 : Operation 3234 [15/18] (6.15ns)   --->   "%tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3234 'dexp' 'tmp_14' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_182 : Operation 3235 [3/6] (6.90ns)   --->   "%add17_14 = dadd i64 %mul2_read, i64 %mul16_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3235 'dadd' 'add17_14' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 3236 [3/6] (6.55ns)   --->   "%mul16_15 = dmul i64 %mul15_15, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3236 'dmul' 'mul16_15' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 3237 [3/6] (6.55ns)   --->   "%mul15_16 = dmul i64 %bitcast_ln19_18, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3237 'dmul' 'mul15_16' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 3238 [1/71] (7.04ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3238 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 3239 [7/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3239 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 3240 [13/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3240 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 3241 [19/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3241 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 3242 [25/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3242 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 3243 [31/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3243 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 3244 [37/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3244 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 3245 [43/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3245 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 3246 [49/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3246 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 3247 [55/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3247 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 3248 [61/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3248 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_182 : Operation 3249 [67/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3249 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 183 <SV = 182> <Delay = 7.04>
ST_183 : Operation 3250 [2/6] (6.55ns)   --->   "%mul20_10 = dmul i64 %mul20_s, i64 %tmp_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3250 'dmul' 'mul20_10' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 3251 [2/18] (6.15ns)   --->   "%tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3251 'dexp' 'tmp_12' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_183 : Operation 3252 [8/18] (6.15ns)   --->   "%tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3252 'dexp' 'tmp_13' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_183 : Operation 3253 [14/18] (6.15ns)   --->   "%tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3253 'dexp' 'tmp_14' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_183 : Operation 3254 [2/6] (6.90ns)   --->   "%add17_14 = dadd i64 %mul2_read, i64 %mul16_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3254 'dadd' 'add17_14' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 3255 [2/6] (6.55ns)   --->   "%mul16_15 = dmul i64 %mul15_15, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3255 'dmul' 'mul16_15' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 3256 [2/6] (6.55ns)   --->   "%mul15_16 = dmul i64 %bitcast_ln19_18, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3256 'dmul' 'mul15_16' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 3257 [1/1] (7.04ns)   --->   "%gmem_addr_19_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3257 'read' 'gmem_addr_19_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 3258 [6/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3258 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 3259 [12/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3259 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 3260 [18/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3260 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 3261 [24/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3261 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 3262 [30/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3262 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 3263 [36/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3263 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 3264 [42/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3264 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 3265 [48/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3265 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 3266 [54/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3266 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 3267 [60/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3267 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 3268 [66/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3268 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_183 : Operation 3269 [1/1] (1.75ns)   --->   "%add_ln19_59 = add i16 %phi_mul_load, i16 240" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3269 'add' 'add_ln19_59' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 3270 [1/1] (0.00ns)   --->   "%zext_ln19_63 = zext i16 %add_ln19_59" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3270 'zext' 'zext_ln19_63' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 3271 [1/1] (2.92ns)   --->   "%add_ln19_60 = add i64 %zext_ln19_63, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3271 'add' 'add_ln19_60' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 3272 [1/1] (0.00ns)   --->   "%trunc_ln19_62 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_60, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3272 'partselect' 'trunc_ln19_62' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 3273 [1/1] (0.00ns)   --->   "%trunc_ln19_111 = trunc i64 %add_ln19_60" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3273 'trunc' 'trunc_ln19_111' <Predicate = true> <Delay = 0.00>

State 184 <SV = 183> <Delay = 7.04>
ST_184 : Operation 3274 [1/6] (6.55ns)   --->   "%mul20_10 = dmul i64 %mul20_s, i64 %tmp_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3274 'dmul' 'mul20_10' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 3275 [1/18] (6.15ns)   --->   "%tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3275 'dexp' 'tmp_12' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_184 : Operation 3276 [7/18] (6.15ns)   --->   "%tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3276 'dexp' 'tmp_13' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_184 : Operation 3277 [13/18] (6.15ns)   --->   "%tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3277 'dexp' 'tmp_14' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_184 : Operation 3278 [1/6] (6.90ns)   --->   "%add17_14 = dadd i64 %mul2_read, i64 %mul16_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3278 'dadd' 'add17_14' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 3279 [1/6] (6.55ns)   --->   "%mul16_15 = dmul i64 %mul15_15, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3279 'dmul' 'mul16_15' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 3280 [1/6] (6.55ns)   --->   "%mul15_16 = dmul i64 %bitcast_ln19_18, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3280 'dmul' 'mul15_16' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 3281 [1/1] (0.00ns)   --->   "%shl_ln19_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_75, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3281 'bitconcatenate' 'shl_ln19_18' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 3282 [1/1] (0.00ns)   --->   "%zext_ln19_38 = zext i8 %shl_ln19_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3282 'zext' 'zext_ln19_38' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 3283 [1/1] (3.58ns)   --->   "%lshr_ln19_19 = lshr i256 %gmem_addr_19_read, i256 %zext_ln19_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3283 'lshr' 'lshr_ln19_19' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 3284 [1/1] (0.00ns)   --->   "%trunc_ln19_77 = trunc i256 %lshr_ln19_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3284 'trunc' 'trunc_ln19_77' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 3285 [5/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3285 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 3286 [11/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3286 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 3287 [17/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3287 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 3288 [23/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3288 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 3289 [29/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3289 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 3290 [35/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3290 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 3291 [41/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3291 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 3292 [47/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3292 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 3293 [53/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3293 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 3294 [59/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3294 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 3295 [65/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3295 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_184 : Operation 3296 [1/1] (0.00ns)   --->   "%sext_ln19_31 = sext i59 %trunc_ln19_62" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3296 'sext' 'sext_ln19_31' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 3297 [1/1] (0.00ns)   --->   "%gmem_addr_31 = getelementptr i256 %gmem, i64 %sext_ln19_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3297 'getelementptr' 'gmem_addr_31' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 3298 [71/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3298 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 185 <SV = 184> <Delay = 7.04>
ST_185 : Operation 3299 [6/6] (6.55ns)   --->   "%mul20_11 = dmul i64 %mul20_10, i64 %tmp_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3299 'dmul' 'mul20_11' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 3300 [6/18] (6.15ns)   --->   "%tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3300 'dexp' 'tmp_13' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_185 : Operation 3301 [12/18] (6.15ns)   --->   "%tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3301 'dexp' 'tmp_14' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_185 : Operation 3302 [18/18] (6.15ns)   --->   "%tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3302 'dexp' 'tmp_15' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_185 : Operation 3303 [6/6] (6.90ns)   --->   "%add17_15 = dadd i64 %mul2_read, i64 %mul16_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3303 'dadd' 'add17_15' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 3304 [6/6] (6.55ns)   --->   "%mul16_16 = dmul i64 %mul15_16, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3304 'dmul' 'mul16_16' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 3305 [1/1] (0.00ns)   --->   "%bitcast_ln19_19 = bitcast i64 %trunc_ln19_77" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3305 'bitcast' 'bitcast_ln19_19' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 3306 [6/6] (6.55ns)   --->   "%mul15_17 = dmul i64 %bitcast_ln19_19, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3306 'dmul' 'mul15_17' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 3307 [4/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3307 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 3308 [10/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3308 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 3309 [16/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3309 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 3310 [22/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3310 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 3311 [28/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3311 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 3312 [34/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3312 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 3313 [40/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3313 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 3314 [46/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3314 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 3315 [52/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3315 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 3316 [58/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3316 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 3317 [64/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3317 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_185 : Operation 3318 [70/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3318 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 186 <SV = 185> <Delay = 7.04>
ST_186 : Operation 3319 [5/6] (6.55ns)   --->   "%mul20_11 = dmul i64 %mul20_10, i64 %tmp_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3319 'dmul' 'mul20_11' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 3320 [5/18] (6.15ns)   --->   "%tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3320 'dexp' 'tmp_13' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_186 : Operation 3321 [11/18] (6.15ns)   --->   "%tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3321 'dexp' 'tmp_14' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_186 : Operation 3322 [17/18] (6.15ns)   --->   "%tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3322 'dexp' 'tmp_15' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_186 : Operation 3323 [5/6] (6.90ns)   --->   "%add17_15 = dadd i64 %mul2_read, i64 %mul16_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3323 'dadd' 'add17_15' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 3324 [5/6] (6.55ns)   --->   "%mul16_16 = dmul i64 %mul15_16, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3324 'dmul' 'mul16_16' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 3325 [5/6] (6.55ns)   --->   "%mul15_17 = dmul i64 %bitcast_ln19_19, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3325 'dmul' 'mul15_17' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 3326 [3/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3326 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 3327 [9/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3327 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 3328 [15/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3328 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 3329 [21/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3329 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 3330 [27/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3330 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 3331 [33/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3331 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 3332 [39/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3332 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 3333 [45/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3333 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 3334 [51/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3334 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 3335 [57/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3335 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 3336 [63/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3336 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_186 : Operation 3337 [69/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3337 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 187 <SV = 186> <Delay = 7.04>
ST_187 : Operation 3338 [4/6] (6.55ns)   --->   "%mul20_11 = dmul i64 %mul20_10, i64 %tmp_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3338 'dmul' 'mul20_11' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 3339 [4/18] (6.15ns)   --->   "%tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3339 'dexp' 'tmp_13' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_187 : Operation 3340 [10/18] (6.15ns)   --->   "%tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3340 'dexp' 'tmp_14' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_187 : Operation 3341 [16/18] (6.15ns)   --->   "%tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3341 'dexp' 'tmp_15' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_187 : Operation 3342 [4/6] (6.90ns)   --->   "%add17_15 = dadd i64 %mul2_read, i64 %mul16_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3342 'dadd' 'add17_15' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 3343 [4/6] (6.55ns)   --->   "%mul16_16 = dmul i64 %mul15_16, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3343 'dmul' 'mul16_16' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 3344 [4/6] (6.55ns)   --->   "%mul15_17 = dmul i64 %bitcast_ln19_19, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3344 'dmul' 'mul15_17' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 3345 [2/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3345 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 3346 [8/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3346 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 3347 [14/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3347 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 3348 [20/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3348 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 3349 [26/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3349 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 3350 [32/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3350 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 3351 [38/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3351 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 3352 [44/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3352 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 3353 [50/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3353 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 3354 [56/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3354 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 3355 [62/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3355 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_187 : Operation 3356 [68/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3356 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 188 <SV = 187> <Delay = 7.04>
ST_188 : Operation 3357 [3/6] (6.55ns)   --->   "%mul20_11 = dmul i64 %mul20_10, i64 %tmp_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3357 'dmul' 'mul20_11' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 3358 [3/18] (6.15ns)   --->   "%tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3358 'dexp' 'tmp_13' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_188 : Operation 3359 [9/18] (6.15ns)   --->   "%tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3359 'dexp' 'tmp_14' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_188 : Operation 3360 [15/18] (6.15ns)   --->   "%tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3360 'dexp' 'tmp_15' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_188 : Operation 3361 [3/6] (6.90ns)   --->   "%add17_15 = dadd i64 %mul2_read, i64 %mul16_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3361 'dadd' 'add17_15' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 3362 [3/6] (6.55ns)   --->   "%mul16_16 = dmul i64 %mul15_16, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3362 'dmul' 'mul16_16' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 3363 [3/6] (6.55ns)   --->   "%mul15_17 = dmul i64 %bitcast_ln19_19, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3363 'dmul' 'mul15_17' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 3364 [1/71] (7.04ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3364 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 3365 [7/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3365 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 3366 [13/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3366 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 3367 [19/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3367 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 3368 [25/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3368 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 3369 [31/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3369 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 3370 [37/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3370 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 3371 [43/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3371 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 3372 [49/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3372 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 3373 [55/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3373 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 3374 [61/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3374 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_188 : Operation 3375 [67/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3375 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 189 <SV = 188> <Delay = 7.04>
ST_189 : Operation 3376 [2/6] (6.55ns)   --->   "%mul20_11 = dmul i64 %mul20_10, i64 %tmp_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3376 'dmul' 'mul20_11' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 3377 [2/18] (6.15ns)   --->   "%tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3377 'dexp' 'tmp_13' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_189 : Operation 3378 [8/18] (6.15ns)   --->   "%tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3378 'dexp' 'tmp_14' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_189 : Operation 3379 [14/18] (6.15ns)   --->   "%tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3379 'dexp' 'tmp_15' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_189 : Operation 3380 [2/6] (6.90ns)   --->   "%add17_15 = dadd i64 %mul2_read, i64 %mul16_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3380 'dadd' 'add17_15' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 3381 [2/6] (6.55ns)   --->   "%mul16_16 = dmul i64 %mul15_16, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3381 'dmul' 'mul16_16' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 3382 [2/6] (6.55ns)   --->   "%mul15_17 = dmul i64 %bitcast_ln19_19, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3382 'dmul' 'mul15_17' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 3383 [1/1] (7.04ns)   --->   "%gmem_addr_20_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3383 'read' 'gmem_addr_20_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 3384 [6/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3384 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 3385 [12/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3385 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 3386 [18/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3386 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 3387 [24/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3387 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 3388 [30/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3388 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 3389 [36/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3389 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 3390 [42/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3390 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 3391 [48/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3391 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 3392 [54/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3392 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 3393 [60/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3393 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 3394 [66/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3394 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_189 : Operation 3395 [1/1] (1.75ns)   --->   "%add_ln19_61 = add i16 %phi_mul_load, i16 248" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3395 'add' 'add_ln19_61' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 3396 [1/1] (0.00ns)   --->   "%zext_ln19_65 = zext i16 %add_ln19_61" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3396 'zext' 'zext_ln19_65' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 3397 [1/1] (2.92ns)   --->   "%add_ln19_62 = add i64 %zext_ln19_65, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3397 'add' 'add_ln19_62' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 3398 [1/1] (0.00ns)   --->   "%trunc_ln19_64 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_62, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3398 'partselect' 'trunc_ln19_64' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 3399 [1/1] (0.00ns)   --->   "%trunc_ln19_113 = trunc i64 %add_ln19_62" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3399 'trunc' 'trunc_ln19_113' <Predicate = true> <Delay = 0.00>

State 190 <SV = 189> <Delay = 7.04>
ST_190 : Operation 3400 [1/6] (6.55ns)   --->   "%mul20_11 = dmul i64 %mul20_10, i64 %tmp_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3400 'dmul' 'mul20_11' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 3401 [1/18] (6.15ns)   --->   "%tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3401 'dexp' 'tmp_13' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_190 : Operation 3402 [7/18] (6.15ns)   --->   "%tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3402 'dexp' 'tmp_14' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_190 : Operation 3403 [13/18] (6.15ns)   --->   "%tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3403 'dexp' 'tmp_15' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_190 : Operation 3404 [1/6] (6.90ns)   --->   "%add17_15 = dadd i64 %mul2_read, i64 %mul16_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3404 'dadd' 'add17_15' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 3405 [1/6] (6.55ns)   --->   "%mul16_16 = dmul i64 %mul15_16, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3405 'dmul' 'mul16_16' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 3406 [1/6] (6.55ns)   --->   "%mul15_17 = dmul i64 %bitcast_ln19_19, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3406 'dmul' 'mul15_17' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 3407 [1/1] (0.00ns)   --->   "%shl_ln19_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_79, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3407 'bitconcatenate' 'shl_ln19_19' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 3408 [1/1] (0.00ns)   --->   "%zext_ln19_40 = zext i8 %shl_ln19_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3408 'zext' 'zext_ln19_40' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 3409 [1/1] (3.58ns)   --->   "%lshr_ln19_20 = lshr i256 %gmem_addr_20_read, i256 %zext_ln19_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3409 'lshr' 'lshr_ln19_20' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 3410 [1/1] (0.00ns)   --->   "%trunc_ln19_81 = trunc i256 %lshr_ln19_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3410 'trunc' 'trunc_ln19_81' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 3411 [5/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3411 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3412 [11/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3412 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3413 [17/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3413 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3414 [23/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3414 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3415 [29/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3415 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3416 [35/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3416 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3417 [41/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3417 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3418 [47/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3418 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3419 [53/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3419 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3420 [59/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3420 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3421 [65/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3421 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_190 : Operation 3422 [1/1] (0.00ns)   --->   "%sext_ln19_32 = sext i59 %trunc_ln19_64" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3422 'sext' 'sext_ln19_32' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 3423 [1/1] (0.00ns)   --->   "%gmem_addr_32 = getelementptr i256 %gmem, i64 %sext_ln19_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3423 'getelementptr' 'gmem_addr_32' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 3424 [71/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3424 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 191 <SV = 190> <Delay = 7.04>
ST_191 : Operation 3425 [6/6] (6.55ns)   --->   "%mul20_12 = dmul i64 %mul20_11, i64 %tmp_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3425 'dmul' 'mul20_12' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 3426 [6/18] (6.15ns)   --->   "%tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3426 'dexp' 'tmp_14' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_191 : Operation 3427 [12/18] (6.15ns)   --->   "%tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3427 'dexp' 'tmp_15' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_191 : Operation 3428 [18/18] (6.15ns)   --->   "%tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3428 'dexp' 'tmp_16' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_191 : Operation 3429 [6/6] (6.90ns)   --->   "%add17_16 = dadd i64 %mul2_read, i64 %mul16_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3429 'dadd' 'add17_16' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 3430 [6/6] (6.55ns)   --->   "%mul16_17 = dmul i64 %mul15_17, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3430 'dmul' 'mul16_17' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 3431 [1/1] (0.00ns)   --->   "%bitcast_ln19_20 = bitcast i64 %trunc_ln19_81" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3431 'bitcast' 'bitcast_ln19_20' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 3432 [6/6] (6.55ns)   --->   "%mul15_18 = dmul i64 %bitcast_ln19_20, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3432 'dmul' 'mul15_18' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 3433 [4/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3433 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3434 [10/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3434 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3435 [16/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3435 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3436 [22/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3436 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3437 [28/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3437 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3438 [34/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3438 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3439 [40/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3439 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3440 [46/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3440 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3441 [52/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3441 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3442 [58/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3442 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3443 [64/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3443 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_191 : Operation 3444 [70/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3444 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 192 <SV = 191> <Delay = 7.04>
ST_192 : Operation 3445 [5/6] (6.55ns)   --->   "%mul20_12 = dmul i64 %mul20_11, i64 %tmp_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3445 'dmul' 'mul20_12' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 3446 [5/18] (6.15ns)   --->   "%tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3446 'dexp' 'tmp_14' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_192 : Operation 3447 [11/18] (6.15ns)   --->   "%tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3447 'dexp' 'tmp_15' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_192 : Operation 3448 [17/18] (6.15ns)   --->   "%tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3448 'dexp' 'tmp_16' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_192 : Operation 3449 [5/6] (6.90ns)   --->   "%add17_16 = dadd i64 %mul2_read, i64 %mul16_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3449 'dadd' 'add17_16' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 3450 [5/6] (6.55ns)   --->   "%mul16_17 = dmul i64 %mul15_17, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3450 'dmul' 'mul16_17' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 3451 [5/6] (6.55ns)   --->   "%mul15_18 = dmul i64 %bitcast_ln19_20, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3451 'dmul' 'mul15_18' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 3452 [3/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3452 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3453 [9/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3453 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3454 [15/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3454 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3455 [21/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3455 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3456 [27/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3456 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3457 [33/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3457 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3458 [39/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3458 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3459 [45/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3459 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3460 [51/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3460 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3461 [57/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3461 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3462 [63/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3462 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_192 : Operation 3463 [69/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3463 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 193 <SV = 192> <Delay = 7.04>
ST_193 : Operation 3464 [4/6] (6.55ns)   --->   "%mul20_12 = dmul i64 %mul20_11, i64 %tmp_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3464 'dmul' 'mul20_12' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 3465 [4/18] (6.15ns)   --->   "%tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3465 'dexp' 'tmp_14' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_193 : Operation 3466 [10/18] (6.15ns)   --->   "%tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3466 'dexp' 'tmp_15' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_193 : Operation 3467 [16/18] (6.15ns)   --->   "%tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3467 'dexp' 'tmp_16' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_193 : Operation 3468 [4/6] (6.90ns)   --->   "%add17_16 = dadd i64 %mul2_read, i64 %mul16_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3468 'dadd' 'add17_16' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 3469 [4/6] (6.55ns)   --->   "%mul16_17 = dmul i64 %mul15_17, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3469 'dmul' 'mul16_17' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 3470 [4/6] (6.55ns)   --->   "%mul15_18 = dmul i64 %bitcast_ln19_20, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3470 'dmul' 'mul15_18' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 3471 [2/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3471 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3472 [8/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3472 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3473 [14/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3473 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3474 [20/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3474 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3475 [26/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3475 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3476 [32/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3476 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3477 [38/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3477 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3478 [44/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3478 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3479 [50/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3479 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3480 [56/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3480 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3481 [62/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3481 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 3482 [68/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3482 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 194 <SV = 193> <Delay = 7.04>
ST_194 : Operation 3483 [3/6] (6.55ns)   --->   "%mul20_12 = dmul i64 %mul20_11, i64 %tmp_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3483 'dmul' 'mul20_12' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 3484 [3/18] (6.15ns)   --->   "%tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3484 'dexp' 'tmp_14' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_194 : Operation 3485 [9/18] (6.15ns)   --->   "%tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3485 'dexp' 'tmp_15' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_194 : Operation 3486 [15/18] (6.15ns)   --->   "%tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3486 'dexp' 'tmp_16' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_194 : Operation 3487 [3/6] (6.90ns)   --->   "%add17_16 = dadd i64 %mul2_read, i64 %mul16_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3487 'dadd' 'add17_16' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 3488 [3/6] (6.55ns)   --->   "%mul16_17 = dmul i64 %mul15_17, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3488 'dmul' 'mul16_17' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 3489 [3/6] (6.55ns)   --->   "%mul15_18 = dmul i64 %bitcast_ln19_20, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3489 'dmul' 'mul15_18' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 3490 [1/71] (7.04ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3490 'readreq' 'gmem_load_21_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3491 [7/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3491 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3492 [13/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3492 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3493 [19/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3493 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3494 [25/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3494 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3495 [31/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3495 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3496 [37/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3496 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3497 [43/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3497 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3498 [49/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3498 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3499 [55/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3499 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3500 [61/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3500 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 3501 [67/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3501 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 195 <SV = 194> <Delay = 7.04>
ST_195 : Operation 3502 [2/6] (6.55ns)   --->   "%mul20_12 = dmul i64 %mul20_11, i64 %tmp_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3502 'dmul' 'mul20_12' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 3503 [2/18] (6.15ns)   --->   "%tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3503 'dexp' 'tmp_14' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_195 : Operation 3504 [8/18] (6.15ns)   --->   "%tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3504 'dexp' 'tmp_15' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_195 : Operation 3505 [14/18] (6.15ns)   --->   "%tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3505 'dexp' 'tmp_16' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_195 : Operation 3506 [2/6] (6.90ns)   --->   "%add17_16 = dadd i64 %mul2_read, i64 %mul16_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3506 'dadd' 'add17_16' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 3507 [2/6] (6.55ns)   --->   "%mul16_17 = dmul i64 %mul15_17, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3507 'dmul' 'mul16_17' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 3508 [2/6] (6.55ns)   --->   "%mul15_18 = dmul i64 %bitcast_ln19_20, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3508 'dmul' 'mul15_18' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 3509 [1/1] (7.04ns)   --->   "%gmem_addr_21_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3509 'read' 'gmem_addr_21_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3510 [6/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3510 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3511 [12/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3511 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3512 [18/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3512 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3513 [24/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3513 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3514 [30/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3514 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3515 [36/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3515 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3516 [42/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3516 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3517 [48/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3517 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3518 [54/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3518 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3519 [60/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3519 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3520 [66/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3520 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 3521 [1/1] (1.75ns)   --->   "%add_ln19_63 = add i16 %phi_mul_load, i16 256" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3521 'add' 'add_ln19_63' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 3522 [1/1] (0.00ns)   --->   "%zext_ln19_67 = zext i16 %add_ln19_63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3522 'zext' 'zext_ln19_67' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 3523 [1/1] (2.92ns)   --->   "%add_ln19_64 = add i64 %zext_ln19_67, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3523 'add' 'add_ln19_64' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 3524 [1/1] (0.00ns)   --->   "%trunc_ln19_66 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_64, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3524 'partselect' 'trunc_ln19_66' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 3525 [1/1] (0.00ns)   --->   "%trunc_ln19_115 = trunc i64 %add_ln19_64" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3525 'trunc' 'trunc_ln19_115' <Predicate = true> <Delay = 0.00>

State 196 <SV = 195> <Delay = 7.04>
ST_196 : Operation 3526 [1/6] (6.55ns)   --->   "%mul20_12 = dmul i64 %mul20_11, i64 %tmp_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3526 'dmul' 'mul20_12' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 3527 [1/18] (6.15ns)   --->   "%tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3527 'dexp' 'tmp_14' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_196 : Operation 3528 [7/18] (6.15ns)   --->   "%tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3528 'dexp' 'tmp_15' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_196 : Operation 3529 [13/18] (6.15ns)   --->   "%tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3529 'dexp' 'tmp_16' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_196 : Operation 3530 [1/6] (6.90ns)   --->   "%add17_16 = dadd i64 %mul2_read, i64 %mul16_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3530 'dadd' 'add17_16' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 3531 [1/6] (6.55ns)   --->   "%mul16_17 = dmul i64 %mul15_17, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3531 'dmul' 'mul16_17' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 3532 [1/6] (6.55ns)   --->   "%mul15_18 = dmul i64 %bitcast_ln19_20, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3532 'dmul' 'mul15_18' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 3533 [1/1] (0.00ns)   --->   "%shl_ln19_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_83, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3533 'bitconcatenate' 'shl_ln19_20' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 3534 [1/1] (0.00ns)   --->   "%zext_ln19_42 = zext i8 %shl_ln19_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3534 'zext' 'zext_ln19_42' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 3535 [1/1] (3.58ns)   --->   "%lshr_ln19_21 = lshr i256 %gmem_addr_21_read, i256 %zext_ln19_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3535 'lshr' 'lshr_ln19_21' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 3536 [1/1] (0.00ns)   --->   "%trunc_ln19_85 = trunc i256 %lshr_ln19_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3536 'trunc' 'trunc_ln19_85' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 3537 [5/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3537 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 3538 [11/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3538 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 3539 [17/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3539 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 3540 [23/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3540 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 3541 [29/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3541 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 3542 [35/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3542 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 3543 [41/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3543 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 3544 [47/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3544 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 3545 [53/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3545 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 3546 [59/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3546 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 3547 [65/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3547 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 3548 [1/1] (0.00ns)   --->   "%sext_ln19_33 = sext i59 %trunc_ln19_66" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3548 'sext' 'sext_ln19_33' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 3549 [1/1] (0.00ns)   --->   "%gmem_addr_33 = getelementptr i256 %gmem, i64 %sext_ln19_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3549 'getelementptr' 'gmem_addr_33' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 3550 [71/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3550 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 197 <SV = 196> <Delay = 7.04>
ST_197 : Operation 3551 [6/6] (6.55ns)   --->   "%mul20_13 = dmul i64 %mul20_12, i64 %tmp_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3551 'dmul' 'mul20_13' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 3552 [6/18] (6.15ns)   --->   "%tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3552 'dexp' 'tmp_15' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_197 : Operation 3553 [12/18] (6.15ns)   --->   "%tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3553 'dexp' 'tmp_16' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_197 : Operation 3554 [18/18] (6.15ns)   --->   "%tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3554 'dexp' 'tmp_17' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_197 : Operation 3555 [6/6] (6.90ns)   --->   "%add17_17 = dadd i64 %mul2_read, i64 %mul16_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3555 'dadd' 'add17_17' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 3556 [6/6] (6.55ns)   --->   "%mul16_18 = dmul i64 %mul15_18, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3556 'dmul' 'mul16_18' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 3557 [1/1] (0.00ns)   --->   "%bitcast_ln19_21 = bitcast i64 %trunc_ln19_85" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3557 'bitcast' 'bitcast_ln19_21' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 3558 [6/6] (6.55ns)   --->   "%mul15_19 = dmul i64 %bitcast_ln19_21, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3558 'dmul' 'mul15_19' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 3559 [4/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3559 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 3560 [10/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3560 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 3561 [16/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3561 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 3562 [22/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3562 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 3563 [28/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3563 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 3564 [34/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3564 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 3565 [40/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3565 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 3566 [46/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3566 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 3567 [52/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3567 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 3568 [58/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3568 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 3569 [64/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3569 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 3570 [70/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3570 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 198 <SV = 197> <Delay = 7.04>
ST_198 : Operation 3571 [5/6] (6.55ns)   --->   "%mul20_13 = dmul i64 %mul20_12, i64 %tmp_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3571 'dmul' 'mul20_13' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 3572 [5/18] (6.15ns)   --->   "%tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3572 'dexp' 'tmp_15' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_198 : Operation 3573 [11/18] (6.15ns)   --->   "%tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3573 'dexp' 'tmp_16' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_198 : Operation 3574 [17/18] (6.15ns)   --->   "%tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3574 'dexp' 'tmp_17' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_198 : Operation 3575 [5/6] (6.90ns)   --->   "%add17_17 = dadd i64 %mul2_read, i64 %mul16_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3575 'dadd' 'add17_17' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 3576 [5/6] (6.55ns)   --->   "%mul16_18 = dmul i64 %mul15_18, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3576 'dmul' 'mul16_18' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 3577 [5/6] (6.55ns)   --->   "%mul15_19 = dmul i64 %bitcast_ln19_21, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3577 'dmul' 'mul15_19' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 3578 [3/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3578 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 3579 [9/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3579 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 3580 [15/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3580 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 3581 [21/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3581 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 3582 [27/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3582 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 3583 [33/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3583 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 3584 [39/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3584 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 3585 [45/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3585 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 3586 [51/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3586 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 3587 [57/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3587 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 3588 [63/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3588 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 3589 [69/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3589 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 199 <SV = 198> <Delay = 7.04>
ST_199 : Operation 3590 [4/6] (6.55ns)   --->   "%mul20_13 = dmul i64 %mul20_12, i64 %tmp_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3590 'dmul' 'mul20_13' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 3591 [4/18] (6.15ns)   --->   "%tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3591 'dexp' 'tmp_15' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_199 : Operation 3592 [10/18] (6.15ns)   --->   "%tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3592 'dexp' 'tmp_16' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_199 : Operation 3593 [16/18] (6.15ns)   --->   "%tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3593 'dexp' 'tmp_17' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_199 : Operation 3594 [4/6] (6.90ns)   --->   "%add17_17 = dadd i64 %mul2_read, i64 %mul16_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3594 'dadd' 'add17_17' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 3595 [4/6] (6.55ns)   --->   "%mul16_18 = dmul i64 %mul15_18, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3595 'dmul' 'mul16_18' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 3596 [4/6] (6.55ns)   --->   "%mul15_19 = dmul i64 %bitcast_ln19_21, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3596 'dmul' 'mul15_19' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 3597 [2/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3597 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 3598 [8/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3598 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 3599 [14/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3599 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 3600 [20/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3600 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 3601 [26/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3601 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 3602 [32/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3602 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 3603 [38/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3603 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 3604 [44/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3604 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 3605 [50/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3605 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 3606 [56/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3606 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 3607 [62/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3607 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 3608 [68/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3608 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 200 <SV = 199> <Delay = 7.04>
ST_200 : Operation 3609 [3/6] (6.55ns)   --->   "%mul20_13 = dmul i64 %mul20_12, i64 %tmp_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3609 'dmul' 'mul20_13' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 3610 [3/18] (6.15ns)   --->   "%tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3610 'dexp' 'tmp_15' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_200 : Operation 3611 [9/18] (6.15ns)   --->   "%tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3611 'dexp' 'tmp_16' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_200 : Operation 3612 [15/18] (6.15ns)   --->   "%tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3612 'dexp' 'tmp_17' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_200 : Operation 3613 [3/6] (6.90ns)   --->   "%add17_17 = dadd i64 %mul2_read, i64 %mul16_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3613 'dadd' 'add17_17' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 3614 [3/6] (6.55ns)   --->   "%mul16_18 = dmul i64 %mul15_18, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3614 'dmul' 'mul16_18' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 3615 [3/6] (6.55ns)   --->   "%mul15_19 = dmul i64 %bitcast_ln19_21, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3615 'dmul' 'mul15_19' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 3616 [1/71] (7.04ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3616 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 3617 [7/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3617 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 3618 [13/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3618 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 3619 [19/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3619 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 3620 [25/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3620 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 3621 [31/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3621 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 3622 [37/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3622 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 3623 [43/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3623 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 3624 [49/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3624 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 3625 [55/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3625 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 3626 [61/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3626 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_200 : Operation 3627 [67/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3627 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 201 <SV = 200> <Delay = 7.04>
ST_201 : Operation 3628 [2/6] (6.55ns)   --->   "%mul20_13 = dmul i64 %mul20_12, i64 %tmp_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3628 'dmul' 'mul20_13' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 3629 [2/18] (6.15ns)   --->   "%tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3629 'dexp' 'tmp_15' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_201 : Operation 3630 [8/18] (6.15ns)   --->   "%tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3630 'dexp' 'tmp_16' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_201 : Operation 3631 [14/18] (6.15ns)   --->   "%tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3631 'dexp' 'tmp_17' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_201 : Operation 3632 [2/6] (6.90ns)   --->   "%add17_17 = dadd i64 %mul2_read, i64 %mul16_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3632 'dadd' 'add17_17' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 3633 [2/6] (6.55ns)   --->   "%mul16_18 = dmul i64 %mul15_18, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3633 'dmul' 'mul16_18' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 3634 [2/6] (6.55ns)   --->   "%mul15_19 = dmul i64 %bitcast_ln19_21, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3634 'dmul' 'mul15_19' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 3635 [1/1] (7.04ns)   --->   "%gmem_addr_22_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3635 'read' 'gmem_addr_22_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 3636 [6/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3636 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 3637 [12/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3637 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 3638 [18/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3638 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 3639 [24/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3639 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 3640 [30/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3640 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 3641 [36/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3641 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 3642 [42/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3642 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 3643 [48/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3643 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 3644 [54/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3644 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 3645 [60/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3645 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 3646 [66/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3646 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_201 : Operation 3647 [1/1] (1.75ns)   --->   "%add_ln19_65 = add i16 %phi_mul_load, i16 264" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3647 'add' 'add_ln19_65' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 3648 [1/1] (0.00ns)   --->   "%zext_ln19_69 = zext i16 %add_ln19_65" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3648 'zext' 'zext_ln19_69' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 3649 [1/1] (2.92ns)   --->   "%add_ln19_66 = add i64 %zext_ln19_69, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3649 'add' 'add_ln19_66' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 3650 [1/1] (0.00ns)   --->   "%trunc_ln19_68 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_66, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3650 'partselect' 'trunc_ln19_68' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 3651 [1/1] (0.00ns)   --->   "%trunc_ln19_117 = trunc i64 %add_ln19_66" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3651 'trunc' 'trunc_ln19_117' <Predicate = true> <Delay = 0.00>

State 202 <SV = 201> <Delay = 7.04>
ST_202 : Operation 3652 [1/6] (6.55ns)   --->   "%mul20_13 = dmul i64 %mul20_12, i64 %tmp_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3652 'dmul' 'mul20_13' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 3653 [1/18] (6.15ns)   --->   "%tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3653 'dexp' 'tmp_15' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_202 : Operation 3654 [7/18] (6.15ns)   --->   "%tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3654 'dexp' 'tmp_16' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_202 : Operation 3655 [13/18] (6.15ns)   --->   "%tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3655 'dexp' 'tmp_17' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_202 : Operation 3656 [1/6] (6.90ns)   --->   "%add17_17 = dadd i64 %mul2_read, i64 %mul16_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3656 'dadd' 'add17_17' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 3657 [1/6] (6.55ns)   --->   "%mul16_18 = dmul i64 %mul15_18, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3657 'dmul' 'mul16_18' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 3658 [1/6] (6.55ns)   --->   "%mul15_19 = dmul i64 %bitcast_ln19_21, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3658 'dmul' 'mul15_19' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 3659 [1/1] (0.00ns)   --->   "%shl_ln19_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_87, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3659 'bitconcatenate' 'shl_ln19_21' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 3660 [1/1] (0.00ns)   --->   "%zext_ln19_44 = zext i8 %shl_ln19_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3660 'zext' 'zext_ln19_44' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 3661 [1/1] (3.58ns)   --->   "%lshr_ln19_22 = lshr i256 %gmem_addr_22_read, i256 %zext_ln19_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3661 'lshr' 'lshr_ln19_22' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 3662 [1/1] (0.00ns)   --->   "%trunc_ln19_89 = trunc i256 %lshr_ln19_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3662 'trunc' 'trunc_ln19_89' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 3663 [5/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3663 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 3664 [11/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3664 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 3665 [17/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3665 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 3666 [23/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3666 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 3667 [29/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3667 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 3668 [35/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3668 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 3669 [41/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3669 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 3670 [47/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3670 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 3671 [53/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3671 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 3672 [59/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3672 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 3673 [65/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3673 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_202 : Operation 3674 [1/1] (0.00ns)   --->   "%sext_ln19_34 = sext i59 %trunc_ln19_68" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3674 'sext' 'sext_ln19_34' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 3675 [1/1] (0.00ns)   --->   "%gmem_addr_34 = getelementptr i256 %gmem, i64 %sext_ln19_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3675 'getelementptr' 'gmem_addr_34' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 3676 [71/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3676 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 203 <SV = 202> <Delay = 7.04>
ST_203 : Operation 3677 [6/6] (6.55ns)   --->   "%mul20_14 = dmul i64 %mul20_13, i64 %tmp_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3677 'dmul' 'mul20_14' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 3678 [6/18] (6.15ns)   --->   "%tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3678 'dexp' 'tmp_16' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_203 : Operation 3679 [12/18] (6.15ns)   --->   "%tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3679 'dexp' 'tmp_17' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_203 : Operation 3680 [18/18] (6.15ns)   --->   "%tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3680 'dexp' 'tmp_18' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_203 : Operation 3681 [6/6] (6.90ns)   --->   "%add17_18 = dadd i64 %mul2_read, i64 %mul16_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3681 'dadd' 'add17_18' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 3682 [6/6] (6.55ns)   --->   "%mul16_19 = dmul i64 %mul15_19, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3682 'dmul' 'mul16_19' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 3683 [1/1] (0.00ns)   --->   "%bitcast_ln19_22 = bitcast i64 %trunc_ln19_89" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3683 'bitcast' 'bitcast_ln19_22' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 3684 [6/6] (6.55ns)   --->   "%mul15_20 = dmul i64 %bitcast_ln19_22, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3684 'dmul' 'mul15_20' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 3685 [4/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3685 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_203 : Operation 3686 [10/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3686 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_203 : Operation 3687 [16/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3687 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_203 : Operation 3688 [22/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3688 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_203 : Operation 3689 [28/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3689 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_203 : Operation 3690 [34/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3690 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_203 : Operation 3691 [40/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3691 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_203 : Operation 3692 [46/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3692 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_203 : Operation 3693 [52/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3693 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_203 : Operation 3694 [58/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3694 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_203 : Operation 3695 [64/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3695 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_203 : Operation 3696 [70/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3696 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 204 <SV = 203> <Delay = 7.04>
ST_204 : Operation 3697 [5/6] (6.55ns)   --->   "%mul20_14 = dmul i64 %mul20_13, i64 %tmp_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3697 'dmul' 'mul20_14' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 3698 [5/18] (6.15ns)   --->   "%tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3698 'dexp' 'tmp_16' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_204 : Operation 3699 [11/18] (6.15ns)   --->   "%tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3699 'dexp' 'tmp_17' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_204 : Operation 3700 [17/18] (6.15ns)   --->   "%tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3700 'dexp' 'tmp_18' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_204 : Operation 3701 [5/6] (6.90ns)   --->   "%add17_18 = dadd i64 %mul2_read, i64 %mul16_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3701 'dadd' 'add17_18' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 3702 [5/6] (6.55ns)   --->   "%mul16_19 = dmul i64 %mul15_19, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3702 'dmul' 'mul16_19' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 3703 [5/6] (6.55ns)   --->   "%mul15_20 = dmul i64 %bitcast_ln19_22, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3703 'dmul' 'mul15_20' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 3704 [3/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3704 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_204 : Operation 3705 [9/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3705 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_204 : Operation 3706 [15/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3706 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_204 : Operation 3707 [21/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3707 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_204 : Operation 3708 [27/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3708 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_204 : Operation 3709 [33/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3709 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_204 : Operation 3710 [39/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3710 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_204 : Operation 3711 [45/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3711 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_204 : Operation 3712 [51/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3712 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_204 : Operation 3713 [57/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3713 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_204 : Operation 3714 [63/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3714 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_204 : Operation 3715 [69/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3715 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 205 <SV = 204> <Delay = 7.04>
ST_205 : Operation 3716 [4/6] (6.55ns)   --->   "%mul20_14 = dmul i64 %mul20_13, i64 %tmp_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3716 'dmul' 'mul20_14' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 3717 [4/18] (6.15ns)   --->   "%tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3717 'dexp' 'tmp_16' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_205 : Operation 3718 [10/18] (6.15ns)   --->   "%tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3718 'dexp' 'tmp_17' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_205 : Operation 3719 [16/18] (6.15ns)   --->   "%tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3719 'dexp' 'tmp_18' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_205 : Operation 3720 [4/6] (6.90ns)   --->   "%add17_18 = dadd i64 %mul2_read, i64 %mul16_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3720 'dadd' 'add17_18' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 3721 [4/6] (6.55ns)   --->   "%mul16_19 = dmul i64 %mul15_19, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3721 'dmul' 'mul16_19' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 3722 [4/6] (6.55ns)   --->   "%mul15_20 = dmul i64 %bitcast_ln19_22, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3722 'dmul' 'mul15_20' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 3723 [2/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3723 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_205 : Operation 3724 [8/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3724 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_205 : Operation 3725 [14/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3725 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_205 : Operation 3726 [20/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3726 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_205 : Operation 3727 [26/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3727 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_205 : Operation 3728 [32/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3728 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_205 : Operation 3729 [38/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3729 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_205 : Operation 3730 [44/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3730 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_205 : Operation 3731 [50/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3731 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_205 : Operation 3732 [56/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3732 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_205 : Operation 3733 [62/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3733 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_205 : Operation 3734 [68/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3734 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 206 <SV = 205> <Delay = 7.04>
ST_206 : Operation 3735 [3/6] (6.55ns)   --->   "%mul20_14 = dmul i64 %mul20_13, i64 %tmp_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3735 'dmul' 'mul20_14' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 3736 [3/18] (6.15ns)   --->   "%tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3736 'dexp' 'tmp_16' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_206 : Operation 3737 [9/18] (6.15ns)   --->   "%tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3737 'dexp' 'tmp_17' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_206 : Operation 3738 [15/18] (6.15ns)   --->   "%tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3738 'dexp' 'tmp_18' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_206 : Operation 3739 [3/6] (6.90ns)   --->   "%add17_18 = dadd i64 %mul2_read, i64 %mul16_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3739 'dadd' 'add17_18' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 3740 [3/6] (6.55ns)   --->   "%mul16_19 = dmul i64 %mul15_19, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3740 'dmul' 'mul16_19' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 3741 [3/6] (6.55ns)   --->   "%mul15_20 = dmul i64 %bitcast_ln19_22, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3741 'dmul' 'mul15_20' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 3742 [1/71] (7.04ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3742 'readreq' 'gmem_load_23_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_206 : Operation 3743 [7/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3743 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_206 : Operation 3744 [13/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3744 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_206 : Operation 3745 [19/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3745 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_206 : Operation 3746 [25/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3746 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_206 : Operation 3747 [31/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3747 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_206 : Operation 3748 [37/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3748 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_206 : Operation 3749 [43/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3749 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_206 : Operation 3750 [49/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3750 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_206 : Operation 3751 [55/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3751 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_206 : Operation 3752 [61/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3752 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_206 : Operation 3753 [67/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3753 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 207 <SV = 206> <Delay = 7.04>
ST_207 : Operation 3754 [2/6] (6.55ns)   --->   "%mul20_14 = dmul i64 %mul20_13, i64 %tmp_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3754 'dmul' 'mul20_14' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 3755 [2/18] (6.15ns)   --->   "%tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3755 'dexp' 'tmp_16' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_207 : Operation 3756 [8/18] (6.15ns)   --->   "%tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3756 'dexp' 'tmp_17' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_207 : Operation 3757 [14/18] (6.15ns)   --->   "%tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3757 'dexp' 'tmp_18' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_207 : Operation 3758 [2/6] (6.90ns)   --->   "%add17_18 = dadd i64 %mul2_read, i64 %mul16_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3758 'dadd' 'add17_18' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 3759 [2/6] (6.55ns)   --->   "%mul16_19 = dmul i64 %mul15_19, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3759 'dmul' 'mul16_19' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 3760 [2/6] (6.55ns)   --->   "%mul15_20 = dmul i64 %bitcast_ln19_22, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3760 'dmul' 'mul15_20' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 3761 [1/1] (7.04ns)   --->   "%gmem_addr_23_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3761 'read' 'gmem_addr_23_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_207 : Operation 3762 [6/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3762 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_207 : Operation 3763 [12/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3763 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_207 : Operation 3764 [18/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3764 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_207 : Operation 3765 [24/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3765 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_207 : Operation 3766 [30/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3766 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_207 : Operation 3767 [36/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3767 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_207 : Operation 3768 [42/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3768 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_207 : Operation 3769 [48/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3769 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_207 : Operation 3770 [54/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3770 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_207 : Operation 3771 [60/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3771 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_207 : Operation 3772 [66/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3772 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_207 : Operation 3773 [1/1] (1.75ns)   --->   "%add_ln19_67 = add i16 %phi_mul_load, i16 272" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3773 'add' 'add_ln19_67' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 3774 [1/1] (0.00ns)   --->   "%zext_ln19_71 = zext i16 %add_ln19_67" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3774 'zext' 'zext_ln19_71' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 3775 [1/1] (2.92ns)   --->   "%add_ln19_68 = add i64 %zext_ln19_71, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3775 'add' 'add_ln19_68' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 3776 [1/1] (0.00ns)   --->   "%trunc_ln19_70 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_68, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3776 'partselect' 'trunc_ln19_70' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 3777 [1/1] (0.00ns)   --->   "%trunc_ln19_119 = trunc i64 %add_ln19_68" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3777 'trunc' 'trunc_ln19_119' <Predicate = true> <Delay = 0.00>

State 208 <SV = 207> <Delay = 7.04>
ST_208 : Operation 3778 [1/6] (6.55ns)   --->   "%mul20_14 = dmul i64 %mul20_13, i64 %tmp_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3778 'dmul' 'mul20_14' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 3779 [1/18] (6.15ns)   --->   "%tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3779 'dexp' 'tmp_16' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_208 : Operation 3780 [7/18] (6.15ns)   --->   "%tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3780 'dexp' 'tmp_17' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_208 : Operation 3781 [13/18] (6.15ns)   --->   "%tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3781 'dexp' 'tmp_18' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_208 : Operation 3782 [1/6] (6.90ns)   --->   "%add17_18 = dadd i64 %mul2_read, i64 %mul16_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3782 'dadd' 'add17_18' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 3783 [1/6] (6.55ns)   --->   "%mul16_19 = dmul i64 %mul15_19, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3783 'dmul' 'mul16_19' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 3784 [1/6] (6.55ns)   --->   "%mul15_20 = dmul i64 %bitcast_ln19_22, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3784 'dmul' 'mul15_20' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 3785 [1/1] (0.00ns)   --->   "%shl_ln19_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_91, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3785 'bitconcatenate' 'shl_ln19_22' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 3786 [1/1] (0.00ns)   --->   "%zext_ln19_46 = zext i8 %shl_ln19_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3786 'zext' 'zext_ln19_46' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 3787 [1/1] (3.58ns)   --->   "%lshr_ln19_23 = lshr i256 %gmem_addr_23_read, i256 %zext_ln19_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3787 'lshr' 'lshr_ln19_23' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 3788 [1/1] (0.00ns)   --->   "%trunc_ln19_93 = trunc i256 %lshr_ln19_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3788 'trunc' 'trunc_ln19_93' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 3789 [5/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3789 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_208 : Operation 3790 [11/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3790 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_208 : Operation 3791 [17/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3791 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_208 : Operation 3792 [23/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3792 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_208 : Operation 3793 [29/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3793 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_208 : Operation 3794 [35/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3794 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_208 : Operation 3795 [41/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3795 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_208 : Operation 3796 [47/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3796 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_208 : Operation 3797 [53/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3797 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_208 : Operation 3798 [59/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3798 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_208 : Operation 3799 [65/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3799 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_208 : Operation 3800 [1/1] (0.00ns)   --->   "%sext_ln19_35 = sext i59 %trunc_ln19_70" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3800 'sext' 'sext_ln19_35' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 3801 [1/1] (0.00ns)   --->   "%gmem_addr_35 = getelementptr i256 %gmem, i64 %sext_ln19_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3801 'getelementptr' 'gmem_addr_35' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 3802 [71/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3802 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 209 <SV = 208> <Delay = 7.04>
ST_209 : Operation 3803 [6/6] (6.55ns)   --->   "%mul20_15 = dmul i64 %mul20_14, i64 %tmp_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3803 'dmul' 'mul20_15' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 3804 [6/18] (6.15ns)   --->   "%tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3804 'dexp' 'tmp_17' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_209 : Operation 3805 [12/18] (6.15ns)   --->   "%tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3805 'dexp' 'tmp_18' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_209 : Operation 3806 [18/18] (6.15ns)   --->   "%tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3806 'dexp' 'tmp_19' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_209 : Operation 3807 [6/6] (6.90ns)   --->   "%add17_19 = dadd i64 %mul2_read, i64 %mul16_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3807 'dadd' 'add17_19' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 3808 [6/6] (6.55ns)   --->   "%mul16_20 = dmul i64 %mul15_20, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3808 'dmul' 'mul16_20' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 3809 [1/1] (0.00ns)   --->   "%bitcast_ln19_23 = bitcast i64 %trunc_ln19_93" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3809 'bitcast' 'bitcast_ln19_23' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 3810 [6/6] (6.55ns)   --->   "%mul15_21 = dmul i64 %bitcast_ln19_23, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3810 'dmul' 'mul15_21' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 3811 [4/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3811 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_209 : Operation 3812 [10/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3812 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_209 : Operation 3813 [16/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3813 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_209 : Operation 3814 [22/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3814 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_209 : Operation 3815 [28/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3815 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_209 : Operation 3816 [34/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3816 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_209 : Operation 3817 [40/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3817 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_209 : Operation 3818 [46/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3818 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_209 : Operation 3819 [52/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3819 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_209 : Operation 3820 [58/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3820 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_209 : Operation 3821 [64/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3821 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_209 : Operation 3822 [70/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3822 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 210 <SV = 209> <Delay = 7.04>
ST_210 : Operation 3823 [5/6] (6.55ns)   --->   "%mul20_15 = dmul i64 %mul20_14, i64 %tmp_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3823 'dmul' 'mul20_15' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 3824 [5/18] (6.15ns)   --->   "%tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3824 'dexp' 'tmp_17' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_210 : Operation 3825 [11/18] (6.15ns)   --->   "%tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3825 'dexp' 'tmp_18' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_210 : Operation 3826 [17/18] (6.15ns)   --->   "%tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3826 'dexp' 'tmp_19' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_210 : Operation 3827 [5/6] (6.90ns)   --->   "%add17_19 = dadd i64 %mul2_read, i64 %mul16_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3827 'dadd' 'add17_19' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 3828 [5/6] (6.55ns)   --->   "%mul16_20 = dmul i64 %mul15_20, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3828 'dmul' 'mul16_20' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 3829 [5/6] (6.55ns)   --->   "%mul15_21 = dmul i64 %bitcast_ln19_23, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3829 'dmul' 'mul15_21' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 3830 [3/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3830 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_210 : Operation 3831 [9/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3831 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_210 : Operation 3832 [15/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3832 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_210 : Operation 3833 [21/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3833 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_210 : Operation 3834 [27/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3834 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_210 : Operation 3835 [33/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3835 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_210 : Operation 3836 [39/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3836 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_210 : Operation 3837 [45/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3837 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_210 : Operation 3838 [51/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3838 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_210 : Operation 3839 [57/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3839 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_210 : Operation 3840 [63/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3840 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_210 : Operation 3841 [69/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3841 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 211 <SV = 210> <Delay = 7.04>
ST_211 : Operation 3842 [4/6] (6.55ns)   --->   "%mul20_15 = dmul i64 %mul20_14, i64 %tmp_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3842 'dmul' 'mul20_15' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 3843 [4/18] (6.15ns)   --->   "%tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3843 'dexp' 'tmp_17' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_211 : Operation 3844 [10/18] (6.15ns)   --->   "%tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3844 'dexp' 'tmp_18' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_211 : Operation 3845 [16/18] (6.15ns)   --->   "%tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3845 'dexp' 'tmp_19' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_211 : Operation 3846 [4/6] (6.90ns)   --->   "%add17_19 = dadd i64 %mul2_read, i64 %mul16_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3846 'dadd' 'add17_19' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 3847 [4/6] (6.55ns)   --->   "%mul16_20 = dmul i64 %mul15_20, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3847 'dmul' 'mul16_20' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 3848 [4/6] (6.55ns)   --->   "%mul15_21 = dmul i64 %bitcast_ln19_23, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3848 'dmul' 'mul15_21' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 3849 [2/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3849 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_211 : Operation 3850 [8/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3850 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_211 : Operation 3851 [14/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3851 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_211 : Operation 3852 [20/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3852 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_211 : Operation 3853 [26/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3853 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_211 : Operation 3854 [32/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3854 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_211 : Operation 3855 [38/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3855 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_211 : Operation 3856 [44/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3856 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_211 : Operation 3857 [50/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3857 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_211 : Operation 3858 [56/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3858 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_211 : Operation 3859 [62/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3859 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_211 : Operation 3860 [68/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3860 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 212 <SV = 211> <Delay = 7.04>
ST_212 : Operation 3861 [3/6] (6.55ns)   --->   "%mul20_15 = dmul i64 %mul20_14, i64 %tmp_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3861 'dmul' 'mul20_15' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 3862 [3/18] (6.15ns)   --->   "%tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3862 'dexp' 'tmp_17' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_212 : Operation 3863 [9/18] (6.15ns)   --->   "%tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3863 'dexp' 'tmp_18' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_212 : Operation 3864 [15/18] (6.15ns)   --->   "%tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3864 'dexp' 'tmp_19' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_212 : Operation 3865 [3/6] (6.90ns)   --->   "%add17_19 = dadd i64 %mul2_read, i64 %mul16_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3865 'dadd' 'add17_19' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 3866 [3/6] (6.55ns)   --->   "%mul16_20 = dmul i64 %mul15_20, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3866 'dmul' 'mul16_20' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 3867 [3/6] (6.55ns)   --->   "%mul15_21 = dmul i64 %bitcast_ln19_23, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3867 'dmul' 'mul15_21' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 3868 [1/71] (7.04ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3868 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_212 : Operation 3869 [7/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3869 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_212 : Operation 3870 [13/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3870 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_212 : Operation 3871 [19/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3871 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_212 : Operation 3872 [25/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3872 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_212 : Operation 3873 [31/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3873 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_212 : Operation 3874 [37/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3874 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_212 : Operation 3875 [43/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3875 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_212 : Operation 3876 [49/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3876 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_212 : Operation 3877 [55/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3877 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_212 : Operation 3878 [61/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3878 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_212 : Operation 3879 [67/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3879 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 213 <SV = 212> <Delay = 7.04>
ST_213 : Operation 3880 [2/6] (6.55ns)   --->   "%mul20_15 = dmul i64 %mul20_14, i64 %tmp_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3880 'dmul' 'mul20_15' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 3881 [2/18] (6.15ns)   --->   "%tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3881 'dexp' 'tmp_17' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_213 : Operation 3882 [8/18] (6.15ns)   --->   "%tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3882 'dexp' 'tmp_18' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_213 : Operation 3883 [14/18] (6.15ns)   --->   "%tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3883 'dexp' 'tmp_19' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_213 : Operation 3884 [2/6] (6.90ns)   --->   "%add17_19 = dadd i64 %mul2_read, i64 %mul16_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3884 'dadd' 'add17_19' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 3885 [2/6] (6.55ns)   --->   "%mul16_20 = dmul i64 %mul15_20, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3885 'dmul' 'mul16_20' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 3886 [2/6] (6.55ns)   --->   "%mul15_21 = dmul i64 %bitcast_ln19_23, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3886 'dmul' 'mul15_21' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 3887 [1/1] (7.04ns)   --->   "%gmem_addr_24_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3887 'read' 'gmem_addr_24_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_213 : Operation 3888 [6/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3888 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_213 : Operation 3889 [12/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3889 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_213 : Operation 3890 [18/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3890 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_213 : Operation 3891 [24/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3891 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_213 : Operation 3892 [30/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3892 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_213 : Operation 3893 [36/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3893 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_213 : Operation 3894 [42/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3894 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_213 : Operation 3895 [48/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3895 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_213 : Operation 3896 [54/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3896 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_213 : Operation 3897 [60/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3897 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_213 : Operation 3898 [66/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3898 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_213 : Operation 3899 [1/1] (1.75ns)   --->   "%add_ln19_69 = add i16 %phi_mul_load, i16 280" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3899 'add' 'add_ln19_69' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 3900 [1/1] (0.00ns)   --->   "%zext_ln19_73 = zext i16 %add_ln19_69" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3900 'zext' 'zext_ln19_73' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 3901 [1/1] (2.92ns)   --->   "%add_ln19_70 = add i64 %zext_ln19_73, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3901 'add' 'add_ln19_70' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 3902 [1/1] (0.00ns)   --->   "%trunc_ln19_72 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_70, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3902 'partselect' 'trunc_ln19_72' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 3903 [1/1] (0.00ns)   --->   "%trunc_ln19_121 = trunc i64 %add_ln19_70" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3903 'trunc' 'trunc_ln19_121' <Predicate = true> <Delay = 0.00>

State 214 <SV = 213> <Delay = 7.04>
ST_214 : Operation 3904 [1/6] (6.55ns)   --->   "%mul20_15 = dmul i64 %mul20_14, i64 %tmp_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3904 'dmul' 'mul20_15' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 3905 [1/18] (6.15ns)   --->   "%tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3905 'dexp' 'tmp_17' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_214 : Operation 3906 [7/18] (6.15ns)   --->   "%tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3906 'dexp' 'tmp_18' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_214 : Operation 3907 [13/18] (6.15ns)   --->   "%tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3907 'dexp' 'tmp_19' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_214 : Operation 3908 [1/6] (6.90ns)   --->   "%add17_19 = dadd i64 %mul2_read, i64 %mul16_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3908 'dadd' 'add17_19' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 3909 [1/6] (6.55ns)   --->   "%mul16_20 = dmul i64 %mul15_20, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3909 'dmul' 'mul16_20' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 3910 [1/6] (6.55ns)   --->   "%mul15_21 = dmul i64 %bitcast_ln19_23, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3910 'dmul' 'mul15_21' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 3911 [1/1] (0.00ns)   --->   "%shl_ln19_23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_95, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3911 'bitconcatenate' 'shl_ln19_23' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 3912 [1/1] (0.00ns)   --->   "%zext_ln19_48 = zext i8 %shl_ln19_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3912 'zext' 'zext_ln19_48' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 3913 [1/1] (3.58ns)   --->   "%lshr_ln19_24 = lshr i256 %gmem_addr_24_read, i256 %zext_ln19_48" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3913 'lshr' 'lshr_ln19_24' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 3914 [1/1] (0.00ns)   --->   "%trunc_ln19_97 = trunc i256 %lshr_ln19_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3914 'trunc' 'trunc_ln19_97' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 3915 [5/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3915 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_214 : Operation 3916 [11/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3916 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_214 : Operation 3917 [17/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3917 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_214 : Operation 3918 [23/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3918 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_214 : Operation 3919 [29/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3919 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_214 : Operation 3920 [35/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3920 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_214 : Operation 3921 [41/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3921 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_214 : Operation 3922 [47/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3922 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_214 : Operation 3923 [53/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3923 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_214 : Operation 3924 [59/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3924 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_214 : Operation 3925 [65/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3925 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_214 : Operation 3926 [1/1] (0.00ns)   --->   "%sext_ln19_36 = sext i59 %trunc_ln19_72" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3926 'sext' 'sext_ln19_36' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 3927 [1/1] (0.00ns)   --->   "%gmem_addr_36 = getelementptr i256 %gmem, i64 %sext_ln19_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3927 'getelementptr' 'gmem_addr_36' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 3928 [71/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3928 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 215 <SV = 214> <Delay = 7.04>
ST_215 : Operation 3929 [6/6] (6.55ns)   --->   "%mul20_16 = dmul i64 %mul20_15, i64 %tmp_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3929 'dmul' 'mul20_16' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 3930 [6/18] (6.15ns)   --->   "%tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3930 'dexp' 'tmp_18' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_215 : Operation 3931 [12/18] (6.15ns)   --->   "%tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3931 'dexp' 'tmp_19' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_215 : Operation 3932 [18/18] (6.15ns)   --->   "%tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3932 'dexp' 'tmp_20' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_215 : Operation 3933 [6/6] (6.90ns)   --->   "%add17_20 = dadd i64 %mul2_read, i64 %mul16_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3933 'dadd' 'add17_20' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 3934 [6/6] (6.55ns)   --->   "%mul16_21 = dmul i64 %mul15_21, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3934 'dmul' 'mul16_21' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 3935 [1/1] (0.00ns)   --->   "%bitcast_ln19_24 = bitcast i64 %trunc_ln19_97" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3935 'bitcast' 'bitcast_ln19_24' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 3936 [6/6] (6.55ns)   --->   "%mul15_22 = dmul i64 %bitcast_ln19_24, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3936 'dmul' 'mul15_22' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 3937 [4/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3937 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_215 : Operation 3938 [10/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3938 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_215 : Operation 3939 [16/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3939 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_215 : Operation 3940 [22/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3940 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_215 : Operation 3941 [28/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3941 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_215 : Operation 3942 [34/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3942 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_215 : Operation 3943 [40/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3943 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_215 : Operation 3944 [46/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3944 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_215 : Operation 3945 [52/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3945 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_215 : Operation 3946 [58/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3946 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_215 : Operation 3947 [64/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3947 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_215 : Operation 3948 [70/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3948 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 216 <SV = 215> <Delay = 7.04>
ST_216 : Operation 3949 [5/6] (6.55ns)   --->   "%mul20_16 = dmul i64 %mul20_15, i64 %tmp_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3949 'dmul' 'mul20_16' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 3950 [5/18] (6.15ns)   --->   "%tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3950 'dexp' 'tmp_18' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_216 : Operation 3951 [11/18] (6.15ns)   --->   "%tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3951 'dexp' 'tmp_19' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_216 : Operation 3952 [17/18] (6.15ns)   --->   "%tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3952 'dexp' 'tmp_20' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_216 : Operation 3953 [5/6] (6.90ns)   --->   "%add17_20 = dadd i64 %mul2_read, i64 %mul16_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3953 'dadd' 'add17_20' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 3954 [5/6] (6.55ns)   --->   "%mul16_21 = dmul i64 %mul15_21, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3954 'dmul' 'mul16_21' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 3955 [5/6] (6.55ns)   --->   "%mul15_22 = dmul i64 %bitcast_ln19_24, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3955 'dmul' 'mul15_22' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 3956 [3/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3956 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_216 : Operation 3957 [9/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3957 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_216 : Operation 3958 [15/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3958 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_216 : Operation 3959 [21/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3959 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_216 : Operation 3960 [27/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3960 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_216 : Operation 3961 [33/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3961 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_216 : Operation 3962 [39/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3962 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_216 : Operation 3963 [45/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3963 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_216 : Operation 3964 [51/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3964 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_216 : Operation 3965 [57/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3965 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_216 : Operation 3966 [63/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3966 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_216 : Operation 3967 [69/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3967 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 217 <SV = 216> <Delay = 7.04>
ST_217 : Operation 3968 [4/6] (6.55ns)   --->   "%mul20_16 = dmul i64 %mul20_15, i64 %tmp_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3968 'dmul' 'mul20_16' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 3969 [4/18] (6.15ns)   --->   "%tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3969 'dexp' 'tmp_18' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_217 : Operation 3970 [10/18] (6.15ns)   --->   "%tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3970 'dexp' 'tmp_19' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_217 : Operation 3971 [16/18] (6.15ns)   --->   "%tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3971 'dexp' 'tmp_20' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_217 : Operation 3972 [4/6] (6.90ns)   --->   "%add17_20 = dadd i64 %mul2_read, i64 %mul16_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3972 'dadd' 'add17_20' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 3973 [4/6] (6.55ns)   --->   "%mul16_21 = dmul i64 %mul15_21, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3973 'dmul' 'mul16_21' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 3974 [4/6] (6.55ns)   --->   "%mul15_22 = dmul i64 %bitcast_ln19_24, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3974 'dmul' 'mul15_22' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 3975 [2/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3975 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_217 : Operation 3976 [8/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3976 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_217 : Operation 3977 [14/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3977 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_217 : Operation 3978 [20/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3978 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_217 : Operation 3979 [26/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3979 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_217 : Operation 3980 [32/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3980 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_217 : Operation 3981 [38/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3981 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_217 : Operation 3982 [44/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3982 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_217 : Operation 3983 [50/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3983 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_217 : Operation 3984 [56/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3984 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_217 : Operation 3985 [62/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3985 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_217 : Operation 3986 [68/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3986 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 218 <SV = 217> <Delay = 7.04>
ST_218 : Operation 3987 [3/6] (6.55ns)   --->   "%mul20_16 = dmul i64 %mul20_15, i64 %tmp_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3987 'dmul' 'mul20_16' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 3988 [3/18] (6.15ns)   --->   "%tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3988 'dexp' 'tmp_18' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_218 : Operation 3989 [9/18] (6.15ns)   --->   "%tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3989 'dexp' 'tmp_19' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_218 : Operation 3990 [15/18] (6.15ns)   --->   "%tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3990 'dexp' 'tmp_20' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_218 : Operation 3991 [3/6] (6.90ns)   --->   "%add17_20 = dadd i64 %mul2_read, i64 %mul16_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3991 'dadd' 'add17_20' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 3992 [3/6] (6.55ns)   --->   "%mul16_21 = dmul i64 %mul15_21, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3992 'dmul' 'mul16_21' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 3993 [3/6] (6.55ns)   --->   "%mul15_22 = dmul i64 %bitcast_ln19_24, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3993 'dmul' 'mul15_22' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 3994 [1/71] (7.04ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3994 'readreq' 'gmem_load_25_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_218 : Operation 3995 [7/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3995 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_218 : Operation 3996 [13/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3996 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_218 : Operation 3997 [19/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3997 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_218 : Operation 3998 [25/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3998 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_218 : Operation 3999 [31/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 3999 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_218 : Operation 4000 [37/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4000 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_218 : Operation 4001 [43/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4001 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_218 : Operation 4002 [49/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4002 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_218 : Operation 4003 [55/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4003 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_218 : Operation 4004 [61/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4004 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_218 : Operation 4005 [67/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4005 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 219 <SV = 218> <Delay = 7.04>
ST_219 : Operation 4006 [2/6] (6.55ns)   --->   "%mul20_16 = dmul i64 %mul20_15, i64 %tmp_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4006 'dmul' 'mul20_16' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 4007 [2/18] (6.15ns)   --->   "%tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4007 'dexp' 'tmp_18' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_219 : Operation 4008 [8/18] (6.15ns)   --->   "%tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4008 'dexp' 'tmp_19' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_219 : Operation 4009 [14/18] (6.15ns)   --->   "%tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4009 'dexp' 'tmp_20' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_219 : Operation 4010 [2/6] (6.90ns)   --->   "%add17_20 = dadd i64 %mul2_read, i64 %mul16_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4010 'dadd' 'add17_20' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 4011 [2/6] (6.55ns)   --->   "%mul16_21 = dmul i64 %mul15_21, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4011 'dmul' 'mul16_21' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 4012 [2/6] (6.55ns)   --->   "%mul15_22 = dmul i64 %bitcast_ln19_24, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4012 'dmul' 'mul15_22' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 4013 [1/1] (7.04ns)   --->   "%gmem_addr_25_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4013 'read' 'gmem_addr_25_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_219 : Operation 4014 [6/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4014 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_219 : Operation 4015 [12/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4015 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_219 : Operation 4016 [18/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4016 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_219 : Operation 4017 [24/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4017 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_219 : Operation 4018 [30/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4018 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_219 : Operation 4019 [36/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4019 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_219 : Operation 4020 [42/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4020 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_219 : Operation 4021 [48/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4021 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_219 : Operation 4022 [54/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4022 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_219 : Operation 4023 [60/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4023 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_219 : Operation 4024 [66/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4024 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_219 : Operation 4025 [1/1] (1.75ns)   --->   "%add_ln19_71 = add i16 %phi_mul_load, i16 288" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4025 'add' 'add_ln19_71' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 4026 [1/1] (0.00ns)   --->   "%zext_ln19_75 = zext i16 %add_ln19_71" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4026 'zext' 'zext_ln19_75' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 4027 [1/1] (2.92ns)   --->   "%add_ln19_72 = add i64 %zext_ln19_75, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4027 'add' 'add_ln19_72' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 4028 [1/1] (0.00ns)   --->   "%trunc_ln19_74 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_72, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4028 'partselect' 'trunc_ln19_74' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 4029 [1/1] (0.00ns)   --->   "%trunc_ln19_123 = trunc i64 %add_ln19_72" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4029 'trunc' 'trunc_ln19_123' <Predicate = true> <Delay = 0.00>

State 220 <SV = 219> <Delay = 7.04>
ST_220 : Operation 4030 [1/6] (6.55ns)   --->   "%mul20_16 = dmul i64 %mul20_15, i64 %tmp_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4030 'dmul' 'mul20_16' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 4031 [1/18] (6.15ns)   --->   "%tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4031 'dexp' 'tmp_18' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_220 : Operation 4032 [7/18] (6.15ns)   --->   "%tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4032 'dexp' 'tmp_19' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_220 : Operation 4033 [13/18] (6.15ns)   --->   "%tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4033 'dexp' 'tmp_20' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_220 : Operation 4034 [1/6] (6.90ns)   --->   "%add17_20 = dadd i64 %mul2_read, i64 %mul16_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4034 'dadd' 'add17_20' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 4035 [1/6] (6.55ns)   --->   "%mul16_21 = dmul i64 %mul15_21, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4035 'dmul' 'mul16_21' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 4036 [1/6] (6.55ns)   --->   "%mul15_22 = dmul i64 %bitcast_ln19_24, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4036 'dmul' 'mul15_22' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 4037 [1/1] (0.00ns)   --->   "%shl_ln19_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_99, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4037 'bitconcatenate' 'shl_ln19_24' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 4038 [1/1] (0.00ns)   --->   "%zext_ln19_52 = zext i8 %shl_ln19_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4038 'zext' 'zext_ln19_52' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 4039 [1/1] (3.58ns)   --->   "%lshr_ln19_25 = lshr i256 %gmem_addr_25_read, i256 %zext_ln19_52" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4039 'lshr' 'lshr_ln19_25' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 4040 [1/1] (0.00ns)   --->   "%trunc_ln19_100 = trunc i256 %lshr_ln19_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4040 'trunc' 'trunc_ln19_100' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 4041 [5/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4041 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_220 : Operation 4042 [11/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4042 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_220 : Operation 4043 [17/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4043 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_220 : Operation 4044 [23/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4044 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_220 : Operation 4045 [29/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4045 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_220 : Operation 4046 [35/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4046 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_220 : Operation 4047 [41/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4047 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_220 : Operation 4048 [47/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4048 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_220 : Operation 4049 [53/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4049 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_220 : Operation 4050 [59/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4050 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_220 : Operation 4051 [65/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4051 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_220 : Operation 4052 [1/1] (0.00ns)   --->   "%sext_ln19_37 = sext i59 %trunc_ln19_74" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4052 'sext' 'sext_ln19_37' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 4053 [1/1] (0.00ns)   --->   "%gmem_addr_37 = getelementptr i256 %gmem, i64 %sext_ln19_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4053 'getelementptr' 'gmem_addr_37' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 4054 [71/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4054 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 221 <SV = 220> <Delay = 7.04>
ST_221 : Operation 4055 [6/6] (6.55ns)   --->   "%mul20_17 = dmul i64 %mul20_16, i64 %tmp_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4055 'dmul' 'mul20_17' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 4056 [6/18] (6.15ns)   --->   "%tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4056 'dexp' 'tmp_19' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_221 : Operation 4057 [12/18] (6.15ns)   --->   "%tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4057 'dexp' 'tmp_20' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_221 : Operation 4058 [18/18] (6.15ns)   --->   "%tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4058 'dexp' 'tmp_21' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_221 : Operation 4059 [6/6] (6.90ns)   --->   "%add17_21 = dadd i64 %mul2_read, i64 %mul16_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4059 'dadd' 'add17_21' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 4060 [6/6] (6.55ns)   --->   "%mul16_22 = dmul i64 %mul15_22, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4060 'dmul' 'mul16_22' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 4061 [1/1] (0.00ns)   --->   "%bitcast_ln19_25 = bitcast i64 %trunc_ln19_100" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4061 'bitcast' 'bitcast_ln19_25' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 4062 [6/6] (6.55ns)   --->   "%mul15_23 = dmul i64 %bitcast_ln19_25, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4062 'dmul' 'mul15_23' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 4063 [4/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4063 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_221 : Operation 4064 [10/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4064 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_221 : Operation 4065 [16/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4065 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_221 : Operation 4066 [22/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4066 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_221 : Operation 4067 [28/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4067 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_221 : Operation 4068 [34/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4068 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_221 : Operation 4069 [40/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4069 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_221 : Operation 4070 [46/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4070 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_221 : Operation 4071 [52/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4071 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_221 : Operation 4072 [58/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4072 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_221 : Operation 4073 [64/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4073 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_221 : Operation 4074 [70/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4074 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 222 <SV = 221> <Delay = 7.04>
ST_222 : Operation 4075 [5/6] (6.55ns)   --->   "%mul20_17 = dmul i64 %mul20_16, i64 %tmp_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4075 'dmul' 'mul20_17' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 4076 [5/18] (6.15ns)   --->   "%tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4076 'dexp' 'tmp_19' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_222 : Operation 4077 [11/18] (6.15ns)   --->   "%tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4077 'dexp' 'tmp_20' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_222 : Operation 4078 [17/18] (6.15ns)   --->   "%tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4078 'dexp' 'tmp_21' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_222 : Operation 4079 [5/6] (6.90ns)   --->   "%add17_21 = dadd i64 %mul2_read, i64 %mul16_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4079 'dadd' 'add17_21' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 4080 [5/6] (6.55ns)   --->   "%mul16_22 = dmul i64 %mul15_22, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4080 'dmul' 'mul16_22' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 4081 [5/6] (6.55ns)   --->   "%mul15_23 = dmul i64 %bitcast_ln19_25, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4081 'dmul' 'mul15_23' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 4082 [3/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4082 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_222 : Operation 4083 [9/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4083 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_222 : Operation 4084 [15/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4084 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_222 : Operation 4085 [21/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4085 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_222 : Operation 4086 [27/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4086 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_222 : Operation 4087 [33/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4087 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_222 : Operation 4088 [39/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4088 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_222 : Operation 4089 [45/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4089 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_222 : Operation 4090 [51/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4090 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_222 : Operation 4091 [57/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4091 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_222 : Operation 4092 [63/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4092 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_222 : Operation 4093 [69/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4093 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 223 <SV = 222> <Delay = 7.04>
ST_223 : Operation 4094 [4/6] (6.55ns)   --->   "%mul20_17 = dmul i64 %mul20_16, i64 %tmp_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4094 'dmul' 'mul20_17' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 4095 [4/18] (6.15ns)   --->   "%tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4095 'dexp' 'tmp_19' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_223 : Operation 4096 [10/18] (6.15ns)   --->   "%tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4096 'dexp' 'tmp_20' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_223 : Operation 4097 [16/18] (6.15ns)   --->   "%tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4097 'dexp' 'tmp_21' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_223 : Operation 4098 [4/6] (6.90ns)   --->   "%add17_21 = dadd i64 %mul2_read, i64 %mul16_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4098 'dadd' 'add17_21' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 4099 [4/6] (6.55ns)   --->   "%mul16_22 = dmul i64 %mul15_22, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4099 'dmul' 'mul16_22' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 4100 [4/6] (6.55ns)   --->   "%mul15_23 = dmul i64 %bitcast_ln19_25, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4100 'dmul' 'mul15_23' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 4101 [2/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4101 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_223 : Operation 4102 [8/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4102 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_223 : Operation 4103 [14/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4103 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_223 : Operation 4104 [20/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4104 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_223 : Operation 4105 [26/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4105 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_223 : Operation 4106 [32/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4106 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_223 : Operation 4107 [38/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4107 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_223 : Operation 4108 [44/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4108 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_223 : Operation 4109 [50/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4109 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_223 : Operation 4110 [56/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4110 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_223 : Operation 4111 [62/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4111 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_223 : Operation 4112 [68/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4112 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 224 <SV = 223> <Delay = 7.04>
ST_224 : Operation 4113 [3/6] (6.55ns)   --->   "%mul20_17 = dmul i64 %mul20_16, i64 %tmp_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4113 'dmul' 'mul20_17' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 4114 [3/18] (6.15ns)   --->   "%tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4114 'dexp' 'tmp_19' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_224 : Operation 4115 [9/18] (6.15ns)   --->   "%tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4115 'dexp' 'tmp_20' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_224 : Operation 4116 [15/18] (6.15ns)   --->   "%tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4116 'dexp' 'tmp_21' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_224 : Operation 4117 [3/6] (6.90ns)   --->   "%add17_21 = dadd i64 %mul2_read, i64 %mul16_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4117 'dadd' 'add17_21' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 4118 [3/6] (6.55ns)   --->   "%mul16_22 = dmul i64 %mul15_22, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4118 'dmul' 'mul16_22' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 4119 [3/6] (6.55ns)   --->   "%mul15_23 = dmul i64 %bitcast_ln19_25, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4119 'dmul' 'mul15_23' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 4120 [1/71] (7.04ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4120 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_224 : Operation 4121 [7/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4121 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_224 : Operation 4122 [13/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4122 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_224 : Operation 4123 [19/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4123 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_224 : Operation 4124 [25/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4124 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_224 : Operation 4125 [31/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4125 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_224 : Operation 4126 [37/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4126 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_224 : Operation 4127 [43/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4127 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_224 : Operation 4128 [49/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4128 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_224 : Operation 4129 [55/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4129 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_224 : Operation 4130 [61/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4130 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_224 : Operation 4131 [67/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4131 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 225 <SV = 224> <Delay = 7.04>
ST_225 : Operation 4132 [2/6] (6.55ns)   --->   "%mul20_17 = dmul i64 %mul20_16, i64 %tmp_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4132 'dmul' 'mul20_17' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 4133 [2/18] (6.15ns)   --->   "%tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4133 'dexp' 'tmp_19' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_225 : Operation 4134 [8/18] (6.15ns)   --->   "%tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4134 'dexp' 'tmp_20' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_225 : Operation 4135 [14/18] (6.15ns)   --->   "%tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4135 'dexp' 'tmp_21' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_225 : Operation 4136 [2/6] (6.90ns)   --->   "%add17_21 = dadd i64 %mul2_read, i64 %mul16_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4136 'dadd' 'add17_21' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 4137 [2/6] (6.55ns)   --->   "%mul16_22 = dmul i64 %mul15_22, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4137 'dmul' 'mul16_22' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 4138 [2/6] (6.55ns)   --->   "%mul15_23 = dmul i64 %bitcast_ln19_25, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4138 'dmul' 'mul15_23' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 4139 [1/1] (7.04ns)   --->   "%gmem_addr_26_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4139 'read' 'gmem_addr_26_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_225 : Operation 4140 [6/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4140 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_225 : Operation 4141 [12/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4141 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_225 : Operation 4142 [18/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4142 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_225 : Operation 4143 [24/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4143 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_225 : Operation 4144 [30/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4144 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_225 : Operation 4145 [36/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4145 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_225 : Operation 4146 [42/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4146 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_225 : Operation 4147 [48/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4147 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_225 : Operation 4148 [54/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4148 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_225 : Operation 4149 [60/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4149 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_225 : Operation 4150 [66/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4150 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_225 : Operation 4151 [1/1] (1.75ns)   --->   "%add_ln19_73 = add i16 %phi_mul_load, i16 296" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4151 'add' 'add_ln19_73' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 4152 [1/1] (0.00ns)   --->   "%zext_ln19_77 = zext i16 %add_ln19_73" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4152 'zext' 'zext_ln19_77' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 4153 [1/1] (2.92ns)   --->   "%add_ln19_74 = add i64 %zext_ln19_77, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4153 'add' 'add_ln19_74' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 4154 [1/1] (0.00ns)   --->   "%trunc_ln19_76 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_74, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4154 'partselect' 'trunc_ln19_76' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 4155 [1/1] (0.00ns)   --->   "%trunc_ln19_125 = trunc i64 %add_ln19_74" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4155 'trunc' 'trunc_ln19_125' <Predicate = true> <Delay = 0.00>

State 226 <SV = 225> <Delay = 7.04>
ST_226 : Operation 4156 [1/6] (6.55ns)   --->   "%mul20_17 = dmul i64 %mul20_16, i64 %tmp_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4156 'dmul' 'mul20_17' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 4157 [1/18] (6.15ns)   --->   "%tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4157 'dexp' 'tmp_19' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_226 : Operation 4158 [7/18] (6.15ns)   --->   "%tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4158 'dexp' 'tmp_20' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_226 : Operation 4159 [13/18] (6.15ns)   --->   "%tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4159 'dexp' 'tmp_21' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_226 : Operation 4160 [1/6] (6.90ns)   --->   "%add17_21 = dadd i64 %mul2_read, i64 %mul16_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4160 'dadd' 'add17_21' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 4161 [1/6] (6.55ns)   --->   "%mul16_22 = dmul i64 %mul15_22, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4161 'dmul' 'mul16_22' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 4162 [1/6] (6.55ns)   --->   "%mul15_23 = dmul i64 %bitcast_ln19_25, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4162 'dmul' 'mul15_23' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 4163 [1/1] (0.00ns)   --->   "%shl_ln19_25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_101, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4163 'bitconcatenate' 'shl_ln19_25' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 4164 [1/1] (0.00ns)   --->   "%zext_ln19_54 = zext i8 %shl_ln19_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4164 'zext' 'zext_ln19_54' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 4165 [1/1] (3.58ns)   --->   "%lshr_ln19_26 = lshr i256 %gmem_addr_26_read, i256 %zext_ln19_54" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4165 'lshr' 'lshr_ln19_26' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 4166 [1/1] (0.00ns)   --->   "%trunc_ln19_102 = trunc i256 %lshr_ln19_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4166 'trunc' 'trunc_ln19_102' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 4167 [5/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4167 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_226 : Operation 4168 [11/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4168 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_226 : Operation 4169 [17/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4169 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_226 : Operation 4170 [23/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4170 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_226 : Operation 4171 [29/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4171 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_226 : Operation 4172 [35/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4172 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_226 : Operation 4173 [41/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4173 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_226 : Operation 4174 [47/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4174 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_226 : Operation 4175 [53/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4175 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_226 : Operation 4176 [59/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4176 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_226 : Operation 4177 [65/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4177 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_226 : Operation 4178 [1/1] (0.00ns)   --->   "%sext_ln19_38 = sext i59 %trunc_ln19_76" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4178 'sext' 'sext_ln19_38' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 4179 [1/1] (0.00ns)   --->   "%gmem_addr_38 = getelementptr i256 %gmem, i64 %sext_ln19_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4179 'getelementptr' 'gmem_addr_38' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 4180 [71/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4180 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 227 <SV = 226> <Delay = 7.04>
ST_227 : Operation 4181 [6/6] (6.55ns)   --->   "%mul20_18 = dmul i64 %mul20_17, i64 %tmp_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4181 'dmul' 'mul20_18' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 4182 [6/18] (6.15ns)   --->   "%tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4182 'dexp' 'tmp_20' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_227 : Operation 4183 [12/18] (6.15ns)   --->   "%tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4183 'dexp' 'tmp_21' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_227 : Operation 4184 [18/18] (6.15ns)   --->   "%tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4184 'dexp' 'tmp_22' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_227 : Operation 4185 [6/6] (6.90ns)   --->   "%add17_22 = dadd i64 %mul2_read, i64 %mul16_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4185 'dadd' 'add17_22' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 4186 [6/6] (6.55ns)   --->   "%mul16_23 = dmul i64 %mul15_23, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4186 'dmul' 'mul16_23' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 4187 [1/1] (0.00ns)   --->   "%bitcast_ln19_26 = bitcast i64 %trunc_ln19_102" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4187 'bitcast' 'bitcast_ln19_26' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 4188 [6/6] (6.55ns)   --->   "%mul15_24 = dmul i64 %bitcast_ln19_26, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4188 'dmul' 'mul15_24' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 4189 [4/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4189 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_227 : Operation 4190 [10/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4190 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_227 : Operation 4191 [16/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4191 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_227 : Operation 4192 [22/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4192 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_227 : Operation 4193 [28/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4193 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_227 : Operation 4194 [34/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4194 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_227 : Operation 4195 [40/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4195 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_227 : Operation 4196 [46/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4196 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_227 : Operation 4197 [52/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4197 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_227 : Operation 4198 [58/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4198 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_227 : Operation 4199 [64/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4199 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_227 : Operation 4200 [70/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4200 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 228 <SV = 227> <Delay = 7.04>
ST_228 : Operation 4201 [5/6] (6.55ns)   --->   "%mul20_18 = dmul i64 %mul20_17, i64 %tmp_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4201 'dmul' 'mul20_18' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 4202 [5/18] (6.15ns)   --->   "%tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4202 'dexp' 'tmp_20' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_228 : Operation 4203 [11/18] (6.15ns)   --->   "%tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4203 'dexp' 'tmp_21' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_228 : Operation 4204 [17/18] (6.15ns)   --->   "%tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4204 'dexp' 'tmp_22' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_228 : Operation 4205 [5/6] (6.90ns)   --->   "%add17_22 = dadd i64 %mul2_read, i64 %mul16_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4205 'dadd' 'add17_22' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 4206 [5/6] (6.55ns)   --->   "%mul16_23 = dmul i64 %mul15_23, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4206 'dmul' 'mul16_23' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 4207 [5/6] (6.55ns)   --->   "%mul15_24 = dmul i64 %bitcast_ln19_26, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4207 'dmul' 'mul15_24' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 4208 [3/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4208 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_228 : Operation 4209 [9/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4209 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_228 : Operation 4210 [15/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4210 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_228 : Operation 4211 [21/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4211 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_228 : Operation 4212 [27/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4212 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_228 : Operation 4213 [33/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4213 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_228 : Operation 4214 [39/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4214 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_228 : Operation 4215 [45/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4215 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_228 : Operation 4216 [51/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4216 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_228 : Operation 4217 [57/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4217 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_228 : Operation 4218 [63/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4218 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_228 : Operation 4219 [69/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4219 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 229 <SV = 228> <Delay = 7.04>
ST_229 : Operation 4220 [4/6] (6.55ns)   --->   "%mul20_18 = dmul i64 %mul20_17, i64 %tmp_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4220 'dmul' 'mul20_18' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 4221 [4/18] (6.15ns)   --->   "%tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4221 'dexp' 'tmp_20' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_229 : Operation 4222 [10/18] (6.15ns)   --->   "%tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4222 'dexp' 'tmp_21' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_229 : Operation 4223 [16/18] (6.15ns)   --->   "%tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4223 'dexp' 'tmp_22' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_229 : Operation 4224 [4/6] (6.90ns)   --->   "%add17_22 = dadd i64 %mul2_read, i64 %mul16_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4224 'dadd' 'add17_22' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 4225 [4/6] (6.55ns)   --->   "%mul16_23 = dmul i64 %mul15_23, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4225 'dmul' 'mul16_23' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 4226 [4/6] (6.55ns)   --->   "%mul15_24 = dmul i64 %bitcast_ln19_26, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4226 'dmul' 'mul15_24' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 4227 [2/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4227 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_229 : Operation 4228 [8/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4228 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_229 : Operation 4229 [14/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4229 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_229 : Operation 4230 [20/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4230 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_229 : Operation 4231 [26/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4231 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_229 : Operation 4232 [32/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4232 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_229 : Operation 4233 [38/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4233 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_229 : Operation 4234 [44/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4234 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_229 : Operation 4235 [50/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4235 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_229 : Operation 4236 [56/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4236 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_229 : Operation 4237 [62/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4237 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_229 : Operation 4238 [68/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4238 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 230 <SV = 229> <Delay = 7.04>
ST_230 : Operation 4239 [3/6] (6.55ns)   --->   "%mul20_18 = dmul i64 %mul20_17, i64 %tmp_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4239 'dmul' 'mul20_18' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 4240 [3/18] (6.15ns)   --->   "%tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4240 'dexp' 'tmp_20' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_230 : Operation 4241 [9/18] (6.15ns)   --->   "%tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4241 'dexp' 'tmp_21' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_230 : Operation 4242 [15/18] (6.15ns)   --->   "%tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4242 'dexp' 'tmp_22' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_230 : Operation 4243 [3/6] (6.90ns)   --->   "%add17_22 = dadd i64 %mul2_read, i64 %mul16_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4243 'dadd' 'add17_22' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 4244 [3/6] (6.55ns)   --->   "%mul16_23 = dmul i64 %mul15_23, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4244 'dmul' 'mul16_23' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 4245 [3/6] (6.55ns)   --->   "%mul15_24 = dmul i64 %bitcast_ln19_26, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4245 'dmul' 'mul15_24' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 4246 [1/71] (7.04ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4246 'readreq' 'gmem_load_27_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_230 : Operation 4247 [7/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4247 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_230 : Operation 4248 [13/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4248 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_230 : Operation 4249 [19/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4249 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_230 : Operation 4250 [25/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4250 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_230 : Operation 4251 [31/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4251 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_230 : Operation 4252 [37/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4252 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_230 : Operation 4253 [43/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4253 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_230 : Operation 4254 [49/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4254 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_230 : Operation 4255 [55/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4255 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_230 : Operation 4256 [61/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4256 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_230 : Operation 4257 [67/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4257 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 231 <SV = 230> <Delay = 7.04>
ST_231 : Operation 4258 [2/6] (6.55ns)   --->   "%mul20_18 = dmul i64 %mul20_17, i64 %tmp_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4258 'dmul' 'mul20_18' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 4259 [2/18] (6.15ns)   --->   "%tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4259 'dexp' 'tmp_20' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_231 : Operation 4260 [8/18] (6.15ns)   --->   "%tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4260 'dexp' 'tmp_21' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_231 : Operation 4261 [14/18] (6.15ns)   --->   "%tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4261 'dexp' 'tmp_22' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_231 : Operation 4262 [2/6] (6.90ns)   --->   "%add17_22 = dadd i64 %mul2_read, i64 %mul16_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4262 'dadd' 'add17_22' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 4263 [2/6] (6.55ns)   --->   "%mul16_23 = dmul i64 %mul15_23, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4263 'dmul' 'mul16_23' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 4264 [2/6] (6.55ns)   --->   "%mul15_24 = dmul i64 %bitcast_ln19_26, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4264 'dmul' 'mul15_24' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 4265 [1/1] (7.04ns)   --->   "%gmem_addr_27_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4265 'read' 'gmem_addr_27_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_231 : Operation 4266 [6/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4266 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_231 : Operation 4267 [12/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4267 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_231 : Operation 4268 [18/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4268 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_231 : Operation 4269 [24/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4269 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_231 : Operation 4270 [30/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4270 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_231 : Operation 4271 [36/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4271 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_231 : Operation 4272 [42/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4272 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_231 : Operation 4273 [48/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4273 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_231 : Operation 4274 [54/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4274 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_231 : Operation 4275 [60/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4275 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_231 : Operation 4276 [66/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4276 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_231 : Operation 4277 [1/1] (1.75ns)   --->   "%add_ln19_75 = add i16 %phi_mul_load, i16 304" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4277 'add' 'add_ln19_75' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 4278 [1/1] (0.00ns)   --->   "%zext_ln19_79 = zext i16 %add_ln19_75" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4278 'zext' 'zext_ln19_79' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 4279 [1/1] (2.92ns)   --->   "%add_ln19_76 = add i64 %zext_ln19_79, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4279 'add' 'add_ln19_76' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 4280 [1/1] (0.00ns)   --->   "%trunc_ln19_78 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_76, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4280 'partselect' 'trunc_ln19_78' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 4281 [1/1] (0.00ns)   --->   "%trunc_ln19_127 = trunc i64 %add_ln19_76" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4281 'trunc' 'trunc_ln19_127' <Predicate = true> <Delay = 0.00>

State 232 <SV = 231> <Delay = 7.04>
ST_232 : Operation 4282 [1/6] (6.55ns)   --->   "%mul20_18 = dmul i64 %mul20_17, i64 %tmp_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4282 'dmul' 'mul20_18' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 4283 [1/18] (6.15ns)   --->   "%tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4283 'dexp' 'tmp_20' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_232 : Operation 4284 [7/18] (6.15ns)   --->   "%tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4284 'dexp' 'tmp_21' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_232 : Operation 4285 [13/18] (6.15ns)   --->   "%tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4285 'dexp' 'tmp_22' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_232 : Operation 4286 [1/6] (6.90ns)   --->   "%add17_22 = dadd i64 %mul2_read, i64 %mul16_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4286 'dadd' 'add17_22' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 4287 [1/6] (6.55ns)   --->   "%mul16_23 = dmul i64 %mul15_23, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4287 'dmul' 'mul16_23' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 4288 [1/6] (6.55ns)   --->   "%mul15_24 = dmul i64 %bitcast_ln19_26, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4288 'dmul' 'mul15_24' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 4289 [1/1] (0.00ns)   --->   "%shl_ln19_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_103, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4289 'bitconcatenate' 'shl_ln19_26' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 4290 [1/1] (0.00ns)   --->   "%zext_ln19_56 = zext i8 %shl_ln19_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4290 'zext' 'zext_ln19_56' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 4291 [1/1] (3.58ns)   --->   "%lshr_ln19_27 = lshr i256 %gmem_addr_27_read, i256 %zext_ln19_56" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4291 'lshr' 'lshr_ln19_27' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 4292 [1/1] (0.00ns)   --->   "%trunc_ln19_104 = trunc i256 %lshr_ln19_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4292 'trunc' 'trunc_ln19_104' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 4293 [5/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4293 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_232 : Operation 4294 [11/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4294 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_232 : Operation 4295 [17/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4295 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_232 : Operation 4296 [23/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4296 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_232 : Operation 4297 [29/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4297 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_232 : Operation 4298 [35/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4298 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_232 : Operation 4299 [41/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4299 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_232 : Operation 4300 [47/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4300 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_232 : Operation 4301 [53/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4301 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_232 : Operation 4302 [59/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4302 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_232 : Operation 4303 [65/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4303 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_232 : Operation 4304 [1/1] (0.00ns)   --->   "%sext_ln19_39 = sext i59 %trunc_ln19_78" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4304 'sext' 'sext_ln19_39' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 4305 [1/1] (0.00ns)   --->   "%gmem_addr_39 = getelementptr i256 %gmem, i64 %sext_ln19_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4305 'getelementptr' 'gmem_addr_39' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 4306 [71/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4306 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 233 <SV = 232> <Delay = 7.04>
ST_233 : Operation 4307 [6/6] (6.55ns)   --->   "%mul20_19 = dmul i64 %mul20_18, i64 %tmp_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4307 'dmul' 'mul20_19' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 4308 [6/18] (6.15ns)   --->   "%tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4308 'dexp' 'tmp_21' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_233 : Operation 4309 [12/18] (6.15ns)   --->   "%tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4309 'dexp' 'tmp_22' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_233 : Operation 4310 [18/18] (6.15ns)   --->   "%tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4310 'dexp' 'tmp_23' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_233 : Operation 4311 [6/6] (6.90ns)   --->   "%add17_23 = dadd i64 %mul2_read, i64 %mul16_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4311 'dadd' 'add17_23' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 4312 [6/6] (6.55ns)   --->   "%mul16_24 = dmul i64 %mul15_24, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4312 'dmul' 'mul16_24' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 4313 [1/1] (0.00ns)   --->   "%bitcast_ln19_27 = bitcast i64 %trunc_ln19_104" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4313 'bitcast' 'bitcast_ln19_27' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 4314 [6/6] (6.55ns)   --->   "%mul15_25 = dmul i64 %bitcast_ln19_27, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4314 'dmul' 'mul15_25' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 4315 [4/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4315 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_233 : Operation 4316 [10/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4316 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_233 : Operation 4317 [16/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4317 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_233 : Operation 4318 [22/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4318 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_233 : Operation 4319 [28/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4319 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_233 : Operation 4320 [34/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4320 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_233 : Operation 4321 [40/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4321 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_233 : Operation 4322 [46/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4322 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_233 : Operation 4323 [52/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4323 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_233 : Operation 4324 [58/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4324 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_233 : Operation 4325 [64/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4325 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_233 : Operation 4326 [70/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4326 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 234 <SV = 233> <Delay = 7.04>
ST_234 : Operation 4327 [5/6] (6.55ns)   --->   "%mul20_19 = dmul i64 %mul20_18, i64 %tmp_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4327 'dmul' 'mul20_19' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 4328 [5/18] (6.15ns)   --->   "%tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4328 'dexp' 'tmp_21' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_234 : Operation 4329 [11/18] (6.15ns)   --->   "%tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4329 'dexp' 'tmp_22' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_234 : Operation 4330 [17/18] (6.15ns)   --->   "%tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4330 'dexp' 'tmp_23' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_234 : Operation 4331 [5/6] (6.90ns)   --->   "%add17_23 = dadd i64 %mul2_read, i64 %mul16_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4331 'dadd' 'add17_23' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 4332 [5/6] (6.55ns)   --->   "%mul16_24 = dmul i64 %mul15_24, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4332 'dmul' 'mul16_24' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 4333 [5/6] (6.55ns)   --->   "%mul15_25 = dmul i64 %bitcast_ln19_27, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4333 'dmul' 'mul15_25' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 4334 [3/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4334 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_234 : Operation 4335 [9/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4335 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_234 : Operation 4336 [15/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4336 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_234 : Operation 4337 [21/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4337 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_234 : Operation 4338 [27/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4338 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_234 : Operation 4339 [33/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4339 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_234 : Operation 4340 [39/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4340 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_234 : Operation 4341 [45/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4341 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_234 : Operation 4342 [51/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4342 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_234 : Operation 4343 [57/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4343 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_234 : Operation 4344 [63/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4344 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_234 : Operation 4345 [69/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4345 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 235 <SV = 234> <Delay = 7.04>
ST_235 : Operation 4346 [4/6] (6.55ns)   --->   "%mul20_19 = dmul i64 %mul20_18, i64 %tmp_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4346 'dmul' 'mul20_19' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 4347 [4/18] (6.15ns)   --->   "%tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4347 'dexp' 'tmp_21' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_235 : Operation 4348 [10/18] (6.15ns)   --->   "%tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4348 'dexp' 'tmp_22' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_235 : Operation 4349 [16/18] (6.15ns)   --->   "%tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4349 'dexp' 'tmp_23' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_235 : Operation 4350 [4/6] (6.90ns)   --->   "%add17_23 = dadd i64 %mul2_read, i64 %mul16_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4350 'dadd' 'add17_23' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 4351 [4/6] (6.55ns)   --->   "%mul16_24 = dmul i64 %mul15_24, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4351 'dmul' 'mul16_24' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 4352 [4/6] (6.55ns)   --->   "%mul15_25 = dmul i64 %bitcast_ln19_27, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4352 'dmul' 'mul15_25' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 4353 [2/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4353 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_235 : Operation 4354 [8/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4354 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_235 : Operation 4355 [14/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4355 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_235 : Operation 4356 [20/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4356 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_235 : Operation 4357 [26/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4357 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_235 : Operation 4358 [32/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4358 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_235 : Operation 4359 [38/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4359 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_235 : Operation 4360 [44/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4360 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_235 : Operation 4361 [50/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4361 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_235 : Operation 4362 [56/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4362 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_235 : Operation 4363 [62/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4363 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_235 : Operation 4364 [68/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4364 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 236 <SV = 235> <Delay = 7.04>
ST_236 : Operation 4365 [3/6] (6.55ns)   --->   "%mul20_19 = dmul i64 %mul20_18, i64 %tmp_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4365 'dmul' 'mul20_19' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 4366 [3/18] (6.15ns)   --->   "%tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4366 'dexp' 'tmp_21' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_236 : Operation 4367 [9/18] (6.15ns)   --->   "%tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4367 'dexp' 'tmp_22' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_236 : Operation 4368 [15/18] (6.15ns)   --->   "%tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4368 'dexp' 'tmp_23' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_236 : Operation 4369 [3/6] (6.90ns)   --->   "%add17_23 = dadd i64 %mul2_read, i64 %mul16_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4369 'dadd' 'add17_23' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 4370 [3/6] (6.55ns)   --->   "%mul16_24 = dmul i64 %mul15_24, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4370 'dmul' 'mul16_24' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 4371 [3/6] (6.55ns)   --->   "%mul15_25 = dmul i64 %bitcast_ln19_27, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4371 'dmul' 'mul15_25' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 4372 [1/71] (7.04ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4372 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_236 : Operation 4373 [7/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4373 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_236 : Operation 4374 [13/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4374 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_236 : Operation 4375 [19/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4375 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_236 : Operation 4376 [25/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4376 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_236 : Operation 4377 [31/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4377 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_236 : Operation 4378 [37/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4378 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_236 : Operation 4379 [43/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4379 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_236 : Operation 4380 [49/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4380 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_236 : Operation 4381 [55/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4381 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_236 : Operation 4382 [61/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4382 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_236 : Operation 4383 [67/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4383 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 237 <SV = 236> <Delay = 7.04>
ST_237 : Operation 4384 [2/6] (6.55ns)   --->   "%mul20_19 = dmul i64 %mul20_18, i64 %tmp_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4384 'dmul' 'mul20_19' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 4385 [2/18] (6.15ns)   --->   "%tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4385 'dexp' 'tmp_21' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_237 : Operation 4386 [8/18] (6.15ns)   --->   "%tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4386 'dexp' 'tmp_22' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_237 : Operation 4387 [14/18] (6.15ns)   --->   "%tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4387 'dexp' 'tmp_23' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_237 : Operation 4388 [2/6] (6.90ns)   --->   "%add17_23 = dadd i64 %mul2_read, i64 %mul16_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4388 'dadd' 'add17_23' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 4389 [2/6] (6.55ns)   --->   "%mul16_24 = dmul i64 %mul15_24, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4389 'dmul' 'mul16_24' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 4390 [2/6] (6.55ns)   --->   "%mul15_25 = dmul i64 %bitcast_ln19_27, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4390 'dmul' 'mul15_25' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 4391 [1/1] (7.04ns)   --->   "%gmem_addr_28_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4391 'read' 'gmem_addr_28_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_237 : Operation 4392 [6/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4392 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_237 : Operation 4393 [12/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4393 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_237 : Operation 4394 [18/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4394 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_237 : Operation 4395 [24/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4395 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_237 : Operation 4396 [30/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4396 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_237 : Operation 4397 [36/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4397 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_237 : Operation 4398 [42/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4398 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_237 : Operation 4399 [48/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4399 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_237 : Operation 4400 [54/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4400 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_237 : Operation 4401 [60/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4401 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_237 : Operation 4402 [66/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4402 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_237 : Operation 4403 [1/1] (1.75ns)   --->   "%add_ln19_77 = add i16 %phi_mul_load, i16 312" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4403 'add' 'add_ln19_77' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 4404 [1/1] (0.00ns)   --->   "%zext_ln19_81 = zext i16 %add_ln19_77" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4404 'zext' 'zext_ln19_81' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 4405 [1/1] (2.92ns)   --->   "%add_ln19_78 = add i64 %zext_ln19_81, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4405 'add' 'add_ln19_78' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 4406 [1/1] (0.00ns)   --->   "%trunc_ln19_80 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_78, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4406 'partselect' 'trunc_ln19_80' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 4407 [1/1] (0.00ns)   --->   "%trunc_ln19_129 = trunc i64 %add_ln19_78" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4407 'trunc' 'trunc_ln19_129' <Predicate = true> <Delay = 0.00>

State 238 <SV = 237> <Delay = 7.04>
ST_238 : Operation 4408 [1/6] (6.55ns)   --->   "%mul20_19 = dmul i64 %mul20_18, i64 %tmp_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4408 'dmul' 'mul20_19' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 4409 [1/18] (6.15ns)   --->   "%tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4409 'dexp' 'tmp_21' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_238 : Operation 4410 [7/18] (6.15ns)   --->   "%tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4410 'dexp' 'tmp_22' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_238 : Operation 4411 [13/18] (6.15ns)   --->   "%tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4411 'dexp' 'tmp_23' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_238 : Operation 4412 [1/6] (6.90ns)   --->   "%add17_23 = dadd i64 %mul2_read, i64 %mul16_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4412 'dadd' 'add17_23' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 4413 [1/6] (6.55ns)   --->   "%mul16_24 = dmul i64 %mul15_24, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4413 'dmul' 'mul16_24' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 4414 [1/6] (6.55ns)   --->   "%mul15_25 = dmul i64 %bitcast_ln19_27, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4414 'dmul' 'mul15_25' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 4415 [1/1] (0.00ns)   --->   "%shl_ln19_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_105, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4415 'bitconcatenate' 'shl_ln19_27' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 4416 [1/1] (0.00ns)   --->   "%zext_ln19_58 = zext i8 %shl_ln19_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4416 'zext' 'zext_ln19_58' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 4417 [1/1] (3.58ns)   --->   "%lshr_ln19_28 = lshr i256 %gmem_addr_28_read, i256 %zext_ln19_58" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4417 'lshr' 'lshr_ln19_28' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 4418 [1/1] (0.00ns)   --->   "%trunc_ln19_106 = trunc i256 %lshr_ln19_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4418 'trunc' 'trunc_ln19_106' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 4419 [5/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4419 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_238 : Operation 4420 [11/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4420 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_238 : Operation 4421 [17/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4421 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_238 : Operation 4422 [23/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4422 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_238 : Operation 4423 [29/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4423 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_238 : Operation 4424 [35/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4424 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_238 : Operation 4425 [41/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4425 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_238 : Operation 4426 [47/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4426 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_238 : Operation 4427 [53/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4427 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_238 : Operation 4428 [59/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4428 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_238 : Operation 4429 [65/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4429 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_238 : Operation 4430 [1/1] (0.00ns)   --->   "%sext_ln19_40 = sext i59 %trunc_ln19_80" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4430 'sext' 'sext_ln19_40' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 4431 [1/1] (0.00ns)   --->   "%gmem_addr_40 = getelementptr i256 %gmem, i64 %sext_ln19_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4431 'getelementptr' 'gmem_addr_40' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 4432 [71/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4432 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 239 <SV = 238> <Delay = 7.04>
ST_239 : Operation 4433 [6/6] (6.55ns)   --->   "%mul20_20 = dmul i64 %mul20_19, i64 %tmp_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4433 'dmul' 'mul20_20' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 4434 [6/18] (6.15ns)   --->   "%tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4434 'dexp' 'tmp_22' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_239 : Operation 4435 [12/18] (6.15ns)   --->   "%tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4435 'dexp' 'tmp_23' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_239 : Operation 4436 [18/18] (6.15ns)   --->   "%tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4436 'dexp' 'tmp_24' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_239 : Operation 4437 [6/6] (6.90ns)   --->   "%add17_24 = dadd i64 %mul2_read, i64 %mul16_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4437 'dadd' 'add17_24' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 4438 [6/6] (6.55ns)   --->   "%mul16_25 = dmul i64 %mul15_25, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4438 'dmul' 'mul16_25' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 4439 [1/1] (0.00ns)   --->   "%bitcast_ln19_28 = bitcast i64 %trunc_ln19_106" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4439 'bitcast' 'bitcast_ln19_28' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 4440 [6/6] (6.55ns)   --->   "%mul15_26 = dmul i64 %bitcast_ln19_28, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4440 'dmul' 'mul15_26' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 4441 [4/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4441 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_239 : Operation 4442 [10/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4442 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_239 : Operation 4443 [16/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4443 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_239 : Operation 4444 [22/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4444 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_239 : Operation 4445 [28/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4445 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_239 : Operation 4446 [34/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4446 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_239 : Operation 4447 [40/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4447 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_239 : Operation 4448 [46/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4448 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_239 : Operation 4449 [52/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4449 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_239 : Operation 4450 [58/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4450 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_239 : Operation 4451 [64/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4451 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_239 : Operation 4452 [70/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4452 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 240 <SV = 239> <Delay = 7.04>
ST_240 : Operation 4453 [5/6] (6.55ns)   --->   "%mul20_20 = dmul i64 %mul20_19, i64 %tmp_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4453 'dmul' 'mul20_20' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 4454 [5/18] (6.15ns)   --->   "%tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4454 'dexp' 'tmp_22' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_240 : Operation 4455 [11/18] (6.15ns)   --->   "%tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4455 'dexp' 'tmp_23' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_240 : Operation 4456 [17/18] (6.15ns)   --->   "%tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4456 'dexp' 'tmp_24' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_240 : Operation 4457 [5/6] (6.90ns)   --->   "%add17_24 = dadd i64 %mul2_read, i64 %mul16_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4457 'dadd' 'add17_24' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 4458 [5/6] (6.55ns)   --->   "%mul16_25 = dmul i64 %mul15_25, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4458 'dmul' 'mul16_25' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 4459 [5/6] (6.55ns)   --->   "%mul15_26 = dmul i64 %bitcast_ln19_28, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4459 'dmul' 'mul15_26' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 4460 [3/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4460 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_240 : Operation 4461 [9/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4461 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_240 : Operation 4462 [15/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4462 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_240 : Operation 4463 [21/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4463 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_240 : Operation 4464 [27/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4464 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_240 : Operation 4465 [33/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4465 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_240 : Operation 4466 [39/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4466 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_240 : Operation 4467 [45/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4467 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_240 : Operation 4468 [51/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4468 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_240 : Operation 4469 [57/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4469 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_240 : Operation 4470 [63/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4470 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_240 : Operation 4471 [69/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4471 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 241 <SV = 240> <Delay = 7.04>
ST_241 : Operation 4472 [4/6] (6.55ns)   --->   "%mul20_20 = dmul i64 %mul20_19, i64 %tmp_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4472 'dmul' 'mul20_20' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 4473 [4/18] (6.15ns)   --->   "%tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4473 'dexp' 'tmp_22' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_241 : Operation 4474 [10/18] (6.15ns)   --->   "%tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4474 'dexp' 'tmp_23' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_241 : Operation 4475 [16/18] (6.15ns)   --->   "%tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4475 'dexp' 'tmp_24' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_241 : Operation 4476 [4/6] (6.90ns)   --->   "%add17_24 = dadd i64 %mul2_read, i64 %mul16_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4476 'dadd' 'add17_24' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 4477 [4/6] (6.55ns)   --->   "%mul16_25 = dmul i64 %mul15_25, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4477 'dmul' 'mul16_25' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 4478 [4/6] (6.55ns)   --->   "%mul15_26 = dmul i64 %bitcast_ln19_28, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4478 'dmul' 'mul15_26' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 4479 [2/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4479 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_241 : Operation 4480 [8/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4480 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_241 : Operation 4481 [14/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4481 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_241 : Operation 4482 [20/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4482 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_241 : Operation 4483 [26/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4483 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_241 : Operation 4484 [32/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4484 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_241 : Operation 4485 [38/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4485 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_241 : Operation 4486 [44/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4486 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_241 : Operation 4487 [50/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4487 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_241 : Operation 4488 [56/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4488 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_241 : Operation 4489 [62/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4489 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_241 : Operation 4490 [68/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4490 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 242 <SV = 241> <Delay = 7.04>
ST_242 : Operation 4491 [3/6] (6.55ns)   --->   "%mul20_20 = dmul i64 %mul20_19, i64 %tmp_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4491 'dmul' 'mul20_20' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 4492 [3/18] (6.15ns)   --->   "%tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4492 'dexp' 'tmp_22' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_242 : Operation 4493 [9/18] (6.15ns)   --->   "%tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4493 'dexp' 'tmp_23' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_242 : Operation 4494 [15/18] (6.15ns)   --->   "%tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4494 'dexp' 'tmp_24' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_242 : Operation 4495 [3/6] (6.90ns)   --->   "%add17_24 = dadd i64 %mul2_read, i64 %mul16_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4495 'dadd' 'add17_24' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 4496 [3/6] (6.55ns)   --->   "%mul16_25 = dmul i64 %mul15_25, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4496 'dmul' 'mul16_25' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 4497 [3/6] (6.55ns)   --->   "%mul15_26 = dmul i64 %bitcast_ln19_28, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4497 'dmul' 'mul15_26' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 4498 [1/71] (7.04ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4498 'readreq' 'gmem_load_29_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_242 : Operation 4499 [7/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4499 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_242 : Operation 4500 [13/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4500 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_242 : Operation 4501 [19/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4501 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_242 : Operation 4502 [25/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4502 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_242 : Operation 4503 [31/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4503 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_242 : Operation 4504 [37/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4504 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_242 : Operation 4505 [43/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4505 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_242 : Operation 4506 [49/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4506 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_242 : Operation 4507 [55/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4507 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_242 : Operation 4508 [61/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4508 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_242 : Operation 4509 [67/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4509 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 243 <SV = 242> <Delay = 7.04>
ST_243 : Operation 4510 [2/6] (6.55ns)   --->   "%mul20_20 = dmul i64 %mul20_19, i64 %tmp_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4510 'dmul' 'mul20_20' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 4511 [2/18] (6.15ns)   --->   "%tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4511 'dexp' 'tmp_22' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_243 : Operation 4512 [8/18] (6.15ns)   --->   "%tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4512 'dexp' 'tmp_23' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_243 : Operation 4513 [14/18] (6.15ns)   --->   "%tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4513 'dexp' 'tmp_24' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_243 : Operation 4514 [2/6] (6.90ns)   --->   "%add17_24 = dadd i64 %mul2_read, i64 %mul16_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4514 'dadd' 'add17_24' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 4515 [2/6] (6.55ns)   --->   "%mul16_25 = dmul i64 %mul15_25, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4515 'dmul' 'mul16_25' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 4516 [2/6] (6.55ns)   --->   "%mul15_26 = dmul i64 %bitcast_ln19_28, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4516 'dmul' 'mul15_26' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 4517 [1/1] (7.04ns)   --->   "%gmem_addr_29_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4517 'read' 'gmem_addr_29_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_243 : Operation 4518 [6/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4518 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_243 : Operation 4519 [12/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4519 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_243 : Operation 4520 [18/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4520 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_243 : Operation 4521 [24/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4521 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_243 : Operation 4522 [30/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4522 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_243 : Operation 4523 [36/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4523 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_243 : Operation 4524 [42/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4524 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_243 : Operation 4525 [48/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4525 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_243 : Operation 4526 [54/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4526 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_243 : Operation 4527 [60/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4527 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_243 : Operation 4528 [66/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4528 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_243 : Operation 4529 [1/1] (1.75ns)   --->   "%add_ln19_79 = add i16 %phi_mul_load, i16 320" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4529 'add' 'add_ln19_79' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 4530 [1/1] (0.00ns)   --->   "%zext_ln19_83 = zext i16 %add_ln19_79" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4530 'zext' 'zext_ln19_83' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 4531 [1/1] (2.92ns)   --->   "%add_ln19_80 = add i64 %zext_ln19_83, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4531 'add' 'add_ln19_80' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 4532 [1/1] (0.00ns)   --->   "%trunc_ln19_82 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_80, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4532 'partselect' 'trunc_ln19_82' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 4533 [1/1] (0.00ns)   --->   "%trunc_ln19_131 = trunc i64 %add_ln19_80" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4533 'trunc' 'trunc_ln19_131' <Predicate = true> <Delay = 0.00>

State 244 <SV = 243> <Delay = 7.04>
ST_244 : Operation 4534 [1/6] (6.55ns)   --->   "%mul20_20 = dmul i64 %mul20_19, i64 %tmp_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4534 'dmul' 'mul20_20' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 4535 [1/18] (6.15ns)   --->   "%tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4535 'dexp' 'tmp_22' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_244 : Operation 4536 [7/18] (6.15ns)   --->   "%tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4536 'dexp' 'tmp_23' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_244 : Operation 4537 [13/18] (6.15ns)   --->   "%tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4537 'dexp' 'tmp_24' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_244 : Operation 4538 [1/6] (6.90ns)   --->   "%add17_24 = dadd i64 %mul2_read, i64 %mul16_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4538 'dadd' 'add17_24' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 4539 [1/6] (6.55ns)   --->   "%mul16_25 = dmul i64 %mul15_25, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4539 'dmul' 'mul16_25' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 4540 [1/6] (6.55ns)   --->   "%mul15_26 = dmul i64 %bitcast_ln19_28, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4540 'dmul' 'mul15_26' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 4541 [1/1] (0.00ns)   --->   "%shl_ln19_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_107, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4541 'bitconcatenate' 'shl_ln19_28' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 4542 [1/1] (0.00ns)   --->   "%zext_ln19_60 = zext i8 %shl_ln19_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4542 'zext' 'zext_ln19_60' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 4543 [1/1] (3.58ns)   --->   "%lshr_ln19_29 = lshr i256 %gmem_addr_29_read, i256 %zext_ln19_60" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4543 'lshr' 'lshr_ln19_29' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 4544 [1/1] (0.00ns)   --->   "%trunc_ln19_108 = trunc i256 %lshr_ln19_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4544 'trunc' 'trunc_ln19_108' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 4545 [5/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4545 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_244 : Operation 4546 [11/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4546 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_244 : Operation 4547 [17/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4547 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_244 : Operation 4548 [23/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4548 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_244 : Operation 4549 [29/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4549 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_244 : Operation 4550 [35/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4550 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_244 : Operation 4551 [41/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4551 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_244 : Operation 4552 [47/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4552 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_244 : Operation 4553 [53/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4553 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_244 : Operation 4554 [59/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4554 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_244 : Operation 4555 [65/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4555 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_244 : Operation 4556 [1/1] (0.00ns)   --->   "%sext_ln19_41 = sext i59 %trunc_ln19_82" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4556 'sext' 'sext_ln19_41' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 4557 [1/1] (0.00ns)   --->   "%gmem_addr_41 = getelementptr i256 %gmem, i64 %sext_ln19_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4557 'getelementptr' 'gmem_addr_41' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 4558 [71/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4558 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 245 <SV = 244> <Delay = 7.04>
ST_245 : Operation 4559 [6/6] (6.55ns)   --->   "%mul20_21 = dmul i64 %mul20_20, i64 %tmp_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4559 'dmul' 'mul20_21' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 4560 [6/18] (6.15ns)   --->   "%tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4560 'dexp' 'tmp_23' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_245 : Operation 4561 [12/18] (6.15ns)   --->   "%tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4561 'dexp' 'tmp_24' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_245 : Operation 4562 [18/18] (6.15ns)   --->   "%tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4562 'dexp' 'tmp_25' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_245 : Operation 4563 [6/6] (6.90ns)   --->   "%add17_25 = dadd i64 %mul2_read, i64 %mul16_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4563 'dadd' 'add17_25' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 4564 [6/6] (6.55ns)   --->   "%mul16_26 = dmul i64 %mul15_26, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4564 'dmul' 'mul16_26' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 4565 [1/1] (0.00ns)   --->   "%bitcast_ln19_29 = bitcast i64 %trunc_ln19_108" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4565 'bitcast' 'bitcast_ln19_29' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 4566 [6/6] (6.55ns)   --->   "%mul15_27 = dmul i64 %bitcast_ln19_29, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4566 'dmul' 'mul15_27' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 4567 [4/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4567 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_245 : Operation 4568 [10/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4568 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_245 : Operation 4569 [16/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4569 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_245 : Operation 4570 [22/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4570 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_245 : Operation 4571 [28/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4571 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_245 : Operation 4572 [34/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4572 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_245 : Operation 4573 [40/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4573 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_245 : Operation 4574 [46/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4574 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_245 : Operation 4575 [52/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4575 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_245 : Operation 4576 [58/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4576 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_245 : Operation 4577 [64/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4577 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_245 : Operation 4578 [70/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4578 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 246 <SV = 245> <Delay = 7.04>
ST_246 : Operation 4579 [5/6] (6.55ns)   --->   "%mul20_21 = dmul i64 %mul20_20, i64 %tmp_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4579 'dmul' 'mul20_21' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 4580 [5/18] (6.15ns)   --->   "%tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4580 'dexp' 'tmp_23' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_246 : Operation 4581 [11/18] (6.15ns)   --->   "%tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4581 'dexp' 'tmp_24' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_246 : Operation 4582 [17/18] (6.15ns)   --->   "%tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4582 'dexp' 'tmp_25' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_246 : Operation 4583 [5/6] (6.90ns)   --->   "%add17_25 = dadd i64 %mul2_read, i64 %mul16_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4583 'dadd' 'add17_25' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 4584 [5/6] (6.55ns)   --->   "%mul16_26 = dmul i64 %mul15_26, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4584 'dmul' 'mul16_26' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 4585 [5/6] (6.55ns)   --->   "%mul15_27 = dmul i64 %bitcast_ln19_29, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4585 'dmul' 'mul15_27' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 4586 [3/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4586 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_246 : Operation 4587 [9/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4587 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_246 : Operation 4588 [15/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4588 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_246 : Operation 4589 [21/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4589 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_246 : Operation 4590 [27/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4590 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_246 : Operation 4591 [33/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4591 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_246 : Operation 4592 [39/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4592 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_246 : Operation 4593 [45/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4593 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_246 : Operation 4594 [51/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4594 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_246 : Operation 4595 [57/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4595 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_246 : Operation 4596 [63/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4596 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_246 : Operation 4597 [69/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4597 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 247 <SV = 246> <Delay = 7.04>
ST_247 : Operation 4598 [4/6] (6.55ns)   --->   "%mul20_21 = dmul i64 %mul20_20, i64 %tmp_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4598 'dmul' 'mul20_21' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 4599 [4/18] (6.15ns)   --->   "%tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4599 'dexp' 'tmp_23' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_247 : Operation 4600 [10/18] (6.15ns)   --->   "%tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4600 'dexp' 'tmp_24' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_247 : Operation 4601 [16/18] (6.15ns)   --->   "%tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4601 'dexp' 'tmp_25' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_247 : Operation 4602 [4/6] (6.90ns)   --->   "%add17_25 = dadd i64 %mul2_read, i64 %mul16_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4602 'dadd' 'add17_25' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 4603 [4/6] (6.55ns)   --->   "%mul16_26 = dmul i64 %mul15_26, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4603 'dmul' 'mul16_26' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 4604 [4/6] (6.55ns)   --->   "%mul15_27 = dmul i64 %bitcast_ln19_29, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4604 'dmul' 'mul15_27' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 4605 [2/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4605 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_247 : Operation 4606 [8/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4606 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_247 : Operation 4607 [14/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4607 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_247 : Operation 4608 [20/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4608 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_247 : Operation 4609 [26/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4609 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_247 : Operation 4610 [32/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4610 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_247 : Operation 4611 [38/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4611 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_247 : Operation 4612 [44/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4612 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_247 : Operation 4613 [50/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4613 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_247 : Operation 4614 [56/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4614 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_247 : Operation 4615 [62/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4615 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_247 : Operation 4616 [68/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4616 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 248 <SV = 247> <Delay = 7.04>
ST_248 : Operation 4617 [3/6] (6.55ns)   --->   "%mul20_21 = dmul i64 %mul20_20, i64 %tmp_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4617 'dmul' 'mul20_21' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 4618 [3/18] (6.15ns)   --->   "%tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4618 'dexp' 'tmp_23' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_248 : Operation 4619 [9/18] (6.15ns)   --->   "%tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4619 'dexp' 'tmp_24' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_248 : Operation 4620 [15/18] (6.15ns)   --->   "%tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4620 'dexp' 'tmp_25' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_248 : Operation 4621 [3/6] (6.90ns)   --->   "%add17_25 = dadd i64 %mul2_read, i64 %mul16_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4621 'dadd' 'add17_25' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 4622 [3/6] (6.55ns)   --->   "%mul16_26 = dmul i64 %mul15_26, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4622 'dmul' 'mul16_26' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 4623 [3/6] (6.55ns)   --->   "%mul15_27 = dmul i64 %bitcast_ln19_29, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4623 'dmul' 'mul15_27' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 4624 [1/71] (7.04ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4624 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_248 : Operation 4625 [7/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4625 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_248 : Operation 4626 [13/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4626 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_248 : Operation 4627 [19/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4627 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_248 : Operation 4628 [25/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4628 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_248 : Operation 4629 [31/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4629 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_248 : Operation 4630 [37/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4630 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_248 : Operation 4631 [43/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4631 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_248 : Operation 4632 [49/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4632 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_248 : Operation 4633 [55/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4633 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_248 : Operation 4634 [61/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4634 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_248 : Operation 4635 [67/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4635 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 249 <SV = 248> <Delay = 7.04>
ST_249 : Operation 4636 [2/6] (6.55ns)   --->   "%mul20_21 = dmul i64 %mul20_20, i64 %tmp_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4636 'dmul' 'mul20_21' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 4637 [2/18] (6.15ns)   --->   "%tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4637 'dexp' 'tmp_23' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_249 : Operation 4638 [8/18] (6.15ns)   --->   "%tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4638 'dexp' 'tmp_24' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_249 : Operation 4639 [14/18] (6.15ns)   --->   "%tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4639 'dexp' 'tmp_25' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_249 : Operation 4640 [2/6] (6.90ns)   --->   "%add17_25 = dadd i64 %mul2_read, i64 %mul16_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4640 'dadd' 'add17_25' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 4641 [2/6] (6.55ns)   --->   "%mul16_26 = dmul i64 %mul15_26, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4641 'dmul' 'mul16_26' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 4642 [2/6] (6.55ns)   --->   "%mul15_27 = dmul i64 %bitcast_ln19_29, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4642 'dmul' 'mul15_27' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 4643 [1/1] (7.04ns)   --->   "%gmem_addr_30_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4643 'read' 'gmem_addr_30_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_249 : Operation 4644 [6/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4644 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_249 : Operation 4645 [12/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4645 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_249 : Operation 4646 [18/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4646 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_249 : Operation 4647 [24/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4647 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_249 : Operation 4648 [30/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4648 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_249 : Operation 4649 [36/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4649 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_249 : Operation 4650 [42/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4650 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_249 : Operation 4651 [48/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4651 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_249 : Operation 4652 [54/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4652 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_249 : Operation 4653 [60/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4653 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_249 : Operation 4654 [66/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4654 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_249 : Operation 4655 [1/1] (1.75ns)   --->   "%add_ln19_81 = add i16 %phi_mul_load, i16 328" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4655 'add' 'add_ln19_81' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 4656 [1/1] (0.00ns)   --->   "%zext_ln19_85 = zext i16 %add_ln19_81" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4656 'zext' 'zext_ln19_85' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 4657 [1/1] (2.92ns)   --->   "%add_ln19_82 = add i64 %zext_ln19_85, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4657 'add' 'add_ln19_82' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 4658 [1/1] (0.00ns)   --->   "%trunc_ln19_84 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_82, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4658 'partselect' 'trunc_ln19_84' <Predicate = true> <Delay = 0.00>
ST_249 : Operation 4659 [1/1] (0.00ns)   --->   "%trunc_ln19_133 = trunc i64 %add_ln19_82" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4659 'trunc' 'trunc_ln19_133' <Predicate = true> <Delay = 0.00>

State 250 <SV = 249> <Delay = 7.04>
ST_250 : Operation 4660 [1/6] (6.55ns)   --->   "%mul20_21 = dmul i64 %mul20_20, i64 %tmp_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4660 'dmul' 'mul20_21' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 4661 [1/18] (6.15ns)   --->   "%tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4661 'dexp' 'tmp_23' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_250 : Operation 4662 [7/18] (6.15ns)   --->   "%tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4662 'dexp' 'tmp_24' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_250 : Operation 4663 [13/18] (6.15ns)   --->   "%tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4663 'dexp' 'tmp_25' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_250 : Operation 4664 [1/6] (6.90ns)   --->   "%add17_25 = dadd i64 %mul2_read, i64 %mul16_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4664 'dadd' 'add17_25' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 4665 [1/6] (6.55ns)   --->   "%mul16_26 = dmul i64 %mul15_26, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4665 'dmul' 'mul16_26' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 4666 [1/6] (6.55ns)   --->   "%mul15_27 = dmul i64 %bitcast_ln19_29, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4666 'dmul' 'mul15_27' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 4667 [1/1] (0.00ns)   --->   "%shl_ln19_29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_109, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4667 'bitconcatenate' 'shl_ln19_29' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 4668 [1/1] (0.00ns)   --->   "%zext_ln19_62 = zext i8 %shl_ln19_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4668 'zext' 'zext_ln19_62' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 4669 [1/1] (3.58ns)   --->   "%lshr_ln19_30 = lshr i256 %gmem_addr_30_read, i256 %zext_ln19_62" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4669 'lshr' 'lshr_ln19_30' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 4670 [1/1] (0.00ns)   --->   "%trunc_ln19_110 = trunc i256 %lshr_ln19_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4670 'trunc' 'trunc_ln19_110' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 4671 [5/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4671 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_250 : Operation 4672 [11/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4672 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_250 : Operation 4673 [17/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4673 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_250 : Operation 4674 [23/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4674 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_250 : Operation 4675 [29/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4675 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_250 : Operation 4676 [35/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4676 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_250 : Operation 4677 [41/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4677 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_250 : Operation 4678 [47/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4678 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_250 : Operation 4679 [53/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4679 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_250 : Operation 4680 [59/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4680 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_250 : Operation 4681 [65/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4681 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_250 : Operation 4682 [1/1] (0.00ns)   --->   "%sext_ln19_42 = sext i59 %trunc_ln19_84" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4682 'sext' 'sext_ln19_42' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 4683 [1/1] (0.00ns)   --->   "%gmem_addr_42 = getelementptr i256 %gmem, i64 %sext_ln19_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4683 'getelementptr' 'gmem_addr_42' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 4684 [71/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4684 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 251 <SV = 250> <Delay = 7.04>
ST_251 : Operation 4685 [6/6] (6.55ns)   --->   "%mul20_22 = dmul i64 %mul20_21, i64 %tmp_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4685 'dmul' 'mul20_22' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 4686 [6/18] (6.15ns)   --->   "%tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4686 'dexp' 'tmp_24' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_251 : Operation 4687 [12/18] (6.15ns)   --->   "%tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4687 'dexp' 'tmp_25' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_251 : Operation 4688 [18/18] (6.15ns)   --->   "%tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4688 'dexp' 'tmp_26' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_251 : Operation 4689 [6/6] (6.90ns)   --->   "%add17_26 = dadd i64 %mul2_read, i64 %mul16_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4689 'dadd' 'add17_26' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 4690 [6/6] (6.55ns)   --->   "%mul16_27 = dmul i64 %mul15_27, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4690 'dmul' 'mul16_27' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 4691 [1/1] (0.00ns)   --->   "%bitcast_ln19_30 = bitcast i64 %trunc_ln19_110" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4691 'bitcast' 'bitcast_ln19_30' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 4692 [6/6] (6.55ns)   --->   "%mul15_28 = dmul i64 %bitcast_ln19_30, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4692 'dmul' 'mul15_28' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 4693 [4/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4693 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_251 : Operation 4694 [10/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4694 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_251 : Operation 4695 [16/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4695 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_251 : Operation 4696 [22/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4696 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_251 : Operation 4697 [28/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4697 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_251 : Operation 4698 [34/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4698 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_251 : Operation 4699 [40/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4699 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_251 : Operation 4700 [46/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4700 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_251 : Operation 4701 [52/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4701 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_251 : Operation 4702 [58/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4702 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_251 : Operation 4703 [64/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4703 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_251 : Operation 4704 [70/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4704 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 252 <SV = 251> <Delay = 7.04>
ST_252 : Operation 4705 [5/6] (6.55ns)   --->   "%mul20_22 = dmul i64 %mul20_21, i64 %tmp_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4705 'dmul' 'mul20_22' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 4706 [5/18] (6.15ns)   --->   "%tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4706 'dexp' 'tmp_24' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_252 : Operation 4707 [11/18] (6.15ns)   --->   "%tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4707 'dexp' 'tmp_25' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_252 : Operation 4708 [17/18] (6.15ns)   --->   "%tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4708 'dexp' 'tmp_26' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_252 : Operation 4709 [5/6] (6.90ns)   --->   "%add17_26 = dadd i64 %mul2_read, i64 %mul16_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4709 'dadd' 'add17_26' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 4710 [5/6] (6.55ns)   --->   "%mul16_27 = dmul i64 %mul15_27, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4710 'dmul' 'mul16_27' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 4711 [5/6] (6.55ns)   --->   "%mul15_28 = dmul i64 %bitcast_ln19_30, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4711 'dmul' 'mul15_28' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 4712 [3/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4712 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_252 : Operation 4713 [9/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4713 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_252 : Operation 4714 [15/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4714 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_252 : Operation 4715 [21/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4715 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_252 : Operation 4716 [27/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4716 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_252 : Operation 4717 [33/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4717 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_252 : Operation 4718 [39/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4718 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_252 : Operation 4719 [45/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4719 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_252 : Operation 4720 [51/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4720 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_252 : Operation 4721 [57/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4721 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_252 : Operation 4722 [63/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4722 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_252 : Operation 4723 [69/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4723 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 253 <SV = 252> <Delay = 7.04>
ST_253 : Operation 4724 [4/6] (6.55ns)   --->   "%mul20_22 = dmul i64 %mul20_21, i64 %tmp_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4724 'dmul' 'mul20_22' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 4725 [4/18] (6.15ns)   --->   "%tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4725 'dexp' 'tmp_24' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_253 : Operation 4726 [10/18] (6.15ns)   --->   "%tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4726 'dexp' 'tmp_25' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_253 : Operation 4727 [16/18] (6.15ns)   --->   "%tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4727 'dexp' 'tmp_26' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_253 : Operation 4728 [4/6] (6.90ns)   --->   "%add17_26 = dadd i64 %mul2_read, i64 %mul16_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4728 'dadd' 'add17_26' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 4729 [4/6] (6.55ns)   --->   "%mul16_27 = dmul i64 %mul15_27, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4729 'dmul' 'mul16_27' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 4730 [4/6] (6.55ns)   --->   "%mul15_28 = dmul i64 %bitcast_ln19_30, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4730 'dmul' 'mul15_28' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 4731 [2/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4731 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_253 : Operation 4732 [8/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4732 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_253 : Operation 4733 [14/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4733 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_253 : Operation 4734 [20/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4734 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_253 : Operation 4735 [26/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4735 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_253 : Operation 4736 [32/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4736 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_253 : Operation 4737 [38/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4737 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_253 : Operation 4738 [44/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4738 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_253 : Operation 4739 [50/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4739 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_253 : Operation 4740 [56/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4740 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_253 : Operation 4741 [62/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4741 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_253 : Operation 4742 [68/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4742 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 254 <SV = 253> <Delay = 7.04>
ST_254 : Operation 4743 [3/6] (6.55ns)   --->   "%mul20_22 = dmul i64 %mul20_21, i64 %tmp_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4743 'dmul' 'mul20_22' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 4744 [3/18] (6.15ns)   --->   "%tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4744 'dexp' 'tmp_24' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_254 : Operation 4745 [9/18] (6.15ns)   --->   "%tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4745 'dexp' 'tmp_25' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_254 : Operation 4746 [15/18] (6.15ns)   --->   "%tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4746 'dexp' 'tmp_26' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_254 : Operation 4747 [3/6] (6.90ns)   --->   "%add17_26 = dadd i64 %mul2_read, i64 %mul16_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4747 'dadd' 'add17_26' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 4748 [3/6] (6.55ns)   --->   "%mul16_27 = dmul i64 %mul15_27, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4748 'dmul' 'mul16_27' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 4749 [3/6] (6.55ns)   --->   "%mul15_28 = dmul i64 %bitcast_ln19_30, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4749 'dmul' 'mul15_28' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 4750 [1/71] (7.04ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4750 'readreq' 'gmem_load_31_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_254 : Operation 4751 [7/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4751 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_254 : Operation 4752 [13/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4752 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_254 : Operation 4753 [19/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4753 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_254 : Operation 4754 [25/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4754 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_254 : Operation 4755 [31/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4755 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_254 : Operation 4756 [37/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4756 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_254 : Operation 4757 [43/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4757 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_254 : Operation 4758 [49/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4758 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_254 : Operation 4759 [55/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4759 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_254 : Operation 4760 [61/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4760 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_254 : Operation 4761 [67/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4761 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 255 <SV = 254> <Delay = 7.04>
ST_255 : Operation 4762 [2/6] (6.55ns)   --->   "%mul20_22 = dmul i64 %mul20_21, i64 %tmp_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4762 'dmul' 'mul20_22' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 4763 [2/18] (6.15ns)   --->   "%tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4763 'dexp' 'tmp_24' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_255 : Operation 4764 [8/18] (6.15ns)   --->   "%tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4764 'dexp' 'tmp_25' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_255 : Operation 4765 [14/18] (6.15ns)   --->   "%tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4765 'dexp' 'tmp_26' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_255 : Operation 4766 [2/6] (6.90ns)   --->   "%add17_26 = dadd i64 %mul2_read, i64 %mul16_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4766 'dadd' 'add17_26' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 4767 [2/6] (6.55ns)   --->   "%mul16_27 = dmul i64 %mul15_27, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4767 'dmul' 'mul16_27' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 4768 [2/6] (6.55ns)   --->   "%mul15_28 = dmul i64 %bitcast_ln19_30, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4768 'dmul' 'mul15_28' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 4769 [1/1] (7.04ns)   --->   "%gmem_addr_31_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4769 'read' 'gmem_addr_31_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_255 : Operation 4770 [6/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4770 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_255 : Operation 4771 [12/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4771 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_255 : Operation 4772 [18/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4772 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_255 : Operation 4773 [24/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4773 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_255 : Operation 4774 [30/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4774 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_255 : Operation 4775 [36/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4775 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_255 : Operation 4776 [42/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4776 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_255 : Operation 4777 [48/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4777 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_255 : Operation 4778 [54/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4778 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_255 : Operation 4779 [60/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4779 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_255 : Operation 4780 [66/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4780 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_255 : Operation 4781 [1/1] (1.75ns)   --->   "%add_ln19_83 = add i16 %phi_mul_load, i16 336" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4781 'add' 'add_ln19_83' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 4782 [1/1] (0.00ns)   --->   "%zext_ln19_87 = zext i16 %add_ln19_83" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4782 'zext' 'zext_ln19_87' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 4783 [1/1] (2.92ns)   --->   "%add_ln19_84 = add i64 %zext_ln19_87, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4783 'add' 'add_ln19_84' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 4784 [1/1] (0.00ns)   --->   "%trunc_ln19_86 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_84, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4784 'partselect' 'trunc_ln19_86' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 4785 [1/1] (0.00ns)   --->   "%trunc_ln19_135 = trunc i64 %add_ln19_84" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4785 'trunc' 'trunc_ln19_135' <Predicate = true> <Delay = 0.00>

State 256 <SV = 255> <Delay = 7.04>
ST_256 : Operation 4786 [1/6] (6.55ns)   --->   "%mul20_22 = dmul i64 %mul20_21, i64 %tmp_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4786 'dmul' 'mul20_22' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 4787 [1/18] (6.15ns)   --->   "%tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4787 'dexp' 'tmp_24' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_256 : Operation 4788 [7/18] (6.15ns)   --->   "%tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4788 'dexp' 'tmp_25' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_256 : Operation 4789 [13/18] (6.15ns)   --->   "%tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4789 'dexp' 'tmp_26' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_256 : Operation 4790 [1/6] (6.90ns)   --->   "%add17_26 = dadd i64 %mul2_read, i64 %mul16_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4790 'dadd' 'add17_26' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 4791 [1/6] (6.55ns)   --->   "%mul16_27 = dmul i64 %mul15_27, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4791 'dmul' 'mul16_27' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 4792 [1/6] (6.55ns)   --->   "%mul15_28 = dmul i64 %bitcast_ln19_30, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4792 'dmul' 'mul15_28' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 4793 [1/1] (0.00ns)   --->   "%shl_ln19_30 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_111, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4793 'bitconcatenate' 'shl_ln19_30' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 4794 [1/1] (0.00ns)   --->   "%zext_ln19_64 = zext i8 %shl_ln19_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4794 'zext' 'zext_ln19_64' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 4795 [1/1] (3.58ns)   --->   "%lshr_ln19_31 = lshr i256 %gmem_addr_31_read, i256 %zext_ln19_64" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4795 'lshr' 'lshr_ln19_31' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 4796 [1/1] (0.00ns)   --->   "%trunc_ln19_112 = trunc i256 %lshr_ln19_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4796 'trunc' 'trunc_ln19_112' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 4797 [5/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4797 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_256 : Operation 4798 [11/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4798 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_256 : Operation 4799 [17/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4799 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_256 : Operation 4800 [23/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4800 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_256 : Operation 4801 [29/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4801 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_256 : Operation 4802 [35/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4802 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_256 : Operation 4803 [41/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4803 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_256 : Operation 4804 [47/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4804 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_256 : Operation 4805 [53/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4805 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_256 : Operation 4806 [59/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4806 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_256 : Operation 4807 [65/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4807 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_256 : Operation 4808 [1/1] (0.00ns)   --->   "%sext_ln19_43 = sext i59 %trunc_ln19_86" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4808 'sext' 'sext_ln19_43' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 4809 [1/1] (0.00ns)   --->   "%gmem_addr_43 = getelementptr i256 %gmem, i64 %sext_ln19_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4809 'getelementptr' 'gmem_addr_43' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 4810 [71/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4810 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 257 <SV = 256> <Delay = 7.04>
ST_257 : Operation 4811 [6/6] (6.55ns)   --->   "%mul20_23 = dmul i64 %mul20_22, i64 %tmp_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4811 'dmul' 'mul20_23' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 4812 [6/18] (6.15ns)   --->   "%tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4812 'dexp' 'tmp_25' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_257 : Operation 4813 [12/18] (6.15ns)   --->   "%tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4813 'dexp' 'tmp_26' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_257 : Operation 4814 [18/18] (6.15ns)   --->   "%tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4814 'dexp' 'tmp_27' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_257 : Operation 4815 [6/6] (6.90ns)   --->   "%add17_27 = dadd i64 %mul2_read, i64 %mul16_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4815 'dadd' 'add17_27' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 4816 [6/6] (6.55ns)   --->   "%mul16_28 = dmul i64 %mul15_28, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4816 'dmul' 'mul16_28' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 4817 [1/1] (0.00ns)   --->   "%bitcast_ln19_31 = bitcast i64 %trunc_ln19_112" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4817 'bitcast' 'bitcast_ln19_31' <Predicate = true> <Delay = 0.00>
ST_257 : Operation 4818 [6/6] (6.55ns)   --->   "%mul15_29 = dmul i64 %bitcast_ln19_31, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4818 'dmul' 'mul15_29' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 4819 [4/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4819 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_257 : Operation 4820 [10/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4820 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_257 : Operation 4821 [16/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4821 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_257 : Operation 4822 [22/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4822 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_257 : Operation 4823 [28/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4823 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_257 : Operation 4824 [34/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4824 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_257 : Operation 4825 [40/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4825 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_257 : Operation 4826 [46/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4826 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_257 : Operation 4827 [52/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4827 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_257 : Operation 4828 [58/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4828 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_257 : Operation 4829 [64/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4829 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_257 : Operation 4830 [70/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4830 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 258 <SV = 257> <Delay = 7.04>
ST_258 : Operation 4831 [5/6] (6.55ns)   --->   "%mul20_23 = dmul i64 %mul20_22, i64 %tmp_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4831 'dmul' 'mul20_23' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 4832 [5/18] (6.15ns)   --->   "%tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4832 'dexp' 'tmp_25' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_258 : Operation 4833 [11/18] (6.15ns)   --->   "%tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4833 'dexp' 'tmp_26' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_258 : Operation 4834 [17/18] (6.15ns)   --->   "%tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4834 'dexp' 'tmp_27' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_258 : Operation 4835 [5/6] (6.90ns)   --->   "%add17_27 = dadd i64 %mul2_read, i64 %mul16_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4835 'dadd' 'add17_27' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 4836 [5/6] (6.55ns)   --->   "%mul16_28 = dmul i64 %mul15_28, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4836 'dmul' 'mul16_28' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 4837 [5/6] (6.55ns)   --->   "%mul15_29 = dmul i64 %bitcast_ln19_31, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4837 'dmul' 'mul15_29' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 4838 [3/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4838 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_258 : Operation 4839 [9/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4839 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_258 : Operation 4840 [15/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4840 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_258 : Operation 4841 [21/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4841 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_258 : Operation 4842 [27/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4842 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_258 : Operation 4843 [33/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4843 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_258 : Operation 4844 [39/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4844 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_258 : Operation 4845 [45/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4845 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_258 : Operation 4846 [51/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4846 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_258 : Operation 4847 [57/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4847 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_258 : Operation 4848 [63/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4848 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_258 : Operation 4849 [69/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4849 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 259 <SV = 258> <Delay = 7.04>
ST_259 : Operation 4850 [4/6] (6.55ns)   --->   "%mul20_23 = dmul i64 %mul20_22, i64 %tmp_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4850 'dmul' 'mul20_23' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 4851 [4/18] (6.15ns)   --->   "%tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4851 'dexp' 'tmp_25' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_259 : Operation 4852 [10/18] (6.15ns)   --->   "%tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4852 'dexp' 'tmp_26' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_259 : Operation 4853 [16/18] (6.15ns)   --->   "%tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4853 'dexp' 'tmp_27' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_259 : Operation 4854 [4/6] (6.90ns)   --->   "%add17_27 = dadd i64 %mul2_read, i64 %mul16_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4854 'dadd' 'add17_27' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 4855 [4/6] (6.55ns)   --->   "%mul16_28 = dmul i64 %mul15_28, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4855 'dmul' 'mul16_28' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 4856 [4/6] (6.55ns)   --->   "%mul15_29 = dmul i64 %bitcast_ln19_31, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4856 'dmul' 'mul15_29' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 4857 [2/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4857 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_259 : Operation 4858 [8/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4858 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_259 : Operation 4859 [14/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4859 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_259 : Operation 4860 [20/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4860 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_259 : Operation 4861 [26/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4861 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_259 : Operation 4862 [32/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4862 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_259 : Operation 4863 [38/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4863 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_259 : Operation 4864 [44/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4864 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_259 : Operation 4865 [50/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4865 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_259 : Operation 4866 [56/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4866 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_259 : Operation 4867 [62/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4867 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_259 : Operation 4868 [68/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4868 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 260 <SV = 259> <Delay = 7.04>
ST_260 : Operation 4869 [3/6] (6.55ns)   --->   "%mul20_23 = dmul i64 %mul20_22, i64 %tmp_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4869 'dmul' 'mul20_23' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 4870 [3/18] (6.15ns)   --->   "%tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4870 'dexp' 'tmp_25' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_260 : Operation 4871 [9/18] (6.15ns)   --->   "%tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4871 'dexp' 'tmp_26' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_260 : Operation 4872 [15/18] (6.15ns)   --->   "%tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4872 'dexp' 'tmp_27' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_260 : Operation 4873 [3/6] (6.90ns)   --->   "%add17_27 = dadd i64 %mul2_read, i64 %mul16_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4873 'dadd' 'add17_27' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 4874 [3/6] (6.55ns)   --->   "%mul16_28 = dmul i64 %mul15_28, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4874 'dmul' 'mul16_28' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 4875 [3/6] (6.55ns)   --->   "%mul15_29 = dmul i64 %bitcast_ln19_31, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4875 'dmul' 'mul15_29' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 4876 [1/71] (7.04ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4876 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_260 : Operation 4877 [7/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4877 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_260 : Operation 4878 [13/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4878 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_260 : Operation 4879 [19/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4879 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_260 : Operation 4880 [25/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4880 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_260 : Operation 4881 [31/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4881 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_260 : Operation 4882 [37/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4882 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_260 : Operation 4883 [43/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4883 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_260 : Operation 4884 [49/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4884 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_260 : Operation 4885 [55/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4885 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_260 : Operation 4886 [61/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4886 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_260 : Operation 4887 [67/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4887 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 261 <SV = 260> <Delay = 7.04>
ST_261 : Operation 4888 [2/6] (6.55ns)   --->   "%mul20_23 = dmul i64 %mul20_22, i64 %tmp_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4888 'dmul' 'mul20_23' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 4889 [2/18] (6.15ns)   --->   "%tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4889 'dexp' 'tmp_25' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_261 : Operation 4890 [8/18] (6.15ns)   --->   "%tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4890 'dexp' 'tmp_26' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_261 : Operation 4891 [14/18] (6.15ns)   --->   "%tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4891 'dexp' 'tmp_27' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_261 : Operation 4892 [2/6] (6.90ns)   --->   "%add17_27 = dadd i64 %mul2_read, i64 %mul16_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4892 'dadd' 'add17_27' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 4893 [2/6] (6.55ns)   --->   "%mul16_28 = dmul i64 %mul15_28, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4893 'dmul' 'mul16_28' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 4894 [2/6] (6.55ns)   --->   "%mul15_29 = dmul i64 %bitcast_ln19_31, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4894 'dmul' 'mul15_29' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 4895 [1/1] (7.04ns)   --->   "%gmem_addr_32_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4895 'read' 'gmem_addr_32_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_261 : Operation 4896 [6/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4896 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_261 : Operation 4897 [12/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4897 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_261 : Operation 4898 [18/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4898 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_261 : Operation 4899 [24/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4899 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_261 : Operation 4900 [30/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4900 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_261 : Operation 4901 [36/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4901 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_261 : Operation 4902 [42/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4902 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_261 : Operation 4903 [48/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4903 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_261 : Operation 4904 [54/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4904 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_261 : Operation 4905 [60/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4905 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_261 : Operation 4906 [66/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4906 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_261 : Operation 4907 [1/1] (1.75ns)   --->   "%add_ln19_85 = add i16 %phi_mul_load, i16 344" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4907 'add' 'add_ln19_85' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 4908 [1/1] (0.00ns)   --->   "%zext_ln19_89 = zext i16 %add_ln19_85" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4908 'zext' 'zext_ln19_89' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 4909 [1/1] (2.92ns)   --->   "%add_ln19_86 = add i64 %zext_ln19_89, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4909 'add' 'add_ln19_86' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 4910 [1/1] (0.00ns)   --->   "%trunc_ln19_88 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_86, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4910 'partselect' 'trunc_ln19_88' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 4911 [1/1] (0.00ns)   --->   "%trunc_ln19_137 = trunc i64 %add_ln19_86" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4911 'trunc' 'trunc_ln19_137' <Predicate = true> <Delay = 0.00>

State 262 <SV = 261> <Delay = 7.04>
ST_262 : Operation 4912 [1/6] (6.55ns)   --->   "%mul20_23 = dmul i64 %mul20_22, i64 %tmp_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4912 'dmul' 'mul20_23' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 4913 [1/18] (6.15ns)   --->   "%tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4913 'dexp' 'tmp_25' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_262 : Operation 4914 [7/18] (6.15ns)   --->   "%tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4914 'dexp' 'tmp_26' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_262 : Operation 4915 [13/18] (6.15ns)   --->   "%tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4915 'dexp' 'tmp_27' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_262 : Operation 4916 [1/6] (6.90ns)   --->   "%add17_27 = dadd i64 %mul2_read, i64 %mul16_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4916 'dadd' 'add17_27' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 4917 [1/6] (6.55ns)   --->   "%mul16_28 = dmul i64 %mul15_28, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4917 'dmul' 'mul16_28' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 4918 [1/6] (6.55ns)   --->   "%mul15_29 = dmul i64 %bitcast_ln19_31, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4918 'dmul' 'mul15_29' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 4919 [1/1] (0.00ns)   --->   "%shl_ln19_31 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_113, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4919 'bitconcatenate' 'shl_ln19_31' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 4920 [1/1] (0.00ns)   --->   "%zext_ln19_66 = zext i8 %shl_ln19_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4920 'zext' 'zext_ln19_66' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 4921 [1/1] (3.58ns)   --->   "%lshr_ln19_32 = lshr i256 %gmem_addr_32_read, i256 %zext_ln19_66" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4921 'lshr' 'lshr_ln19_32' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 4922 [1/1] (0.00ns)   --->   "%trunc_ln19_114 = trunc i256 %lshr_ln19_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4922 'trunc' 'trunc_ln19_114' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 4923 [5/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4923 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_262 : Operation 4924 [11/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4924 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_262 : Operation 4925 [17/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4925 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_262 : Operation 4926 [23/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4926 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_262 : Operation 4927 [29/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4927 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_262 : Operation 4928 [35/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4928 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_262 : Operation 4929 [41/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4929 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_262 : Operation 4930 [47/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4930 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_262 : Operation 4931 [53/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4931 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_262 : Operation 4932 [59/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4932 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_262 : Operation 4933 [65/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4933 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_262 : Operation 4934 [1/1] (0.00ns)   --->   "%sext_ln19_44 = sext i59 %trunc_ln19_88" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4934 'sext' 'sext_ln19_44' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 4935 [1/1] (0.00ns)   --->   "%gmem_addr_44 = getelementptr i256 %gmem, i64 %sext_ln19_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4935 'getelementptr' 'gmem_addr_44' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 4936 [71/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4936 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 263 <SV = 262> <Delay = 7.04>
ST_263 : Operation 4937 [6/6] (6.55ns)   --->   "%mul20_24 = dmul i64 %mul20_23, i64 %tmp_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4937 'dmul' 'mul20_24' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 4938 [6/18] (6.15ns)   --->   "%tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4938 'dexp' 'tmp_26' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_263 : Operation 4939 [12/18] (6.15ns)   --->   "%tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4939 'dexp' 'tmp_27' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_263 : Operation 4940 [18/18] (6.15ns)   --->   "%tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4940 'dexp' 'tmp_28' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_263 : Operation 4941 [6/6] (6.90ns)   --->   "%add17_28 = dadd i64 %mul2_read, i64 %mul16_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4941 'dadd' 'add17_28' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 4942 [6/6] (6.55ns)   --->   "%mul16_29 = dmul i64 %mul15_29, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4942 'dmul' 'mul16_29' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 4943 [1/1] (0.00ns)   --->   "%bitcast_ln19_32 = bitcast i64 %trunc_ln19_114" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4943 'bitcast' 'bitcast_ln19_32' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 4944 [6/6] (6.55ns)   --->   "%mul15_30 = dmul i64 %bitcast_ln19_32, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4944 'dmul' 'mul15_30' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 4945 [4/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4945 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_263 : Operation 4946 [10/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4946 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_263 : Operation 4947 [16/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4947 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_263 : Operation 4948 [22/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4948 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_263 : Operation 4949 [28/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4949 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_263 : Operation 4950 [34/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4950 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_263 : Operation 4951 [40/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4951 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_263 : Operation 4952 [46/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4952 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_263 : Operation 4953 [52/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4953 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_263 : Operation 4954 [58/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4954 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_263 : Operation 4955 [64/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4955 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_263 : Operation 4956 [70/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4956 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 264 <SV = 263> <Delay = 7.04>
ST_264 : Operation 4957 [5/6] (6.55ns)   --->   "%mul20_24 = dmul i64 %mul20_23, i64 %tmp_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4957 'dmul' 'mul20_24' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 4958 [5/18] (6.15ns)   --->   "%tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4958 'dexp' 'tmp_26' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_264 : Operation 4959 [11/18] (6.15ns)   --->   "%tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4959 'dexp' 'tmp_27' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_264 : Operation 4960 [17/18] (6.15ns)   --->   "%tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4960 'dexp' 'tmp_28' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_264 : Operation 4961 [5/6] (6.90ns)   --->   "%add17_28 = dadd i64 %mul2_read, i64 %mul16_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4961 'dadd' 'add17_28' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 4962 [5/6] (6.55ns)   --->   "%mul16_29 = dmul i64 %mul15_29, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4962 'dmul' 'mul16_29' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 4963 [5/6] (6.55ns)   --->   "%mul15_30 = dmul i64 %bitcast_ln19_32, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4963 'dmul' 'mul15_30' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 4964 [3/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4964 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_264 : Operation 4965 [9/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4965 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_264 : Operation 4966 [15/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4966 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_264 : Operation 4967 [21/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4967 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_264 : Operation 4968 [27/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4968 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_264 : Operation 4969 [33/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4969 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_264 : Operation 4970 [39/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4970 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_264 : Operation 4971 [45/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4971 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_264 : Operation 4972 [51/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4972 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_264 : Operation 4973 [57/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4973 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_264 : Operation 4974 [63/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4974 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_264 : Operation 4975 [69/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4975 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 265 <SV = 264> <Delay = 7.04>
ST_265 : Operation 4976 [4/6] (6.55ns)   --->   "%mul20_24 = dmul i64 %mul20_23, i64 %tmp_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4976 'dmul' 'mul20_24' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 4977 [4/18] (6.15ns)   --->   "%tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4977 'dexp' 'tmp_26' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_265 : Operation 4978 [10/18] (6.15ns)   --->   "%tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4978 'dexp' 'tmp_27' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_265 : Operation 4979 [16/18] (6.15ns)   --->   "%tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4979 'dexp' 'tmp_28' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_265 : Operation 4980 [4/6] (6.90ns)   --->   "%add17_28 = dadd i64 %mul2_read, i64 %mul16_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4980 'dadd' 'add17_28' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 4981 [4/6] (6.55ns)   --->   "%mul16_29 = dmul i64 %mul15_29, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4981 'dmul' 'mul16_29' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 4982 [4/6] (6.55ns)   --->   "%mul15_30 = dmul i64 %bitcast_ln19_32, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4982 'dmul' 'mul15_30' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 4983 [2/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4983 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_265 : Operation 4984 [8/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4984 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_265 : Operation 4985 [14/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4985 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_265 : Operation 4986 [20/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4986 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_265 : Operation 4987 [26/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4987 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_265 : Operation 4988 [32/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4988 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_265 : Operation 4989 [38/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4989 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_265 : Operation 4990 [44/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4990 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_265 : Operation 4991 [50/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4991 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_265 : Operation 4992 [56/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4992 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_265 : Operation 4993 [62/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4993 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_265 : Operation 4994 [68/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4994 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 266 <SV = 265> <Delay = 7.04>
ST_266 : Operation 4995 [3/6] (6.55ns)   --->   "%mul20_24 = dmul i64 %mul20_23, i64 %tmp_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4995 'dmul' 'mul20_24' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 4996 [3/18] (6.15ns)   --->   "%tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4996 'dexp' 'tmp_26' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_266 : Operation 4997 [9/18] (6.15ns)   --->   "%tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4997 'dexp' 'tmp_27' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_266 : Operation 4998 [15/18] (6.15ns)   --->   "%tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4998 'dexp' 'tmp_28' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_266 : Operation 4999 [3/6] (6.90ns)   --->   "%add17_28 = dadd i64 %mul2_read, i64 %mul16_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 4999 'dadd' 'add17_28' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 5000 [3/6] (6.55ns)   --->   "%mul16_29 = dmul i64 %mul15_29, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5000 'dmul' 'mul16_29' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 5001 [3/6] (6.55ns)   --->   "%mul15_30 = dmul i64 %bitcast_ln19_32, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5001 'dmul' 'mul15_30' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 5002 [1/71] (7.04ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5002 'readreq' 'gmem_load_33_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_266 : Operation 5003 [7/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5003 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_266 : Operation 5004 [13/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5004 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_266 : Operation 5005 [19/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5005 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_266 : Operation 5006 [25/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5006 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_266 : Operation 5007 [31/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5007 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_266 : Operation 5008 [37/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5008 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_266 : Operation 5009 [43/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5009 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_266 : Operation 5010 [49/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5010 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_266 : Operation 5011 [55/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5011 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_266 : Operation 5012 [61/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5012 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_266 : Operation 5013 [67/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5013 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 267 <SV = 266> <Delay = 7.04>
ST_267 : Operation 5014 [2/6] (6.55ns)   --->   "%mul20_24 = dmul i64 %mul20_23, i64 %tmp_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5014 'dmul' 'mul20_24' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 5015 [2/18] (6.15ns)   --->   "%tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5015 'dexp' 'tmp_26' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_267 : Operation 5016 [8/18] (6.15ns)   --->   "%tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5016 'dexp' 'tmp_27' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_267 : Operation 5017 [14/18] (6.15ns)   --->   "%tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5017 'dexp' 'tmp_28' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_267 : Operation 5018 [2/6] (6.90ns)   --->   "%add17_28 = dadd i64 %mul2_read, i64 %mul16_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5018 'dadd' 'add17_28' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 5019 [2/6] (6.55ns)   --->   "%mul16_29 = dmul i64 %mul15_29, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5019 'dmul' 'mul16_29' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 5020 [2/6] (6.55ns)   --->   "%mul15_30 = dmul i64 %bitcast_ln19_32, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5020 'dmul' 'mul15_30' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 5021 [1/1] (7.04ns)   --->   "%gmem_addr_33_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5021 'read' 'gmem_addr_33_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_267 : Operation 5022 [6/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5022 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_267 : Operation 5023 [12/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5023 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_267 : Operation 5024 [18/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5024 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_267 : Operation 5025 [24/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5025 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_267 : Operation 5026 [30/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5026 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_267 : Operation 5027 [36/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5027 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_267 : Operation 5028 [42/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5028 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_267 : Operation 5029 [48/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5029 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_267 : Operation 5030 [54/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5030 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_267 : Operation 5031 [60/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5031 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_267 : Operation 5032 [66/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5032 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_267 : Operation 5033 [1/1] (1.75ns)   --->   "%add_ln19_87 = add i16 %phi_mul_load, i16 352" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5033 'add' 'add_ln19_87' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 5034 [1/1] (0.00ns)   --->   "%zext_ln19_91 = zext i16 %add_ln19_87" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5034 'zext' 'zext_ln19_91' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 5035 [1/1] (2.92ns)   --->   "%add_ln19_88 = add i64 %zext_ln19_91, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5035 'add' 'add_ln19_88' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 5036 [1/1] (0.00ns)   --->   "%trunc_ln19_90 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_88, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5036 'partselect' 'trunc_ln19_90' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 5037 [1/1] (0.00ns)   --->   "%trunc_ln19_139 = trunc i64 %add_ln19_88" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5037 'trunc' 'trunc_ln19_139' <Predicate = true> <Delay = 0.00>

State 268 <SV = 267> <Delay = 7.04>
ST_268 : Operation 5038 [1/6] (6.55ns)   --->   "%mul20_24 = dmul i64 %mul20_23, i64 %tmp_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5038 'dmul' 'mul20_24' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 5039 [1/18] (6.15ns)   --->   "%tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5039 'dexp' 'tmp_26' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_268 : Operation 5040 [7/18] (6.15ns)   --->   "%tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5040 'dexp' 'tmp_27' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_268 : Operation 5041 [13/18] (6.15ns)   --->   "%tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5041 'dexp' 'tmp_28' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_268 : Operation 5042 [1/6] (6.90ns)   --->   "%add17_28 = dadd i64 %mul2_read, i64 %mul16_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5042 'dadd' 'add17_28' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 5043 [1/6] (6.55ns)   --->   "%mul16_29 = dmul i64 %mul15_29, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5043 'dmul' 'mul16_29' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 5044 [1/6] (6.55ns)   --->   "%mul15_30 = dmul i64 %bitcast_ln19_32, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5044 'dmul' 'mul15_30' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 5045 [1/1] (0.00ns)   --->   "%shl_ln19_32 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_115, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5045 'bitconcatenate' 'shl_ln19_32' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 5046 [1/1] (0.00ns)   --->   "%zext_ln19_68 = zext i8 %shl_ln19_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5046 'zext' 'zext_ln19_68' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 5047 [1/1] (3.58ns)   --->   "%lshr_ln19_33 = lshr i256 %gmem_addr_33_read, i256 %zext_ln19_68" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5047 'lshr' 'lshr_ln19_33' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 5048 [1/1] (0.00ns)   --->   "%trunc_ln19_116 = trunc i256 %lshr_ln19_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5048 'trunc' 'trunc_ln19_116' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 5049 [5/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5049 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_268 : Operation 5050 [11/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5050 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_268 : Operation 5051 [17/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5051 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_268 : Operation 5052 [23/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5052 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_268 : Operation 5053 [29/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5053 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_268 : Operation 5054 [35/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5054 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_268 : Operation 5055 [41/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5055 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_268 : Operation 5056 [47/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5056 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_268 : Operation 5057 [53/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5057 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_268 : Operation 5058 [59/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5058 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_268 : Operation 5059 [65/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5059 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_268 : Operation 5060 [1/1] (0.00ns)   --->   "%sext_ln19_45 = sext i59 %trunc_ln19_90" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5060 'sext' 'sext_ln19_45' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 5061 [1/1] (0.00ns)   --->   "%gmem_addr_45 = getelementptr i256 %gmem, i64 %sext_ln19_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5061 'getelementptr' 'gmem_addr_45' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 5062 [71/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5062 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_268 : Operation 5063 [1/1] (1.75ns)   --->   "%add_ln19_89 = add i16 %phi_mul_load, i16 360" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5063 'add' 'add_ln19_89' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 5064 [1/1] (0.00ns)   --->   "%zext_ln19_93 = zext i16 %add_ln19_89" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5064 'zext' 'zext_ln19_93' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 5065 [1/1] (2.92ns)   --->   "%add_ln19_90 = add i64 %zext_ln19_93, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5065 'add' 'add_ln19_90' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 5066 [1/1] (0.00ns)   --->   "%trunc_ln19_92 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_90, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5066 'partselect' 'trunc_ln19_92' <Predicate = true> <Delay = 0.00>
ST_268 : Operation 5067 [1/1] (0.00ns)   --->   "%trunc_ln19_141 = trunc i64 %add_ln19_90" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5067 'trunc' 'trunc_ln19_141' <Predicate = true> <Delay = 0.00>

State 269 <SV = 268> <Delay = 7.04>
ST_269 : Operation 5068 [6/6] (6.55ns)   --->   "%mul20_25 = dmul i64 %mul20_24, i64 %tmp_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5068 'dmul' 'mul20_25' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 5069 [6/18] (6.15ns)   --->   "%tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5069 'dexp' 'tmp_27' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_269 : Operation 5070 [12/18] (6.15ns)   --->   "%tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5070 'dexp' 'tmp_28' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_269 : Operation 5071 [18/18] (6.15ns)   --->   "%tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5071 'dexp' 'tmp_29' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_269 : Operation 5072 [6/6] (6.90ns)   --->   "%add17_29 = dadd i64 %mul2_read, i64 %mul16_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5072 'dadd' 'add17_29' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 5073 [6/6] (6.55ns)   --->   "%mul16_30 = dmul i64 %mul15_30, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5073 'dmul' 'mul16_30' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 5074 [1/1] (0.00ns)   --->   "%bitcast_ln19_33 = bitcast i64 %trunc_ln19_116" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5074 'bitcast' 'bitcast_ln19_33' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 5075 [6/6] (6.55ns)   --->   "%mul15_31 = dmul i64 %bitcast_ln19_33, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5075 'dmul' 'mul15_31' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 5076 [4/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5076 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_269 : Operation 5077 [10/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5077 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_269 : Operation 5078 [16/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5078 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_269 : Operation 5079 [22/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5079 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_269 : Operation 5080 [28/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5080 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_269 : Operation 5081 [34/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5081 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_269 : Operation 5082 [40/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5082 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_269 : Operation 5083 [46/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5083 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_269 : Operation 5084 [52/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5084 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_269 : Operation 5085 [58/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5085 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_269 : Operation 5086 [64/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5086 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_269 : Operation 5087 [70/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5087 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_269 : Operation 5088 [1/1] (0.00ns)   --->   "%sext_ln19_46 = sext i59 %trunc_ln19_92" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5088 'sext' 'sext_ln19_46' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 5089 [1/1] (0.00ns)   --->   "%gmem_addr_46 = getelementptr i256 %gmem, i64 %sext_ln19_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5089 'getelementptr' 'gmem_addr_46' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 5090 [71/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5090 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_269 : Operation 5091 [1/1] (1.75ns)   --->   "%add_ln19_91 = add i16 %phi_mul_load, i16 368" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5091 'add' 'add_ln19_91' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 5092 [1/1] (0.00ns)   --->   "%zext_ln19_95 = zext i16 %add_ln19_91" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5092 'zext' 'zext_ln19_95' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 5093 [1/1] (2.92ns)   --->   "%add_ln19_92 = add i64 %zext_ln19_95, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5093 'add' 'add_ln19_92' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 5094 [1/1] (0.00ns)   --->   "%trunc_ln19_94 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_92, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5094 'partselect' 'trunc_ln19_94' <Predicate = true> <Delay = 0.00>
ST_269 : Operation 5095 [1/1] (0.00ns)   --->   "%trunc_ln19_143 = trunc i64 %add_ln19_92" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5095 'trunc' 'trunc_ln19_143' <Predicate = true> <Delay = 0.00>

State 270 <SV = 269> <Delay = 7.04>
ST_270 : Operation 5096 [5/6] (6.55ns)   --->   "%mul20_25 = dmul i64 %mul20_24, i64 %tmp_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5096 'dmul' 'mul20_25' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 5097 [5/18] (6.15ns)   --->   "%tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5097 'dexp' 'tmp_27' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_270 : Operation 5098 [11/18] (6.15ns)   --->   "%tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5098 'dexp' 'tmp_28' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_270 : Operation 5099 [17/18] (6.15ns)   --->   "%tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5099 'dexp' 'tmp_29' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_270 : Operation 5100 [5/6] (6.90ns)   --->   "%add17_29 = dadd i64 %mul2_read, i64 %mul16_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5100 'dadd' 'add17_29' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 5101 [5/6] (6.55ns)   --->   "%mul16_30 = dmul i64 %mul15_30, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5101 'dmul' 'mul16_30' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 5102 [5/6] (6.55ns)   --->   "%mul15_31 = dmul i64 %bitcast_ln19_33, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5102 'dmul' 'mul15_31' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 5103 [3/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5103 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_270 : Operation 5104 [9/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5104 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_270 : Operation 5105 [15/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5105 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_270 : Operation 5106 [21/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5106 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_270 : Operation 5107 [27/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5107 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_270 : Operation 5108 [33/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5108 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_270 : Operation 5109 [39/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5109 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_270 : Operation 5110 [45/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5110 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_270 : Operation 5111 [51/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5111 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_270 : Operation 5112 [57/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5112 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_270 : Operation 5113 [63/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5113 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_270 : Operation 5114 [69/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5114 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_270 : Operation 5115 [70/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5115 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_270 : Operation 5116 [1/1] (0.00ns)   --->   "%sext_ln19_47 = sext i59 %trunc_ln19_94" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5116 'sext' 'sext_ln19_47' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 5117 [1/1] (0.00ns)   --->   "%gmem_addr_47 = getelementptr i256 %gmem, i64 %sext_ln19_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5117 'getelementptr' 'gmem_addr_47' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 5118 [71/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5118 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_270 : Operation 5119 [1/1] (1.75ns)   --->   "%add_ln19_93 = add i16 %phi_mul_load, i16 376" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5119 'add' 'add_ln19_93' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 5120 [1/1] (0.00ns)   --->   "%zext_ln19_97 = zext i16 %add_ln19_93" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5120 'zext' 'zext_ln19_97' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 5121 [1/1] (2.92ns)   --->   "%add_ln19_94 = add i64 %zext_ln19_97, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5121 'add' 'add_ln19_94' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 5122 [1/1] (0.00ns)   --->   "%trunc_ln19_96 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_94, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5122 'partselect' 'trunc_ln19_96' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 5123 [1/1] (0.00ns)   --->   "%trunc_ln19_145 = trunc i64 %add_ln19_94" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5123 'trunc' 'trunc_ln19_145' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 5124 [1/1] (1.75ns)   --->   "%add_ln19_95 = add i16 %phi_mul_load, i16 384" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5124 'add' 'add_ln19_95' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 5125 [1/1] (0.00ns)   --->   "%zext_ln19_99 = zext i16 %add_ln19_95" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5125 'zext' 'zext_ln19_99' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 5126 [1/1] (2.92ns)   --->   "%add_ln19_96 = add i64 %zext_ln19_99, i64 %random_increments_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5126 'add' 'add_ln19_96' <Predicate = true> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 5127 [1/1] (0.00ns)   --->   "%trunc_ln19_98 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_96, i32 5, i32 63" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5127 'partselect' 'trunc_ln19_98' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 5128 [1/1] (0.00ns)   --->   "%trunc_ln19_147 = trunc i64 %add_ln19_96" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5128 'trunc' 'trunc_ln19_147' <Predicate = true> <Delay = 0.00>

State 271 <SV = 270> <Delay = 7.04>
ST_271 : Operation 5129 [4/6] (6.55ns)   --->   "%mul20_25 = dmul i64 %mul20_24, i64 %tmp_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5129 'dmul' 'mul20_25' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 5130 [4/18] (6.15ns)   --->   "%tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5130 'dexp' 'tmp_27' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_271 : Operation 5131 [10/18] (6.15ns)   --->   "%tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5131 'dexp' 'tmp_28' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_271 : Operation 5132 [16/18] (6.15ns)   --->   "%tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5132 'dexp' 'tmp_29' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_271 : Operation 5133 [4/6] (6.90ns)   --->   "%add17_29 = dadd i64 %mul2_read, i64 %mul16_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5133 'dadd' 'add17_29' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 5134 [4/6] (6.55ns)   --->   "%mul16_30 = dmul i64 %mul15_30, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5134 'dmul' 'mul16_30' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 5135 [4/6] (6.55ns)   --->   "%mul15_31 = dmul i64 %bitcast_ln19_33, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5135 'dmul' 'mul15_31' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 5136 [2/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5136 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_271 : Operation 5137 [8/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5137 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_271 : Operation 5138 [14/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5138 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_271 : Operation 5139 [20/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5139 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_271 : Operation 5140 [26/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5140 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_271 : Operation 5141 [32/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5141 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_271 : Operation 5142 [38/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5142 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_271 : Operation 5143 [44/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5143 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_271 : Operation 5144 [50/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5144 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_271 : Operation 5145 [56/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5145 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_271 : Operation 5146 [62/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5146 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_271 : Operation 5147 [68/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5147 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_271 : Operation 5148 [69/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5148 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_271 : Operation 5149 [70/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5149 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_271 : Operation 5150 [1/1] (0.00ns)   --->   "%sext_ln19_48 = sext i59 %trunc_ln19_96" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5150 'sext' 'sext_ln19_48' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 5151 [1/1] (0.00ns)   --->   "%gmem_addr_48 = getelementptr i256 %gmem, i64 %sext_ln19_48" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5151 'getelementptr' 'gmem_addr_48' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 5152 [71/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5152 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 272 <SV = 271> <Delay = 7.04>
ST_272 : Operation 5153 [3/6] (6.55ns)   --->   "%mul20_25 = dmul i64 %mul20_24, i64 %tmp_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5153 'dmul' 'mul20_25' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 5154 [3/18] (6.15ns)   --->   "%tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5154 'dexp' 'tmp_27' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_272 : Operation 5155 [9/18] (6.15ns)   --->   "%tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5155 'dexp' 'tmp_28' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_272 : Operation 5156 [15/18] (6.15ns)   --->   "%tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5156 'dexp' 'tmp_29' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_272 : Operation 5157 [3/6] (6.90ns)   --->   "%add17_29 = dadd i64 %mul2_read, i64 %mul16_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5157 'dadd' 'add17_29' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 5158 [3/6] (6.55ns)   --->   "%mul16_30 = dmul i64 %mul15_30, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5158 'dmul' 'mul16_30' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 5159 [3/6] (6.55ns)   --->   "%mul15_31 = dmul i64 %bitcast_ln19_33, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5159 'dmul' 'mul15_31' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 5160 [1/71] (7.04ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5160 'readreq' 'gmem_load_34_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_272 : Operation 5161 [7/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5161 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_272 : Operation 5162 [13/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5162 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_272 : Operation 5163 [19/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5163 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_272 : Operation 5164 [25/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5164 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_272 : Operation 5165 [31/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5165 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_272 : Operation 5166 [37/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5166 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_272 : Operation 5167 [43/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5167 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_272 : Operation 5168 [49/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5168 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_272 : Operation 5169 [55/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5169 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_272 : Operation 5170 [61/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5170 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_272 : Operation 5171 [67/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5171 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_272 : Operation 5172 [68/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5172 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_272 : Operation 5173 [69/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5173 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_272 : Operation 5174 [70/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5174 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_272 : Operation 5175 [1/1] (0.00ns)   --->   "%sext_ln19_49 = sext i59 %trunc_ln19_98" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5175 'sext' 'sext_ln19_49' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 5176 [1/1] (0.00ns)   --->   "%gmem_addr_49 = getelementptr i256 %gmem, i64 %sext_ln19_49" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5176 'getelementptr' 'gmem_addr_49' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 5177 [71/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5177 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 273 <SV = 272> <Delay = 7.04>
ST_273 : Operation 5178 [2/6] (6.55ns)   --->   "%mul20_25 = dmul i64 %mul20_24, i64 %tmp_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5178 'dmul' 'mul20_25' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 5179 [2/18] (6.15ns)   --->   "%tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5179 'dexp' 'tmp_27' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_273 : Operation 5180 [8/18] (6.15ns)   --->   "%tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5180 'dexp' 'tmp_28' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_273 : Operation 5181 [14/18] (6.15ns)   --->   "%tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5181 'dexp' 'tmp_29' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_273 : Operation 5182 [2/6] (6.90ns)   --->   "%add17_29 = dadd i64 %mul2_read, i64 %mul16_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5182 'dadd' 'add17_29' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 5183 [2/6] (6.55ns)   --->   "%mul16_30 = dmul i64 %mul15_30, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5183 'dmul' 'mul16_30' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 5184 [2/6] (6.55ns)   --->   "%mul15_31 = dmul i64 %bitcast_ln19_33, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5184 'dmul' 'mul15_31' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 5185 [1/1] (7.04ns)   --->   "%gmem_addr_34_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5185 'read' 'gmem_addr_34_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_273 : Operation 5186 [6/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5186 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_273 : Operation 5187 [12/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5187 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_273 : Operation 5188 [18/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5188 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_273 : Operation 5189 [24/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5189 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_273 : Operation 5190 [30/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5190 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_273 : Operation 5191 [36/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5191 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_273 : Operation 5192 [42/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5192 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_273 : Operation 5193 [48/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5193 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_273 : Operation 5194 [54/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5194 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_273 : Operation 5195 [60/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5195 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_273 : Operation 5196 [66/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5196 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_273 : Operation 5197 [67/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5197 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_273 : Operation 5198 [68/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5198 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_273 : Operation 5199 [69/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5199 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_273 : Operation 5200 [70/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5200 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 274 <SV = 273> <Delay = 7.04>
ST_274 : Operation 5201 [1/6] (6.55ns)   --->   "%mul20_25 = dmul i64 %mul20_24, i64 %tmp_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5201 'dmul' 'mul20_25' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 5202 [1/18] (6.15ns)   --->   "%tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5202 'dexp' 'tmp_27' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_274 : Operation 5203 [7/18] (6.15ns)   --->   "%tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5203 'dexp' 'tmp_28' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_274 : Operation 5204 [13/18] (6.15ns)   --->   "%tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5204 'dexp' 'tmp_29' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_274 : Operation 5205 [1/6] (6.90ns)   --->   "%add17_29 = dadd i64 %mul2_read, i64 %mul16_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5205 'dadd' 'add17_29' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 5206 [1/6] (6.55ns)   --->   "%mul16_30 = dmul i64 %mul15_30, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5206 'dmul' 'mul16_30' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 5207 [1/6] (6.55ns)   --->   "%mul15_31 = dmul i64 %bitcast_ln19_33, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5207 'dmul' 'mul15_31' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 5208 [1/1] (0.00ns)   --->   "%shl_ln19_33 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_117, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5208 'bitconcatenate' 'shl_ln19_33' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 5209 [1/1] (0.00ns)   --->   "%zext_ln19_70 = zext i8 %shl_ln19_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5209 'zext' 'zext_ln19_70' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 5210 [1/1] (3.58ns)   --->   "%lshr_ln19_34 = lshr i256 %gmem_addr_34_read, i256 %zext_ln19_70" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5210 'lshr' 'lshr_ln19_34' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 5211 [1/1] (0.00ns)   --->   "%trunc_ln19_118 = trunc i256 %lshr_ln19_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5211 'trunc' 'trunc_ln19_118' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 5212 [5/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5212 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_274 : Operation 5213 [11/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5213 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_274 : Operation 5214 [17/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5214 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_274 : Operation 5215 [23/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5215 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_274 : Operation 5216 [29/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5216 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_274 : Operation 5217 [35/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5217 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_274 : Operation 5218 [41/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5218 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_274 : Operation 5219 [47/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5219 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_274 : Operation 5220 [53/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5220 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_274 : Operation 5221 [59/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5221 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_274 : Operation 5222 [65/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5222 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_274 : Operation 5223 [66/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5223 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_274 : Operation 5224 [67/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5224 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_274 : Operation 5225 [68/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5225 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_274 : Operation 5226 [69/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5226 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 275 <SV = 274> <Delay = 7.04>
ST_275 : Operation 5227 [6/6] (6.55ns)   --->   "%mul20_26 = dmul i64 %mul20_25, i64 %tmp_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5227 'dmul' 'mul20_26' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 5228 [6/18] (6.15ns)   --->   "%tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5228 'dexp' 'tmp_28' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_275 : Operation 5229 [12/18] (6.15ns)   --->   "%tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5229 'dexp' 'tmp_29' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_275 : Operation 5230 [18/18] (6.15ns)   --->   "%tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5230 'dexp' 'tmp_30' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_275 : Operation 5231 [6/6] (6.90ns)   --->   "%add17_30 = dadd i64 %mul2_read, i64 %mul16_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5231 'dadd' 'add17_30' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 5232 [6/6] (6.55ns)   --->   "%mul16_31 = dmul i64 %mul15_31, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5232 'dmul' 'mul16_31' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 5233 [1/1] (0.00ns)   --->   "%bitcast_ln19_34 = bitcast i64 %trunc_ln19_118" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5233 'bitcast' 'bitcast_ln19_34' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 5234 [6/6] (6.55ns)   --->   "%mul15_32 = dmul i64 %bitcast_ln19_34, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5234 'dmul' 'mul15_32' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 5235 [4/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5235 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_275 : Operation 5236 [10/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5236 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_275 : Operation 5237 [16/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5237 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_275 : Operation 5238 [22/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5238 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_275 : Operation 5239 [28/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5239 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_275 : Operation 5240 [34/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5240 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_275 : Operation 5241 [40/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5241 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_275 : Operation 5242 [46/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5242 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_275 : Operation 5243 [52/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5243 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_275 : Operation 5244 [58/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5244 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_275 : Operation 5245 [64/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5245 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_275 : Operation 5246 [65/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5246 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_275 : Operation 5247 [66/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5247 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_275 : Operation 5248 [67/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5248 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_275 : Operation 5249 [68/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5249 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 276 <SV = 275> <Delay = 7.04>
ST_276 : Operation 5250 [5/6] (6.55ns)   --->   "%mul20_26 = dmul i64 %mul20_25, i64 %tmp_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5250 'dmul' 'mul20_26' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 5251 [5/18] (6.15ns)   --->   "%tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5251 'dexp' 'tmp_28' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_276 : Operation 5252 [11/18] (6.15ns)   --->   "%tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5252 'dexp' 'tmp_29' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_276 : Operation 5253 [17/18] (6.15ns)   --->   "%tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5253 'dexp' 'tmp_30' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_276 : Operation 5254 [5/6] (6.90ns)   --->   "%add17_30 = dadd i64 %mul2_read, i64 %mul16_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5254 'dadd' 'add17_30' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 5255 [5/6] (6.55ns)   --->   "%mul16_31 = dmul i64 %mul15_31, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5255 'dmul' 'mul16_31' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 5256 [5/6] (6.55ns)   --->   "%mul15_32 = dmul i64 %bitcast_ln19_34, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5256 'dmul' 'mul15_32' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 5257 [3/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5257 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_276 : Operation 5258 [9/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5258 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_276 : Operation 5259 [15/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5259 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_276 : Operation 5260 [21/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5260 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_276 : Operation 5261 [27/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5261 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_276 : Operation 5262 [33/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5262 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_276 : Operation 5263 [39/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5263 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_276 : Operation 5264 [45/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5264 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_276 : Operation 5265 [51/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5265 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_276 : Operation 5266 [57/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5266 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_276 : Operation 5267 [63/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5267 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_276 : Operation 5268 [64/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5268 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_276 : Operation 5269 [65/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5269 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_276 : Operation 5270 [66/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5270 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_276 : Operation 5271 [67/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5271 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 277 <SV = 276> <Delay = 7.04>
ST_277 : Operation 5272 [4/6] (6.55ns)   --->   "%mul20_26 = dmul i64 %mul20_25, i64 %tmp_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5272 'dmul' 'mul20_26' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 5273 [4/18] (6.15ns)   --->   "%tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5273 'dexp' 'tmp_28' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_277 : Operation 5274 [10/18] (6.15ns)   --->   "%tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5274 'dexp' 'tmp_29' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_277 : Operation 5275 [16/18] (6.15ns)   --->   "%tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5275 'dexp' 'tmp_30' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_277 : Operation 5276 [4/6] (6.90ns)   --->   "%add17_30 = dadd i64 %mul2_read, i64 %mul16_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5276 'dadd' 'add17_30' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 5277 [4/6] (6.55ns)   --->   "%mul16_31 = dmul i64 %mul15_31, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5277 'dmul' 'mul16_31' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 5278 [4/6] (6.55ns)   --->   "%mul15_32 = dmul i64 %bitcast_ln19_34, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5278 'dmul' 'mul15_32' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 5279 [2/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5279 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_277 : Operation 5280 [8/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5280 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_277 : Operation 5281 [14/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5281 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_277 : Operation 5282 [20/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5282 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_277 : Operation 5283 [26/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5283 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_277 : Operation 5284 [32/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5284 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_277 : Operation 5285 [38/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5285 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_277 : Operation 5286 [44/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5286 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_277 : Operation 5287 [50/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5287 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_277 : Operation 5288 [56/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5288 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_277 : Operation 5289 [62/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5289 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_277 : Operation 5290 [63/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5290 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_277 : Operation 5291 [64/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5291 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_277 : Operation 5292 [65/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5292 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_277 : Operation 5293 [66/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5293 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 278 <SV = 277> <Delay = 7.04>
ST_278 : Operation 5294 [3/6] (6.55ns)   --->   "%mul20_26 = dmul i64 %mul20_25, i64 %tmp_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5294 'dmul' 'mul20_26' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 5295 [3/18] (6.15ns)   --->   "%tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5295 'dexp' 'tmp_28' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_278 : Operation 5296 [9/18] (6.15ns)   --->   "%tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5296 'dexp' 'tmp_29' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_278 : Operation 5297 [15/18] (6.15ns)   --->   "%tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5297 'dexp' 'tmp_30' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_278 : Operation 5298 [3/6] (6.90ns)   --->   "%add17_30 = dadd i64 %mul2_read, i64 %mul16_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5298 'dadd' 'add17_30' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 5299 [3/6] (6.55ns)   --->   "%mul16_31 = dmul i64 %mul15_31, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5299 'dmul' 'mul16_31' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 5300 [3/6] (6.55ns)   --->   "%mul15_32 = dmul i64 %bitcast_ln19_34, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5300 'dmul' 'mul15_32' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 5301 [1/71] (7.04ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5301 'readreq' 'gmem_load_35_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_278 : Operation 5302 [7/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5302 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_278 : Operation 5303 [13/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5303 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_278 : Operation 5304 [19/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5304 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_278 : Operation 5305 [25/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5305 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_278 : Operation 5306 [31/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5306 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_278 : Operation 5307 [37/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5307 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_278 : Operation 5308 [43/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5308 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_278 : Operation 5309 [49/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5309 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_278 : Operation 5310 [55/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5310 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_278 : Operation 5311 [61/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5311 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_278 : Operation 5312 [62/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5312 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_278 : Operation 5313 [63/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5313 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_278 : Operation 5314 [64/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5314 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_278 : Operation 5315 [65/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5315 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 279 <SV = 278> <Delay = 7.04>
ST_279 : Operation 5316 [2/6] (6.55ns)   --->   "%mul20_26 = dmul i64 %mul20_25, i64 %tmp_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5316 'dmul' 'mul20_26' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 5317 [2/18] (6.15ns)   --->   "%tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5317 'dexp' 'tmp_28' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_279 : Operation 5318 [8/18] (6.15ns)   --->   "%tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5318 'dexp' 'tmp_29' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_279 : Operation 5319 [14/18] (6.15ns)   --->   "%tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5319 'dexp' 'tmp_30' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_279 : Operation 5320 [2/6] (6.90ns)   --->   "%add17_30 = dadd i64 %mul2_read, i64 %mul16_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5320 'dadd' 'add17_30' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 5321 [2/6] (6.55ns)   --->   "%mul16_31 = dmul i64 %mul15_31, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5321 'dmul' 'mul16_31' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 5322 [2/6] (6.55ns)   --->   "%mul15_32 = dmul i64 %bitcast_ln19_34, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5322 'dmul' 'mul15_32' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 5323 [1/1] (7.04ns)   --->   "%gmem_addr_35_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5323 'read' 'gmem_addr_35_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_279 : Operation 5324 [6/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5324 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_279 : Operation 5325 [12/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5325 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_279 : Operation 5326 [18/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5326 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_279 : Operation 5327 [24/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5327 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_279 : Operation 5328 [30/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5328 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_279 : Operation 5329 [36/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5329 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_279 : Operation 5330 [42/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5330 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_279 : Operation 5331 [48/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5331 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_279 : Operation 5332 [54/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5332 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_279 : Operation 5333 [60/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5333 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_279 : Operation 5334 [61/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5334 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_279 : Operation 5335 [62/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5335 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_279 : Operation 5336 [63/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5336 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_279 : Operation 5337 [64/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5337 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 280 <SV = 279> <Delay = 7.04>
ST_280 : Operation 5338 [1/6] (6.55ns)   --->   "%mul20_26 = dmul i64 %mul20_25, i64 %tmp_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5338 'dmul' 'mul20_26' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 5339 [1/18] (6.15ns)   --->   "%tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5339 'dexp' 'tmp_28' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_280 : Operation 5340 [7/18] (6.15ns)   --->   "%tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5340 'dexp' 'tmp_29' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_280 : Operation 5341 [13/18] (6.15ns)   --->   "%tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5341 'dexp' 'tmp_30' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_280 : Operation 5342 [1/6] (6.90ns)   --->   "%add17_30 = dadd i64 %mul2_read, i64 %mul16_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5342 'dadd' 'add17_30' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 5343 [1/6] (6.55ns)   --->   "%mul16_31 = dmul i64 %mul15_31, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5343 'dmul' 'mul16_31' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 5344 [1/6] (6.55ns)   --->   "%mul15_32 = dmul i64 %bitcast_ln19_34, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5344 'dmul' 'mul15_32' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 5345 [1/1] (0.00ns)   --->   "%shl_ln19_34 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_119, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5345 'bitconcatenate' 'shl_ln19_34' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 5346 [1/1] (0.00ns)   --->   "%zext_ln19_72 = zext i8 %shl_ln19_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5346 'zext' 'zext_ln19_72' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 5347 [1/1] (3.58ns)   --->   "%lshr_ln19_35 = lshr i256 %gmem_addr_35_read, i256 %zext_ln19_72" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5347 'lshr' 'lshr_ln19_35' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 5348 [1/1] (0.00ns)   --->   "%trunc_ln19_120 = trunc i256 %lshr_ln19_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5348 'trunc' 'trunc_ln19_120' <Predicate = true> <Delay = 0.00>
ST_280 : Operation 5349 [5/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5349 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_280 : Operation 5350 [11/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5350 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_280 : Operation 5351 [17/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5351 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_280 : Operation 5352 [23/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5352 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_280 : Operation 5353 [29/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5353 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_280 : Operation 5354 [35/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5354 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_280 : Operation 5355 [41/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5355 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_280 : Operation 5356 [47/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5356 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_280 : Operation 5357 [53/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5357 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_280 : Operation 5358 [59/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5358 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_280 : Operation 5359 [60/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5359 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_280 : Operation 5360 [61/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5360 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_280 : Operation 5361 [62/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5361 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_280 : Operation 5362 [63/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5362 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 281 <SV = 280> <Delay = 7.04>
ST_281 : Operation 5363 [6/6] (6.55ns)   --->   "%mul20_27 = dmul i64 %mul20_26, i64 %tmp_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5363 'dmul' 'mul20_27' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 5364 [6/18] (6.15ns)   --->   "%tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5364 'dexp' 'tmp_29' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_281 : Operation 5365 [12/18] (6.15ns)   --->   "%tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5365 'dexp' 'tmp_30' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_281 : Operation 5366 [18/18] (6.15ns)   --->   "%tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5366 'dexp' 'tmp_31' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_281 : Operation 5367 [6/6] (6.90ns)   --->   "%add17_31 = dadd i64 %mul2_read, i64 %mul16_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5367 'dadd' 'add17_31' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 5368 [6/6] (6.55ns)   --->   "%mul16_32 = dmul i64 %mul15_32, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5368 'dmul' 'mul16_32' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 5369 [1/1] (0.00ns)   --->   "%bitcast_ln19_35 = bitcast i64 %trunc_ln19_120" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5369 'bitcast' 'bitcast_ln19_35' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 5370 [6/6] (6.55ns)   --->   "%mul15_33 = dmul i64 %bitcast_ln19_35, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5370 'dmul' 'mul15_33' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 5371 [4/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5371 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_281 : Operation 5372 [10/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5372 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_281 : Operation 5373 [16/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5373 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_281 : Operation 5374 [22/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5374 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_281 : Operation 5375 [28/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5375 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_281 : Operation 5376 [34/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5376 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_281 : Operation 5377 [40/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5377 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_281 : Operation 5378 [46/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5378 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_281 : Operation 5379 [52/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5379 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_281 : Operation 5380 [58/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5380 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_281 : Operation 5381 [59/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5381 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_281 : Operation 5382 [60/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5382 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_281 : Operation 5383 [61/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5383 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_281 : Operation 5384 [62/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5384 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 282 <SV = 281> <Delay = 7.04>
ST_282 : Operation 5385 [5/6] (6.55ns)   --->   "%mul20_27 = dmul i64 %mul20_26, i64 %tmp_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5385 'dmul' 'mul20_27' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 5386 [5/18] (6.15ns)   --->   "%tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5386 'dexp' 'tmp_29' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_282 : Operation 5387 [11/18] (6.15ns)   --->   "%tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5387 'dexp' 'tmp_30' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_282 : Operation 5388 [17/18] (6.15ns)   --->   "%tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5388 'dexp' 'tmp_31' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_282 : Operation 5389 [5/6] (6.90ns)   --->   "%add17_31 = dadd i64 %mul2_read, i64 %mul16_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5389 'dadd' 'add17_31' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 5390 [5/6] (6.55ns)   --->   "%mul16_32 = dmul i64 %mul15_32, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5390 'dmul' 'mul16_32' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 5391 [5/6] (6.55ns)   --->   "%mul15_33 = dmul i64 %bitcast_ln19_35, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5391 'dmul' 'mul15_33' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 5392 [3/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5392 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_282 : Operation 5393 [9/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5393 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_282 : Operation 5394 [15/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5394 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_282 : Operation 5395 [21/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5395 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_282 : Operation 5396 [27/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5396 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_282 : Operation 5397 [33/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5397 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_282 : Operation 5398 [39/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5398 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_282 : Operation 5399 [45/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5399 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_282 : Operation 5400 [51/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5400 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_282 : Operation 5401 [57/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5401 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_282 : Operation 5402 [58/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5402 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_282 : Operation 5403 [59/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5403 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_282 : Operation 5404 [60/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5404 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_282 : Operation 5405 [61/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5405 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 283 <SV = 282> <Delay = 7.04>
ST_283 : Operation 5406 [4/6] (6.55ns)   --->   "%mul20_27 = dmul i64 %mul20_26, i64 %tmp_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5406 'dmul' 'mul20_27' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 5407 [4/18] (6.15ns)   --->   "%tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5407 'dexp' 'tmp_29' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_283 : Operation 5408 [10/18] (6.15ns)   --->   "%tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5408 'dexp' 'tmp_30' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_283 : Operation 5409 [16/18] (6.15ns)   --->   "%tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5409 'dexp' 'tmp_31' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_283 : Operation 5410 [4/6] (6.90ns)   --->   "%add17_31 = dadd i64 %mul2_read, i64 %mul16_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5410 'dadd' 'add17_31' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 5411 [4/6] (6.55ns)   --->   "%mul16_32 = dmul i64 %mul15_32, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5411 'dmul' 'mul16_32' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 5412 [4/6] (6.55ns)   --->   "%mul15_33 = dmul i64 %bitcast_ln19_35, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5412 'dmul' 'mul15_33' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 5413 [2/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5413 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_283 : Operation 5414 [8/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5414 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_283 : Operation 5415 [14/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5415 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_283 : Operation 5416 [20/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5416 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_283 : Operation 5417 [26/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5417 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_283 : Operation 5418 [32/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5418 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_283 : Operation 5419 [38/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5419 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_283 : Operation 5420 [44/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5420 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_283 : Operation 5421 [50/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5421 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_283 : Operation 5422 [56/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5422 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_283 : Operation 5423 [57/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5423 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_283 : Operation 5424 [58/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5424 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_283 : Operation 5425 [59/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5425 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_283 : Operation 5426 [60/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5426 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 284 <SV = 283> <Delay = 7.04>
ST_284 : Operation 5427 [3/6] (6.55ns)   --->   "%mul20_27 = dmul i64 %mul20_26, i64 %tmp_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5427 'dmul' 'mul20_27' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 5428 [3/18] (6.15ns)   --->   "%tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5428 'dexp' 'tmp_29' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_284 : Operation 5429 [9/18] (6.15ns)   --->   "%tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5429 'dexp' 'tmp_30' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_284 : Operation 5430 [15/18] (6.15ns)   --->   "%tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5430 'dexp' 'tmp_31' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_284 : Operation 5431 [3/6] (6.90ns)   --->   "%add17_31 = dadd i64 %mul2_read, i64 %mul16_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5431 'dadd' 'add17_31' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 5432 [3/6] (6.55ns)   --->   "%mul16_32 = dmul i64 %mul15_32, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5432 'dmul' 'mul16_32' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 5433 [3/6] (6.55ns)   --->   "%mul15_33 = dmul i64 %bitcast_ln19_35, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5433 'dmul' 'mul15_33' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 5434 [1/71] (7.04ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5434 'readreq' 'gmem_load_36_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_284 : Operation 5435 [7/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5435 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_284 : Operation 5436 [13/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5436 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_284 : Operation 5437 [19/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5437 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_284 : Operation 5438 [25/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5438 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_284 : Operation 5439 [31/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5439 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_284 : Operation 5440 [37/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5440 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_284 : Operation 5441 [43/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5441 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_284 : Operation 5442 [49/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5442 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_284 : Operation 5443 [55/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5443 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_284 : Operation 5444 [56/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5444 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_284 : Operation 5445 [57/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5445 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_284 : Operation 5446 [58/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5446 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_284 : Operation 5447 [59/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5447 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 285 <SV = 284> <Delay = 7.04>
ST_285 : Operation 5448 [2/6] (6.55ns)   --->   "%mul20_27 = dmul i64 %mul20_26, i64 %tmp_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5448 'dmul' 'mul20_27' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 5449 [2/18] (6.15ns)   --->   "%tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5449 'dexp' 'tmp_29' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_285 : Operation 5450 [8/18] (6.15ns)   --->   "%tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5450 'dexp' 'tmp_30' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_285 : Operation 5451 [14/18] (6.15ns)   --->   "%tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5451 'dexp' 'tmp_31' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_285 : Operation 5452 [2/6] (6.90ns)   --->   "%add17_31 = dadd i64 %mul2_read, i64 %mul16_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5452 'dadd' 'add17_31' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 5453 [2/6] (6.55ns)   --->   "%mul16_32 = dmul i64 %mul15_32, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5453 'dmul' 'mul16_32' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 5454 [2/6] (6.55ns)   --->   "%mul15_33 = dmul i64 %bitcast_ln19_35, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5454 'dmul' 'mul15_33' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 5455 [1/1] (7.04ns)   --->   "%gmem_addr_36_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5455 'read' 'gmem_addr_36_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_285 : Operation 5456 [6/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5456 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_285 : Operation 5457 [12/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5457 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_285 : Operation 5458 [18/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5458 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_285 : Operation 5459 [24/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5459 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_285 : Operation 5460 [30/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5460 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_285 : Operation 5461 [36/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5461 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_285 : Operation 5462 [42/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5462 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_285 : Operation 5463 [48/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5463 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_285 : Operation 5464 [54/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5464 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_285 : Operation 5465 [55/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5465 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_285 : Operation 5466 [56/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5466 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_285 : Operation 5467 [57/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5467 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_285 : Operation 5468 [58/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5468 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 286 <SV = 285> <Delay = 7.04>
ST_286 : Operation 5469 [1/6] (6.55ns)   --->   "%mul20_27 = dmul i64 %mul20_26, i64 %tmp_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5469 'dmul' 'mul20_27' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 5470 [1/18] (6.15ns)   --->   "%tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5470 'dexp' 'tmp_29' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_286 : Operation 5471 [7/18] (6.15ns)   --->   "%tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5471 'dexp' 'tmp_30' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_286 : Operation 5472 [13/18] (6.15ns)   --->   "%tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5472 'dexp' 'tmp_31' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_286 : Operation 5473 [1/6] (6.90ns)   --->   "%add17_31 = dadd i64 %mul2_read, i64 %mul16_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5473 'dadd' 'add17_31' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 5474 [1/6] (6.55ns)   --->   "%mul16_32 = dmul i64 %mul15_32, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5474 'dmul' 'mul16_32' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 5475 [1/6] (6.55ns)   --->   "%mul15_33 = dmul i64 %bitcast_ln19_35, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5475 'dmul' 'mul15_33' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 5476 [1/1] (0.00ns)   --->   "%shl_ln19_35 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_121, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5476 'bitconcatenate' 'shl_ln19_35' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 5477 [1/1] (0.00ns)   --->   "%zext_ln19_74 = zext i8 %shl_ln19_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5477 'zext' 'zext_ln19_74' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 5478 [1/1] (3.58ns)   --->   "%lshr_ln19_36 = lshr i256 %gmem_addr_36_read, i256 %zext_ln19_74" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5478 'lshr' 'lshr_ln19_36' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 5479 [1/1] (0.00ns)   --->   "%trunc_ln19_122 = trunc i256 %lshr_ln19_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5479 'trunc' 'trunc_ln19_122' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 5480 [5/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5480 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_286 : Operation 5481 [11/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5481 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_286 : Operation 5482 [17/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5482 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_286 : Operation 5483 [23/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5483 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_286 : Operation 5484 [29/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5484 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_286 : Operation 5485 [35/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5485 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_286 : Operation 5486 [41/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5486 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_286 : Operation 5487 [47/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5487 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_286 : Operation 5488 [53/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5488 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_286 : Operation 5489 [54/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5489 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_286 : Operation 5490 [55/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5490 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_286 : Operation 5491 [56/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5491 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_286 : Operation 5492 [57/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5492 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 287 <SV = 286> <Delay = 7.04>
ST_287 : Operation 5493 [6/6] (6.55ns)   --->   "%mul20_28 = dmul i64 %mul20_27, i64 %tmp_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5493 'dmul' 'mul20_28' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 5494 [6/18] (6.15ns)   --->   "%tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5494 'dexp' 'tmp_30' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_287 : Operation 5495 [12/18] (6.15ns)   --->   "%tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5495 'dexp' 'tmp_31' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_287 : Operation 5496 [18/18] (6.15ns)   --->   "%tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5496 'dexp' 'tmp_32' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_287 : Operation 5497 [6/6] (6.90ns)   --->   "%add17_32 = dadd i64 %mul2_read, i64 %mul16_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5497 'dadd' 'add17_32' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 5498 [6/6] (6.55ns)   --->   "%mul16_33 = dmul i64 %mul15_33, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5498 'dmul' 'mul16_33' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 5499 [1/1] (0.00ns)   --->   "%bitcast_ln19_36 = bitcast i64 %trunc_ln19_122" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5499 'bitcast' 'bitcast_ln19_36' <Predicate = true> <Delay = 0.00>
ST_287 : Operation 5500 [6/6] (6.55ns)   --->   "%mul15_34 = dmul i64 %bitcast_ln19_36, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5500 'dmul' 'mul15_34' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 5501 [4/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5501 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_287 : Operation 5502 [10/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5502 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_287 : Operation 5503 [16/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5503 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_287 : Operation 5504 [22/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5504 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_287 : Operation 5505 [28/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5505 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_287 : Operation 5506 [34/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5506 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_287 : Operation 5507 [40/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5507 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_287 : Operation 5508 [46/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5508 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_287 : Operation 5509 [52/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5509 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_287 : Operation 5510 [53/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5510 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_287 : Operation 5511 [54/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5511 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_287 : Operation 5512 [55/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5512 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_287 : Operation 5513 [56/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5513 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 288 <SV = 287> <Delay = 7.04>
ST_288 : Operation 5514 [5/6] (6.55ns)   --->   "%mul20_28 = dmul i64 %mul20_27, i64 %tmp_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5514 'dmul' 'mul20_28' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 5515 [5/18] (6.15ns)   --->   "%tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5515 'dexp' 'tmp_30' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_288 : Operation 5516 [11/18] (6.15ns)   --->   "%tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5516 'dexp' 'tmp_31' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_288 : Operation 5517 [17/18] (6.15ns)   --->   "%tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5517 'dexp' 'tmp_32' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_288 : Operation 5518 [5/6] (6.90ns)   --->   "%add17_32 = dadd i64 %mul2_read, i64 %mul16_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5518 'dadd' 'add17_32' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 5519 [5/6] (6.55ns)   --->   "%mul16_33 = dmul i64 %mul15_33, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5519 'dmul' 'mul16_33' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 5520 [5/6] (6.55ns)   --->   "%mul15_34 = dmul i64 %bitcast_ln19_36, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5520 'dmul' 'mul15_34' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 5521 [3/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5521 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_288 : Operation 5522 [9/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5522 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_288 : Operation 5523 [15/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5523 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_288 : Operation 5524 [21/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5524 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_288 : Operation 5525 [27/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5525 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_288 : Operation 5526 [33/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5526 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_288 : Operation 5527 [39/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5527 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_288 : Operation 5528 [45/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5528 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_288 : Operation 5529 [51/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5529 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_288 : Operation 5530 [52/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5530 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_288 : Operation 5531 [53/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5531 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_288 : Operation 5532 [54/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5532 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_288 : Operation 5533 [55/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5533 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 289 <SV = 288> <Delay = 7.04>
ST_289 : Operation 5534 [4/6] (6.55ns)   --->   "%mul20_28 = dmul i64 %mul20_27, i64 %tmp_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5534 'dmul' 'mul20_28' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 5535 [4/18] (6.15ns)   --->   "%tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5535 'dexp' 'tmp_30' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_289 : Operation 5536 [10/18] (6.15ns)   --->   "%tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5536 'dexp' 'tmp_31' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_289 : Operation 5537 [16/18] (6.15ns)   --->   "%tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5537 'dexp' 'tmp_32' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_289 : Operation 5538 [4/6] (6.90ns)   --->   "%add17_32 = dadd i64 %mul2_read, i64 %mul16_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5538 'dadd' 'add17_32' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 5539 [4/6] (6.55ns)   --->   "%mul16_33 = dmul i64 %mul15_33, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5539 'dmul' 'mul16_33' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 5540 [4/6] (6.55ns)   --->   "%mul15_34 = dmul i64 %bitcast_ln19_36, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5540 'dmul' 'mul15_34' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 5541 [2/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5541 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_289 : Operation 5542 [8/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5542 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_289 : Operation 5543 [14/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5543 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_289 : Operation 5544 [20/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5544 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_289 : Operation 5545 [26/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5545 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_289 : Operation 5546 [32/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5546 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_289 : Operation 5547 [38/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5547 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_289 : Operation 5548 [44/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5548 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_289 : Operation 5549 [50/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5549 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_289 : Operation 5550 [51/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5550 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_289 : Operation 5551 [52/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5551 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_289 : Operation 5552 [53/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5552 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_289 : Operation 5553 [54/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5553 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 290 <SV = 289> <Delay = 7.04>
ST_290 : Operation 5554 [3/6] (6.55ns)   --->   "%mul20_28 = dmul i64 %mul20_27, i64 %tmp_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5554 'dmul' 'mul20_28' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 5555 [3/18] (6.15ns)   --->   "%tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5555 'dexp' 'tmp_30' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_290 : Operation 5556 [9/18] (6.15ns)   --->   "%tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5556 'dexp' 'tmp_31' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_290 : Operation 5557 [15/18] (6.15ns)   --->   "%tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5557 'dexp' 'tmp_32' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_290 : Operation 5558 [3/6] (6.90ns)   --->   "%add17_32 = dadd i64 %mul2_read, i64 %mul16_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5558 'dadd' 'add17_32' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 5559 [3/6] (6.55ns)   --->   "%mul16_33 = dmul i64 %mul15_33, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5559 'dmul' 'mul16_33' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 5560 [3/6] (6.55ns)   --->   "%mul15_34 = dmul i64 %bitcast_ln19_36, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5560 'dmul' 'mul15_34' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 5561 [1/71] (7.04ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5561 'readreq' 'gmem_load_37_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_290 : Operation 5562 [7/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5562 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_290 : Operation 5563 [13/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5563 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_290 : Operation 5564 [19/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5564 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_290 : Operation 5565 [25/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5565 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_290 : Operation 5566 [31/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5566 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_290 : Operation 5567 [37/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5567 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_290 : Operation 5568 [43/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5568 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_290 : Operation 5569 [49/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5569 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_290 : Operation 5570 [50/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5570 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_290 : Operation 5571 [51/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5571 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_290 : Operation 5572 [52/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5572 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_290 : Operation 5573 [53/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5573 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 291 <SV = 290> <Delay = 7.04>
ST_291 : Operation 5574 [2/6] (6.55ns)   --->   "%mul20_28 = dmul i64 %mul20_27, i64 %tmp_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5574 'dmul' 'mul20_28' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 5575 [2/18] (6.15ns)   --->   "%tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5575 'dexp' 'tmp_30' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_291 : Operation 5576 [8/18] (6.15ns)   --->   "%tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5576 'dexp' 'tmp_31' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_291 : Operation 5577 [14/18] (6.15ns)   --->   "%tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5577 'dexp' 'tmp_32' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_291 : Operation 5578 [2/6] (6.90ns)   --->   "%add17_32 = dadd i64 %mul2_read, i64 %mul16_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5578 'dadd' 'add17_32' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 5579 [2/6] (6.55ns)   --->   "%mul16_33 = dmul i64 %mul15_33, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5579 'dmul' 'mul16_33' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 5580 [2/6] (6.55ns)   --->   "%mul15_34 = dmul i64 %bitcast_ln19_36, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5580 'dmul' 'mul15_34' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 5581 [1/1] (7.04ns)   --->   "%gmem_addr_37_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5581 'read' 'gmem_addr_37_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_291 : Operation 5582 [6/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5582 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_291 : Operation 5583 [12/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5583 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_291 : Operation 5584 [18/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5584 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_291 : Operation 5585 [24/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5585 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_291 : Operation 5586 [30/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5586 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_291 : Operation 5587 [36/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5587 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_291 : Operation 5588 [42/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5588 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_291 : Operation 5589 [48/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5589 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_291 : Operation 5590 [49/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5590 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_291 : Operation 5591 [50/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5591 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_291 : Operation 5592 [51/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5592 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_291 : Operation 5593 [52/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5593 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 292 <SV = 291> <Delay = 7.04>
ST_292 : Operation 5594 [1/6] (6.55ns)   --->   "%mul20_28 = dmul i64 %mul20_27, i64 %tmp_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5594 'dmul' 'mul20_28' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 5595 [1/18] (6.15ns)   --->   "%tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5595 'dexp' 'tmp_30' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_292 : Operation 5596 [7/18] (6.15ns)   --->   "%tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5596 'dexp' 'tmp_31' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_292 : Operation 5597 [13/18] (6.15ns)   --->   "%tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5597 'dexp' 'tmp_32' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_292 : Operation 5598 [1/6] (6.90ns)   --->   "%add17_32 = dadd i64 %mul2_read, i64 %mul16_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5598 'dadd' 'add17_32' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 5599 [1/6] (6.55ns)   --->   "%mul16_33 = dmul i64 %mul15_33, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5599 'dmul' 'mul16_33' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 5600 [1/6] (6.55ns)   --->   "%mul15_34 = dmul i64 %bitcast_ln19_36, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5600 'dmul' 'mul15_34' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 5601 [1/1] (0.00ns)   --->   "%shl_ln19_36 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_123, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5601 'bitconcatenate' 'shl_ln19_36' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 5602 [1/1] (0.00ns)   --->   "%zext_ln19_76 = zext i8 %shl_ln19_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5602 'zext' 'zext_ln19_76' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 5603 [1/1] (3.58ns)   --->   "%lshr_ln19_37 = lshr i256 %gmem_addr_37_read, i256 %zext_ln19_76" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5603 'lshr' 'lshr_ln19_37' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 5604 [1/1] (0.00ns)   --->   "%trunc_ln19_124 = trunc i256 %lshr_ln19_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5604 'trunc' 'trunc_ln19_124' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 5605 [5/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5605 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_292 : Operation 5606 [11/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5606 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_292 : Operation 5607 [17/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5607 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_292 : Operation 5608 [23/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5608 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_292 : Operation 5609 [29/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5609 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_292 : Operation 5610 [35/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5610 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_292 : Operation 5611 [41/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5611 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_292 : Operation 5612 [47/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5612 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_292 : Operation 5613 [48/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5613 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_292 : Operation 5614 [49/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5614 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_292 : Operation 5615 [50/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5615 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_292 : Operation 5616 [51/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5616 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 293 <SV = 292> <Delay = 7.04>
ST_293 : Operation 5617 [6/6] (6.55ns)   --->   "%mul20_29 = dmul i64 %mul20_28, i64 %tmp_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5617 'dmul' 'mul20_29' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 5618 [6/18] (6.15ns)   --->   "%tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5618 'dexp' 'tmp_31' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_293 : Operation 5619 [12/18] (6.15ns)   --->   "%tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5619 'dexp' 'tmp_32' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_293 : Operation 5620 [18/18] (6.15ns)   --->   "%tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5620 'dexp' 'tmp_33' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_293 : Operation 5621 [6/6] (6.90ns)   --->   "%add17_33 = dadd i64 %mul2_read, i64 %mul16_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5621 'dadd' 'add17_33' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 5622 [6/6] (6.55ns)   --->   "%mul16_34 = dmul i64 %mul15_34, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5622 'dmul' 'mul16_34' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 5623 [1/1] (0.00ns)   --->   "%bitcast_ln19_37 = bitcast i64 %trunc_ln19_124" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5623 'bitcast' 'bitcast_ln19_37' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 5624 [6/6] (6.55ns)   --->   "%mul15_35 = dmul i64 %bitcast_ln19_37, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5624 'dmul' 'mul15_35' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 5625 [4/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5625 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_293 : Operation 5626 [10/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5626 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_293 : Operation 5627 [16/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5627 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_293 : Operation 5628 [22/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5628 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_293 : Operation 5629 [28/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5629 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_293 : Operation 5630 [34/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5630 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_293 : Operation 5631 [40/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5631 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_293 : Operation 5632 [46/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5632 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_293 : Operation 5633 [47/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5633 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_293 : Operation 5634 [48/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5634 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_293 : Operation 5635 [49/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5635 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_293 : Operation 5636 [50/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5636 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 294 <SV = 293> <Delay = 7.04>
ST_294 : Operation 5637 [5/6] (6.55ns)   --->   "%mul20_29 = dmul i64 %mul20_28, i64 %tmp_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5637 'dmul' 'mul20_29' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 5638 [5/18] (6.15ns)   --->   "%tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5638 'dexp' 'tmp_31' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_294 : Operation 5639 [11/18] (6.15ns)   --->   "%tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5639 'dexp' 'tmp_32' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_294 : Operation 5640 [17/18] (6.15ns)   --->   "%tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5640 'dexp' 'tmp_33' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_294 : Operation 5641 [5/6] (6.90ns)   --->   "%add17_33 = dadd i64 %mul2_read, i64 %mul16_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5641 'dadd' 'add17_33' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 5642 [5/6] (6.55ns)   --->   "%mul16_34 = dmul i64 %mul15_34, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5642 'dmul' 'mul16_34' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 5643 [5/6] (6.55ns)   --->   "%mul15_35 = dmul i64 %bitcast_ln19_37, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5643 'dmul' 'mul15_35' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 5644 [3/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5644 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_294 : Operation 5645 [9/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5645 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_294 : Operation 5646 [15/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5646 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_294 : Operation 5647 [21/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5647 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_294 : Operation 5648 [27/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5648 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_294 : Operation 5649 [33/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5649 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_294 : Operation 5650 [39/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5650 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_294 : Operation 5651 [45/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5651 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_294 : Operation 5652 [46/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5652 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_294 : Operation 5653 [47/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5653 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_294 : Operation 5654 [48/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5654 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_294 : Operation 5655 [49/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5655 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 295 <SV = 294> <Delay = 7.04>
ST_295 : Operation 5656 [4/6] (6.55ns)   --->   "%mul20_29 = dmul i64 %mul20_28, i64 %tmp_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5656 'dmul' 'mul20_29' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 5657 [4/18] (6.15ns)   --->   "%tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5657 'dexp' 'tmp_31' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_295 : Operation 5658 [10/18] (6.15ns)   --->   "%tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5658 'dexp' 'tmp_32' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_295 : Operation 5659 [16/18] (6.15ns)   --->   "%tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5659 'dexp' 'tmp_33' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_295 : Operation 5660 [4/6] (6.90ns)   --->   "%add17_33 = dadd i64 %mul2_read, i64 %mul16_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5660 'dadd' 'add17_33' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 5661 [4/6] (6.55ns)   --->   "%mul16_34 = dmul i64 %mul15_34, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5661 'dmul' 'mul16_34' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 5662 [4/6] (6.55ns)   --->   "%mul15_35 = dmul i64 %bitcast_ln19_37, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5662 'dmul' 'mul15_35' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 5663 [2/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5663 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_295 : Operation 5664 [8/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5664 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_295 : Operation 5665 [14/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5665 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_295 : Operation 5666 [20/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5666 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_295 : Operation 5667 [26/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5667 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_295 : Operation 5668 [32/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5668 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_295 : Operation 5669 [38/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5669 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_295 : Operation 5670 [44/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5670 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_295 : Operation 5671 [45/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5671 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_295 : Operation 5672 [46/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5672 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_295 : Operation 5673 [47/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5673 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_295 : Operation 5674 [48/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5674 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 296 <SV = 295> <Delay = 7.04>
ST_296 : Operation 5675 [3/6] (6.55ns)   --->   "%mul20_29 = dmul i64 %mul20_28, i64 %tmp_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5675 'dmul' 'mul20_29' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 5676 [3/18] (6.15ns)   --->   "%tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5676 'dexp' 'tmp_31' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_296 : Operation 5677 [9/18] (6.15ns)   --->   "%tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5677 'dexp' 'tmp_32' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_296 : Operation 5678 [15/18] (6.15ns)   --->   "%tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5678 'dexp' 'tmp_33' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_296 : Operation 5679 [3/6] (6.90ns)   --->   "%add17_33 = dadd i64 %mul2_read, i64 %mul16_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5679 'dadd' 'add17_33' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 5680 [3/6] (6.55ns)   --->   "%mul16_34 = dmul i64 %mul15_34, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5680 'dmul' 'mul16_34' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 5681 [3/6] (6.55ns)   --->   "%mul15_35 = dmul i64 %bitcast_ln19_37, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5681 'dmul' 'mul15_35' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 5682 [1/71] (7.04ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5682 'readreq' 'gmem_load_38_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_296 : Operation 5683 [7/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5683 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_296 : Operation 5684 [13/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5684 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_296 : Operation 5685 [19/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5685 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_296 : Operation 5686 [25/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5686 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_296 : Operation 5687 [31/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5687 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_296 : Operation 5688 [37/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5688 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_296 : Operation 5689 [43/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5689 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_296 : Operation 5690 [44/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5690 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_296 : Operation 5691 [45/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5691 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_296 : Operation 5692 [46/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5692 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_296 : Operation 5693 [47/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5693 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 297 <SV = 296> <Delay = 7.04>
ST_297 : Operation 5694 [2/6] (6.55ns)   --->   "%mul20_29 = dmul i64 %mul20_28, i64 %tmp_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5694 'dmul' 'mul20_29' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 5695 [2/18] (6.15ns)   --->   "%tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5695 'dexp' 'tmp_31' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_297 : Operation 5696 [8/18] (6.15ns)   --->   "%tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5696 'dexp' 'tmp_32' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_297 : Operation 5697 [14/18] (6.15ns)   --->   "%tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5697 'dexp' 'tmp_33' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_297 : Operation 5698 [2/6] (6.90ns)   --->   "%add17_33 = dadd i64 %mul2_read, i64 %mul16_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5698 'dadd' 'add17_33' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 5699 [2/6] (6.55ns)   --->   "%mul16_34 = dmul i64 %mul15_34, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5699 'dmul' 'mul16_34' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 5700 [2/6] (6.55ns)   --->   "%mul15_35 = dmul i64 %bitcast_ln19_37, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5700 'dmul' 'mul15_35' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 5701 [1/1] (7.04ns)   --->   "%gmem_addr_38_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5701 'read' 'gmem_addr_38_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_297 : Operation 5702 [6/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5702 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_297 : Operation 5703 [12/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5703 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_297 : Operation 5704 [18/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5704 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_297 : Operation 5705 [24/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5705 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_297 : Operation 5706 [30/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5706 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_297 : Operation 5707 [36/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5707 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_297 : Operation 5708 [42/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5708 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_297 : Operation 5709 [43/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5709 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_297 : Operation 5710 [44/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5710 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_297 : Operation 5711 [45/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5711 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_297 : Operation 5712 [46/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5712 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 298 <SV = 297> <Delay = 7.04>
ST_298 : Operation 5713 [1/6] (6.55ns)   --->   "%mul20_29 = dmul i64 %mul20_28, i64 %tmp_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5713 'dmul' 'mul20_29' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 5714 [1/18] (6.15ns)   --->   "%tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5714 'dexp' 'tmp_31' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_298 : Operation 5715 [7/18] (6.15ns)   --->   "%tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5715 'dexp' 'tmp_32' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_298 : Operation 5716 [13/18] (6.15ns)   --->   "%tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5716 'dexp' 'tmp_33' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_298 : Operation 5717 [1/6] (6.90ns)   --->   "%add17_33 = dadd i64 %mul2_read, i64 %mul16_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5717 'dadd' 'add17_33' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 5718 [1/6] (6.55ns)   --->   "%mul16_34 = dmul i64 %mul15_34, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5718 'dmul' 'mul16_34' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 5719 [1/6] (6.55ns)   --->   "%mul15_35 = dmul i64 %bitcast_ln19_37, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5719 'dmul' 'mul15_35' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 5720 [1/1] (0.00ns)   --->   "%shl_ln19_37 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_125, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5720 'bitconcatenate' 'shl_ln19_37' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 5721 [1/1] (0.00ns)   --->   "%zext_ln19_78 = zext i8 %shl_ln19_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5721 'zext' 'zext_ln19_78' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 5722 [1/1] (3.58ns)   --->   "%lshr_ln19_38 = lshr i256 %gmem_addr_38_read, i256 %zext_ln19_78" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5722 'lshr' 'lshr_ln19_38' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 5723 [1/1] (0.00ns)   --->   "%trunc_ln19_126 = trunc i256 %lshr_ln19_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5723 'trunc' 'trunc_ln19_126' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 5724 [5/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5724 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_298 : Operation 5725 [11/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5725 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_298 : Operation 5726 [17/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5726 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_298 : Operation 5727 [23/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5727 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_298 : Operation 5728 [29/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5728 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_298 : Operation 5729 [35/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5729 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_298 : Operation 5730 [41/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5730 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_298 : Operation 5731 [42/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5731 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_298 : Operation 5732 [43/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5732 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_298 : Operation 5733 [44/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5733 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_298 : Operation 5734 [45/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5734 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 299 <SV = 298> <Delay = 7.04>
ST_299 : Operation 5735 [6/6] (6.55ns)   --->   "%mul20_30 = dmul i64 %mul20_29, i64 %tmp_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5735 'dmul' 'mul20_30' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 5736 [6/18] (6.15ns)   --->   "%tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5736 'dexp' 'tmp_32' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_299 : Operation 5737 [12/18] (6.15ns)   --->   "%tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5737 'dexp' 'tmp_33' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_299 : Operation 5738 [18/18] (6.15ns)   --->   "%tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5738 'dexp' 'tmp_34' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_299 : Operation 5739 [6/6] (6.90ns)   --->   "%add17_34 = dadd i64 %mul2_read, i64 %mul16_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5739 'dadd' 'add17_34' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 5740 [6/6] (6.55ns)   --->   "%mul16_35 = dmul i64 %mul15_35, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5740 'dmul' 'mul16_35' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 5741 [1/1] (0.00ns)   --->   "%bitcast_ln19_38 = bitcast i64 %trunc_ln19_126" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5741 'bitcast' 'bitcast_ln19_38' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 5742 [6/6] (6.55ns)   --->   "%mul15_36 = dmul i64 %bitcast_ln19_38, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5742 'dmul' 'mul15_36' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 5743 [4/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5743 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_299 : Operation 5744 [10/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5744 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_299 : Operation 5745 [16/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5745 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_299 : Operation 5746 [22/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5746 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_299 : Operation 5747 [28/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5747 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_299 : Operation 5748 [34/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5748 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_299 : Operation 5749 [40/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5749 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_299 : Operation 5750 [41/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5750 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_299 : Operation 5751 [42/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5751 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_299 : Operation 5752 [43/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5752 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_299 : Operation 5753 [44/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5753 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 300 <SV = 299> <Delay = 7.04>
ST_300 : Operation 5754 [5/6] (6.55ns)   --->   "%mul20_30 = dmul i64 %mul20_29, i64 %tmp_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5754 'dmul' 'mul20_30' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 5755 [5/18] (6.15ns)   --->   "%tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5755 'dexp' 'tmp_32' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_300 : Operation 5756 [11/18] (6.15ns)   --->   "%tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5756 'dexp' 'tmp_33' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_300 : Operation 5757 [17/18] (6.15ns)   --->   "%tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5757 'dexp' 'tmp_34' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_300 : Operation 5758 [5/6] (6.90ns)   --->   "%add17_34 = dadd i64 %mul2_read, i64 %mul16_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5758 'dadd' 'add17_34' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 5759 [5/6] (6.55ns)   --->   "%mul16_35 = dmul i64 %mul15_35, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5759 'dmul' 'mul16_35' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 5760 [5/6] (6.55ns)   --->   "%mul15_36 = dmul i64 %bitcast_ln19_38, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5760 'dmul' 'mul15_36' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 5761 [3/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5761 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_300 : Operation 5762 [9/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5762 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_300 : Operation 5763 [15/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5763 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_300 : Operation 5764 [21/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5764 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_300 : Operation 5765 [27/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5765 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_300 : Operation 5766 [33/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5766 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_300 : Operation 5767 [39/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5767 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_300 : Operation 5768 [40/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5768 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_300 : Operation 5769 [41/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5769 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_300 : Operation 5770 [42/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5770 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_300 : Operation 5771 [43/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5771 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 301 <SV = 300> <Delay = 7.04>
ST_301 : Operation 5772 [4/6] (6.55ns)   --->   "%mul20_30 = dmul i64 %mul20_29, i64 %tmp_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5772 'dmul' 'mul20_30' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 5773 [4/18] (6.15ns)   --->   "%tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5773 'dexp' 'tmp_32' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_301 : Operation 5774 [10/18] (6.15ns)   --->   "%tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5774 'dexp' 'tmp_33' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_301 : Operation 5775 [16/18] (6.15ns)   --->   "%tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5775 'dexp' 'tmp_34' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_301 : Operation 5776 [4/6] (6.90ns)   --->   "%add17_34 = dadd i64 %mul2_read, i64 %mul16_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5776 'dadd' 'add17_34' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 5777 [4/6] (6.55ns)   --->   "%mul16_35 = dmul i64 %mul15_35, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5777 'dmul' 'mul16_35' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 5778 [4/6] (6.55ns)   --->   "%mul15_36 = dmul i64 %bitcast_ln19_38, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5778 'dmul' 'mul15_36' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 5779 [2/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5779 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_301 : Operation 5780 [8/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5780 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_301 : Operation 5781 [14/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5781 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_301 : Operation 5782 [20/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5782 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_301 : Operation 5783 [26/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5783 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_301 : Operation 5784 [32/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5784 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_301 : Operation 5785 [38/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5785 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_301 : Operation 5786 [39/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5786 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_301 : Operation 5787 [40/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5787 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_301 : Operation 5788 [41/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5788 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_301 : Operation 5789 [42/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5789 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 302 <SV = 301> <Delay = 7.04>
ST_302 : Operation 5790 [3/6] (6.55ns)   --->   "%mul20_30 = dmul i64 %mul20_29, i64 %tmp_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5790 'dmul' 'mul20_30' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 5791 [3/18] (6.15ns)   --->   "%tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5791 'dexp' 'tmp_32' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_302 : Operation 5792 [9/18] (6.15ns)   --->   "%tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5792 'dexp' 'tmp_33' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_302 : Operation 5793 [15/18] (6.15ns)   --->   "%tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5793 'dexp' 'tmp_34' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_302 : Operation 5794 [3/6] (6.90ns)   --->   "%add17_34 = dadd i64 %mul2_read, i64 %mul16_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5794 'dadd' 'add17_34' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 5795 [3/6] (6.55ns)   --->   "%mul16_35 = dmul i64 %mul15_35, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5795 'dmul' 'mul16_35' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 5796 [3/6] (6.55ns)   --->   "%mul15_36 = dmul i64 %bitcast_ln19_38, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5796 'dmul' 'mul15_36' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 5797 [1/71] (7.04ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5797 'readreq' 'gmem_load_39_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_302 : Operation 5798 [7/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5798 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_302 : Operation 5799 [13/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5799 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_302 : Operation 5800 [19/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5800 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_302 : Operation 5801 [25/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5801 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_302 : Operation 5802 [31/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5802 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_302 : Operation 5803 [37/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5803 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_302 : Operation 5804 [38/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5804 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_302 : Operation 5805 [39/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5805 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_302 : Operation 5806 [40/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5806 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_302 : Operation 5807 [41/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5807 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 303 <SV = 302> <Delay = 7.04>
ST_303 : Operation 5808 [2/6] (6.55ns)   --->   "%mul20_30 = dmul i64 %mul20_29, i64 %tmp_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5808 'dmul' 'mul20_30' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 5809 [2/18] (6.15ns)   --->   "%tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5809 'dexp' 'tmp_32' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_303 : Operation 5810 [8/18] (6.15ns)   --->   "%tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5810 'dexp' 'tmp_33' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_303 : Operation 5811 [14/18] (6.15ns)   --->   "%tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5811 'dexp' 'tmp_34' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_303 : Operation 5812 [2/6] (6.90ns)   --->   "%add17_34 = dadd i64 %mul2_read, i64 %mul16_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5812 'dadd' 'add17_34' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 5813 [2/6] (6.55ns)   --->   "%mul16_35 = dmul i64 %mul15_35, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5813 'dmul' 'mul16_35' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 5814 [2/6] (6.55ns)   --->   "%mul15_36 = dmul i64 %bitcast_ln19_38, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5814 'dmul' 'mul15_36' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 5815 [1/1] (7.04ns)   --->   "%gmem_addr_39_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5815 'read' 'gmem_addr_39_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_303 : Operation 5816 [6/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5816 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_303 : Operation 5817 [12/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5817 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_303 : Operation 5818 [18/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5818 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_303 : Operation 5819 [24/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5819 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_303 : Operation 5820 [30/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5820 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_303 : Operation 5821 [36/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5821 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_303 : Operation 5822 [37/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5822 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_303 : Operation 5823 [38/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5823 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_303 : Operation 5824 [39/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5824 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_303 : Operation 5825 [40/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5825 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 304 <SV = 303> <Delay = 7.04>
ST_304 : Operation 5826 [1/6] (6.55ns)   --->   "%mul20_30 = dmul i64 %mul20_29, i64 %tmp_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5826 'dmul' 'mul20_30' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 5827 [1/18] (6.15ns)   --->   "%tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5827 'dexp' 'tmp_32' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_304 : Operation 5828 [7/18] (6.15ns)   --->   "%tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5828 'dexp' 'tmp_33' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_304 : Operation 5829 [13/18] (6.15ns)   --->   "%tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5829 'dexp' 'tmp_34' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_304 : Operation 5830 [1/6] (6.90ns)   --->   "%add17_34 = dadd i64 %mul2_read, i64 %mul16_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5830 'dadd' 'add17_34' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 5831 [1/6] (6.55ns)   --->   "%mul16_35 = dmul i64 %mul15_35, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5831 'dmul' 'mul16_35' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 5832 [1/6] (6.55ns)   --->   "%mul15_36 = dmul i64 %bitcast_ln19_38, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5832 'dmul' 'mul15_36' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 5833 [1/1] (0.00ns)   --->   "%shl_ln19_38 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_127, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5833 'bitconcatenate' 'shl_ln19_38' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 5834 [1/1] (0.00ns)   --->   "%zext_ln19_80 = zext i8 %shl_ln19_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5834 'zext' 'zext_ln19_80' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 5835 [1/1] (3.58ns)   --->   "%lshr_ln19_39 = lshr i256 %gmem_addr_39_read, i256 %zext_ln19_80" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5835 'lshr' 'lshr_ln19_39' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 5836 [1/1] (0.00ns)   --->   "%trunc_ln19_128 = trunc i256 %lshr_ln19_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5836 'trunc' 'trunc_ln19_128' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 5837 [5/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5837 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_304 : Operation 5838 [11/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5838 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_304 : Operation 5839 [17/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5839 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_304 : Operation 5840 [23/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5840 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_304 : Operation 5841 [29/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5841 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_304 : Operation 5842 [35/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5842 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_304 : Operation 5843 [36/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5843 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_304 : Operation 5844 [37/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5844 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_304 : Operation 5845 [38/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5845 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_304 : Operation 5846 [39/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5846 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 305 <SV = 304> <Delay = 7.04>
ST_305 : Operation 5847 [6/6] (6.55ns)   --->   "%mul20_31 = dmul i64 %mul20_30, i64 %tmp_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5847 'dmul' 'mul20_31' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 5848 [6/18] (6.15ns)   --->   "%tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5848 'dexp' 'tmp_33' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_305 : Operation 5849 [12/18] (6.15ns)   --->   "%tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5849 'dexp' 'tmp_34' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_305 : Operation 5850 [18/18] (6.15ns)   --->   "%tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5850 'dexp' 'tmp_35' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_305 : Operation 5851 [6/6] (6.90ns)   --->   "%add17_35 = dadd i64 %mul2_read, i64 %mul16_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5851 'dadd' 'add17_35' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 5852 [6/6] (6.55ns)   --->   "%mul16_36 = dmul i64 %mul15_36, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5852 'dmul' 'mul16_36' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 5853 [1/1] (0.00ns)   --->   "%bitcast_ln19_39 = bitcast i64 %trunc_ln19_128" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5853 'bitcast' 'bitcast_ln19_39' <Predicate = true> <Delay = 0.00>
ST_305 : Operation 5854 [6/6] (6.55ns)   --->   "%mul15_37 = dmul i64 %bitcast_ln19_39, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5854 'dmul' 'mul15_37' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 5855 [4/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5855 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_305 : Operation 5856 [10/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5856 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_305 : Operation 5857 [16/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5857 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_305 : Operation 5858 [22/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5858 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_305 : Operation 5859 [28/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5859 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_305 : Operation 5860 [34/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5860 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_305 : Operation 5861 [35/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5861 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_305 : Operation 5862 [36/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5862 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_305 : Operation 5863 [37/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5863 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_305 : Operation 5864 [38/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5864 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 306 <SV = 305> <Delay = 7.04>
ST_306 : Operation 5865 [5/6] (6.55ns)   --->   "%mul20_31 = dmul i64 %mul20_30, i64 %tmp_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5865 'dmul' 'mul20_31' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 5866 [5/18] (6.15ns)   --->   "%tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5866 'dexp' 'tmp_33' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_306 : Operation 5867 [11/18] (6.15ns)   --->   "%tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5867 'dexp' 'tmp_34' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_306 : Operation 5868 [17/18] (6.15ns)   --->   "%tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5868 'dexp' 'tmp_35' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_306 : Operation 5869 [5/6] (6.90ns)   --->   "%add17_35 = dadd i64 %mul2_read, i64 %mul16_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5869 'dadd' 'add17_35' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 5870 [5/6] (6.55ns)   --->   "%mul16_36 = dmul i64 %mul15_36, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5870 'dmul' 'mul16_36' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 5871 [5/6] (6.55ns)   --->   "%mul15_37 = dmul i64 %bitcast_ln19_39, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5871 'dmul' 'mul15_37' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 5872 [3/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5872 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_306 : Operation 5873 [9/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5873 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_306 : Operation 5874 [15/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5874 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_306 : Operation 5875 [21/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5875 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_306 : Operation 5876 [27/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5876 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_306 : Operation 5877 [33/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5877 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_306 : Operation 5878 [34/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5878 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_306 : Operation 5879 [35/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5879 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_306 : Operation 5880 [36/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5880 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_306 : Operation 5881 [37/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5881 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 307 <SV = 306> <Delay = 7.04>
ST_307 : Operation 5882 [4/6] (6.55ns)   --->   "%mul20_31 = dmul i64 %mul20_30, i64 %tmp_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5882 'dmul' 'mul20_31' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 5883 [4/18] (6.15ns)   --->   "%tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5883 'dexp' 'tmp_33' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_307 : Operation 5884 [10/18] (6.15ns)   --->   "%tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5884 'dexp' 'tmp_34' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_307 : Operation 5885 [16/18] (6.15ns)   --->   "%tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5885 'dexp' 'tmp_35' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_307 : Operation 5886 [4/6] (6.90ns)   --->   "%add17_35 = dadd i64 %mul2_read, i64 %mul16_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5886 'dadd' 'add17_35' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 5887 [4/6] (6.55ns)   --->   "%mul16_36 = dmul i64 %mul15_36, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5887 'dmul' 'mul16_36' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 5888 [4/6] (6.55ns)   --->   "%mul15_37 = dmul i64 %bitcast_ln19_39, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5888 'dmul' 'mul15_37' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 5889 [2/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5889 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_307 : Operation 5890 [8/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5890 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_307 : Operation 5891 [14/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5891 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_307 : Operation 5892 [20/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5892 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_307 : Operation 5893 [26/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5893 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_307 : Operation 5894 [32/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5894 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_307 : Operation 5895 [33/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5895 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_307 : Operation 5896 [34/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5896 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_307 : Operation 5897 [35/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5897 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_307 : Operation 5898 [36/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5898 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 308 <SV = 307> <Delay = 7.04>
ST_308 : Operation 5899 [3/6] (6.55ns)   --->   "%mul20_31 = dmul i64 %mul20_30, i64 %tmp_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5899 'dmul' 'mul20_31' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 5900 [3/18] (6.15ns)   --->   "%tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5900 'dexp' 'tmp_33' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_308 : Operation 5901 [9/18] (6.15ns)   --->   "%tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5901 'dexp' 'tmp_34' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_308 : Operation 5902 [15/18] (6.15ns)   --->   "%tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5902 'dexp' 'tmp_35' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_308 : Operation 5903 [3/6] (6.90ns)   --->   "%add17_35 = dadd i64 %mul2_read, i64 %mul16_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5903 'dadd' 'add17_35' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 5904 [3/6] (6.55ns)   --->   "%mul16_36 = dmul i64 %mul15_36, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5904 'dmul' 'mul16_36' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 5905 [3/6] (6.55ns)   --->   "%mul15_37 = dmul i64 %bitcast_ln19_39, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5905 'dmul' 'mul15_37' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 5906 [1/71] (7.04ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5906 'readreq' 'gmem_load_40_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_308 : Operation 5907 [7/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5907 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_308 : Operation 5908 [13/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5908 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_308 : Operation 5909 [19/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5909 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_308 : Operation 5910 [25/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5910 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_308 : Operation 5911 [31/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5911 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_308 : Operation 5912 [32/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5912 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_308 : Operation 5913 [33/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5913 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_308 : Operation 5914 [34/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5914 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_308 : Operation 5915 [35/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5915 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 309 <SV = 308> <Delay = 7.04>
ST_309 : Operation 5916 [2/6] (6.55ns)   --->   "%mul20_31 = dmul i64 %mul20_30, i64 %tmp_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5916 'dmul' 'mul20_31' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 5917 [2/18] (6.15ns)   --->   "%tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5917 'dexp' 'tmp_33' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_309 : Operation 5918 [8/18] (6.15ns)   --->   "%tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5918 'dexp' 'tmp_34' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_309 : Operation 5919 [14/18] (6.15ns)   --->   "%tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5919 'dexp' 'tmp_35' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_309 : Operation 5920 [2/6] (6.90ns)   --->   "%add17_35 = dadd i64 %mul2_read, i64 %mul16_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5920 'dadd' 'add17_35' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 5921 [2/6] (6.55ns)   --->   "%mul16_36 = dmul i64 %mul15_36, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5921 'dmul' 'mul16_36' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 5922 [2/6] (6.55ns)   --->   "%mul15_37 = dmul i64 %bitcast_ln19_39, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5922 'dmul' 'mul15_37' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 5923 [1/1] (7.04ns)   --->   "%gmem_addr_40_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5923 'read' 'gmem_addr_40_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_309 : Operation 5924 [6/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5924 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_309 : Operation 5925 [12/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5925 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_309 : Operation 5926 [18/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5926 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_309 : Operation 5927 [24/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5927 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_309 : Operation 5928 [30/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5928 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_309 : Operation 5929 [31/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5929 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_309 : Operation 5930 [32/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5930 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_309 : Operation 5931 [33/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5931 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_309 : Operation 5932 [34/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5932 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 310 <SV = 309> <Delay = 7.04>
ST_310 : Operation 5933 [1/6] (6.55ns)   --->   "%mul20_31 = dmul i64 %mul20_30, i64 %tmp_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5933 'dmul' 'mul20_31' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 5934 [1/18] (6.15ns)   --->   "%tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5934 'dexp' 'tmp_33' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_310 : Operation 5935 [7/18] (6.15ns)   --->   "%tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5935 'dexp' 'tmp_34' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_310 : Operation 5936 [13/18] (6.15ns)   --->   "%tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5936 'dexp' 'tmp_35' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_310 : Operation 5937 [1/6] (6.90ns)   --->   "%add17_35 = dadd i64 %mul2_read, i64 %mul16_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5937 'dadd' 'add17_35' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 5938 [1/6] (6.55ns)   --->   "%mul16_36 = dmul i64 %mul15_36, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5938 'dmul' 'mul16_36' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 5939 [1/6] (6.55ns)   --->   "%mul15_37 = dmul i64 %bitcast_ln19_39, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5939 'dmul' 'mul15_37' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 5940 [1/1] (0.00ns)   --->   "%shl_ln19_39 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_129, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5940 'bitconcatenate' 'shl_ln19_39' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 5941 [1/1] (0.00ns)   --->   "%zext_ln19_82 = zext i8 %shl_ln19_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5941 'zext' 'zext_ln19_82' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 5942 [1/1] (3.58ns)   --->   "%lshr_ln19_40 = lshr i256 %gmem_addr_40_read, i256 %zext_ln19_82" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5942 'lshr' 'lshr_ln19_40' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 5943 [1/1] (0.00ns)   --->   "%trunc_ln19_130 = trunc i256 %lshr_ln19_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5943 'trunc' 'trunc_ln19_130' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 5944 [5/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5944 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_310 : Operation 5945 [11/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5945 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_310 : Operation 5946 [17/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5946 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_310 : Operation 5947 [23/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5947 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_310 : Operation 5948 [29/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5948 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_310 : Operation 5949 [30/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5949 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_310 : Operation 5950 [31/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5950 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_310 : Operation 5951 [32/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5951 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_310 : Operation 5952 [33/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5952 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 311 <SV = 310> <Delay = 7.04>
ST_311 : Operation 5953 [6/6] (6.55ns)   --->   "%mul20_32 = dmul i64 %mul20_31, i64 %tmp_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5953 'dmul' 'mul20_32' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 5954 [6/18] (6.15ns)   --->   "%tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5954 'dexp' 'tmp_34' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_311 : Operation 5955 [12/18] (6.15ns)   --->   "%tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5955 'dexp' 'tmp_35' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_311 : Operation 5956 [18/18] (6.15ns)   --->   "%tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5956 'dexp' 'tmp_36' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_311 : Operation 5957 [6/6] (6.90ns)   --->   "%add17_36 = dadd i64 %mul2_read, i64 %mul16_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5957 'dadd' 'add17_36' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 5958 [6/6] (6.55ns)   --->   "%mul16_37 = dmul i64 %mul15_37, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5958 'dmul' 'mul16_37' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 5959 [1/1] (0.00ns)   --->   "%bitcast_ln19_40 = bitcast i64 %trunc_ln19_130" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5959 'bitcast' 'bitcast_ln19_40' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 5960 [6/6] (6.55ns)   --->   "%mul15_38 = dmul i64 %bitcast_ln19_40, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5960 'dmul' 'mul15_38' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 5961 [4/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5961 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_311 : Operation 5962 [10/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5962 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_311 : Operation 5963 [16/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5963 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_311 : Operation 5964 [22/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5964 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_311 : Operation 5965 [28/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5965 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_311 : Operation 5966 [29/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5966 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_311 : Operation 5967 [30/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5967 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_311 : Operation 5968 [31/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5968 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_311 : Operation 5969 [32/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5969 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 312 <SV = 311> <Delay = 7.04>
ST_312 : Operation 5970 [5/6] (6.55ns)   --->   "%mul20_32 = dmul i64 %mul20_31, i64 %tmp_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5970 'dmul' 'mul20_32' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 5971 [5/18] (6.15ns)   --->   "%tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5971 'dexp' 'tmp_34' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_312 : Operation 5972 [11/18] (6.15ns)   --->   "%tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5972 'dexp' 'tmp_35' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_312 : Operation 5973 [17/18] (6.15ns)   --->   "%tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5973 'dexp' 'tmp_36' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_312 : Operation 5974 [5/6] (6.90ns)   --->   "%add17_36 = dadd i64 %mul2_read, i64 %mul16_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5974 'dadd' 'add17_36' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 5975 [5/6] (6.55ns)   --->   "%mul16_37 = dmul i64 %mul15_37, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5975 'dmul' 'mul16_37' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 5976 [5/6] (6.55ns)   --->   "%mul15_38 = dmul i64 %bitcast_ln19_40, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5976 'dmul' 'mul15_38' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 5977 [3/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5977 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_312 : Operation 5978 [9/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5978 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_312 : Operation 5979 [15/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5979 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_312 : Operation 5980 [21/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5980 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_312 : Operation 5981 [27/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5981 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_312 : Operation 5982 [28/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5982 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_312 : Operation 5983 [29/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5983 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_312 : Operation 5984 [30/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5984 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_312 : Operation 5985 [31/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5985 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 313 <SV = 312> <Delay = 7.04>
ST_313 : Operation 5986 [4/6] (6.55ns)   --->   "%mul20_32 = dmul i64 %mul20_31, i64 %tmp_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5986 'dmul' 'mul20_32' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 5987 [4/18] (6.15ns)   --->   "%tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5987 'dexp' 'tmp_34' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_313 : Operation 5988 [10/18] (6.15ns)   --->   "%tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5988 'dexp' 'tmp_35' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_313 : Operation 5989 [16/18] (6.15ns)   --->   "%tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5989 'dexp' 'tmp_36' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_313 : Operation 5990 [4/6] (6.90ns)   --->   "%add17_36 = dadd i64 %mul2_read, i64 %mul16_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5990 'dadd' 'add17_36' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 5991 [4/6] (6.55ns)   --->   "%mul16_37 = dmul i64 %mul15_37, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5991 'dmul' 'mul16_37' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 5992 [4/6] (6.55ns)   --->   "%mul15_38 = dmul i64 %bitcast_ln19_40, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5992 'dmul' 'mul15_38' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 5993 [2/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5993 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_313 : Operation 5994 [8/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5994 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_313 : Operation 5995 [14/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5995 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_313 : Operation 5996 [20/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5996 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_313 : Operation 5997 [26/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5997 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_313 : Operation 5998 [27/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5998 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_313 : Operation 5999 [28/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 5999 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_313 : Operation 6000 [29/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6000 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_313 : Operation 6001 [30/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6001 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 314 <SV = 313> <Delay = 7.04>
ST_314 : Operation 6002 [3/6] (6.55ns)   --->   "%mul20_32 = dmul i64 %mul20_31, i64 %tmp_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6002 'dmul' 'mul20_32' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 6003 [3/18] (6.15ns)   --->   "%tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6003 'dexp' 'tmp_34' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_314 : Operation 6004 [9/18] (6.15ns)   --->   "%tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6004 'dexp' 'tmp_35' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_314 : Operation 6005 [15/18] (6.15ns)   --->   "%tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6005 'dexp' 'tmp_36' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_314 : Operation 6006 [3/6] (6.90ns)   --->   "%add17_36 = dadd i64 %mul2_read, i64 %mul16_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6006 'dadd' 'add17_36' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 6007 [3/6] (6.55ns)   --->   "%mul16_37 = dmul i64 %mul15_37, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6007 'dmul' 'mul16_37' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 6008 [3/6] (6.55ns)   --->   "%mul15_38 = dmul i64 %bitcast_ln19_40, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6008 'dmul' 'mul15_38' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 6009 [1/71] (7.04ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6009 'readreq' 'gmem_load_41_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_314 : Operation 6010 [7/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6010 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_314 : Operation 6011 [13/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6011 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_314 : Operation 6012 [19/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6012 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_314 : Operation 6013 [25/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6013 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_314 : Operation 6014 [26/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6014 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_314 : Operation 6015 [27/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6015 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_314 : Operation 6016 [28/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6016 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_314 : Operation 6017 [29/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6017 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 315 <SV = 314> <Delay = 7.04>
ST_315 : Operation 6018 [2/6] (6.55ns)   --->   "%mul20_32 = dmul i64 %mul20_31, i64 %tmp_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6018 'dmul' 'mul20_32' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 6019 [2/18] (6.15ns)   --->   "%tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6019 'dexp' 'tmp_34' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_315 : Operation 6020 [8/18] (6.15ns)   --->   "%tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6020 'dexp' 'tmp_35' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_315 : Operation 6021 [14/18] (6.15ns)   --->   "%tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6021 'dexp' 'tmp_36' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_315 : Operation 6022 [2/6] (6.90ns)   --->   "%add17_36 = dadd i64 %mul2_read, i64 %mul16_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6022 'dadd' 'add17_36' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 6023 [2/6] (6.55ns)   --->   "%mul16_37 = dmul i64 %mul15_37, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6023 'dmul' 'mul16_37' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 6024 [2/6] (6.55ns)   --->   "%mul15_38 = dmul i64 %bitcast_ln19_40, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6024 'dmul' 'mul15_38' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 6025 [1/1] (7.04ns)   --->   "%gmem_addr_41_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6025 'read' 'gmem_addr_41_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_315 : Operation 6026 [6/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6026 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_315 : Operation 6027 [12/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6027 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_315 : Operation 6028 [18/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6028 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_315 : Operation 6029 [24/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6029 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_315 : Operation 6030 [25/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6030 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_315 : Operation 6031 [26/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6031 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_315 : Operation 6032 [27/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6032 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_315 : Operation 6033 [28/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6033 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 316 <SV = 315> <Delay = 7.04>
ST_316 : Operation 6034 [1/6] (6.55ns)   --->   "%mul20_32 = dmul i64 %mul20_31, i64 %tmp_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6034 'dmul' 'mul20_32' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 6035 [1/18] (6.15ns)   --->   "%tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6035 'dexp' 'tmp_34' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_316 : Operation 6036 [7/18] (6.15ns)   --->   "%tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6036 'dexp' 'tmp_35' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_316 : Operation 6037 [13/18] (6.15ns)   --->   "%tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6037 'dexp' 'tmp_36' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_316 : Operation 6038 [1/6] (6.90ns)   --->   "%add17_36 = dadd i64 %mul2_read, i64 %mul16_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6038 'dadd' 'add17_36' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 6039 [1/6] (6.55ns)   --->   "%mul16_37 = dmul i64 %mul15_37, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6039 'dmul' 'mul16_37' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 6040 [1/6] (6.55ns)   --->   "%mul15_38 = dmul i64 %bitcast_ln19_40, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6040 'dmul' 'mul15_38' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 6041 [1/1] (0.00ns)   --->   "%shl_ln19_40 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_131, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6041 'bitconcatenate' 'shl_ln19_40' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 6042 [1/1] (0.00ns)   --->   "%zext_ln19_84 = zext i8 %shl_ln19_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6042 'zext' 'zext_ln19_84' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 6043 [1/1] (3.58ns)   --->   "%lshr_ln19_41 = lshr i256 %gmem_addr_41_read, i256 %zext_ln19_84" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6043 'lshr' 'lshr_ln19_41' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 6044 [1/1] (0.00ns)   --->   "%trunc_ln19_132 = trunc i256 %lshr_ln19_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6044 'trunc' 'trunc_ln19_132' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 6045 [5/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6045 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_316 : Operation 6046 [11/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6046 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_316 : Operation 6047 [17/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6047 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_316 : Operation 6048 [23/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6048 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_316 : Operation 6049 [24/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6049 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_316 : Operation 6050 [25/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6050 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_316 : Operation 6051 [26/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6051 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_316 : Operation 6052 [27/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6052 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 317 <SV = 316> <Delay = 7.04>
ST_317 : Operation 6053 [6/6] (6.55ns)   --->   "%mul20_33 = dmul i64 %mul20_32, i64 %tmp_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6053 'dmul' 'mul20_33' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 6054 [6/18] (6.15ns)   --->   "%tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6054 'dexp' 'tmp_35' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_317 : Operation 6055 [12/18] (6.15ns)   --->   "%tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6055 'dexp' 'tmp_36' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_317 : Operation 6056 [18/18] (6.15ns)   --->   "%tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6056 'dexp' 'tmp_37' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_317 : Operation 6057 [6/6] (6.90ns)   --->   "%add17_37 = dadd i64 %mul2_read, i64 %mul16_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6057 'dadd' 'add17_37' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 6058 [6/6] (6.55ns)   --->   "%mul16_38 = dmul i64 %mul15_38, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6058 'dmul' 'mul16_38' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 6059 [1/1] (0.00ns)   --->   "%bitcast_ln19_41 = bitcast i64 %trunc_ln19_132" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6059 'bitcast' 'bitcast_ln19_41' <Predicate = true> <Delay = 0.00>
ST_317 : Operation 6060 [6/6] (6.55ns)   --->   "%mul15_39 = dmul i64 %bitcast_ln19_41, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6060 'dmul' 'mul15_39' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 6061 [4/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6061 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_317 : Operation 6062 [10/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6062 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_317 : Operation 6063 [16/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6063 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_317 : Operation 6064 [22/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6064 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_317 : Operation 6065 [23/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6065 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_317 : Operation 6066 [24/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6066 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_317 : Operation 6067 [25/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6067 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_317 : Operation 6068 [26/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6068 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 318 <SV = 317> <Delay = 7.04>
ST_318 : Operation 6069 [5/6] (6.55ns)   --->   "%mul20_33 = dmul i64 %mul20_32, i64 %tmp_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6069 'dmul' 'mul20_33' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 6070 [5/18] (6.15ns)   --->   "%tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6070 'dexp' 'tmp_35' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_318 : Operation 6071 [11/18] (6.15ns)   --->   "%tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6071 'dexp' 'tmp_36' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_318 : Operation 6072 [17/18] (6.15ns)   --->   "%tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6072 'dexp' 'tmp_37' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_318 : Operation 6073 [5/6] (6.90ns)   --->   "%add17_37 = dadd i64 %mul2_read, i64 %mul16_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6073 'dadd' 'add17_37' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 6074 [5/6] (6.55ns)   --->   "%mul16_38 = dmul i64 %mul15_38, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6074 'dmul' 'mul16_38' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 6075 [5/6] (6.55ns)   --->   "%mul15_39 = dmul i64 %bitcast_ln19_41, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6075 'dmul' 'mul15_39' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 6076 [3/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6076 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_318 : Operation 6077 [9/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6077 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_318 : Operation 6078 [15/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6078 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_318 : Operation 6079 [21/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6079 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_318 : Operation 6080 [22/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6080 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_318 : Operation 6081 [23/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6081 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_318 : Operation 6082 [24/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6082 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_318 : Operation 6083 [25/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6083 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 319 <SV = 318> <Delay = 7.04>
ST_319 : Operation 6084 [4/6] (6.55ns)   --->   "%mul20_33 = dmul i64 %mul20_32, i64 %tmp_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6084 'dmul' 'mul20_33' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 6085 [4/18] (6.15ns)   --->   "%tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6085 'dexp' 'tmp_35' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_319 : Operation 6086 [10/18] (6.15ns)   --->   "%tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6086 'dexp' 'tmp_36' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_319 : Operation 6087 [16/18] (6.15ns)   --->   "%tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6087 'dexp' 'tmp_37' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_319 : Operation 6088 [4/6] (6.90ns)   --->   "%add17_37 = dadd i64 %mul2_read, i64 %mul16_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6088 'dadd' 'add17_37' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 6089 [4/6] (6.55ns)   --->   "%mul16_38 = dmul i64 %mul15_38, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6089 'dmul' 'mul16_38' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 6090 [4/6] (6.55ns)   --->   "%mul15_39 = dmul i64 %bitcast_ln19_41, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6090 'dmul' 'mul15_39' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 6091 [2/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6091 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_319 : Operation 6092 [8/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6092 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_319 : Operation 6093 [14/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6093 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_319 : Operation 6094 [20/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6094 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_319 : Operation 6095 [21/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6095 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_319 : Operation 6096 [22/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6096 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_319 : Operation 6097 [23/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6097 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_319 : Operation 6098 [24/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6098 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 320 <SV = 319> <Delay = 7.04>
ST_320 : Operation 6099 [3/6] (6.55ns)   --->   "%mul20_33 = dmul i64 %mul20_32, i64 %tmp_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6099 'dmul' 'mul20_33' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 6100 [3/18] (6.15ns)   --->   "%tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6100 'dexp' 'tmp_35' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_320 : Operation 6101 [9/18] (6.15ns)   --->   "%tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6101 'dexp' 'tmp_36' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_320 : Operation 6102 [15/18] (6.15ns)   --->   "%tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6102 'dexp' 'tmp_37' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_320 : Operation 6103 [3/6] (6.90ns)   --->   "%add17_37 = dadd i64 %mul2_read, i64 %mul16_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6103 'dadd' 'add17_37' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 6104 [3/6] (6.55ns)   --->   "%mul16_38 = dmul i64 %mul15_38, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6104 'dmul' 'mul16_38' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 6105 [3/6] (6.55ns)   --->   "%mul15_39 = dmul i64 %bitcast_ln19_41, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6105 'dmul' 'mul15_39' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 6106 [1/71] (7.04ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6106 'readreq' 'gmem_load_42_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_320 : Operation 6107 [7/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6107 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_320 : Operation 6108 [13/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6108 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_320 : Operation 6109 [19/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6109 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_320 : Operation 6110 [20/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6110 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_320 : Operation 6111 [21/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6111 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_320 : Operation 6112 [22/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6112 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_320 : Operation 6113 [23/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6113 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 321 <SV = 320> <Delay = 7.04>
ST_321 : Operation 6114 [2/6] (6.55ns)   --->   "%mul20_33 = dmul i64 %mul20_32, i64 %tmp_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6114 'dmul' 'mul20_33' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 6115 [2/18] (6.15ns)   --->   "%tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6115 'dexp' 'tmp_35' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_321 : Operation 6116 [8/18] (6.15ns)   --->   "%tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6116 'dexp' 'tmp_36' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_321 : Operation 6117 [14/18] (6.15ns)   --->   "%tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6117 'dexp' 'tmp_37' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_321 : Operation 6118 [2/6] (6.90ns)   --->   "%add17_37 = dadd i64 %mul2_read, i64 %mul16_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6118 'dadd' 'add17_37' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 6119 [2/6] (6.55ns)   --->   "%mul16_38 = dmul i64 %mul15_38, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6119 'dmul' 'mul16_38' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 6120 [2/6] (6.55ns)   --->   "%mul15_39 = dmul i64 %bitcast_ln19_41, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6120 'dmul' 'mul15_39' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 6121 [1/1] (7.04ns)   --->   "%gmem_addr_42_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6121 'read' 'gmem_addr_42_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_321 : Operation 6122 [6/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6122 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_321 : Operation 6123 [12/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6123 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_321 : Operation 6124 [18/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6124 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_321 : Operation 6125 [19/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6125 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_321 : Operation 6126 [20/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6126 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_321 : Operation 6127 [21/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6127 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_321 : Operation 6128 [22/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6128 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 322 <SV = 321> <Delay = 7.04>
ST_322 : Operation 6129 [1/6] (6.55ns)   --->   "%mul20_33 = dmul i64 %mul20_32, i64 %tmp_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6129 'dmul' 'mul20_33' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 6130 [1/18] (6.15ns)   --->   "%tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6130 'dexp' 'tmp_35' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_322 : Operation 6131 [7/18] (6.15ns)   --->   "%tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6131 'dexp' 'tmp_36' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_322 : Operation 6132 [13/18] (6.15ns)   --->   "%tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6132 'dexp' 'tmp_37' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_322 : Operation 6133 [1/6] (6.90ns)   --->   "%add17_37 = dadd i64 %mul2_read, i64 %mul16_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6133 'dadd' 'add17_37' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 6134 [1/6] (6.55ns)   --->   "%mul16_38 = dmul i64 %mul15_38, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6134 'dmul' 'mul16_38' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 6135 [1/6] (6.55ns)   --->   "%mul15_39 = dmul i64 %bitcast_ln19_41, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6135 'dmul' 'mul15_39' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 6136 [1/1] (0.00ns)   --->   "%shl_ln19_41 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_133, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6136 'bitconcatenate' 'shl_ln19_41' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 6137 [1/1] (0.00ns)   --->   "%zext_ln19_86 = zext i8 %shl_ln19_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6137 'zext' 'zext_ln19_86' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 6138 [1/1] (3.58ns)   --->   "%lshr_ln19_42 = lshr i256 %gmem_addr_42_read, i256 %zext_ln19_86" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6138 'lshr' 'lshr_ln19_42' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 6139 [1/1] (0.00ns)   --->   "%trunc_ln19_134 = trunc i256 %lshr_ln19_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6139 'trunc' 'trunc_ln19_134' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 6140 [5/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6140 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_322 : Operation 6141 [11/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6141 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_322 : Operation 6142 [17/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6142 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_322 : Operation 6143 [18/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6143 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_322 : Operation 6144 [19/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6144 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_322 : Operation 6145 [20/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6145 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_322 : Operation 6146 [21/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6146 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 323 <SV = 322> <Delay = 7.04>
ST_323 : Operation 6147 [6/6] (6.55ns)   --->   "%mul20_34 = dmul i64 %mul20_33, i64 %tmp_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6147 'dmul' 'mul20_34' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 6148 [6/18] (6.15ns)   --->   "%tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6148 'dexp' 'tmp_36' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_323 : Operation 6149 [12/18] (6.15ns)   --->   "%tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6149 'dexp' 'tmp_37' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_323 : Operation 6150 [18/18] (6.15ns)   --->   "%tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6150 'dexp' 'tmp_38' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_323 : Operation 6151 [6/6] (6.90ns)   --->   "%add17_38 = dadd i64 %mul2_read, i64 %mul16_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6151 'dadd' 'add17_38' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 6152 [6/6] (6.55ns)   --->   "%mul16_39 = dmul i64 %mul15_39, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6152 'dmul' 'mul16_39' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 6153 [1/1] (0.00ns)   --->   "%bitcast_ln19_42 = bitcast i64 %trunc_ln19_134" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6153 'bitcast' 'bitcast_ln19_42' <Predicate = true> <Delay = 0.00>
ST_323 : Operation 6154 [6/6] (6.55ns)   --->   "%mul15_40 = dmul i64 %bitcast_ln19_42, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6154 'dmul' 'mul15_40' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 6155 [4/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6155 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_323 : Operation 6156 [10/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6156 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_323 : Operation 6157 [16/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6157 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_323 : Operation 6158 [17/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6158 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_323 : Operation 6159 [18/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6159 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_323 : Operation 6160 [19/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6160 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_323 : Operation 6161 [20/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6161 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 324 <SV = 323> <Delay = 7.04>
ST_324 : Operation 6162 [5/6] (6.55ns)   --->   "%mul20_34 = dmul i64 %mul20_33, i64 %tmp_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6162 'dmul' 'mul20_34' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 6163 [5/18] (6.15ns)   --->   "%tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6163 'dexp' 'tmp_36' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_324 : Operation 6164 [11/18] (6.15ns)   --->   "%tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6164 'dexp' 'tmp_37' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_324 : Operation 6165 [17/18] (6.15ns)   --->   "%tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6165 'dexp' 'tmp_38' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_324 : Operation 6166 [5/6] (6.90ns)   --->   "%add17_38 = dadd i64 %mul2_read, i64 %mul16_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6166 'dadd' 'add17_38' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 6167 [5/6] (6.55ns)   --->   "%mul16_39 = dmul i64 %mul15_39, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6167 'dmul' 'mul16_39' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 6168 [5/6] (6.55ns)   --->   "%mul15_40 = dmul i64 %bitcast_ln19_42, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6168 'dmul' 'mul15_40' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 6169 [3/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6169 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_324 : Operation 6170 [9/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6170 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_324 : Operation 6171 [15/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6171 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_324 : Operation 6172 [16/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6172 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_324 : Operation 6173 [17/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6173 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_324 : Operation 6174 [18/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6174 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_324 : Operation 6175 [19/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6175 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 325 <SV = 324> <Delay = 7.04>
ST_325 : Operation 6176 [4/6] (6.55ns)   --->   "%mul20_34 = dmul i64 %mul20_33, i64 %tmp_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6176 'dmul' 'mul20_34' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 6177 [4/18] (6.15ns)   --->   "%tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6177 'dexp' 'tmp_36' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_325 : Operation 6178 [10/18] (6.15ns)   --->   "%tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6178 'dexp' 'tmp_37' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_325 : Operation 6179 [16/18] (6.15ns)   --->   "%tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6179 'dexp' 'tmp_38' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_325 : Operation 6180 [4/6] (6.90ns)   --->   "%add17_38 = dadd i64 %mul2_read, i64 %mul16_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6180 'dadd' 'add17_38' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 6181 [4/6] (6.55ns)   --->   "%mul16_39 = dmul i64 %mul15_39, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6181 'dmul' 'mul16_39' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 6182 [4/6] (6.55ns)   --->   "%mul15_40 = dmul i64 %bitcast_ln19_42, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6182 'dmul' 'mul15_40' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 6183 [2/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6183 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_325 : Operation 6184 [8/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6184 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_325 : Operation 6185 [14/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6185 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_325 : Operation 6186 [15/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6186 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_325 : Operation 6187 [16/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6187 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_325 : Operation 6188 [17/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6188 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_325 : Operation 6189 [18/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6189 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 326 <SV = 325> <Delay = 7.04>
ST_326 : Operation 6190 [3/6] (6.55ns)   --->   "%mul20_34 = dmul i64 %mul20_33, i64 %tmp_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6190 'dmul' 'mul20_34' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_326 : Operation 6191 [3/18] (6.15ns)   --->   "%tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6191 'dexp' 'tmp_36' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_326 : Operation 6192 [9/18] (6.15ns)   --->   "%tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6192 'dexp' 'tmp_37' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_326 : Operation 6193 [15/18] (6.15ns)   --->   "%tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6193 'dexp' 'tmp_38' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_326 : Operation 6194 [3/6] (6.90ns)   --->   "%add17_38 = dadd i64 %mul2_read, i64 %mul16_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6194 'dadd' 'add17_38' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_326 : Operation 6195 [3/6] (6.55ns)   --->   "%mul16_39 = dmul i64 %mul15_39, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6195 'dmul' 'mul16_39' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_326 : Operation 6196 [3/6] (6.55ns)   --->   "%mul15_40 = dmul i64 %bitcast_ln19_42, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6196 'dmul' 'mul15_40' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_326 : Operation 6197 [1/71] (7.04ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6197 'readreq' 'gmem_load_43_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_326 : Operation 6198 [7/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6198 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_326 : Operation 6199 [13/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6199 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_326 : Operation 6200 [14/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6200 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_326 : Operation 6201 [15/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6201 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_326 : Operation 6202 [16/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6202 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_326 : Operation 6203 [17/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6203 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 327 <SV = 326> <Delay = 7.04>
ST_327 : Operation 6204 [2/6] (6.55ns)   --->   "%mul20_34 = dmul i64 %mul20_33, i64 %tmp_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6204 'dmul' 'mul20_34' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 6205 [2/18] (6.15ns)   --->   "%tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6205 'dexp' 'tmp_36' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_327 : Operation 6206 [8/18] (6.15ns)   --->   "%tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6206 'dexp' 'tmp_37' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_327 : Operation 6207 [14/18] (6.15ns)   --->   "%tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6207 'dexp' 'tmp_38' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_327 : Operation 6208 [2/6] (6.90ns)   --->   "%add17_38 = dadd i64 %mul2_read, i64 %mul16_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6208 'dadd' 'add17_38' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 6209 [2/6] (6.55ns)   --->   "%mul16_39 = dmul i64 %mul15_39, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6209 'dmul' 'mul16_39' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 6210 [2/6] (6.55ns)   --->   "%mul15_40 = dmul i64 %bitcast_ln19_42, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6210 'dmul' 'mul15_40' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 6211 [1/1] (7.04ns)   --->   "%gmem_addr_43_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6211 'read' 'gmem_addr_43_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_327 : Operation 6212 [6/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6212 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_327 : Operation 6213 [12/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6213 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_327 : Operation 6214 [13/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6214 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_327 : Operation 6215 [14/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6215 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_327 : Operation 6216 [15/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6216 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_327 : Operation 6217 [16/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6217 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 328 <SV = 327> <Delay = 7.04>
ST_328 : Operation 6218 [1/6] (6.55ns)   --->   "%mul20_34 = dmul i64 %mul20_33, i64 %tmp_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6218 'dmul' 'mul20_34' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 6219 [1/18] (6.15ns)   --->   "%tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6219 'dexp' 'tmp_36' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_328 : Operation 6220 [7/18] (6.15ns)   --->   "%tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6220 'dexp' 'tmp_37' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_328 : Operation 6221 [13/18] (6.15ns)   --->   "%tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6221 'dexp' 'tmp_38' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_328 : Operation 6222 [1/6] (6.90ns)   --->   "%add17_38 = dadd i64 %mul2_read, i64 %mul16_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6222 'dadd' 'add17_38' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 6223 [1/6] (6.55ns)   --->   "%mul16_39 = dmul i64 %mul15_39, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6223 'dmul' 'mul16_39' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 6224 [1/6] (6.55ns)   --->   "%mul15_40 = dmul i64 %bitcast_ln19_42, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6224 'dmul' 'mul15_40' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 6225 [1/1] (0.00ns)   --->   "%shl_ln19_42 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_135, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6225 'bitconcatenate' 'shl_ln19_42' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 6226 [1/1] (0.00ns)   --->   "%zext_ln19_88 = zext i8 %shl_ln19_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6226 'zext' 'zext_ln19_88' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 6227 [1/1] (3.58ns)   --->   "%lshr_ln19_43 = lshr i256 %gmem_addr_43_read, i256 %zext_ln19_88" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6227 'lshr' 'lshr_ln19_43' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 6228 [1/1] (0.00ns)   --->   "%trunc_ln19_136 = trunc i256 %lshr_ln19_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6228 'trunc' 'trunc_ln19_136' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 6229 [5/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6229 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_328 : Operation 6230 [11/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6230 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_328 : Operation 6231 [12/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6231 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_328 : Operation 6232 [13/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6232 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_328 : Operation 6233 [14/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6233 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_328 : Operation 6234 [15/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6234 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 329 <SV = 328> <Delay = 7.04>
ST_329 : Operation 6235 [6/6] (6.55ns)   --->   "%mul20_35 = dmul i64 %mul20_34, i64 %tmp_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6235 'dmul' 'mul20_35' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 6236 [6/18] (6.15ns)   --->   "%tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6236 'dexp' 'tmp_37' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_329 : Operation 6237 [12/18] (6.15ns)   --->   "%tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6237 'dexp' 'tmp_38' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_329 : Operation 6238 [18/18] (6.15ns)   --->   "%tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6238 'dexp' 'tmp_39' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_329 : Operation 6239 [6/6] (6.90ns)   --->   "%add17_39 = dadd i64 %mul2_read, i64 %mul16_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6239 'dadd' 'add17_39' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 6240 [6/6] (6.55ns)   --->   "%mul16_40 = dmul i64 %mul15_40, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6240 'dmul' 'mul16_40' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 6241 [1/1] (0.00ns)   --->   "%bitcast_ln19_43 = bitcast i64 %trunc_ln19_136" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6241 'bitcast' 'bitcast_ln19_43' <Predicate = true> <Delay = 0.00>
ST_329 : Operation 6242 [6/6] (6.55ns)   --->   "%mul15_41 = dmul i64 %bitcast_ln19_43, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6242 'dmul' 'mul15_41' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 6243 [4/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6243 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_329 : Operation 6244 [10/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6244 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_329 : Operation 6245 [11/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6245 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_329 : Operation 6246 [12/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6246 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_329 : Operation 6247 [13/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6247 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_329 : Operation 6248 [14/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6248 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 330 <SV = 329> <Delay = 7.04>
ST_330 : Operation 6249 [5/6] (6.55ns)   --->   "%mul20_35 = dmul i64 %mul20_34, i64 %tmp_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6249 'dmul' 'mul20_35' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 6250 [5/18] (6.15ns)   --->   "%tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6250 'dexp' 'tmp_37' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_330 : Operation 6251 [11/18] (6.15ns)   --->   "%tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6251 'dexp' 'tmp_38' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_330 : Operation 6252 [17/18] (6.15ns)   --->   "%tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6252 'dexp' 'tmp_39' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_330 : Operation 6253 [5/6] (6.90ns)   --->   "%add17_39 = dadd i64 %mul2_read, i64 %mul16_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6253 'dadd' 'add17_39' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 6254 [5/6] (6.55ns)   --->   "%mul16_40 = dmul i64 %mul15_40, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6254 'dmul' 'mul16_40' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 6255 [5/6] (6.55ns)   --->   "%mul15_41 = dmul i64 %bitcast_ln19_43, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6255 'dmul' 'mul15_41' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 6256 [3/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6256 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_330 : Operation 6257 [9/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6257 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_330 : Operation 6258 [10/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6258 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_330 : Operation 6259 [11/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6259 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_330 : Operation 6260 [12/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6260 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_330 : Operation 6261 [13/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6261 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 331 <SV = 330> <Delay = 7.04>
ST_331 : Operation 6262 [4/6] (6.55ns)   --->   "%mul20_35 = dmul i64 %mul20_34, i64 %tmp_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6262 'dmul' 'mul20_35' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 6263 [4/18] (6.15ns)   --->   "%tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6263 'dexp' 'tmp_37' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_331 : Operation 6264 [10/18] (6.15ns)   --->   "%tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6264 'dexp' 'tmp_38' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_331 : Operation 6265 [16/18] (6.15ns)   --->   "%tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6265 'dexp' 'tmp_39' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_331 : Operation 6266 [4/6] (6.90ns)   --->   "%add17_39 = dadd i64 %mul2_read, i64 %mul16_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6266 'dadd' 'add17_39' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 6267 [4/6] (6.55ns)   --->   "%mul16_40 = dmul i64 %mul15_40, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6267 'dmul' 'mul16_40' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 6268 [4/6] (6.55ns)   --->   "%mul15_41 = dmul i64 %bitcast_ln19_43, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6268 'dmul' 'mul15_41' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 6269 [2/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6269 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_331 : Operation 6270 [8/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6270 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_331 : Operation 6271 [9/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6271 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_331 : Operation 6272 [10/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6272 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_331 : Operation 6273 [11/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6273 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_331 : Operation 6274 [12/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6274 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 332 <SV = 331> <Delay = 7.04>
ST_332 : Operation 6275 [3/6] (6.55ns)   --->   "%mul20_35 = dmul i64 %mul20_34, i64 %tmp_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6275 'dmul' 'mul20_35' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 6276 [3/18] (6.15ns)   --->   "%tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6276 'dexp' 'tmp_37' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_332 : Operation 6277 [9/18] (6.15ns)   --->   "%tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6277 'dexp' 'tmp_38' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_332 : Operation 6278 [15/18] (6.15ns)   --->   "%tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6278 'dexp' 'tmp_39' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_332 : Operation 6279 [3/6] (6.90ns)   --->   "%add17_39 = dadd i64 %mul2_read, i64 %mul16_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6279 'dadd' 'add17_39' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 6280 [3/6] (6.55ns)   --->   "%mul16_40 = dmul i64 %mul15_40, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6280 'dmul' 'mul16_40' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 6281 [3/6] (6.55ns)   --->   "%mul15_41 = dmul i64 %bitcast_ln19_43, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6281 'dmul' 'mul15_41' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 6282 [1/71] (7.04ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6282 'readreq' 'gmem_load_44_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_332 : Operation 6283 [7/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6283 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_332 : Operation 6284 [8/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6284 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_332 : Operation 6285 [9/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6285 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_332 : Operation 6286 [10/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6286 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_332 : Operation 6287 [11/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6287 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 333 <SV = 332> <Delay = 7.04>
ST_333 : Operation 6288 [2/6] (6.55ns)   --->   "%mul20_35 = dmul i64 %mul20_34, i64 %tmp_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6288 'dmul' 'mul20_35' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 6289 [2/18] (6.15ns)   --->   "%tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6289 'dexp' 'tmp_37' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_333 : Operation 6290 [8/18] (6.15ns)   --->   "%tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6290 'dexp' 'tmp_38' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_333 : Operation 6291 [14/18] (6.15ns)   --->   "%tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6291 'dexp' 'tmp_39' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_333 : Operation 6292 [2/6] (6.90ns)   --->   "%add17_39 = dadd i64 %mul2_read, i64 %mul16_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6292 'dadd' 'add17_39' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 6293 [2/6] (6.55ns)   --->   "%mul16_40 = dmul i64 %mul15_40, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6293 'dmul' 'mul16_40' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 6294 [2/6] (6.55ns)   --->   "%mul15_41 = dmul i64 %bitcast_ln19_43, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6294 'dmul' 'mul15_41' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 6295 [1/1] (7.04ns)   --->   "%gmem_addr_44_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6295 'read' 'gmem_addr_44_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_333 : Operation 6296 [6/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6296 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_333 : Operation 6297 [7/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6297 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_333 : Operation 6298 [8/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6298 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_333 : Operation 6299 [9/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6299 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_333 : Operation 6300 [10/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6300 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 334 <SV = 333> <Delay = 7.04>
ST_334 : Operation 6301 [1/6] (6.55ns)   --->   "%mul20_35 = dmul i64 %mul20_34, i64 %tmp_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6301 'dmul' 'mul20_35' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 6302 [1/18] (6.15ns)   --->   "%tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6302 'dexp' 'tmp_37' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_334 : Operation 6303 [7/18] (6.15ns)   --->   "%tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6303 'dexp' 'tmp_38' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_334 : Operation 6304 [13/18] (6.15ns)   --->   "%tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6304 'dexp' 'tmp_39' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_334 : Operation 6305 [1/6] (6.90ns)   --->   "%add17_39 = dadd i64 %mul2_read, i64 %mul16_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6305 'dadd' 'add17_39' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 6306 [1/6] (6.55ns)   --->   "%mul16_40 = dmul i64 %mul15_40, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6306 'dmul' 'mul16_40' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 6307 [1/6] (6.55ns)   --->   "%mul15_41 = dmul i64 %bitcast_ln19_43, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6307 'dmul' 'mul15_41' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 6308 [1/1] (0.00ns)   --->   "%shl_ln19_43 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_137, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6308 'bitconcatenate' 'shl_ln19_43' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 6309 [1/1] (0.00ns)   --->   "%zext_ln19_90 = zext i8 %shl_ln19_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6309 'zext' 'zext_ln19_90' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 6310 [1/1] (3.58ns)   --->   "%lshr_ln19_44 = lshr i256 %gmem_addr_44_read, i256 %zext_ln19_90" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6310 'lshr' 'lshr_ln19_44' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 6311 [1/1] (0.00ns)   --->   "%trunc_ln19_138 = trunc i256 %lshr_ln19_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6311 'trunc' 'trunc_ln19_138' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 6312 [5/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6312 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_334 : Operation 6313 [6/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6313 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_334 : Operation 6314 [7/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6314 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_334 : Operation 6315 [8/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6315 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_334 : Operation 6316 [9/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6316 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 335 <SV = 334> <Delay = 7.04>
ST_335 : Operation 6317 [6/6] (6.55ns)   --->   "%mul20_36 = dmul i64 %mul20_35, i64 %tmp_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6317 'dmul' 'mul20_36' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 6318 [6/18] (6.15ns)   --->   "%tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6318 'dexp' 'tmp_38' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_335 : Operation 6319 [12/18] (6.15ns)   --->   "%tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6319 'dexp' 'tmp_39' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_335 : Operation 6320 [18/18] (6.15ns)   --->   "%tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6320 'dexp' 'tmp_40' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_335 : Operation 6321 [6/6] (6.90ns)   --->   "%add17_40 = dadd i64 %mul2_read, i64 %mul16_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6321 'dadd' 'add17_40' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 6322 [6/6] (6.55ns)   --->   "%mul16_41 = dmul i64 %mul15_41, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6322 'dmul' 'mul16_41' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 6323 [1/1] (0.00ns)   --->   "%bitcast_ln19_44 = bitcast i64 %trunc_ln19_138" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6323 'bitcast' 'bitcast_ln19_44' <Predicate = true> <Delay = 0.00>
ST_335 : Operation 6324 [6/6] (6.55ns)   --->   "%mul15_42 = dmul i64 %bitcast_ln19_44, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6324 'dmul' 'mul15_42' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 6325 [4/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6325 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_335 : Operation 6326 [5/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6326 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_335 : Operation 6327 [6/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6327 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_335 : Operation 6328 [7/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6328 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_335 : Operation 6329 [8/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6329 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 336 <SV = 335> <Delay = 7.04>
ST_336 : Operation 6330 [5/6] (6.55ns)   --->   "%mul20_36 = dmul i64 %mul20_35, i64 %tmp_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6330 'dmul' 'mul20_36' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_336 : Operation 6331 [5/18] (6.15ns)   --->   "%tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6331 'dexp' 'tmp_38' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_336 : Operation 6332 [11/18] (6.15ns)   --->   "%tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6332 'dexp' 'tmp_39' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_336 : Operation 6333 [17/18] (6.15ns)   --->   "%tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6333 'dexp' 'tmp_40' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_336 : Operation 6334 [5/6] (6.90ns)   --->   "%add17_40 = dadd i64 %mul2_read, i64 %mul16_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6334 'dadd' 'add17_40' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_336 : Operation 6335 [5/6] (6.55ns)   --->   "%mul16_41 = dmul i64 %mul15_41, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6335 'dmul' 'mul16_41' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_336 : Operation 6336 [5/6] (6.55ns)   --->   "%mul15_42 = dmul i64 %bitcast_ln19_44, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6336 'dmul' 'mul15_42' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_336 : Operation 6337 [3/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6337 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_336 : Operation 6338 [4/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6338 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_336 : Operation 6339 [5/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6339 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_336 : Operation 6340 [6/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6340 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_336 : Operation 6341 [7/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6341 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 337 <SV = 336> <Delay = 7.04>
ST_337 : Operation 6342 [4/6] (6.55ns)   --->   "%mul20_36 = dmul i64 %mul20_35, i64 %tmp_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6342 'dmul' 'mul20_36' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 6343 [4/18] (6.15ns)   --->   "%tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6343 'dexp' 'tmp_38' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_337 : Operation 6344 [10/18] (6.15ns)   --->   "%tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6344 'dexp' 'tmp_39' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_337 : Operation 6345 [16/18] (6.15ns)   --->   "%tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6345 'dexp' 'tmp_40' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_337 : Operation 6346 [4/6] (6.90ns)   --->   "%add17_40 = dadd i64 %mul2_read, i64 %mul16_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6346 'dadd' 'add17_40' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 6347 [4/6] (6.55ns)   --->   "%mul16_41 = dmul i64 %mul15_41, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6347 'dmul' 'mul16_41' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 6348 [4/6] (6.55ns)   --->   "%mul15_42 = dmul i64 %bitcast_ln19_44, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6348 'dmul' 'mul15_42' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 6349 [2/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6349 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_337 : Operation 6350 [3/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6350 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_337 : Operation 6351 [4/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6351 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_337 : Operation 6352 [5/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6352 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_337 : Operation 6353 [6/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6353 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 338 <SV = 337> <Delay = 7.04>
ST_338 : Operation 6354 [3/6] (6.55ns)   --->   "%mul20_36 = dmul i64 %mul20_35, i64 %tmp_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6354 'dmul' 'mul20_36' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 6355 [3/18] (6.15ns)   --->   "%tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6355 'dexp' 'tmp_38' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_338 : Operation 6356 [9/18] (6.15ns)   --->   "%tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6356 'dexp' 'tmp_39' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_338 : Operation 6357 [15/18] (6.15ns)   --->   "%tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6357 'dexp' 'tmp_40' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_338 : Operation 6358 [3/6] (6.90ns)   --->   "%add17_40 = dadd i64 %mul2_read, i64 %mul16_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6358 'dadd' 'add17_40' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 6359 [3/6] (6.55ns)   --->   "%mul16_41 = dmul i64 %mul15_41, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6359 'dmul' 'mul16_41' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 6360 [3/6] (6.55ns)   --->   "%mul15_42 = dmul i64 %bitcast_ln19_44, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6360 'dmul' 'mul15_42' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 6361 [1/71] (7.04ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6361 'readreq' 'gmem_load_45_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_338 : Operation 6362 [2/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6362 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_338 : Operation 6363 [3/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6363 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_338 : Operation 6364 [4/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6364 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_338 : Operation 6365 [5/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6365 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 339 <SV = 338> <Delay = 7.04>
ST_339 : Operation 6366 [2/6] (6.55ns)   --->   "%mul20_36 = dmul i64 %mul20_35, i64 %tmp_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6366 'dmul' 'mul20_36' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 6367 [2/18] (6.15ns)   --->   "%tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6367 'dexp' 'tmp_38' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_339 : Operation 6368 [8/18] (6.15ns)   --->   "%tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6368 'dexp' 'tmp_39' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_339 : Operation 6369 [14/18] (6.15ns)   --->   "%tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6369 'dexp' 'tmp_40' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_339 : Operation 6370 [2/6] (6.90ns)   --->   "%add17_40 = dadd i64 %mul2_read, i64 %mul16_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6370 'dadd' 'add17_40' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 6371 [2/6] (6.55ns)   --->   "%mul16_41 = dmul i64 %mul15_41, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6371 'dmul' 'mul16_41' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 6372 [2/6] (6.55ns)   --->   "%mul15_42 = dmul i64 %bitcast_ln19_44, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6372 'dmul' 'mul15_42' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 6373 [1/1] (7.04ns)   --->   "%gmem_addr_45_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6373 'read' 'gmem_addr_45_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_339 : Operation 6374 [1/71] (7.04ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6374 'readreq' 'gmem_load_46_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_339 : Operation 6375 [2/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6375 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_339 : Operation 6376 [3/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6376 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_339 : Operation 6377 [4/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6377 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 340 <SV = 339> <Delay = 7.04>
ST_340 : Operation 6378 [1/6] (6.55ns)   --->   "%mul20_36 = dmul i64 %mul20_35, i64 %tmp_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6378 'dmul' 'mul20_36' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 6379 [1/18] (6.15ns)   --->   "%tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6379 'dexp' 'tmp_38' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_340 : Operation 6380 [7/18] (6.15ns)   --->   "%tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6380 'dexp' 'tmp_39' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_340 : Operation 6381 [13/18] (6.15ns)   --->   "%tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6381 'dexp' 'tmp_40' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_340 : Operation 6382 [1/6] (6.90ns)   --->   "%add17_40 = dadd i64 %mul2_read, i64 %mul16_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6382 'dadd' 'add17_40' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 6383 [1/6] (6.55ns)   --->   "%mul16_41 = dmul i64 %mul15_41, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6383 'dmul' 'mul16_41' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 6384 [1/6] (6.55ns)   --->   "%mul15_42 = dmul i64 %bitcast_ln19_44, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6384 'dmul' 'mul15_42' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 6385 [1/1] (0.00ns)   --->   "%shl_ln19_44 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_139, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6385 'bitconcatenate' 'shl_ln19_44' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 6386 [1/1] (0.00ns)   --->   "%zext_ln19_92 = zext i8 %shl_ln19_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6386 'zext' 'zext_ln19_92' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 6387 [1/1] (3.58ns)   --->   "%lshr_ln19_45 = lshr i256 %gmem_addr_45_read, i256 %zext_ln19_92" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6387 'lshr' 'lshr_ln19_45' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 6388 [1/1] (0.00ns)   --->   "%trunc_ln19_140 = trunc i256 %lshr_ln19_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6388 'trunc' 'trunc_ln19_140' <Predicate = true> <Delay = 0.00>
ST_340 : Operation 6389 [1/1] (7.04ns)   --->   "%gmem_addr_46_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6389 'read' 'gmem_addr_46_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_340 : Operation 6390 [1/71] (7.04ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6390 'readreq' 'gmem_load_47_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_340 : Operation 6391 [2/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6391 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_340 : Operation 6392 [3/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6392 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 341 <SV = 340> <Delay = 7.04>
ST_341 : Operation 6393 [6/6] (6.55ns)   --->   "%mul20_37 = dmul i64 %mul20_36, i64 %tmp_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6393 'dmul' 'mul20_37' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 6394 [6/18] (6.15ns)   --->   "%tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6394 'dexp' 'tmp_39' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_341 : Operation 6395 [12/18] (6.15ns)   --->   "%tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6395 'dexp' 'tmp_40' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_341 : Operation 6396 [18/18] (6.15ns)   --->   "%tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6396 'dexp' 'tmp_41' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_341 : Operation 6397 [6/6] (6.90ns)   --->   "%add17_41 = dadd i64 %mul2_read, i64 %mul16_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6397 'dadd' 'add17_41' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 6398 [6/6] (6.55ns)   --->   "%mul16_42 = dmul i64 %mul15_42, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6398 'dmul' 'mul16_42' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 6399 [1/1] (0.00ns)   --->   "%bitcast_ln19_45 = bitcast i64 %trunc_ln19_140" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6399 'bitcast' 'bitcast_ln19_45' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 6400 [6/6] (6.55ns)   --->   "%mul15_43 = dmul i64 %bitcast_ln19_45, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6400 'dmul' 'mul15_43' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 6401 [1/1] (0.00ns)   --->   "%shl_ln19_45 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_141, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6401 'bitconcatenate' 'shl_ln19_45' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 6402 [1/1] (0.00ns)   --->   "%zext_ln19_94 = zext i8 %shl_ln19_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6402 'zext' 'zext_ln19_94' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 6403 [1/1] (3.58ns)   --->   "%lshr_ln19_46 = lshr i256 %gmem_addr_46_read, i256 %zext_ln19_94" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6403 'lshr' 'lshr_ln19_46' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 6404 [1/1] (0.00ns)   --->   "%trunc_ln19_142 = trunc i256 %lshr_ln19_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6404 'trunc' 'trunc_ln19_142' <Predicate = true> <Delay = 0.00>
ST_341 : Operation 6405 [1/1] (7.04ns)   --->   "%gmem_addr_47_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6405 'read' 'gmem_addr_47_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_341 : Operation 6406 [1/71] (7.04ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6406 'readreq' 'gmem_load_48_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_341 : Operation 6407 [2/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6407 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 342 <SV = 341> <Delay = 7.04>
ST_342 : Operation 6408 [5/6] (6.55ns)   --->   "%mul20_37 = dmul i64 %mul20_36, i64 %tmp_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6408 'dmul' 'mul20_37' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 6409 [5/18] (6.15ns)   --->   "%tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6409 'dexp' 'tmp_39' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_342 : Operation 6410 [11/18] (6.15ns)   --->   "%tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6410 'dexp' 'tmp_40' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_342 : Operation 6411 [17/18] (6.15ns)   --->   "%tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6411 'dexp' 'tmp_41' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_342 : Operation 6412 [5/6] (6.90ns)   --->   "%add17_41 = dadd i64 %mul2_read, i64 %mul16_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6412 'dadd' 'add17_41' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 6413 [5/6] (6.55ns)   --->   "%mul16_42 = dmul i64 %mul15_42, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6413 'dmul' 'mul16_42' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 6414 [5/6] (6.55ns)   --->   "%mul15_43 = dmul i64 %bitcast_ln19_45, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6414 'dmul' 'mul15_43' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 6415 [1/1] (0.00ns)   --->   "%bitcast_ln19_46 = bitcast i64 %trunc_ln19_142" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6415 'bitcast' 'bitcast_ln19_46' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 6416 [6/6] (6.55ns)   --->   "%mul15_44 = dmul i64 %bitcast_ln19_46, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6416 'dmul' 'mul15_44' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 6417 [1/1] (0.00ns)   --->   "%shl_ln19_46 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_143, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6417 'bitconcatenate' 'shl_ln19_46' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 6418 [1/1] (0.00ns)   --->   "%zext_ln19_96 = zext i8 %shl_ln19_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6418 'zext' 'zext_ln19_96' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 6419 [1/1] (3.58ns)   --->   "%lshr_ln19_47 = lshr i256 %gmem_addr_47_read, i256 %zext_ln19_96" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6419 'lshr' 'lshr_ln19_47' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 6420 [1/1] (0.00ns)   --->   "%trunc_ln19_144 = trunc i256 %lshr_ln19_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6420 'trunc' 'trunc_ln19_144' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 6421 [1/1] (7.04ns)   --->   "%gmem_addr_48_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_48" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6421 'read' 'gmem_addr_48_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_342 : Operation 6422 [1/71] (7.04ns)   --->   "%gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6422 'readreq' 'gmem_load_49_req' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 343 <SV = 342> <Delay = 7.04>
ST_343 : Operation 6423 [4/6] (6.55ns)   --->   "%mul20_37 = dmul i64 %mul20_36, i64 %tmp_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6423 'dmul' 'mul20_37' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 6424 [4/18] (6.15ns)   --->   "%tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6424 'dexp' 'tmp_39' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_343 : Operation 6425 [10/18] (6.15ns)   --->   "%tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6425 'dexp' 'tmp_40' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_343 : Operation 6426 [16/18] (6.15ns)   --->   "%tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6426 'dexp' 'tmp_41' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_343 : Operation 6427 [4/6] (6.90ns)   --->   "%add17_41 = dadd i64 %mul2_read, i64 %mul16_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6427 'dadd' 'add17_41' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 6428 [4/6] (6.55ns)   --->   "%mul16_42 = dmul i64 %mul15_42, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6428 'dmul' 'mul16_42' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 6429 [4/6] (6.55ns)   --->   "%mul15_43 = dmul i64 %bitcast_ln19_45, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6429 'dmul' 'mul15_43' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 6430 [5/6] (6.55ns)   --->   "%mul15_44 = dmul i64 %bitcast_ln19_46, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6430 'dmul' 'mul15_44' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 6431 [1/1] (0.00ns)   --->   "%bitcast_ln19_47 = bitcast i64 %trunc_ln19_144" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6431 'bitcast' 'bitcast_ln19_47' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 6432 [6/6] (6.55ns)   --->   "%mul15_45 = dmul i64 %bitcast_ln19_47, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6432 'dmul' 'mul15_45' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 6433 [1/1] (0.00ns)   --->   "%shl_ln19_47 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_145, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6433 'bitconcatenate' 'shl_ln19_47' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 6434 [1/1] (0.00ns)   --->   "%zext_ln19_98 = zext i8 %shl_ln19_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6434 'zext' 'zext_ln19_98' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 6435 [1/1] (3.58ns)   --->   "%lshr_ln19_48 = lshr i256 %gmem_addr_48_read, i256 %zext_ln19_98" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6435 'lshr' 'lshr_ln19_48' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 6436 [1/1] (0.00ns)   --->   "%trunc_ln19_146 = trunc i256 %lshr_ln19_48" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6436 'trunc' 'trunc_ln19_146' <Predicate = true> <Delay = 0.00>
ST_343 : Operation 6437 [1/1] (7.04ns)   --->   "%gmem_addr_49_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_49" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6437 'read' 'gmem_addr_49_read' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 344 <SV = 343> <Delay = 6.90>
ST_344 : Operation 6438 [3/6] (6.55ns)   --->   "%mul20_37 = dmul i64 %mul20_36, i64 %tmp_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6438 'dmul' 'mul20_37' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 6439 [3/18] (6.15ns)   --->   "%tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6439 'dexp' 'tmp_39' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_344 : Operation 6440 [9/18] (6.15ns)   --->   "%tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6440 'dexp' 'tmp_40' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_344 : Operation 6441 [15/18] (6.15ns)   --->   "%tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6441 'dexp' 'tmp_41' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_344 : Operation 6442 [3/6] (6.90ns)   --->   "%add17_41 = dadd i64 %mul2_read, i64 %mul16_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6442 'dadd' 'add17_41' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 6443 [3/6] (6.55ns)   --->   "%mul16_42 = dmul i64 %mul15_42, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6443 'dmul' 'mul16_42' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 6444 [3/6] (6.55ns)   --->   "%mul15_43 = dmul i64 %bitcast_ln19_45, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6444 'dmul' 'mul15_43' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 6445 [4/6] (6.55ns)   --->   "%mul15_44 = dmul i64 %bitcast_ln19_46, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6445 'dmul' 'mul15_44' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 6446 [5/6] (6.55ns)   --->   "%mul15_45 = dmul i64 %bitcast_ln19_47, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6446 'dmul' 'mul15_45' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 6447 [1/1] (0.00ns)   --->   "%bitcast_ln19_48 = bitcast i64 %trunc_ln19_146" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6447 'bitcast' 'bitcast_ln19_48' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 6448 [6/6] (6.55ns)   --->   "%mul15_46 = dmul i64 %bitcast_ln19_48, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6448 'dmul' 'mul15_46' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 6449 [1/1] (0.00ns)   --->   "%shl_ln19_48 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_147, i3 0" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6449 'bitconcatenate' 'shl_ln19_48' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 6450 [1/1] (0.00ns)   --->   "%zext_ln19_100 = zext i8 %shl_ln19_48" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6450 'zext' 'zext_ln19_100' <Predicate = true> <Delay = 0.00>
ST_344 : Operation 6451 [1/1] (3.58ns)   --->   "%lshr_ln19_49 = lshr i256 %gmem_addr_49_read, i256 %zext_ln19_100" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6451 'lshr' 'lshr_ln19_49' <Predicate = true> <Delay = 3.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 6452 [1/1] (0.00ns)   --->   "%trunc_ln19_148 = trunc i256 %lshr_ln19_49" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6452 'trunc' 'trunc_ln19_148' <Predicate = true> <Delay = 0.00>

State 345 <SV = 344> <Delay = 6.90>
ST_345 : Operation 6453 [2/6] (6.55ns)   --->   "%mul20_37 = dmul i64 %mul20_36, i64 %tmp_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6453 'dmul' 'mul20_37' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 6454 [2/18] (6.15ns)   --->   "%tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6454 'dexp' 'tmp_39' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_345 : Operation 6455 [8/18] (6.15ns)   --->   "%tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6455 'dexp' 'tmp_40' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_345 : Operation 6456 [14/18] (6.15ns)   --->   "%tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6456 'dexp' 'tmp_41' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_345 : Operation 6457 [2/6] (6.90ns)   --->   "%add17_41 = dadd i64 %mul2_read, i64 %mul16_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6457 'dadd' 'add17_41' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 6458 [2/6] (6.55ns)   --->   "%mul16_42 = dmul i64 %mul15_42, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6458 'dmul' 'mul16_42' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 6459 [2/6] (6.55ns)   --->   "%mul15_43 = dmul i64 %bitcast_ln19_45, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6459 'dmul' 'mul15_43' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 6460 [3/6] (6.55ns)   --->   "%mul15_44 = dmul i64 %bitcast_ln19_46, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6460 'dmul' 'mul15_44' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 6461 [4/6] (6.55ns)   --->   "%mul15_45 = dmul i64 %bitcast_ln19_47, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6461 'dmul' 'mul15_45' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 6462 [5/6] (6.55ns)   --->   "%mul15_46 = dmul i64 %bitcast_ln19_48, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6462 'dmul' 'mul15_46' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 6463 [1/1] (0.00ns)   --->   "%bitcast_ln19_49 = bitcast i64 %trunc_ln19_148" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6463 'bitcast' 'bitcast_ln19_49' <Predicate = true> <Delay = 0.00>
ST_345 : Operation 6464 [6/6] (6.55ns)   --->   "%mul15_47 = dmul i64 %bitcast_ln19_49, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6464 'dmul' 'mul15_47' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 345> <Delay = 6.90>
ST_346 : Operation 6465 [1/6] (6.55ns)   --->   "%mul20_37 = dmul i64 %mul20_36, i64 %tmp_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6465 'dmul' 'mul20_37' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_346 : Operation 6466 [1/18] (6.15ns)   --->   "%tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6466 'dexp' 'tmp_39' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_346 : Operation 6467 [7/18] (6.15ns)   --->   "%tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6467 'dexp' 'tmp_40' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_346 : Operation 6468 [13/18] (6.15ns)   --->   "%tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6468 'dexp' 'tmp_41' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_346 : Operation 6469 [1/6] (6.90ns)   --->   "%add17_41 = dadd i64 %mul2_read, i64 %mul16_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6469 'dadd' 'add17_41' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_346 : Operation 6470 [1/6] (6.55ns)   --->   "%mul16_42 = dmul i64 %mul15_42, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6470 'dmul' 'mul16_42' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_346 : Operation 6471 [1/6] (6.55ns)   --->   "%mul15_43 = dmul i64 %bitcast_ln19_45, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6471 'dmul' 'mul15_43' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_346 : Operation 6472 [2/6] (6.55ns)   --->   "%mul15_44 = dmul i64 %bitcast_ln19_46, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6472 'dmul' 'mul15_44' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_346 : Operation 6473 [3/6] (6.55ns)   --->   "%mul15_45 = dmul i64 %bitcast_ln19_47, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6473 'dmul' 'mul15_45' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_346 : Operation 6474 [4/6] (6.55ns)   --->   "%mul15_46 = dmul i64 %bitcast_ln19_48, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6474 'dmul' 'mul15_46' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_346 : Operation 6475 [5/6] (6.55ns)   --->   "%mul15_47 = dmul i64 %bitcast_ln19_49, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6475 'dmul' 'mul15_47' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 346> <Delay = 6.90>
ST_347 : Operation 6476 [6/6] (6.55ns)   --->   "%mul20_38 = dmul i64 %mul20_37, i64 %tmp_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6476 'dmul' 'mul20_38' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 6477 [6/18] (6.15ns)   --->   "%tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6477 'dexp' 'tmp_40' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_347 : Operation 6478 [12/18] (6.15ns)   --->   "%tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6478 'dexp' 'tmp_41' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_347 : Operation 6479 [18/18] (6.15ns)   --->   "%tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6479 'dexp' 'tmp_42' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_347 : Operation 6480 [6/6] (6.90ns)   --->   "%add17_42 = dadd i64 %mul2_read, i64 %mul16_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6480 'dadd' 'add17_42' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 6481 [6/6] (6.55ns)   --->   "%mul16_43 = dmul i64 %mul15_43, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6481 'dmul' 'mul16_43' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 6482 [1/6] (6.55ns)   --->   "%mul15_44 = dmul i64 %bitcast_ln19_46, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6482 'dmul' 'mul15_44' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 6483 [2/6] (6.55ns)   --->   "%mul15_45 = dmul i64 %bitcast_ln19_47, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6483 'dmul' 'mul15_45' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 6484 [3/6] (6.55ns)   --->   "%mul15_46 = dmul i64 %bitcast_ln19_48, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6484 'dmul' 'mul15_46' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 6485 [4/6] (6.55ns)   --->   "%mul15_47 = dmul i64 %bitcast_ln19_49, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6485 'dmul' 'mul15_47' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 347> <Delay = 6.90>
ST_348 : Operation 6486 [5/6] (6.55ns)   --->   "%mul20_38 = dmul i64 %mul20_37, i64 %tmp_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6486 'dmul' 'mul20_38' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 6487 [5/18] (6.15ns)   --->   "%tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6487 'dexp' 'tmp_40' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_348 : Operation 6488 [11/18] (6.15ns)   --->   "%tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6488 'dexp' 'tmp_41' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_348 : Operation 6489 [17/18] (6.15ns)   --->   "%tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6489 'dexp' 'tmp_42' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_348 : Operation 6490 [5/6] (6.90ns)   --->   "%add17_42 = dadd i64 %mul2_read, i64 %mul16_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6490 'dadd' 'add17_42' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 6491 [5/6] (6.55ns)   --->   "%mul16_43 = dmul i64 %mul15_43, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6491 'dmul' 'mul16_43' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 6492 [6/6] (6.55ns)   --->   "%mul16_44 = dmul i64 %mul15_44, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6492 'dmul' 'mul16_44' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 6493 [1/6] (6.55ns)   --->   "%mul15_45 = dmul i64 %bitcast_ln19_47, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6493 'dmul' 'mul15_45' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 6494 [2/6] (6.55ns)   --->   "%mul15_46 = dmul i64 %bitcast_ln19_48, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6494 'dmul' 'mul15_46' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 6495 [3/6] (6.55ns)   --->   "%mul15_47 = dmul i64 %bitcast_ln19_49, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6495 'dmul' 'mul15_47' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 348> <Delay = 6.90>
ST_349 : Operation 6496 [4/6] (6.55ns)   --->   "%mul20_38 = dmul i64 %mul20_37, i64 %tmp_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6496 'dmul' 'mul20_38' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 6497 [4/18] (6.15ns)   --->   "%tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6497 'dexp' 'tmp_40' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_349 : Operation 6498 [10/18] (6.15ns)   --->   "%tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6498 'dexp' 'tmp_41' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_349 : Operation 6499 [16/18] (6.15ns)   --->   "%tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6499 'dexp' 'tmp_42' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_349 : Operation 6500 [4/6] (6.90ns)   --->   "%add17_42 = dadd i64 %mul2_read, i64 %mul16_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6500 'dadd' 'add17_42' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 6501 [4/6] (6.55ns)   --->   "%mul16_43 = dmul i64 %mul15_43, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6501 'dmul' 'mul16_43' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 6502 [5/6] (6.55ns)   --->   "%mul16_44 = dmul i64 %mul15_44, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6502 'dmul' 'mul16_44' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 6503 [1/6] (6.55ns)   --->   "%mul15_46 = dmul i64 %bitcast_ln19_48, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6503 'dmul' 'mul15_46' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 6504 [2/6] (6.55ns)   --->   "%mul15_47 = dmul i64 %bitcast_ln19_49, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6504 'dmul' 'mul15_47' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 350 <SV = 349> <Delay = 6.90>
ST_350 : Operation 6505 [3/6] (6.55ns)   --->   "%mul20_38 = dmul i64 %mul20_37, i64 %tmp_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6505 'dmul' 'mul20_38' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 6506 [3/18] (6.15ns)   --->   "%tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6506 'dexp' 'tmp_40' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_350 : Operation 6507 [9/18] (6.15ns)   --->   "%tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6507 'dexp' 'tmp_41' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_350 : Operation 6508 [15/18] (6.15ns)   --->   "%tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6508 'dexp' 'tmp_42' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_350 : Operation 6509 [3/6] (6.90ns)   --->   "%add17_42 = dadd i64 %mul2_read, i64 %mul16_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6509 'dadd' 'add17_42' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 6510 [3/6] (6.55ns)   --->   "%mul16_43 = dmul i64 %mul15_43, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6510 'dmul' 'mul16_43' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 6511 [4/6] (6.55ns)   --->   "%mul16_44 = dmul i64 %mul15_44, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6511 'dmul' 'mul16_44' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 6512 [6/6] (6.55ns)   --->   "%mul16_46 = dmul i64 %mul15_46, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6512 'dmul' 'mul16_46' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 6513 [1/6] (6.55ns)   --->   "%mul15_47 = dmul i64 %bitcast_ln19_49, i64 %sigma_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6513 'dmul' 'mul15_47' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 351 <SV = 350> <Delay = 6.90>
ST_351 : Operation 6514 [2/6] (6.55ns)   --->   "%mul20_38 = dmul i64 %mul20_37, i64 %tmp_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6514 'dmul' 'mul20_38' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 6515 [2/18] (6.15ns)   --->   "%tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6515 'dexp' 'tmp_40' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_351 : Operation 6516 [8/18] (6.15ns)   --->   "%tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6516 'dexp' 'tmp_41' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_351 : Operation 6517 [14/18] (6.15ns)   --->   "%tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6517 'dexp' 'tmp_42' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_351 : Operation 6518 [2/6] (6.90ns)   --->   "%add17_42 = dadd i64 %mul2_read, i64 %mul16_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6518 'dadd' 'add17_42' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 6519 [2/6] (6.55ns)   --->   "%mul16_43 = dmul i64 %mul15_43, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6519 'dmul' 'mul16_43' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 6520 [3/6] (6.55ns)   --->   "%mul16_44 = dmul i64 %mul15_44, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6520 'dmul' 'mul16_44' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 6521 [6/6] (6.55ns)   --->   "%mul16_45 = dmul i64 %mul15_45, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6521 'dmul' 'mul16_45' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 6522 [5/6] (6.55ns)   --->   "%mul16_46 = dmul i64 %mul15_46, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6522 'dmul' 'mul16_46' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 6523 [6/6] (6.55ns)   --->   "%mul16_47 = dmul i64 %mul15_47, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6523 'dmul' 'mul16_47' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 352 <SV = 351> <Delay = 6.90>
ST_352 : Operation 6524 [1/6] (6.55ns)   --->   "%mul20_38 = dmul i64 %mul20_37, i64 %tmp_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6524 'dmul' 'mul20_38' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 6525 [1/18] (6.15ns)   --->   "%tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6525 'dexp' 'tmp_40' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_352 : Operation 6526 [7/18] (6.15ns)   --->   "%tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6526 'dexp' 'tmp_41' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_352 : Operation 6527 [13/18] (6.15ns)   --->   "%tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6527 'dexp' 'tmp_42' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_352 : Operation 6528 [1/6] (6.90ns)   --->   "%add17_42 = dadd i64 %mul2_read, i64 %mul16_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6528 'dadd' 'add17_42' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 6529 [1/6] (6.55ns)   --->   "%mul16_43 = dmul i64 %mul15_43, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6529 'dmul' 'mul16_43' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 6530 [2/6] (6.55ns)   --->   "%mul16_44 = dmul i64 %mul15_44, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6530 'dmul' 'mul16_44' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 6531 [5/6] (6.55ns)   --->   "%mul16_45 = dmul i64 %mul15_45, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6531 'dmul' 'mul16_45' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 6532 [4/6] (6.55ns)   --->   "%mul16_46 = dmul i64 %mul15_46, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6532 'dmul' 'mul16_46' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 6533 [5/6] (6.55ns)   --->   "%mul16_47 = dmul i64 %mul15_47, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6533 'dmul' 'mul16_47' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 353 <SV = 352> <Delay = 6.90>
ST_353 : Operation 6534 [6/6] (6.55ns)   --->   "%mul20_39 = dmul i64 %mul20_38, i64 %tmp_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6534 'dmul' 'mul20_39' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_353 : Operation 6535 [6/18] (6.15ns)   --->   "%tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6535 'dexp' 'tmp_41' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_353 : Operation 6536 [12/18] (6.15ns)   --->   "%tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6536 'dexp' 'tmp_42' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_353 : Operation 6537 [18/18] (6.15ns)   --->   "%tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6537 'dexp' 'tmp_43' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_353 : Operation 6538 [6/6] (6.90ns)   --->   "%add17_43 = dadd i64 %mul2_read, i64 %mul16_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6538 'dadd' 'add17_43' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_353 : Operation 6539 [1/6] (6.55ns)   --->   "%mul16_44 = dmul i64 %mul15_44, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6539 'dmul' 'mul16_44' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_353 : Operation 6540 [4/6] (6.55ns)   --->   "%mul16_45 = dmul i64 %mul15_45, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6540 'dmul' 'mul16_45' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_353 : Operation 6541 [3/6] (6.55ns)   --->   "%mul16_46 = dmul i64 %mul15_46, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6541 'dmul' 'mul16_46' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_353 : Operation 6542 [4/6] (6.55ns)   --->   "%mul16_47 = dmul i64 %mul15_47, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6542 'dmul' 'mul16_47' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 354 <SV = 353> <Delay = 6.90>
ST_354 : Operation 6543 [5/6] (6.55ns)   --->   "%mul20_39 = dmul i64 %mul20_38, i64 %tmp_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6543 'dmul' 'mul20_39' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 6544 [5/18] (6.15ns)   --->   "%tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6544 'dexp' 'tmp_41' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_354 : Operation 6545 [11/18] (6.15ns)   --->   "%tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6545 'dexp' 'tmp_42' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_354 : Operation 6546 [17/18] (6.15ns)   --->   "%tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6546 'dexp' 'tmp_43' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_354 : Operation 6547 [5/6] (6.90ns)   --->   "%add17_43 = dadd i64 %mul2_read, i64 %mul16_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6547 'dadd' 'add17_43' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 6548 [3/6] (6.55ns)   --->   "%mul16_45 = dmul i64 %mul15_45, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6548 'dmul' 'mul16_45' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 6549 [2/6] (6.55ns)   --->   "%mul16_46 = dmul i64 %mul15_46, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6549 'dmul' 'mul16_46' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 6550 [3/6] (6.55ns)   --->   "%mul16_47 = dmul i64 %mul15_47, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6550 'dmul' 'mul16_47' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 355 <SV = 354> <Delay = 6.90>
ST_355 : Operation 6551 [4/6] (6.55ns)   --->   "%mul20_39 = dmul i64 %mul20_38, i64 %tmp_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6551 'dmul' 'mul20_39' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 6552 [4/18] (6.15ns)   --->   "%tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6552 'dexp' 'tmp_41' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_355 : Operation 6553 [10/18] (6.15ns)   --->   "%tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6553 'dexp' 'tmp_42' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_355 : Operation 6554 [16/18] (6.15ns)   --->   "%tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6554 'dexp' 'tmp_43' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_355 : Operation 6555 [4/6] (6.90ns)   --->   "%add17_43 = dadd i64 %mul2_read, i64 %mul16_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6555 'dadd' 'add17_43' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 6556 [2/6] (6.55ns)   --->   "%mul16_45 = dmul i64 %mul15_45, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6556 'dmul' 'mul16_45' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 6557 [1/6] (6.55ns)   --->   "%mul16_46 = dmul i64 %mul15_46, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6557 'dmul' 'mul16_46' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 6558 [2/6] (6.55ns)   --->   "%mul16_47 = dmul i64 %mul15_47, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6558 'dmul' 'mul16_47' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 355> <Delay = 6.90>
ST_356 : Operation 6559 [3/6] (6.55ns)   --->   "%mul20_39 = dmul i64 %mul20_38, i64 %tmp_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6559 'dmul' 'mul20_39' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 6560 [3/18] (6.15ns)   --->   "%tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6560 'dexp' 'tmp_41' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_356 : Operation 6561 [9/18] (6.15ns)   --->   "%tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6561 'dexp' 'tmp_42' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_356 : Operation 6562 [15/18] (6.15ns)   --->   "%tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6562 'dexp' 'tmp_43' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_356 : Operation 6563 [3/6] (6.90ns)   --->   "%add17_43 = dadd i64 %mul2_read, i64 %mul16_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6563 'dadd' 'add17_43' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 6564 [1/6] (6.55ns)   --->   "%mul16_45 = dmul i64 %mul15_45, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6564 'dmul' 'mul16_45' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 6565 [1/6] (6.55ns)   --->   "%mul16_47 = dmul i64 %mul15_47, i64 %tmp_read" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6565 'dmul' 'mul16_47' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 357 <SV = 356> <Delay = 6.90>
ST_357 : Operation 6566 [2/6] (6.55ns)   --->   "%mul20_39 = dmul i64 %mul20_38, i64 %tmp_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6566 'dmul' 'mul20_39' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 6567 [2/18] (6.15ns)   --->   "%tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6567 'dexp' 'tmp_41' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_357 : Operation 6568 [8/18] (6.15ns)   --->   "%tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6568 'dexp' 'tmp_42' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_357 : Operation 6569 [14/18] (6.15ns)   --->   "%tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6569 'dexp' 'tmp_43' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_357 : Operation 6570 [2/6] (6.90ns)   --->   "%add17_43 = dadd i64 %mul2_read, i64 %mul16_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6570 'dadd' 'add17_43' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 6571 [6/6] (6.90ns)   --->   "%add17_44 = dadd i64 %mul2_read, i64 %mul16_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6571 'dadd' 'add17_44' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 6572 [6/6] (6.90ns)   --->   "%add17_45 = dadd i64 %mul2_read, i64 %mul16_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6572 'dadd' 'add17_45' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 6573 [6/6] (6.90ns)   --->   "%add17_46 = dadd i64 %mul2_read, i64 %mul16_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6573 'dadd' 'add17_46' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 6574 [6/6] (6.90ns)   --->   "%add17_47 = dadd i64 %mul2_read, i64 %mul16_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6574 'dadd' 'add17_47' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 358 <SV = 357> <Delay = 6.90>
ST_358 : Operation 6575 [1/6] (6.55ns)   --->   "%mul20_39 = dmul i64 %mul20_38, i64 %tmp_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6575 'dmul' 'mul20_39' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 6576 [1/18] (6.15ns)   --->   "%tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6576 'dexp' 'tmp_41' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_358 : Operation 6577 [7/18] (6.15ns)   --->   "%tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6577 'dexp' 'tmp_42' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_358 : Operation 6578 [13/18] (6.15ns)   --->   "%tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6578 'dexp' 'tmp_43' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_358 : Operation 6579 [1/6] (6.90ns)   --->   "%add17_43 = dadd i64 %mul2_read, i64 %mul16_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6579 'dadd' 'add17_43' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 6580 [5/6] (6.90ns)   --->   "%add17_44 = dadd i64 %mul2_read, i64 %mul16_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6580 'dadd' 'add17_44' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 6581 [5/6] (6.90ns)   --->   "%add17_45 = dadd i64 %mul2_read, i64 %mul16_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6581 'dadd' 'add17_45' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 6582 [5/6] (6.90ns)   --->   "%add17_46 = dadd i64 %mul2_read, i64 %mul16_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6582 'dadd' 'add17_46' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 6583 [5/6] (6.90ns)   --->   "%add17_47 = dadd i64 %mul2_read, i64 %mul16_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6583 'dadd' 'add17_47' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 359 <SV = 358> <Delay = 6.90>
ST_359 : Operation 6584 [6/6] (6.55ns)   --->   "%mul20_40 = dmul i64 %mul20_39, i64 %tmp_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6584 'dmul' 'mul20_40' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_359 : Operation 6585 [6/18] (6.15ns)   --->   "%tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6585 'dexp' 'tmp_42' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_359 : Operation 6586 [12/18] (6.15ns)   --->   "%tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6586 'dexp' 'tmp_43' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_359 : Operation 6587 [18/18] (6.15ns)   --->   "%tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6587 'dexp' 'tmp_44' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_359 : Operation 6588 [4/6] (6.90ns)   --->   "%add17_44 = dadd i64 %mul2_read, i64 %mul16_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6588 'dadd' 'add17_44' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_359 : Operation 6589 [4/6] (6.90ns)   --->   "%add17_45 = dadd i64 %mul2_read, i64 %mul16_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6589 'dadd' 'add17_45' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_359 : Operation 6590 [4/6] (6.90ns)   --->   "%add17_46 = dadd i64 %mul2_read, i64 %mul16_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6590 'dadd' 'add17_46' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_359 : Operation 6591 [4/6] (6.90ns)   --->   "%add17_47 = dadd i64 %mul2_read, i64 %mul16_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6591 'dadd' 'add17_47' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 359> <Delay = 6.90>
ST_360 : Operation 6592 [5/6] (6.55ns)   --->   "%mul20_40 = dmul i64 %mul20_39, i64 %tmp_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6592 'dmul' 'mul20_40' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 6593 [5/18] (6.15ns)   --->   "%tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6593 'dexp' 'tmp_42' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_360 : Operation 6594 [11/18] (6.15ns)   --->   "%tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6594 'dexp' 'tmp_43' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_360 : Operation 6595 [17/18] (6.15ns)   --->   "%tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6595 'dexp' 'tmp_44' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_360 : Operation 6596 [3/6] (6.90ns)   --->   "%add17_44 = dadd i64 %mul2_read, i64 %mul16_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6596 'dadd' 'add17_44' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 6597 [3/6] (6.90ns)   --->   "%add17_45 = dadd i64 %mul2_read, i64 %mul16_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6597 'dadd' 'add17_45' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 6598 [3/6] (6.90ns)   --->   "%add17_46 = dadd i64 %mul2_read, i64 %mul16_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6598 'dadd' 'add17_46' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 6599 [3/6] (6.90ns)   --->   "%add17_47 = dadd i64 %mul2_read, i64 %mul16_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6599 'dadd' 'add17_47' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 361 <SV = 360> <Delay = 6.90>
ST_361 : Operation 6600 [4/6] (6.55ns)   --->   "%mul20_40 = dmul i64 %mul20_39, i64 %tmp_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6600 'dmul' 'mul20_40' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 6601 [4/18] (6.15ns)   --->   "%tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6601 'dexp' 'tmp_42' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_361 : Operation 6602 [10/18] (6.15ns)   --->   "%tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6602 'dexp' 'tmp_43' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_361 : Operation 6603 [16/18] (6.15ns)   --->   "%tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6603 'dexp' 'tmp_44' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_361 : Operation 6604 [2/6] (6.90ns)   --->   "%add17_44 = dadd i64 %mul2_read, i64 %mul16_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6604 'dadd' 'add17_44' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 6605 [2/6] (6.90ns)   --->   "%add17_45 = dadd i64 %mul2_read, i64 %mul16_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6605 'dadd' 'add17_45' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 6606 [2/6] (6.90ns)   --->   "%add17_46 = dadd i64 %mul2_read, i64 %mul16_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6606 'dadd' 'add17_46' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 6607 [2/6] (6.90ns)   --->   "%add17_47 = dadd i64 %mul2_read, i64 %mul16_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6607 'dadd' 'add17_47' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 361> <Delay = 6.90>
ST_362 : Operation 6608 [3/6] (6.55ns)   --->   "%mul20_40 = dmul i64 %mul20_39, i64 %tmp_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6608 'dmul' 'mul20_40' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 6609 [3/18] (6.15ns)   --->   "%tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6609 'dexp' 'tmp_42' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_362 : Operation 6610 [9/18] (6.15ns)   --->   "%tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6610 'dexp' 'tmp_43' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_362 : Operation 6611 [15/18] (6.15ns)   --->   "%tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6611 'dexp' 'tmp_44' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_362 : Operation 6612 [1/6] (6.90ns)   --->   "%add17_44 = dadd i64 %mul2_read, i64 %mul16_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6612 'dadd' 'add17_44' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 6613 [1/6] (6.90ns)   --->   "%add17_45 = dadd i64 %mul2_read, i64 %mul16_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6613 'dadd' 'add17_45' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 6614 [1/6] (6.90ns)   --->   "%add17_46 = dadd i64 %mul2_read, i64 %mul16_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6614 'dadd' 'add17_46' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 6615 [1/6] (6.90ns)   --->   "%add17_47 = dadd i64 %mul2_read, i64 %mul16_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6615 'dadd' 'add17_47' <Predicate = true> <Delay = 6.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 6.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 363 <SV = 362> <Delay = 6.55>
ST_363 : Operation 6616 [2/6] (6.55ns)   --->   "%mul20_40 = dmul i64 %mul20_39, i64 %tmp_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6616 'dmul' 'mul20_40' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 6617 [2/18] (6.15ns)   --->   "%tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6617 'dexp' 'tmp_42' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_363 : Operation 6618 [8/18] (6.15ns)   --->   "%tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6618 'dexp' 'tmp_43' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_363 : Operation 6619 [14/18] (6.15ns)   --->   "%tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6619 'dexp' 'tmp_44' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 364 <SV = 363> <Delay = 6.55>
ST_364 : Operation 6620 [1/6] (6.55ns)   --->   "%mul20_40 = dmul i64 %mul20_39, i64 %tmp_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6620 'dmul' 'mul20_40' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 6621 [1/18] (6.15ns)   --->   "%tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6621 'dexp' 'tmp_42' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_364 : Operation 6622 [7/18] (6.15ns)   --->   "%tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6622 'dexp' 'tmp_43' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_364 : Operation 6623 [13/18] (6.15ns)   --->   "%tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6623 'dexp' 'tmp_44' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 365 <SV = 364> <Delay = 6.55>
ST_365 : Operation 6624 [6/6] (6.55ns)   --->   "%mul20_41 = dmul i64 %mul20_40, i64 %tmp_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6624 'dmul' 'mul20_41' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 6625 [6/18] (6.15ns)   --->   "%tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6625 'dexp' 'tmp_43' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_365 : Operation 6626 [12/18] (6.15ns)   --->   "%tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6626 'dexp' 'tmp_44' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_365 : Operation 6627 [18/18] (6.15ns)   --->   "%tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6627 'dexp' 'tmp_45' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 366 <SV = 365> <Delay = 6.55>
ST_366 : Operation 6628 [5/6] (6.55ns)   --->   "%mul20_41 = dmul i64 %mul20_40, i64 %tmp_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6628 'dmul' 'mul20_41' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 6629 [5/18] (6.15ns)   --->   "%tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6629 'dexp' 'tmp_43' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_366 : Operation 6630 [11/18] (6.15ns)   --->   "%tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6630 'dexp' 'tmp_44' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_366 : Operation 6631 [17/18] (6.15ns)   --->   "%tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6631 'dexp' 'tmp_45' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 367 <SV = 366> <Delay = 6.55>
ST_367 : Operation 6632 [4/6] (6.55ns)   --->   "%mul20_41 = dmul i64 %mul20_40, i64 %tmp_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6632 'dmul' 'mul20_41' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 6633 [4/18] (6.15ns)   --->   "%tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6633 'dexp' 'tmp_43' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_367 : Operation 6634 [10/18] (6.15ns)   --->   "%tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6634 'dexp' 'tmp_44' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_367 : Operation 6635 [16/18] (6.15ns)   --->   "%tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6635 'dexp' 'tmp_45' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 368 <SV = 367> <Delay = 6.55>
ST_368 : Operation 6636 [3/6] (6.55ns)   --->   "%mul20_41 = dmul i64 %mul20_40, i64 %tmp_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6636 'dmul' 'mul20_41' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_368 : Operation 6637 [3/18] (6.15ns)   --->   "%tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6637 'dexp' 'tmp_43' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_368 : Operation 6638 [9/18] (6.15ns)   --->   "%tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6638 'dexp' 'tmp_44' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_368 : Operation 6639 [15/18] (6.15ns)   --->   "%tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6639 'dexp' 'tmp_45' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 369 <SV = 368> <Delay = 6.55>
ST_369 : Operation 6640 [2/6] (6.55ns)   --->   "%mul20_41 = dmul i64 %mul20_40, i64 %tmp_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6640 'dmul' 'mul20_41' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_369 : Operation 6641 [2/18] (6.15ns)   --->   "%tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6641 'dexp' 'tmp_43' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_369 : Operation 6642 [8/18] (6.15ns)   --->   "%tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6642 'dexp' 'tmp_44' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_369 : Operation 6643 [14/18] (6.15ns)   --->   "%tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6643 'dexp' 'tmp_45' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 370 <SV = 369> <Delay = 6.55>
ST_370 : Operation 6644 [1/6] (6.55ns)   --->   "%mul20_41 = dmul i64 %mul20_40, i64 %tmp_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6644 'dmul' 'mul20_41' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_370 : Operation 6645 [1/18] (6.15ns)   --->   "%tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6645 'dexp' 'tmp_43' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_370 : Operation 6646 [7/18] (6.15ns)   --->   "%tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6646 'dexp' 'tmp_44' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_370 : Operation 6647 [13/18] (6.15ns)   --->   "%tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6647 'dexp' 'tmp_45' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 371 <SV = 370> <Delay = 6.55>
ST_371 : Operation 6648 [6/6] (6.55ns)   --->   "%mul20_42 = dmul i64 %mul20_41, i64 %tmp_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6648 'dmul' 'mul20_42' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_371 : Operation 6649 [6/18] (6.15ns)   --->   "%tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6649 'dexp' 'tmp_44' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_371 : Operation 6650 [12/18] (6.15ns)   --->   "%tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6650 'dexp' 'tmp_45' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_371 : Operation 6651 [18/18] (6.15ns)   --->   "%tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6651 'dexp' 'tmp_46' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 372 <SV = 371> <Delay = 6.55>
ST_372 : Operation 6652 [5/6] (6.55ns)   --->   "%mul20_42 = dmul i64 %mul20_41, i64 %tmp_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6652 'dmul' 'mul20_42' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_372 : Operation 6653 [5/18] (6.15ns)   --->   "%tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6653 'dexp' 'tmp_44' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_372 : Operation 6654 [11/18] (6.15ns)   --->   "%tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6654 'dexp' 'tmp_45' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_372 : Operation 6655 [17/18] (6.15ns)   --->   "%tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6655 'dexp' 'tmp_46' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 373 <SV = 372> <Delay = 6.55>
ST_373 : Operation 6656 [4/6] (6.55ns)   --->   "%mul20_42 = dmul i64 %mul20_41, i64 %tmp_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6656 'dmul' 'mul20_42' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_373 : Operation 6657 [4/18] (6.15ns)   --->   "%tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6657 'dexp' 'tmp_44' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_373 : Operation 6658 [10/18] (6.15ns)   --->   "%tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6658 'dexp' 'tmp_45' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_373 : Operation 6659 [16/18] (6.15ns)   --->   "%tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6659 'dexp' 'tmp_46' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 374 <SV = 373> <Delay = 6.55>
ST_374 : Operation 6660 [3/6] (6.55ns)   --->   "%mul20_42 = dmul i64 %mul20_41, i64 %tmp_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6660 'dmul' 'mul20_42' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 6661 [3/18] (6.15ns)   --->   "%tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6661 'dexp' 'tmp_44' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_374 : Operation 6662 [9/18] (6.15ns)   --->   "%tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6662 'dexp' 'tmp_45' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_374 : Operation 6663 [15/18] (6.15ns)   --->   "%tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6663 'dexp' 'tmp_46' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 375 <SV = 374> <Delay = 6.55>
ST_375 : Operation 6664 [2/6] (6.55ns)   --->   "%mul20_42 = dmul i64 %mul20_41, i64 %tmp_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6664 'dmul' 'mul20_42' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 6665 [2/18] (6.15ns)   --->   "%tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6665 'dexp' 'tmp_44' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_375 : Operation 6666 [8/18] (6.15ns)   --->   "%tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6666 'dexp' 'tmp_45' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_375 : Operation 6667 [14/18] (6.15ns)   --->   "%tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6667 'dexp' 'tmp_46' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 376 <SV = 375> <Delay = 6.55>
ST_376 : Operation 6668 [1/6] (6.55ns)   --->   "%mul20_42 = dmul i64 %mul20_41, i64 %tmp_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6668 'dmul' 'mul20_42' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 6669 [1/18] (6.15ns)   --->   "%tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6669 'dexp' 'tmp_44' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_376 : Operation 6670 [7/18] (6.15ns)   --->   "%tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6670 'dexp' 'tmp_45' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_376 : Operation 6671 [13/18] (6.15ns)   --->   "%tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6671 'dexp' 'tmp_46' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 377 <SV = 376> <Delay = 6.55>
ST_377 : Operation 6672 [6/6] (6.55ns)   --->   "%mul20_43 = dmul i64 %mul20_42, i64 %tmp_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6672 'dmul' 'mul20_43' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 6673 [6/18] (6.15ns)   --->   "%tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6673 'dexp' 'tmp_45' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_377 : Operation 6674 [12/18] (6.15ns)   --->   "%tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6674 'dexp' 'tmp_46' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_377 : Operation 6675 [18/18] (6.15ns)   --->   "%tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6675 'dexp' 'tmp_47' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 378 <SV = 377> <Delay = 6.55>
ST_378 : Operation 6676 [5/6] (6.55ns)   --->   "%mul20_43 = dmul i64 %mul20_42, i64 %tmp_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6676 'dmul' 'mul20_43' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 6677 [5/18] (6.15ns)   --->   "%tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6677 'dexp' 'tmp_45' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_378 : Operation 6678 [11/18] (6.15ns)   --->   "%tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6678 'dexp' 'tmp_46' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_378 : Operation 6679 [17/18] (6.15ns)   --->   "%tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6679 'dexp' 'tmp_47' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 379 <SV = 378> <Delay = 6.55>
ST_379 : Operation 6680 [4/6] (6.55ns)   --->   "%mul20_43 = dmul i64 %mul20_42, i64 %tmp_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6680 'dmul' 'mul20_43' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 6681 [4/18] (6.15ns)   --->   "%tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6681 'dexp' 'tmp_45' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_379 : Operation 6682 [10/18] (6.15ns)   --->   "%tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6682 'dexp' 'tmp_46' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_379 : Operation 6683 [16/18] (6.15ns)   --->   "%tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6683 'dexp' 'tmp_47' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 380 <SV = 379> <Delay = 6.55>
ST_380 : Operation 6684 [3/6] (6.55ns)   --->   "%mul20_43 = dmul i64 %mul20_42, i64 %tmp_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6684 'dmul' 'mul20_43' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 6685 [3/18] (6.15ns)   --->   "%tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6685 'dexp' 'tmp_45' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_380 : Operation 6686 [9/18] (6.15ns)   --->   "%tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6686 'dexp' 'tmp_46' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_380 : Operation 6687 [15/18] (6.15ns)   --->   "%tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6687 'dexp' 'tmp_47' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 381 <SV = 380> <Delay = 6.55>
ST_381 : Operation 6688 [2/6] (6.55ns)   --->   "%mul20_43 = dmul i64 %mul20_42, i64 %tmp_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6688 'dmul' 'mul20_43' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 6689 [2/18] (6.15ns)   --->   "%tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6689 'dexp' 'tmp_45' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_381 : Operation 6690 [8/18] (6.15ns)   --->   "%tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6690 'dexp' 'tmp_46' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_381 : Operation 6691 [14/18] (6.15ns)   --->   "%tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6691 'dexp' 'tmp_47' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 382 <SV = 381> <Delay = 6.55>
ST_382 : Operation 6692 [1/6] (6.55ns)   --->   "%mul20_43 = dmul i64 %mul20_42, i64 %tmp_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6692 'dmul' 'mul20_43' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 6693 [1/18] (6.15ns)   --->   "%tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6693 'dexp' 'tmp_45' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_382 : Operation 6694 [7/18] (6.15ns)   --->   "%tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6694 'dexp' 'tmp_46' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_382 : Operation 6695 [13/18] (6.15ns)   --->   "%tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6695 'dexp' 'tmp_47' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 383 <SV = 382> <Delay = 6.55>
ST_383 : Operation 6696 [6/6] (6.55ns)   --->   "%mul20_44 = dmul i64 %mul20_43, i64 %tmp_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6696 'dmul' 'mul20_44' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 6697 [6/18] (6.15ns)   --->   "%tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6697 'dexp' 'tmp_46' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_383 : Operation 6698 [12/18] (6.15ns)   --->   "%tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6698 'dexp' 'tmp_47' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_383 : Operation 6699 [18/18] (6.15ns)   --->   "%tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6699 'dexp' 'tmp_48' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 384 <SV = 383> <Delay = 6.55>
ST_384 : Operation 6700 [5/6] (6.55ns)   --->   "%mul20_44 = dmul i64 %mul20_43, i64 %tmp_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6700 'dmul' 'mul20_44' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 6701 [5/18] (6.15ns)   --->   "%tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6701 'dexp' 'tmp_46' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_384 : Operation 6702 [11/18] (6.15ns)   --->   "%tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6702 'dexp' 'tmp_47' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_384 : Operation 6703 [17/18] (6.15ns)   --->   "%tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6703 'dexp' 'tmp_48' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 385 <SV = 384> <Delay = 6.55>
ST_385 : Operation 6704 [4/6] (6.55ns)   --->   "%mul20_44 = dmul i64 %mul20_43, i64 %tmp_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6704 'dmul' 'mul20_44' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 6705 [4/18] (6.15ns)   --->   "%tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6705 'dexp' 'tmp_46' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_385 : Operation 6706 [10/18] (6.15ns)   --->   "%tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6706 'dexp' 'tmp_47' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_385 : Operation 6707 [16/18] (6.15ns)   --->   "%tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6707 'dexp' 'tmp_48' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 386 <SV = 385> <Delay = 6.55>
ST_386 : Operation 6708 [3/6] (6.55ns)   --->   "%mul20_44 = dmul i64 %mul20_43, i64 %tmp_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6708 'dmul' 'mul20_44' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 6709 [3/18] (6.15ns)   --->   "%tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6709 'dexp' 'tmp_46' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_386 : Operation 6710 [9/18] (6.15ns)   --->   "%tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6710 'dexp' 'tmp_47' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_386 : Operation 6711 [15/18] (6.15ns)   --->   "%tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6711 'dexp' 'tmp_48' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 387 <SV = 386> <Delay = 6.55>
ST_387 : Operation 6712 [2/6] (6.55ns)   --->   "%mul20_44 = dmul i64 %mul20_43, i64 %tmp_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6712 'dmul' 'mul20_44' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 6713 [2/18] (6.15ns)   --->   "%tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6713 'dexp' 'tmp_46' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_387 : Operation 6714 [8/18] (6.15ns)   --->   "%tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6714 'dexp' 'tmp_47' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_387 : Operation 6715 [14/18] (6.15ns)   --->   "%tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6715 'dexp' 'tmp_48' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 388 <SV = 387> <Delay = 6.55>
ST_388 : Operation 6716 [1/6] (6.55ns)   --->   "%mul20_44 = dmul i64 %mul20_43, i64 %tmp_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6716 'dmul' 'mul20_44' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_388 : Operation 6717 [1/18] (6.15ns)   --->   "%tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6717 'dexp' 'tmp_46' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_388 : Operation 6718 [7/18] (6.15ns)   --->   "%tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6718 'dexp' 'tmp_47' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_388 : Operation 6719 [13/18] (6.15ns)   --->   "%tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6719 'dexp' 'tmp_48' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 389 <SV = 388> <Delay = 6.55>
ST_389 : Operation 6720 [6/6] (6.55ns)   --->   "%mul20_45 = dmul i64 %mul20_44, i64 %tmp_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6720 'dmul' 'mul20_45' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_389 : Operation 6721 [6/18] (6.15ns)   --->   "%tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6721 'dexp' 'tmp_47' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_389 : Operation 6722 [12/18] (6.15ns)   --->   "%tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6722 'dexp' 'tmp_48' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 390 <SV = 389> <Delay = 6.55>
ST_390 : Operation 6723 [5/6] (6.55ns)   --->   "%mul20_45 = dmul i64 %mul20_44, i64 %tmp_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6723 'dmul' 'mul20_45' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_390 : Operation 6724 [5/18] (6.15ns)   --->   "%tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6724 'dexp' 'tmp_47' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_390 : Operation 6725 [11/18] (6.15ns)   --->   "%tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6725 'dexp' 'tmp_48' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 391 <SV = 390> <Delay = 6.55>
ST_391 : Operation 6726 [4/6] (6.55ns)   --->   "%mul20_45 = dmul i64 %mul20_44, i64 %tmp_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6726 'dmul' 'mul20_45' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_391 : Operation 6727 [4/18] (6.15ns)   --->   "%tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6727 'dexp' 'tmp_47' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_391 : Operation 6728 [10/18] (6.15ns)   --->   "%tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6728 'dexp' 'tmp_48' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 392 <SV = 391> <Delay = 6.55>
ST_392 : Operation 6729 [3/6] (6.55ns)   --->   "%mul20_45 = dmul i64 %mul20_44, i64 %tmp_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6729 'dmul' 'mul20_45' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 6730 [3/18] (6.15ns)   --->   "%tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6730 'dexp' 'tmp_47' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_392 : Operation 6731 [9/18] (6.15ns)   --->   "%tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6731 'dexp' 'tmp_48' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 393 <SV = 392> <Delay = 6.55>
ST_393 : Operation 6732 [2/6] (6.55ns)   --->   "%mul20_45 = dmul i64 %mul20_44, i64 %tmp_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6732 'dmul' 'mul20_45' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_393 : Operation 6733 [2/18] (6.15ns)   --->   "%tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6733 'dexp' 'tmp_47' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_393 : Operation 6734 [8/18] (6.15ns)   --->   "%tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6734 'dexp' 'tmp_48' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 394 <SV = 393> <Delay = 6.55>
ST_394 : Operation 6735 [1/6] (6.55ns)   --->   "%mul20_45 = dmul i64 %mul20_44, i64 %tmp_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6735 'dmul' 'mul20_45' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_394 : Operation 6736 [1/18] (6.15ns)   --->   "%tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6736 'dexp' 'tmp_47' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_394 : Operation 6737 [7/18] (6.15ns)   --->   "%tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6737 'dexp' 'tmp_48' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 395 <SV = 394> <Delay = 6.55>
ST_395 : Operation 6738 [6/6] (6.55ns)   --->   "%mul20_46 = dmul i64 %mul20_45, i64 %tmp_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6738 'dmul' 'mul20_46' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_395 : Operation 6739 [6/18] (6.15ns)   --->   "%tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6739 'dexp' 'tmp_48' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 396 <SV = 395> <Delay = 6.55>
ST_396 : Operation 6740 [5/6] (6.55ns)   --->   "%mul20_46 = dmul i64 %mul20_45, i64 %tmp_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6740 'dmul' 'mul20_46' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 6741 [5/18] (6.15ns)   --->   "%tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6741 'dexp' 'tmp_48' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 397 <SV = 396> <Delay = 6.55>
ST_397 : Operation 6742 [4/6] (6.55ns)   --->   "%mul20_46 = dmul i64 %mul20_45, i64 %tmp_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6742 'dmul' 'mul20_46' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 6743 [4/18] (6.15ns)   --->   "%tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6743 'dexp' 'tmp_48' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 398 <SV = 397> <Delay = 6.55>
ST_398 : Operation 6744 [3/6] (6.55ns)   --->   "%mul20_46 = dmul i64 %mul20_45, i64 %tmp_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6744 'dmul' 'mul20_46' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 6745 [3/18] (6.15ns)   --->   "%tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6745 'dexp' 'tmp_48' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 399 <SV = 398> <Delay = 6.55>
ST_399 : Operation 6746 [2/6] (6.55ns)   --->   "%mul20_46 = dmul i64 %mul20_45, i64 %tmp_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6746 'dmul' 'mul20_46' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 6747 [2/18] (6.15ns)   --->   "%tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6747 'dexp' 'tmp_48' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 400 <SV = 399> <Delay = 6.55>
ST_400 : Operation 6748 [1/6] (6.55ns)   --->   "%mul20_46 = dmul i64 %mul20_45, i64 %tmp_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6748 'dmul' 'mul20_46' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 6749 [1/18] (6.15ns)   --->   "%tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6749 'dexp' 'tmp_48' <Predicate = true> <Delay = 6.15> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 6.15> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 401 <SV = 400> <Delay = 6.55>
ST_401 : Operation 6750 [6/6] (6.55ns)   --->   "%mul20_47 = dmul i64 %mul20_46, i64 %tmp_48" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6750 'dmul' 'mul20_47' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 402 <SV = 401> <Delay = 6.55>
ST_402 : Operation 6751 [5/6] (6.55ns)   --->   "%mul20_47 = dmul i64 %mul20_46, i64 %tmp_48" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6751 'dmul' 'mul20_47' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 403 <SV = 402> <Delay = 6.55>
ST_403 : Operation 6752 [4/6] (6.55ns)   --->   "%mul20_47 = dmul i64 %mul20_46, i64 %tmp_48" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6752 'dmul' 'mul20_47' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 404 <SV = 403> <Delay = 6.55>
ST_404 : Operation 6753 [3/6] (6.55ns)   --->   "%mul20_47 = dmul i64 %mul20_46, i64 %tmp_48" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6753 'dmul' 'mul20_47' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 405 <SV = 404> <Delay = 6.55>
ST_405 : Operation 6754 [2/6] (6.55ns)   --->   "%mul20_47 = dmul i64 %mul20_46, i64 %tmp_48" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6754 'dmul' 'mul20_47' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 406 <SV = 405> <Delay = 6.55>
ST_406 : Operation 6755 [1/6] (6.55ns)   --->   "%mul20_47 = dmul i64 %mul20_46, i64 %tmp_48" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6755 'dmul' 'mul20_47' <Predicate = true> <Delay = 6.55> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.55> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 407 <SV = 406> <Delay = 3.49>
ST_407 : Operation 6756 [1/1] (0.00ns)   --->   "%bitcast_ln19_50 = bitcast i64 %mul20_47" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6756 'bitcast' 'bitcast_ln19_50' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 6757 [1/1] (0.00ns)   --->   "%zext_ln19_50 = zext i64 %bitcast_ln19_50" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6757 'zext' 'zext_ln19_50' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 6758 [1/1] (0.00ns)   --->   "%zext_ln19_51 = zext i5 %trunc_ln19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6758 'zext' 'zext_ln19_51' <Predicate = true> <Delay = 0.00>
ST_407 : Operation 6759 [1/1] (2.50ns)   --->   "%shl_ln19 = shl i32 255, i32 %zext_ln19_51" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6759 'shl' 'shl_ln19' <Predicate = true> <Delay = 2.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_407 : Operation 6760 [1/1] (3.49ns)   --->   "%shl_ln19_49 = shl i256 %zext_ln19_50, i256 %zext_ln19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6760 'shl' 'shl_ln19_49' <Predicate = true> <Delay = 3.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 408 <SV = 407> <Delay = 7.04>
ST_408 : Operation 6761 [1/1] (7.04ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %gmem_addr, i256 %shl_ln19_49, i32 %shl_ln19" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6761 'write' 'write_ln19' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 409 <SV = 408> <Delay = 7.04>
ST_409 : Operation 6762 [68/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6762 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 410 <SV = 409> <Delay = 7.04>
ST_410 : Operation 6763 [67/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6763 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 411 <SV = 410> <Delay = 7.04>
ST_411 : Operation 6764 [66/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6764 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 412 <SV = 411> <Delay = 7.04>
ST_412 : Operation 6765 [65/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6765 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 413 <SV = 412> <Delay = 7.04>
ST_413 : Operation 6766 [64/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6766 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 414 <SV = 413> <Delay = 7.04>
ST_414 : Operation 6767 [63/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6767 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 415 <SV = 414> <Delay = 7.04>
ST_415 : Operation 6768 [62/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6768 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 416 <SV = 415> <Delay = 7.04>
ST_416 : Operation 6769 [61/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6769 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 417 <SV = 416> <Delay = 7.04>
ST_417 : Operation 6770 [60/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6770 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 418 <SV = 417> <Delay = 7.04>
ST_418 : Operation 6771 [59/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6771 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 419 <SV = 418> <Delay = 7.04>
ST_419 : Operation 6772 [58/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6772 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 420 <SV = 419> <Delay = 7.04>
ST_420 : Operation 6773 [57/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6773 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 421 <SV = 420> <Delay = 7.04>
ST_421 : Operation 6774 [56/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6774 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 422 <SV = 421> <Delay = 7.04>
ST_422 : Operation 6775 [55/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6775 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 423 <SV = 422> <Delay = 7.04>
ST_423 : Operation 6776 [54/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6776 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 424 <SV = 423> <Delay = 7.04>
ST_424 : Operation 6777 [53/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6777 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 425 <SV = 424> <Delay = 7.04>
ST_425 : Operation 6778 [52/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6778 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 426 <SV = 425> <Delay = 7.04>
ST_426 : Operation 6779 [51/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6779 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 427 <SV = 426> <Delay = 7.04>
ST_427 : Operation 6780 [50/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6780 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 428 <SV = 427> <Delay = 7.04>
ST_428 : Operation 6781 [49/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6781 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 429 <SV = 428> <Delay = 7.04>
ST_429 : Operation 6782 [48/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6782 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 430 <SV = 429> <Delay = 7.04>
ST_430 : Operation 6783 [47/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6783 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 431 <SV = 430> <Delay = 7.04>
ST_431 : Operation 6784 [46/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6784 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 432 <SV = 431> <Delay = 7.04>
ST_432 : Operation 6785 [45/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6785 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 433 <SV = 432> <Delay = 7.04>
ST_433 : Operation 6786 [44/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6786 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 434 <SV = 433> <Delay = 7.04>
ST_434 : Operation 6787 [43/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6787 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 435 <SV = 434> <Delay = 7.04>
ST_435 : Operation 6788 [42/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6788 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 436 <SV = 435> <Delay = 7.04>
ST_436 : Operation 6789 [41/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6789 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 437 <SV = 436> <Delay = 7.04>
ST_437 : Operation 6790 [40/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6790 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 438 <SV = 437> <Delay = 7.04>
ST_438 : Operation 6791 [39/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6791 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 439 <SV = 438> <Delay = 7.04>
ST_439 : Operation 6792 [38/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6792 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 440 <SV = 439> <Delay = 7.04>
ST_440 : Operation 6793 [37/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6793 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 441 <SV = 440> <Delay = 7.04>
ST_441 : Operation 6794 [36/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6794 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 442 <SV = 441> <Delay = 7.04>
ST_442 : Operation 6795 [35/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6795 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 443 <SV = 442> <Delay = 7.04>
ST_443 : Operation 6796 [34/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6796 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 444 <SV = 443> <Delay = 7.04>
ST_444 : Operation 6797 [33/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6797 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 445 <SV = 444> <Delay = 7.04>
ST_445 : Operation 6798 [32/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6798 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 446 <SV = 445> <Delay = 7.04>
ST_446 : Operation 6799 [31/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6799 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 447 <SV = 446> <Delay = 7.04>
ST_447 : Operation 6800 [30/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6800 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 448 <SV = 447> <Delay = 7.04>
ST_448 : Operation 6801 [29/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6801 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 449 <SV = 448> <Delay = 7.04>
ST_449 : Operation 6802 [28/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6802 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 450 <SV = 449> <Delay = 7.04>
ST_450 : Operation 6803 [27/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6803 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 451 <SV = 450> <Delay = 7.04>
ST_451 : Operation 6804 [26/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6804 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 452 <SV = 451> <Delay = 7.04>
ST_452 : Operation 6805 [25/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6805 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 453 <SV = 452> <Delay = 7.04>
ST_453 : Operation 6806 [24/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6806 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 454 <SV = 453> <Delay = 7.04>
ST_454 : Operation 6807 [23/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6807 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 455 <SV = 454> <Delay = 7.04>
ST_455 : Operation 6808 [22/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6808 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 456 <SV = 455> <Delay = 7.04>
ST_456 : Operation 6809 [21/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6809 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 457 <SV = 456> <Delay = 7.04>
ST_457 : Operation 6810 [20/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6810 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 458 <SV = 457> <Delay = 7.04>
ST_458 : Operation 6811 [19/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6811 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 459 <SV = 458> <Delay = 7.04>
ST_459 : Operation 6812 [18/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6812 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 460 <SV = 459> <Delay = 7.04>
ST_460 : Operation 6813 [17/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6813 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 461 <SV = 460> <Delay = 7.04>
ST_461 : Operation 6814 [16/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6814 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 462 <SV = 461> <Delay = 7.04>
ST_462 : Operation 6815 [15/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6815 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 463 <SV = 462> <Delay = 7.04>
ST_463 : Operation 6816 [14/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6816 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 464 <SV = 463> <Delay = 7.04>
ST_464 : Operation 6817 [13/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6817 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 465 <SV = 464> <Delay = 7.04>
ST_465 : Operation 6818 [12/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6818 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 466 <SV = 465> <Delay = 7.04>
ST_466 : Operation 6819 [11/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6819 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 467 <SV = 466> <Delay = 7.04>
ST_467 : Operation 6820 [10/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6820 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 468 <SV = 467> <Delay = 7.04>
ST_468 : Operation 6821 [9/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6821 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 469 <SV = 468> <Delay = 7.04>
ST_469 : Operation 6822 [8/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6822 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 470 <SV = 469> <Delay = 7.04>
ST_470 : Operation 6823 [7/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6823 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 471 <SV = 470> <Delay = 7.04>
ST_471 : Operation 6824 [6/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6824 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 472 <SV = 471> <Delay = 7.04>
ST_472 : Operation 6825 [5/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6825 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 473 <SV = 472> <Delay = 7.04>
ST_473 : Operation 6826 [4/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6826 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 474 <SV = 473> <Delay = 7.04>
ST_474 : Operation 6827 [3/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6827 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 475 <SV = 474> <Delay = 7.04>
ST_475 : Operation 6828 [2/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6828 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 476 <SV = 475> <Delay = 7.04>
ST_476 : Operation 6829 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/steve/thesis-monte-carlo/test.c:15]   --->   Operation 6829 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_476 : Operation 6830 [1/1] (0.00ns)   --->   "%speclooptripcount_ln15 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [C:/Users/steve/thesis-monte-carlo/test.c:15]   --->   Operation 6830 'speclooptripcount' 'speclooptripcount_ln15' <Predicate = true> <Delay = 0.00>
ST_476 : Operation 6831 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [C:/Users/steve/thesis-monte-carlo/test.c:15]   --->   Operation 6831 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_476 : Operation 6832 [1/68] (7.04ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr" [C:/Users/steve/thesis-monte-carlo/test.c:19]   --->   Operation 6832 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_476 : Operation 6833 [1/1] (0.00ns)   --->   "%br_ln15 = br void %VITIS_LOOP_17_3" [C:/Users/steve/thesis-monte-carlo/test.c:15]   --->   Operation 6833 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 0.960ns.

 <State 1>: 1.294ns
The critical path consists of the following:
	'alloca' operation 7 bit ('m', C:/Users/steve/thesis-monte-carlo/test.c:15) [8]  (0.000 ns)
	'store' operation 0 bit ('store_ln15', C:/Users/steve/thesis-monte-carlo/test.c:15) of constant 0 on local variable 'm', C:/Users/steve/thesis-monte-carlo/test.c:15 [15]  (1.294 ns)

 <State 2>: 2.920ns
The critical path consists of the following:
	'load' operation 7 bit ('m', C:/Users/steve/thesis-monte-carlo/test.c:15) on local variable 'm', C:/Users/steve/thesis-monte-carlo/test.c:15 [19]  (0.000 ns)
	'add' operation 64 bit ('empty', C:/Users/steve/thesis-monte-carlo/test.c:15) [31]  (2.920 ns)

 <State 3>: 7.040ns
The critical path consists of the following:
	'getelementptr' operation 256 bit ('gmem_addr', C:/Users/steve/thesis-monte-carlo/test.c:19) [34]  (0.000 ns)
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 4>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 5>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 6>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 7>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 8>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 9>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 10>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 11>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 12>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 13>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 14>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 15>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 16>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 17>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 18>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 19>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 20>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 21>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 22>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 23>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 24>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 25>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 26>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 27>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 28>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 29>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 30>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 31>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 32>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 33>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 34>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 35>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 36>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 37>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 38>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 39>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 40>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 41>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 42>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 43>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 44>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 45>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 46>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 47>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 48>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 49>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 50>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 51>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 52>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 53>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 54>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 55>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 56>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 57>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 58>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 59>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 60>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 61>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 62>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 63>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 64>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 65>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 66>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 67>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 68>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 69>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 70>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 71>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 72>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 73>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [35]  (7.040 ns)

 <State 74>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [36]  (7.040 ns)

 <State 75>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [50]  (7.040 ns)

 <State 76>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [68]  (7.040 ns)

 <State 77>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [68]  (7.040 ns)

 <State 78>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [68]  (7.040 ns)

 <State 79>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [68]  (7.040 ns)

 <State 80>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [68]  (7.040 ns)

 <State 81>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [69]  (7.040 ns)

 <State 82>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [87]  (7.040 ns)

 <State 83>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [87]  (7.040 ns)

 <State 84>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [87]  (7.040 ns)

 <State 85>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [87]  (7.040 ns)

 <State 86>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_3_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [87]  (7.040 ns)

 <State 87>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [88]  (7.040 ns)

 <State 88>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [106]  (7.040 ns)

 <State 89>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [106]  (7.040 ns)

 <State 90>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [106]  (7.040 ns)

 <State 91>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [106]  (7.040 ns)

 <State 92>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_4_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [106]  (7.040 ns)

 <State 93>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [107]  (7.040 ns)

 <State 94>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_5_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [125]  (7.040 ns)

 <State 95>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_5_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [125]  (7.040 ns)

 <State 96>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_5_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [125]  (7.040 ns)

 <State 97>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_5_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [125]  (7.040 ns)

 <State 98>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_5_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [125]  (7.040 ns)

 <State 99>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_5_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [126]  (7.040 ns)

 <State 100>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_6_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [144]  (7.040 ns)

 <State 101>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_6_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [144]  (7.040 ns)

 <State 102>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_6_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [144]  (7.040 ns)

 <State 103>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_6_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [144]  (7.040 ns)

 <State 104>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_6_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [144]  (7.040 ns)

 <State 105>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_6_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [145]  (7.040 ns)

 <State 106>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_7_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [163]  (7.040 ns)

 <State 107>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_7_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [163]  (7.040 ns)

 <State 108>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_7_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [163]  (7.040 ns)

 <State 109>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_7_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [163]  (7.040 ns)

 <State 110>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_7_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [163]  (7.040 ns)

 <State 111>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [164]  (7.040 ns)

 <State 112>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_8_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [182]  (7.040 ns)

 <State 113>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_8_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [182]  (7.040 ns)

 <State 114>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_8_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [182]  (7.040 ns)

 <State 115>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_8_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [182]  (7.040 ns)

 <State 116>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_8_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [182]  (7.040 ns)

 <State 117>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_8_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [183]  (7.040 ns)

 <State 118>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_9_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [201]  (7.040 ns)

 <State 119>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_9_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [201]  (7.040 ns)

 <State 120>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_9_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [201]  (7.040 ns)

 <State 121>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_9_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [201]  (7.040 ns)

 <State 122>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_9_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [201]  (7.040 ns)

 <State 123>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_9_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [202]  (7.040 ns)

 <State 124>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [220]  (7.040 ns)

 <State 125>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [220]  (7.040 ns)

 <State 126>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [220]  (7.040 ns)

 <State 127>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [220]  (7.040 ns)

 <State 128>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [220]  (7.040 ns)

 <State 129>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_10_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [221]  (7.040 ns)

 <State 130>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_11_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [239]  (7.040 ns)

 <State 131>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_11_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [239]  (7.040 ns)

 <State 132>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_11_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [239]  (7.040 ns)

 <State 133>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_11_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [239]  (7.040 ns)

 <State 134>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_11_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [239]  (7.040 ns)

 <State 135>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_11_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [240]  (7.040 ns)

 <State 136>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_12_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [258]  (7.040 ns)

 <State 137>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_12_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [258]  (7.040 ns)

 <State 138>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_12_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [258]  (7.040 ns)

 <State 139>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_12_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [258]  (7.040 ns)

 <State 140>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_12_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [258]  (7.040 ns)

 <State 141>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_12_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [259]  (7.040 ns)

 <State 142>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_13_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [277]  (7.040 ns)

 <State 143>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_13_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [277]  (7.040 ns)

 <State 144>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_13_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [277]  (7.040 ns)

 <State 145>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_13_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [277]  (7.040 ns)

 <State 146>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_13_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [277]  (7.040 ns)

 <State 147>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [278]  (7.040 ns)

 <State 148>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_14_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [296]  (7.040 ns)

 <State 149>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_14_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [296]  (7.040 ns)

 <State 150>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_14_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [296]  (7.040 ns)

 <State 151>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_14_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [296]  (7.040 ns)

 <State 152>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_14_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [296]  (7.040 ns)

 <State 153>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_14_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [297]  (7.040 ns)

 <State 154>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_15_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [315]  (7.040 ns)

 <State 155>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_15_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [315]  (7.040 ns)

 <State 156>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_15_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [315]  (7.040 ns)

 <State 157>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_15_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [315]  (7.040 ns)

 <State 158>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_15_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [315]  (7.040 ns)

 <State 159>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_15_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [316]  (7.040 ns)

 <State 160>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_16_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [334]  (7.040 ns)

 <State 161>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_16_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [334]  (7.040 ns)

 <State 162>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_16_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [334]  (7.040 ns)

 <State 163>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_16_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [334]  (7.040 ns)

 <State 164>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_16_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [334]  (7.040 ns)

 <State 165>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_16_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [335]  (7.040 ns)

 <State 166>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_17_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [353]  (7.040 ns)

 <State 167>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_17_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [353]  (7.040 ns)

 <State 168>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_17_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [353]  (7.040 ns)

 <State 169>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_17_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [353]  (7.040 ns)

 <State 170>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_17_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [353]  (7.040 ns)

 <State 171>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_17_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [354]  (7.040 ns)

 <State 172>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_18_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [372]  (7.040 ns)

 <State 173>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_18_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [372]  (7.040 ns)

 <State 174>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_18_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [372]  (7.040 ns)

 <State 175>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_18_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [372]  (7.040 ns)

 <State 176>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_18_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [372]  (7.040 ns)

 <State 177>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_18_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [373]  (7.040 ns)

 <State 178>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_19_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [391]  (7.040 ns)

 <State 179>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_19_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [391]  (7.040 ns)

 <State 180>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_19_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [391]  (7.040 ns)

 <State 181>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_19_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [391]  (7.040 ns)

 <State 182>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_19_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [391]  (7.040 ns)

 <State 183>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_19_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [392]  (7.040 ns)

 <State 184>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_20_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [410]  (7.040 ns)

 <State 185>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_20_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [410]  (7.040 ns)

 <State 186>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_20_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [410]  (7.040 ns)

 <State 187>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_20_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [410]  (7.040 ns)

 <State 188>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_20_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [410]  (7.040 ns)

 <State 189>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_20_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [411]  (7.040 ns)

 <State 190>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_21_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [429]  (7.040 ns)

 <State 191>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_21_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [429]  (7.040 ns)

 <State 192>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_21_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [429]  (7.040 ns)

 <State 193>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_21_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [429]  (7.040 ns)

 <State 194>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_21_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [429]  (7.040 ns)

 <State 195>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_21_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [430]  (7.040 ns)

 <State 196>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [448]  (7.040 ns)

 <State 197>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [448]  (7.040 ns)

 <State 198>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [448]  (7.040 ns)

 <State 199>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [448]  (7.040 ns)

 <State 200>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_22_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [448]  (7.040 ns)

 <State 201>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_22_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [449]  (7.040 ns)

 <State 202>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_23_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [467]  (7.040 ns)

 <State 203>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_23_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [467]  (7.040 ns)

 <State 204>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_23_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [467]  (7.040 ns)

 <State 205>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_23_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [467]  (7.040 ns)

 <State 206>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_23_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [467]  (7.040 ns)

 <State 207>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_23_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [468]  (7.040 ns)

 <State 208>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_24_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [486]  (7.040 ns)

 <State 209>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_24_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [486]  (7.040 ns)

 <State 210>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_24_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [486]  (7.040 ns)

 <State 211>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_24_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [486]  (7.040 ns)

 <State 212>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_24_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [486]  (7.040 ns)

 <State 213>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_24_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [487]  (7.040 ns)

 <State 214>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_25_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [505]  (7.040 ns)

 <State 215>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_25_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [505]  (7.040 ns)

 <State 216>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_25_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [505]  (7.040 ns)

 <State 217>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_25_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [505]  (7.040 ns)

 <State 218>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_25_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [505]  (7.040 ns)

 <State 219>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_25_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [506]  (7.040 ns)

 <State 220>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_26_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [524]  (7.040 ns)

 <State 221>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_26_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [524]  (7.040 ns)

 <State 222>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_26_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [524]  (7.040 ns)

 <State 223>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_26_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [524]  (7.040 ns)

 <State 224>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_26_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [524]  (7.040 ns)

 <State 225>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_26_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [525]  (7.040 ns)

 <State 226>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_27_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [543]  (7.040 ns)

 <State 227>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_27_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [543]  (7.040 ns)

 <State 228>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_27_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [543]  (7.040 ns)

 <State 229>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_27_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [543]  (7.040 ns)

 <State 230>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_27_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [543]  (7.040 ns)

 <State 231>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_27_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [544]  (7.040 ns)

 <State 232>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_28_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [562]  (7.040 ns)

 <State 233>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_28_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [562]  (7.040 ns)

 <State 234>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_28_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [562]  (7.040 ns)

 <State 235>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_28_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [562]  (7.040 ns)

 <State 236>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_28_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [562]  (7.040 ns)

 <State 237>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_28_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [563]  (7.040 ns)

 <State 238>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_29_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [581]  (7.040 ns)

 <State 239>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_29_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [581]  (7.040 ns)

 <State 240>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_29_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [581]  (7.040 ns)

 <State 241>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_29_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [581]  (7.040 ns)

 <State 242>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_29_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [581]  (7.040 ns)

 <State 243>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_29_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [582]  (7.040 ns)

 <State 244>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_30_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [600]  (7.040 ns)

 <State 245>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_30_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [600]  (7.040 ns)

 <State 246>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_30_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [600]  (7.040 ns)

 <State 247>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_30_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [600]  (7.040 ns)

 <State 248>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_30_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [600]  (7.040 ns)

 <State 249>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_30_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [601]  (7.040 ns)

 <State 250>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_31_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [619]  (7.040 ns)

 <State 251>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_31_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [619]  (7.040 ns)

 <State 252>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_31_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [619]  (7.040 ns)

 <State 253>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_31_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [619]  (7.040 ns)

 <State 254>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_31_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [619]  (7.040 ns)

 <State 255>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_31_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [620]  (7.040 ns)

 <State 256>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_32_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [638]  (7.040 ns)

 <State 257>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_32_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [638]  (7.040 ns)

 <State 258>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_32_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [638]  (7.040 ns)

 <State 259>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_32_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [638]  (7.040 ns)

 <State 260>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_32_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [638]  (7.040 ns)

 <State 261>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_32_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [639]  (7.040 ns)

 <State 262>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_33_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [657]  (7.040 ns)

 <State 263>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_33_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [657]  (7.040 ns)

 <State 264>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_33_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [657]  (7.040 ns)

 <State 265>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_33_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [657]  (7.040 ns)

 <State 266>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_33_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [657]  (7.040 ns)

 <State 267>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_33_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [658]  (7.040 ns)

 <State 268>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_34_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [676]  (7.040 ns)

 <State 269>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_34_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [676]  (7.040 ns)

 <State 270>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_34_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [676]  (7.040 ns)

 <State 271>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_34_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [676]  (7.040 ns)

 <State 272>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_34_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [676]  (7.040 ns)

 <State 273>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_34_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [677]  (7.040 ns)

 <State 274>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_35_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [695]  (7.040 ns)

 <State 275>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_35_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [695]  (7.040 ns)

 <State 276>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_35_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [695]  (7.040 ns)

 <State 277>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_35_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [695]  (7.040 ns)

 <State 278>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_35_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [695]  (7.040 ns)

 <State 279>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_35_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [696]  (7.040 ns)

 <State 280>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_36_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [714]  (7.040 ns)

 <State 281>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_36_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [714]  (7.040 ns)

 <State 282>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_36_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [714]  (7.040 ns)

 <State 283>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_36_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [714]  (7.040 ns)

 <State 284>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_36_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [714]  (7.040 ns)

 <State 285>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_36_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [715]  (7.040 ns)

 <State 286>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_37_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [733]  (7.040 ns)

 <State 287>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_37_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [733]  (7.040 ns)

 <State 288>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_37_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [733]  (7.040 ns)

 <State 289>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_37_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [733]  (7.040 ns)

 <State 290>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_37_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [733]  (7.040 ns)

 <State 291>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_37_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [734]  (7.040 ns)

 <State 292>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_38_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [752]  (7.040 ns)

 <State 293>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_38_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [752]  (7.040 ns)

 <State 294>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_38_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [752]  (7.040 ns)

 <State 295>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_38_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [752]  (7.040 ns)

 <State 296>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_38_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [752]  (7.040 ns)

 <State 297>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_38_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [753]  (7.040 ns)

 <State 298>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_39_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [771]  (7.040 ns)

 <State 299>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_39_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [771]  (7.040 ns)

 <State 300>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_39_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [771]  (7.040 ns)

 <State 301>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_39_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [771]  (7.040 ns)

 <State 302>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_39_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [771]  (7.040 ns)

 <State 303>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_39_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [772]  (7.040 ns)

 <State 304>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_40_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [790]  (7.040 ns)

 <State 305>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_40_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [790]  (7.040 ns)

 <State 306>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_40_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [790]  (7.040 ns)

 <State 307>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_40_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [790]  (7.040 ns)

 <State 308>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_40_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [790]  (7.040 ns)

 <State 309>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_40_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [791]  (7.040 ns)

 <State 310>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_41_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [809]  (7.040 ns)

 <State 311>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_41_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [809]  (7.040 ns)

 <State 312>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_41_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [809]  (7.040 ns)

 <State 313>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_41_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [809]  (7.040 ns)

 <State 314>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_41_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [809]  (7.040 ns)

 <State 315>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_41_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [810]  (7.040 ns)

 <State 316>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_42_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [828]  (7.040 ns)

 <State 317>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_42_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [828]  (7.040 ns)

 <State 318>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_42_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [828]  (7.040 ns)

 <State 319>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_42_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [828]  (7.040 ns)

 <State 320>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_42_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [828]  (7.040 ns)

 <State 321>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_42_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [829]  (7.040 ns)

 <State 322>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_43_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [847]  (7.040 ns)

 <State 323>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_43_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [847]  (7.040 ns)

 <State 324>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_43_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [847]  (7.040 ns)

 <State 325>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_43_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [847]  (7.040 ns)

 <State 326>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_43_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [847]  (7.040 ns)

 <State 327>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_43_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [848]  (7.040 ns)

 <State 328>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_44_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [866]  (7.040 ns)

 <State 329>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_44_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [866]  (7.040 ns)

 <State 330>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_44_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [866]  (7.040 ns)

 <State 331>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_44_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [866]  (7.040 ns)

 <State 332>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_44_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [866]  (7.040 ns)

 <State 333>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_44_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [867]  (7.040 ns)

 <State 334>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_45_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [885]  (7.040 ns)

 <State 335>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_45_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [885]  (7.040 ns)

 <State 336>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_45_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [885]  (7.040 ns)

 <State 337>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_45_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [885]  (7.040 ns)

 <State 338>: 7.040ns
The critical path consists of the following:
	bus request operation ('gmem_load_45_req', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [885]  (7.040 ns)

 <State 339>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_45_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [886]  (7.040 ns)

 <State 340>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_46_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [905]  (7.040 ns)

 <State 341>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_47_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [924]  (7.040 ns)

 <State 342>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_48_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [943]  (7.040 ns)

 <State 343>: 7.040ns
The critical path consists of the following:
	bus read operation ('gmem_addr_49_read', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [962]  (7.040 ns)

 <State 344>: 6.907ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17_41', C:/Users/steve/thesis-monte-carlo/test.c:19) [857]  (6.907 ns)

 <State 345>: 6.907ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17_41', C:/Users/steve/thesis-monte-carlo/test.c:19) [857]  (6.907 ns)

 <State 346>: 6.907ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17_41', C:/Users/steve/thesis-monte-carlo/test.c:19) [857]  (6.907 ns)

 <State 347>: 6.907ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17_42', C:/Users/steve/thesis-monte-carlo/test.c:19) [876]  (6.907 ns)

 <State 348>: 6.907ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17_42', C:/Users/steve/thesis-monte-carlo/test.c:19) [876]  (6.907 ns)

 <State 349>: 6.907ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17_42', C:/Users/steve/thesis-monte-carlo/test.c:19) [876]  (6.907 ns)

 <State 350>: 6.907ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17_42', C:/Users/steve/thesis-monte-carlo/test.c:19) [876]  (6.907 ns)

 <State 351>: 6.907ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17_42', C:/Users/steve/thesis-monte-carlo/test.c:19) [876]  (6.907 ns)

 <State 352>: 6.907ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17_42', C:/Users/steve/thesis-monte-carlo/test.c:19) [876]  (6.907 ns)

 <State 353>: 6.907ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17_43', C:/Users/steve/thesis-monte-carlo/test.c:19) [895]  (6.907 ns)

 <State 354>: 6.907ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17_43', C:/Users/steve/thesis-monte-carlo/test.c:19) [895]  (6.907 ns)

 <State 355>: 6.907ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17_43', C:/Users/steve/thesis-monte-carlo/test.c:19) [895]  (6.907 ns)

 <State 356>: 6.907ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17_43', C:/Users/steve/thesis-monte-carlo/test.c:19) [895]  (6.907 ns)

 <State 357>: 6.907ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17_43', C:/Users/steve/thesis-monte-carlo/test.c:19) [895]  (6.907 ns)

 <State 358>: 6.907ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17_43', C:/Users/steve/thesis-monte-carlo/test.c:19) [895]  (6.907 ns)

 <State 359>: 6.907ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17_44', C:/Users/steve/thesis-monte-carlo/test.c:19) [914]  (6.907 ns)

 <State 360>: 6.907ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17_44', C:/Users/steve/thesis-monte-carlo/test.c:19) [914]  (6.907 ns)

 <State 361>: 6.907ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17_44', C:/Users/steve/thesis-monte-carlo/test.c:19) [914]  (6.907 ns)

 <State 362>: 6.907ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add17_44', C:/Users/steve/thesis-monte-carlo/test.c:19) [914]  (6.907 ns)

 <State 363>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_40', C:/Users/steve/thesis-monte-carlo/test.c:19) [840]  (6.554 ns)

 <State 364>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_40', C:/Users/steve/thesis-monte-carlo/test.c:19) [840]  (6.554 ns)

 <State 365>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_41', C:/Users/steve/thesis-monte-carlo/test.c:19) [859]  (6.554 ns)

 <State 366>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_41', C:/Users/steve/thesis-monte-carlo/test.c:19) [859]  (6.554 ns)

 <State 367>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_41', C:/Users/steve/thesis-monte-carlo/test.c:19) [859]  (6.554 ns)

 <State 368>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_41', C:/Users/steve/thesis-monte-carlo/test.c:19) [859]  (6.554 ns)

 <State 369>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_41', C:/Users/steve/thesis-monte-carlo/test.c:19) [859]  (6.554 ns)

 <State 370>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_41', C:/Users/steve/thesis-monte-carlo/test.c:19) [859]  (6.554 ns)

 <State 371>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_42', C:/Users/steve/thesis-monte-carlo/test.c:19) [878]  (6.554 ns)

 <State 372>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_42', C:/Users/steve/thesis-monte-carlo/test.c:19) [878]  (6.554 ns)

 <State 373>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_42', C:/Users/steve/thesis-monte-carlo/test.c:19) [878]  (6.554 ns)

 <State 374>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_42', C:/Users/steve/thesis-monte-carlo/test.c:19) [878]  (6.554 ns)

 <State 375>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_42', C:/Users/steve/thesis-monte-carlo/test.c:19) [878]  (6.554 ns)

 <State 376>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_42', C:/Users/steve/thesis-monte-carlo/test.c:19) [878]  (6.554 ns)

 <State 377>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_43', C:/Users/steve/thesis-monte-carlo/test.c:19) [897]  (6.554 ns)

 <State 378>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_43', C:/Users/steve/thesis-monte-carlo/test.c:19) [897]  (6.554 ns)

 <State 379>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_43', C:/Users/steve/thesis-monte-carlo/test.c:19) [897]  (6.554 ns)

 <State 380>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_43', C:/Users/steve/thesis-monte-carlo/test.c:19) [897]  (6.554 ns)

 <State 381>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_43', C:/Users/steve/thesis-monte-carlo/test.c:19) [897]  (6.554 ns)

 <State 382>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_43', C:/Users/steve/thesis-monte-carlo/test.c:19) [897]  (6.554 ns)

 <State 383>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_44', C:/Users/steve/thesis-monte-carlo/test.c:19) [916]  (6.554 ns)

 <State 384>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_44', C:/Users/steve/thesis-monte-carlo/test.c:19) [916]  (6.554 ns)

 <State 385>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_44', C:/Users/steve/thesis-monte-carlo/test.c:19) [916]  (6.554 ns)

 <State 386>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_44', C:/Users/steve/thesis-monte-carlo/test.c:19) [916]  (6.554 ns)

 <State 387>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_44', C:/Users/steve/thesis-monte-carlo/test.c:19) [916]  (6.554 ns)

 <State 388>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_44', C:/Users/steve/thesis-monte-carlo/test.c:19) [916]  (6.554 ns)

 <State 389>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_45', C:/Users/steve/thesis-monte-carlo/test.c:19) [935]  (6.554 ns)

 <State 390>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_45', C:/Users/steve/thesis-monte-carlo/test.c:19) [935]  (6.554 ns)

 <State 391>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_45', C:/Users/steve/thesis-monte-carlo/test.c:19) [935]  (6.554 ns)

 <State 392>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_45', C:/Users/steve/thesis-monte-carlo/test.c:19) [935]  (6.554 ns)

 <State 393>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_45', C:/Users/steve/thesis-monte-carlo/test.c:19) [935]  (6.554 ns)

 <State 394>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_45', C:/Users/steve/thesis-monte-carlo/test.c:19) [935]  (6.554 ns)

 <State 395>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_46', C:/Users/steve/thesis-monte-carlo/test.c:19) [954]  (6.554 ns)

 <State 396>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_46', C:/Users/steve/thesis-monte-carlo/test.c:19) [954]  (6.554 ns)

 <State 397>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_46', C:/Users/steve/thesis-monte-carlo/test.c:19) [954]  (6.554 ns)

 <State 398>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_46', C:/Users/steve/thesis-monte-carlo/test.c:19) [954]  (6.554 ns)

 <State 399>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_46', C:/Users/steve/thesis-monte-carlo/test.c:19) [954]  (6.554 ns)

 <State 400>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_46', C:/Users/steve/thesis-monte-carlo/test.c:19) [954]  (6.554 ns)

 <State 401>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_47', C:/Users/steve/thesis-monte-carlo/test.c:19) [973]  (6.554 ns)

 <State 402>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_47', C:/Users/steve/thesis-monte-carlo/test.c:19) [973]  (6.554 ns)

 <State 403>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_47', C:/Users/steve/thesis-monte-carlo/test.c:19) [973]  (6.554 ns)

 <State 404>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_47', C:/Users/steve/thesis-monte-carlo/test.c:19) [973]  (6.554 ns)

 <State 405>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_47', C:/Users/steve/thesis-monte-carlo/test.c:19) [973]  (6.554 ns)

 <State 406>: 6.554ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul20_47', C:/Users/steve/thesis-monte-carlo/test.c:19) [973]  (6.554 ns)

 <State 407>: 3.492ns
The critical path consists of the following:
	'shl' operation 256 bit ('shl_ln19_49', C:/Users/steve/thesis-monte-carlo/test.c:19) [978]  (3.492 ns)

 <State 408>: 7.040ns
The critical path consists of the following:
	bus write operation ('write_ln19', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [980]  (7.040 ns)

 <State 409>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 410>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 411>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 412>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 413>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 414>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 415>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 416>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 417>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 418>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 419>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 420>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 421>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 422>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 423>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 424>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 425>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 426>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 427>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 428>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 429>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 430>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 431>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 432>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 433>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 434>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 435>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 436>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 437>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 438>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 439>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 440>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 441>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 442>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 443>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 444>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 445>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 446>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 447>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 448>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 449>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 450>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 451>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 452>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 453>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 454>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 455>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 456>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 457>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 458>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 459>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 460>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 461>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 462>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 463>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 464>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 465>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 466>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 467>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 468>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 469>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 470>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 471>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 472>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 473>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 474>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 475>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)

 <State 476>: 7.040ns
The critical path consists of the following:
	bus response operation ('empty_40', C:/Users/steve/thesis-monte-carlo/test.c:19) on port 'gmem' (C:/Users/steve/thesis-monte-carlo/test.c:19) [981]  (7.040 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
