
# Efinity Interface Configuration
# Version: 2022.1.226
# Date: 2022-12-12 22:54

# Copyright (C) 2017 - 2022 Efinix Inc. All rights reserved.

# [required | optional] (input|output|clkout), x, y, z, __bypass__|[~|!]<clock>, [[~|!]<pin_name>] | __vcc__ | __gnd__
output, 101, 483, 0, __bypass__, boardActive
optional input, 130, 9, 1, __bypass__, clockIn
output, 107, 0, 0, __bypass__, F_add_oe
output, 130, 477, 0, __bypass__, F_bus_ctl_oe
output, 119, 0, 0, __bypass__, F_bus_stat_oe
input, 61, 483, 3, __bypass__, n_boardReset
output, 100, 483, 0, __bypass__, n_pWR
input, 0, 455, 1, __bypass__, n_reset
output, 104, 483, 2, __bypass__, pDBIN
input, 130, 241, 1, __bypass__, pll0_2MHz
input, 126, 0, 3, __bypass__, pll0_LOCKED
output, 105, 483, 2, __bypass__, pSTVAL
output, 90, 483, 0, __bypass__, pSYNC
output, 0, 117, 0, __bypass__, S100adr0_15[0]
output, 0, 109, 0, __bypass__, S100adr0_15[1]
output, 0, 76, 0, __bypass__, S100adr0_15[2]
output, 0, 61, 0, __bypass__, S100adr0_15[3]
output, 0, 46, 0, __bypass__, S100adr0_15[4]
output, 10, 0, 0, __bypass__, S100adr0_15[5]
output, 28, 0, 0, __bypass__, S100adr0_15[6]
output, 52, 0, 0, __bypass__, S100adr0_15[7]
output, 58, 0, 0, __bypass__, S100adr0_15[8]
output, 100, 0, 0, __bypass__, S100adr0_15[9]
output, 76, 0, 0, __bypass__, S100adr0_15[10]
output, 82, 0, 0, __bypass__, S100adr0_15[11]
output, 22, 0, 0, __bypass__, S100adr0_15[12]
output, 4, 0, 0, __bypass__, S100adr0_15[13]
output, 16, 0, 0, __bypass__, S100adr0_15[14]
output, 88, 0, 0, __bypass__, S100adr0_15[15]
output, 64, 0, 0, __bypass__, S100adr16_19[0]
output, 40, 0, 0, __bypass__, S100adr16_19[1]
output, 46, 0, 0, __bypass__, S100adr16_19[2]
output, 34, 0, 0, __bypass__, S100adr16_19[3]
output, 0, 277, 0, __bypass__, SBCLEDS[0]
output, 0, 289, 0, __bypass__, SBCLEDS[1]
output, 0, 293, 0, __bypass__, SBCLEDS[2]
output, 0, 298, 0, __bypass__, SBCLEDS[3]
output, 130, 7, 0, __bypass__, SBCLEDS[4]
output, 130, 5, 0, __bypass__, SBCLEDS[5]
output, 130, 3, 0, __bypass__, SBCLEDS[6]
output, 0, 317, 0, __bypass__, SBCLEDS[7]
output, 0, 319, 0, __bypass__, seg7[0]
output, 0, 321, 0, __bypass__, seg7[1]
output, 0, 323, 0, __bypass__, seg7[2]
output, 0, 325, 0, __bypass__, seg7[3]
output, 0, 327, 0, __bypass__, seg7[4]
output, 0, 330, 0, __bypass__, seg7[5]
output, 0, 334, 0, __bypass__, seg7[6]
output, 0, 339, 0, __bypass__, seg7_dp
output, 130, 475, 0, __bypass__, sMWRT
