#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x275c2e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x275c470 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x2766e50 .functor NOT 1, L_0x27912d0, C4<0>, C4<0>, C4<0>;
L_0x2791060 .functor XOR 1, L_0x2790f00, L_0x2790fc0, C4<0>, C4<0>;
L_0x27911c0 .functor XOR 1, L_0x2791060, L_0x2791120, C4<0>, C4<0>;
v0x278d9b0_0 .net *"_ivl_10", 0 0, L_0x2791120;  1 drivers
v0x278dab0_0 .net *"_ivl_12", 0 0, L_0x27911c0;  1 drivers
v0x278db90_0 .net *"_ivl_2", 0 0, L_0x2790690;  1 drivers
v0x278dc50_0 .net *"_ivl_4", 0 0, L_0x2790f00;  1 drivers
v0x278dd30_0 .net *"_ivl_6", 0 0, L_0x2790fc0;  1 drivers
v0x278de60_0 .net *"_ivl_8", 0 0, L_0x2791060;  1 drivers
v0x278df40_0 .net "a", 0 0, v0x278b3c0_0;  1 drivers
v0x278dfe0_0 .net "b", 0 0, v0x278b460_0;  1 drivers
v0x278e080_0 .net "c", 0 0, v0x278b500_0;  1 drivers
v0x278e120_0 .var "clk", 0 0;
v0x278e1c0_0 .net "d", 0 0, v0x278b670_0;  1 drivers
v0x278e260_0 .net "out_dut", 0 0, L_0x2790da0;  1 drivers
v0x278e300_0 .net "out_ref", 0 0, L_0x278f2d0;  1 drivers
v0x278e3a0_0 .var/2u "stats1", 159 0;
v0x278e440_0 .var/2u "strobe", 0 0;
v0x278e4e0_0 .net "tb_match", 0 0, L_0x27912d0;  1 drivers
v0x278e5a0_0 .net "tb_mismatch", 0 0, L_0x2766e50;  1 drivers
v0x278e770_0 .net "wavedrom_enable", 0 0, v0x278b760_0;  1 drivers
v0x278e810_0 .net "wavedrom_title", 511 0, v0x278b800_0;  1 drivers
L_0x2790690 .concat [ 1 0 0 0], L_0x278f2d0;
L_0x2790f00 .concat [ 1 0 0 0], L_0x278f2d0;
L_0x2790fc0 .concat [ 1 0 0 0], L_0x2790da0;
L_0x2791120 .concat [ 1 0 0 0], L_0x278f2d0;
L_0x27912d0 .cmp/eeq 1, L_0x2790690, L_0x27911c0;
S_0x275c600 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x275c470;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x275cd80 .functor NOT 1, v0x278b500_0, C4<0>, C4<0>, C4<0>;
L_0x2767710 .functor NOT 1, v0x278b460_0, C4<0>, C4<0>, C4<0>;
L_0x278ea20 .functor AND 1, L_0x275cd80, L_0x2767710, C4<1>, C4<1>;
L_0x278eac0 .functor NOT 1, v0x278b670_0, C4<0>, C4<0>, C4<0>;
L_0x278ebf0 .functor NOT 1, v0x278b3c0_0, C4<0>, C4<0>, C4<0>;
L_0x278ecf0 .functor AND 1, L_0x278eac0, L_0x278ebf0, C4<1>, C4<1>;
L_0x278edd0 .functor OR 1, L_0x278ea20, L_0x278ecf0, C4<0>, C4<0>;
L_0x278ee90 .functor AND 1, v0x278b3c0_0, v0x278b500_0, C4<1>, C4<1>;
L_0x278ef50 .functor AND 1, L_0x278ee90, v0x278b670_0, C4<1>, C4<1>;
L_0x278f010 .functor OR 1, L_0x278edd0, L_0x278ef50, C4<0>, C4<0>;
L_0x278f180 .functor AND 1, v0x278b460_0, v0x278b500_0, C4<1>, C4<1>;
L_0x278f1f0 .functor AND 1, L_0x278f180, v0x278b670_0, C4<1>, C4<1>;
L_0x278f2d0 .functor OR 1, L_0x278f010, L_0x278f1f0, C4<0>, C4<0>;
v0x27670c0_0 .net *"_ivl_0", 0 0, L_0x275cd80;  1 drivers
v0x2767160_0 .net *"_ivl_10", 0 0, L_0x278ecf0;  1 drivers
v0x2789bb0_0 .net *"_ivl_12", 0 0, L_0x278edd0;  1 drivers
v0x2789c70_0 .net *"_ivl_14", 0 0, L_0x278ee90;  1 drivers
v0x2789d50_0 .net *"_ivl_16", 0 0, L_0x278ef50;  1 drivers
v0x2789e80_0 .net *"_ivl_18", 0 0, L_0x278f010;  1 drivers
v0x2789f60_0 .net *"_ivl_2", 0 0, L_0x2767710;  1 drivers
v0x278a040_0 .net *"_ivl_20", 0 0, L_0x278f180;  1 drivers
v0x278a120_0 .net *"_ivl_22", 0 0, L_0x278f1f0;  1 drivers
v0x278a200_0 .net *"_ivl_4", 0 0, L_0x278ea20;  1 drivers
v0x278a2e0_0 .net *"_ivl_6", 0 0, L_0x278eac0;  1 drivers
v0x278a3c0_0 .net *"_ivl_8", 0 0, L_0x278ebf0;  1 drivers
v0x278a4a0_0 .net "a", 0 0, v0x278b3c0_0;  alias, 1 drivers
v0x278a560_0 .net "b", 0 0, v0x278b460_0;  alias, 1 drivers
v0x278a620_0 .net "c", 0 0, v0x278b500_0;  alias, 1 drivers
v0x278a6e0_0 .net "d", 0 0, v0x278b670_0;  alias, 1 drivers
v0x278a7a0_0 .net "out", 0 0, L_0x278f2d0;  alias, 1 drivers
S_0x278a900 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x275c470;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x278b3c0_0 .var "a", 0 0;
v0x278b460_0 .var "b", 0 0;
v0x278b500_0 .var "c", 0 0;
v0x278b5d0_0 .net "clk", 0 0, v0x278e120_0;  1 drivers
v0x278b670_0 .var "d", 0 0;
v0x278b760_0 .var "wavedrom_enable", 0 0;
v0x278b800_0 .var "wavedrom_title", 511 0;
S_0x278aba0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x278a900;
 .timescale -12 -12;
v0x278ae00_0 .var/2s "count", 31 0;
E_0x2757230/0 .event negedge, v0x278b5d0_0;
E_0x2757230/1 .event posedge, v0x278b5d0_0;
E_0x2757230 .event/or E_0x2757230/0, E_0x2757230/1;
E_0x2757480 .event negedge, v0x278b5d0_0;
E_0x27419f0 .event posedge, v0x278b5d0_0;
S_0x278af00 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x278a900;
 .timescale -12 -12;
v0x278b100_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x278b1e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x278a900;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x278b960 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x275c470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x278f430 .functor NOT 1, v0x278b3c0_0, C4<0>, C4<0>, C4<0>;
L_0x278f4a0 .functor NOT 1, v0x278b460_0, C4<0>, C4<0>, C4<0>;
L_0x278f530 .functor AND 1, L_0x278f430, L_0x278f4a0, C4<1>, C4<1>;
L_0x278f640 .functor NOT 1, v0x278b500_0, C4<0>, C4<0>, C4<0>;
L_0x278f6e0 .functor AND 1, L_0x278f530, L_0x278f640, C4<1>, C4<1>;
L_0x278f7f0 .functor NOT 1, v0x278b3c0_0, C4<0>, C4<0>, C4<0>;
L_0x278f8a0 .functor AND 1, L_0x278f7f0, v0x278b460_0, C4<1>, C4<1>;
L_0x278f960 .functor NOT 1, v0x278b500_0, C4<0>, C4<0>, C4<0>;
L_0x278fb30 .functor AND 1, L_0x278f8a0, L_0x278f960, C4<1>, C4<1>;
L_0x278fc40 .functor OR 1, L_0x278f6e0, L_0x278fb30, C4<0>, C4<0>;
L_0x278fdb0 .functor NOT 1, v0x278b460_0, C4<0>, C4<0>, C4<0>;
L_0x278ff30 .functor AND 1, v0x278b3c0_0, L_0x278fdb0, C4<1>, C4<1>;
L_0x2790120 .functor AND 1, L_0x278ff30, v0x278b500_0, C4<1>, C4<1>;
L_0x27901e0 .functor OR 1, L_0x278fc40, L_0x2790120, C4<0>, C4<0>;
L_0x27900b0 .functor NOT 1, v0x278b3c0_0, C4<0>, C4<0>, C4<0>;
L_0x2790370 .functor AND 1, L_0x27900b0, v0x278b460_0, C4<1>, C4<1>;
L_0x27904c0 .functor AND 1, L_0x2790370, v0x278b500_0, C4<1>, C4<1>;
L_0x2790580 .functor OR 1, L_0x27901e0, L_0x27904c0, C4<0>, C4<0>;
L_0x2790730 .functor AND 1, v0x278b3c0_0, v0x278b460_0, C4<1>, C4<1>;
L_0x27907a0 .functor AND 1, L_0x2790730, v0x278b500_0, C4<1>, C4<1>;
L_0x2790910 .functor OR 1, L_0x2790580, L_0x27907a0, C4<0>, C4<0>;
L_0x2790a20 .functor AND 1, v0x278b3c0_0, v0x278b460_0, C4<1>, C4<1>;
L_0x2790b50 .functor NOT 1, v0x278b670_0, C4<0>, C4<0>, C4<0>;
L_0x2790bc0 .functor AND 1, L_0x2790a20, L_0x2790b50, C4<1>, C4<1>;
L_0x2790da0 .functor OR 1, L_0x2790910, L_0x2790bc0, C4<0>, C4<0>;
v0x278bc50_0 .net *"_ivl_0", 0 0, L_0x278f430;  1 drivers
v0x278bd30_0 .net *"_ivl_10", 0 0, L_0x278f7f0;  1 drivers
v0x278be10_0 .net *"_ivl_12", 0 0, L_0x278f8a0;  1 drivers
v0x278bf00_0 .net *"_ivl_14", 0 0, L_0x278f960;  1 drivers
v0x278bfe0_0 .net *"_ivl_16", 0 0, L_0x278fb30;  1 drivers
v0x278c110_0 .net *"_ivl_18", 0 0, L_0x278fc40;  1 drivers
v0x278c1f0_0 .net *"_ivl_2", 0 0, L_0x278f4a0;  1 drivers
v0x278c2d0_0 .net *"_ivl_20", 0 0, L_0x278fdb0;  1 drivers
v0x278c3b0_0 .net *"_ivl_22", 0 0, L_0x278ff30;  1 drivers
v0x278c490_0 .net *"_ivl_24", 0 0, L_0x2790120;  1 drivers
v0x278c570_0 .net *"_ivl_26", 0 0, L_0x27901e0;  1 drivers
v0x278c650_0 .net *"_ivl_28", 0 0, L_0x27900b0;  1 drivers
v0x278c730_0 .net *"_ivl_30", 0 0, L_0x2790370;  1 drivers
v0x278c810_0 .net *"_ivl_32", 0 0, L_0x27904c0;  1 drivers
v0x278c8f0_0 .net *"_ivl_34", 0 0, L_0x2790580;  1 drivers
v0x278c9d0_0 .net *"_ivl_36", 0 0, L_0x2790730;  1 drivers
v0x278cab0_0 .net *"_ivl_38", 0 0, L_0x27907a0;  1 drivers
v0x278cca0_0 .net *"_ivl_4", 0 0, L_0x278f530;  1 drivers
v0x278cd80_0 .net *"_ivl_40", 0 0, L_0x2790910;  1 drivers
v0x278ce60_0 .net *"_ivl_42", 0 0, L_0x2790a20;  1 drivers
v0x278cf40_0 .net *"_ivl_44", 0 0, L_0x2790b50;  1 drivers
v0x278d020_0 .net *"_ivl_46", 0 0, L_0x2790bc0;  1 drivers
v0x278d100_0 .net *"_ivl_6", 0 0, L_0x278f640;  1 drivers
v0x278d1e0_0 .net *"_ivl_8", 0 0, L_0x278f6e0;  1 drivers
v0x278d2c0_0 .net "a", 0 0, v0x278b3c0_0;  alias, 1 drivers
v0x278d360_0 .net "b", 0 0, v0x278b460_0;  alias, 1 drivers
v0x278d450_0 .net "c", 0 0, v0x278b500_0;  alias, 1 drivers
v0x278d540_0 .net "d", 0 0, v0x278b670_0;  alias, 1 drivers
v0x278d630_0 .net "out", 0 0, L_0x2790da0;  alias, 1 drivers
S_0x278d790 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x275c470;
 .timescale -12 -12;
E_0x2756fd0 .event anyedge, v0x278e440_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x278e440_0;
    %nor/r;
    %assign/vec4 v0x278e440_0, 0;
    %wait E_0x2756fd0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x278a900;
T_3 ;
    %fork t_1, S_0x278aba0;
    %jmp t_0;
    .scope S_0x278aba0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x278ae00_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x278b670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278b500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278b460_0, 0;
    %assign/vec4 v0x278b3c0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27419f0;
    %load/vec4 v0x278ae00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x278ae00_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x278b670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278b500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278b460_0, 0;
    %assign/vec4 v0x278b3c0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x2757480;
    %fork TD_tb.stim1.wavedrom_stop, S_0x278b1e0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2757230;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x278b3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278b460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278b500_0, 0;
    %assign/vec4 v0x278b670_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x278a900;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x275c470;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278e120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278e440_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x275c470;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x278e120_0;
    %inv;
    %store/vec4 v0x278e120_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x275c470;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x278b5d0_0, v0x278e5a0_0, v0x278df40_0, v0x278dfe0_0, v0x278e080_0, v0x278e1c0_0, v0x278e300_0, v0x278e260_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x275c470;
T_7 ;
    %load/vec4 v0x278e3a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x278e3a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x278e3a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x278e3a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x278e3a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x278e3a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x278e3a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x275c470;
T_8 ;
    %wait E_0x2757230;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x278e3a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x278e3a0_0, 4, 32;
    %load/vec4 v0x278e4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x278e3a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x278e3a0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x278e3a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x278e3a0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x278e300_0;
    %load/vec4 v0x278e300_0;
    %load/vec4 v0x278e260_0;
    %xor;
    %load/vec4 v0x278e300_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x278e3a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x278e3a0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x278e3a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x278e3a0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/kmap2/iter0/response3/top_module.sv";
