{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1638172728784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1638172728785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 29 15:58:48 2021 " "Processing started: Mon Nov 29 15:58:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1638172728785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1638172728785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off homework -c homework " "Command: quartus_map --read_settings_files=on --write_settings_files=off homework -c homework" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1638172728785 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1638172729108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "homework.vhd 2 1 " "Found 2 design units, including 1 entities, in source file homework.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate-rtl " "Found design unit 1: and_gate-rtl" {  } { { "homework.vhd" "" { Text "C:/Users/x/code/vhdl/homework.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638172729535 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "homework.vhd" "" { Text "C:/Users/x/code/vhdl/homework.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638172729535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638172729535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-rtl " "Found design unit 1: mux4-rtl" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/x/code/vhdl/Vhdl2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638172729537 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/x/code/vhdl/Vhdl2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638172729537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638172729537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4if.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4if.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4if-rtl " "Found design unit 1: mux4if-rtl" {  } { { "mux4if.vhd" "" { Text "C:/Users/x/code/vhdl/mux4if.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638172729540 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4if " "Found entity 1: mux4if" {  } { { "mux4if.vhd" "" { Text "C:/Users/x/code/vhdl/mux4if.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638172729540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638172729540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4case.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4case.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4case-rtl " "Found design unit 1: mux4case-rtl" {  } { { "mux4case.vhd" "" { Text "C:/Users/x/code/vhdl/mux4case.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638172729543 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4case " "Found entity 1: mux4case" {  } { { "mux4case.vhd" "" { Text "C:/Users/x/code/vhdl/mux4case.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638172729543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638172729543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file loop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_and-behave " "Found design unit 1: logic_and-behave" {  } { { "loop.vhd" "" { Text "C:/Users/x/code/vhdl/loop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638172729545 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_and " "Found entity 1: logic_and" {  } { { "loop.vhd" "" { Text "C:/Users/x/code/vhdl/loop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638172729545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638172729545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and3gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and3gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and3_gate-behave_arc " "Found design unit 1: and3_gate-behave_arc" {  } { { "and3gate.vhd" "" { Text "C:/Users/x/code/vhdl/and3gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638172729547 ""} { "Info" "ISGN_ENTITY_NAME" "1 and3_gate " "Found entity 1: and3_gate" {  } { { "and3gate.vhd" "" { Text "C:/Users/x/code/vhdl/and3gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638172729547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638172729547 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"begin\", or a declaration statement tri_gate.vhd(11) " "VHDL syntax error at tri_gate.vhd(11) near text \";\";  expecting \"begin\", or a declaration statement" {  } { { "tri_gate.vhd" "" { Text "C:/Users/x/code/vhdl/tri_gate.vhd" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1638172729554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_gate.vhd 0 0 " "Found 0 design units, including 0 entities, in source file tri_gate.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638172729554 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1638172729664 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 29 15:58:49 2021 " "Processing ended: Mon Nov 29 15:58:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1638172729664 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1638172729664 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1638172729664 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1638172729664 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1638172730233 ""}
