-- Copyright (C) 2016  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

-- DATE "06/18/2018 15:44:50"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	digital_cam_impl4 IS
    PORT (
	clk_50 : IN std_logic;
	btn_RESET : IN std_logic;
	slide_sw_resend_reg_values : IN std_logic;
	slide_sw_NORMAL_OR_EDGEDETECT : IN std_logic;
	vga_hsync : OUT std_logic;
	vga_vsync : OUT std_logic;
	vga_r : OUT std_logic_vector(7 DOWNTO 0);
	vga_g : OUT std_logic_vector(7 DOWNTO 0);
	vga_b : OUT std_logic_vector(7 DOWNTO 0);
	vga_blank_N : OUT std_logic;
	vga_sync_N : OUT std_logic;
	vga_CLK : OUT std_logic;
	ov7670_pclk : IN std_logic;
	ov7670_xclk : OUT std_logic;
	ov7670_vsync : IN std_logic;
	ov7670_href : IN std_logic;
	ov7670_data : IN std_logic_vector(7 DOWNTO 0);
	ov7670_sioc : OUT std_logic;
	ov7670_siod : INOUT std_logic;
	ov7670_pwdn : OUT std_logic;
	ov7670_reset : OUT std_logic;
	LED_config_finished : OUT std_logic;
	LED_dll_locked : OUT std_logic;
	LED_done : OUT std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0)
	);
END digital_cam_impl4;

-- Design Ports Information
-- vga_hsync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_vsync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_r[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_r[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_r[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_r[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_r[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_r[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_r[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_r[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_g[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_g[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_g[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_g[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_g[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_g[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_g[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_g[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_b[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_b[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_b[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_b[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_b[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_b[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_b[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_b[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_blank_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_sync_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_xclk	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_sioc	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_pwdn	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_reset	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED_config_finished	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED_dll_locked	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED_done	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_siod	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- btn_RESET	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- slide_sw_NORMAL_OR_EDGEDETECT	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- slide_sw_resend_reg_values	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_pclk	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_vsync	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_href	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_data[7]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_data[2]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_data[6]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_data[1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_data[4]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_data[0]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_data[5]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ov7670_data[3]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF digital_cam_impl4 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk_50 : std_logic;
SIGNAL ww_btn_RESET : std_logic;
SIGNAL ww_slide_sw_resend_reg_values : std_logic;
SIGNAL ww_slide_sw_NORMAL_OR_EDGEDETECT : std_logic;
SIGNAL ww_vga_hsync : std_logic;
SIGNAL ww_vga_vsync : std_logic;
SIGNAL ww_vga_r : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_vga_g : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_vga_b : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_vga_blank_N : std_logic;
SIGNAL ww_vga_sync_N : std_logic;
SIGNAL ww_vga_CLK : std_logic;
SIGNAL ww_ov7670_pclk : std_logic;
SIGNAL ww_ov7670_xclk : std_logic;
SIGNAL ww_ov7670_vsync : std_logic;
SIGNAL ww_ov7670_href : std_logic;
SIGNAL ww_ov7670_data : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_ov7670_sioc : std_logic;
SIGNAL ww_ov7670_pwdn : std_logic;
SIGNAL ww_ov7670_reset : std_logic;
SIGNAL ww_LED_config_finished : std_logic;
SIGNAL ww_LED_dll_locked : std_logic;
SIGNAL ww_LED_done : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll3~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \ov7670_siod~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \clk_50~input_o\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|fb_clkin\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~2\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~5_sumout\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN7\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|q_reg[0]~0_combout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~29_sumout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~30\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~33_sumout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~34\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~37_sumout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~38\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~41_sumout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~42\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~45_sumout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~46\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~49_sumout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~50\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~53_sumout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|q_reg[7]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~54\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~57_sumout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~58\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~61_sumout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~62\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~65_sumout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~66\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~69_sumout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~70\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~5_sumout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~6\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~10\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~13_sumout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~14\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~18\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~22\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|q_reg[4]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|q_reg[2]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|q_reg[0]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Equal0~1_combout\ : std_logic;
SIGNAL \slide_sw_resend_reg_values~input_o\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~26\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|Selector3~0_combout\ : std_logic;
SIGNAL \btn_RESET~input_o\ : std_logic;
SIGNAL \Inst_debounce_resend|state_reg.wait1_3~q\ : std_logic;
SIGNAL \Inst_debounce_resend|state_reg.wait0_1~0_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|Selector4~0_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|state_reg.one~q\ : std_logic;
SIGNAL \Inst_debounce_resend|state_reg.wait0_1~1_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|state_reg.wait0_1~q\ : std_logic;
SIGNAL \Inst_debounce_resend|Selector6~0_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|state_reg.wait0_2~q\ : std_logic;
SIGNAL \Inst_debounce_resend|Selector7~0_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|state_reg.wait0_3~q\ : std_logic;
SIGNAL \Inst_debounce_resend|Selector0~0_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|state_reg.zero~q\ : std_logic;
SIGNAL \Inst_debounce_resend|Selector1~0_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|state_reg.wait1_1~q\ : std_logic;
SIGNAL \Inst_debounce_resend|Selector2~0_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|state_reg.wait1_2~q\ : std_logic;
SIGNAL \Inst_debounce_resend|WideOr0~combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~6\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~10\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~13_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~14\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~18\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~22\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~26\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~29_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~13_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~14\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~10\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~5_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~18\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~6_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~22\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~7_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~26\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~29_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~8_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~30\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~6\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~5_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~37_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~32_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~33_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|taken~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~30_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[20]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk\ : std_logic;
SIGNAL \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\ : std_logic;
SIGNAL \Inst_VGA|Add1~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~6\ : std_logic;
SIGNAL \Inst_VGA|Add1~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~10\ : std_logic;
SIGNAL \Inst_VGA|Add1~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~26\ : std_logic;
SIGNAL \Inst_VGA|Add1~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~30\ : std_logic;
SIGNAL \Inst_VGA|Add1~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~34\ : std_logic;
SIGNAL \Inst_VGA|Add1~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~38\ : std_logic;
SIGNAL \Inst_VGA|Add1~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~18\ : std_logic;
SIGNAL \Inst_VGA|Add1~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~22\ : std_logic;
SIGNAL \Inst_VGA|Add1~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~14\ : std_logic;
SIGNAL \Inst_VGA|Add1~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|process_1~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Hsync~q\ : std_logic;
SIGNAL \Inst_VGA|Add0~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add0~38\ : std_logic;
SIGNAL \Inst_VGA|Add0~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add0~14\ : std_logic;
SIGNAL \Inst_VGA|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add0~18\ : std_logic;
SIGNAL \Inst_VGA|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add0~10\ : std_logic;
SIGNAL \Inst_VGA|Add0~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add0~6\ : std_logic;
SIGNAL \Inst_VGA|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Vcnt~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal1~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~30\ : std_logic;
SIGNAL \Inst_VGA|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Equal1~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal1~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~26\ : std_logic;
SIGNAL \Inst_VGA|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Vcnt~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~22\ : std_logic;
SIGNAL \Inst_VGA|Add0~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add0~34\ : std_logic;
SIGNAL \Inst_VGA|Add0~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|process_2~0_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Vsync~q\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~45_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~65_sumout\ : std_logic;
SIGNAL \slide_sw_NORMAL_OR_EDGEDETECT~input_o\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Selector3~0_combout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Selector2~0_combout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|state_reg.wait1_3~q\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|state_reg.wait0_1~0_combout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Selector4~0_combout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|state_reg.one~q\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|state_reg.wait0_1~1_combout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|state_reg.wait0_1~q\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Selector6~0_combout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Selector6~1_combout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|state_reg.wait0_2~q\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Selector7~0_combout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|state_reg.wait0_3~q\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Selector0~0_combout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|state_reg.zero~q\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Selector1~2_combout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|state_reg.wait1_1~q\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|Selector2~1_combout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|state_reg.wait1_2~q\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|WideOr0~combout\ : std_logic;
SIGNAL \state_current.S7_NORMAL_VIDEO_MODE~q\ : std_logic;
SIGNAL \ov7670_pclk~input_o\ : std_logic;
SIGNAL \ov7670_pclk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ov7670_vsync~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_vsync~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|end_of_frame_reg~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|end_of_frame_reg~q\ : std_logic;
SIGNAL \Selector2~0_combout\ : std_logic;
SIGNAL \state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\ : std_logic;
SIGNAL \state_next.S0_RESET~0_combout\ : std_logic;
SIGNAL \state_current.S0_RESET~q\ : std_logic;
SIGNAL \Selector48~1_combout\ : std_logic;
SIGNAL \state_current.S1_RESET_BW~q\ : std_logic;
SIGNAL \Inst_black_white|Add4~45_sumout\ : std_logic;
SIGNAL \WideOr0~combout\ : std_logic;
SIGNAL \Inst_black_white|rw_cntr[1]~0_combout\ : std_logic;
SIGNAL \Inst_black_white|Add4~46\ : std_logic;
SIGNAL \Inst_black_white|Add4~41_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add4~42\ : std_logic;
SIGNAL \Inst_black_white|Add4~49_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add4~50\ : std_logic;
SIGNAL \Inst_black_white|Add4~25_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add4~26\ : std_logic;
SIGNAL \Inst_black_white|Add4~53_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add4~54\ : std_logic;
SIGNAL \Inst_black_white|Add4~57_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add4~58\ : std_logic;
SIGNAL \Inst_black_white|Add4~61_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add4~62\ : std_logic;
SIGNAL \Inst_black_white|Add4~65_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add4~66\ : std_logic;
SIGNAL \Inst_black_white|Add4~33_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add4~34\ : std_logic;
SIGNAL \Inst_black_white|Add4~37_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add4~38\ : std_logic;
SIGNAL \Inst_black_white|Add4~29_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add4~30\ : std_logic;
SIGNAL \Inst_black_white|Add4~21_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add4~22\ : std_logic;
SIGNAL \Inst_black_white|Add4~17_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add4~18\ : std_logic;
SIGNAL \Inst_black_white|Add4~13_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add4~14\ : std_logic;
SIGNAL \Inst_black_white|Add4~9_sumout\ : std_logic;
SIGNAL \Inst_black_white|rw_cntr[14]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_black_white|rw_cntr[12]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_black_white|LessThan0~0_combout\ : std_logic;
SIGNAL \Inst_black_white|rw_cntr[11]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_black_white|rw_cntr[7]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_black_white|rw_cntr[4]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_black_white|LessThan0~1_combout\ : std_logic;
SIGNAL \Inst_black_white|LessThan0~2_combout\ : std_logic;
SIGNAL \Inst_black_white|Add4~10\ : std_logic;
SIGNAL \Inst_black_white|Add4~5_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add4~6\ : std_logic;
SIGNAL \Inst_black_white|Add4~1_sumout\ : std_logic;
SIGNAL \Inst_black_white|state~0_combout\ : std_logic;
SIGNAL \Inst_black_white|state~1_combout\ : std_logic;
SIGNAL \Inst_black_white|process_0~0_combout\ : std_logic;
SIGNAL \Inst_black_white|state~2_combout\ : std_logic;
SIGNAL \Inst_black_white|state[0]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_black_white|state~3_combout\ : std_logic;
SIGNAL \Inst_black_white|led_done_r~0_combout\ : std_logic;
SIGNAL \Inst_black_white|led_done_r~q\ : std_logic;
SIGNAL \Selector0~0_combout\ : std_logic;
SIGNAL \state_current.S2_PROCESS_BW~q\ : std_logic;
SIGNAL \state_next.S3_DONE_BW~0_combout\ : std_logic;
SIGNAL \state_current.S3_DONE_BW~q\ : std_logic;
SIGNAL \state_current.S4_RESET_ED~q\ : std_logic;
SIGNAL \state_current.S5_PROCESS_ED~q\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~66\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add4~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|LessThan2~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Mux0~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|process_1~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|LessThan2~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|ColsCounter[8]~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|ColsCounter[8]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|state[2]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|ColsCounter[8]~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Add4~26\ : std_logic;
SIGNAL \Inst_edge_detection|Add4~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add4~22\ : std_logic;
SIGNAL \Inst_edge_detection|Add4~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add4~18\ : std_logic;
SIGNAL \Inst_edge_detection|Add4~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add4~14\ : std_logic;
SIGNAL \Inst_edge_detection|Add4~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add4~10\ : std_logic;
SIGNAL \Inst_edge_detection|Add4~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add4~6\ : std_logic;
SIGNAL \Inst_edge_detection|Add4~33_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add4~34\ : std_logic;
SIGNAL \Inst_edge_detection|Add4~29_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add4~30\ : std_logic;
SIGNAL \Inst_edge_detection|Add4~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|LessThan2~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|state~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|process_1~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|LessThan1~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|LessThan1~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|LessThan1~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|LessThan1~3_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Mux1~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|state[1]~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|led_done_r~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|we_buf2_r~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|led_done_r~q\ : std_logic;
SIGNAL \Selector1~0_combout\ : std_logic;
SIGNAL \state_current.S5_PROCESS_ED~DUPLICATE_q\ : std_logic;
SIGNAL \state_next.S6_DONE_ED~0_combout\ : std_logic;
SIGNAL \state_current.S6_DONE_ED~q\ : std_logic;
SIGNAL \WideOr1~combout\ : std_logic;
SIGNAL \Inst_edge_detection|rd_cntr[6]~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~66\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~61_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~62\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~29_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~30\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~33_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~34\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~26\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~22\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~18\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~14\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~10\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~2\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~41_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~42\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|LessThan0~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|rd_cntr[16]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~6\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~37_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~38\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~53_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~54\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~57_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~58\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~49_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~50\ : std_logic;
SIGNAL \Inst_edge_detection|Add3~45_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|LessThan0~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|wr_cntr[14]~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~46\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~22\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~49_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~50\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~53_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~54\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~37_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~38\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~57_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~58\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~26\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~41_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~42\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~29_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~30\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~33_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~34\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~18\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~14\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~10\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~6\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~61_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~62\ : std_logic;
SIGNAL \Inst_edge_detection|Add2~65_sumout\ : std_logic;
SIGNAL \rdaddress_buf_1~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|we_buf2_r~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|we_buf2_r~q\ : std_logic;
SIGNAL \Inst_frame_buf_2|wren_bottom~0_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~29_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~30\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~33_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~34\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~37_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~38\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~41_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~42\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~45_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~46\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~49_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~50\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~53_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~54\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~57_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~58\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~61_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~62\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~65_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~66\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~26\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~22\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~18\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~13_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[12]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_Address_Generator|val[2]~0_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~14\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~10\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~5_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~6\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan0~0_combout\ : std_logic;
SIGNAL \Inst_VGA|LessThan0~1_combout\ : std_logic;
SIGNAL \Inst_VGA|activeArea~0_combout\ : std_logic;
SIGNAL \Inst_VGA|activeArea~1_combout\ : std_logic;
SIGNAL \Inst_VGA|activeArea~q\ : std_logic;
SIGNAL \Inst_Address_Generator|val[2]~1_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[14]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|clk_div2~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|clk_div2~q\ : std_logic;
SIGNAL \Inst_edge_detection|hsync_dummy~q\ : std_logic;
SIGNAL \Inst_edge_detection|Mux74~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|hsync_dummy~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|hsync_dummy~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync1~q\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[0]~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[0]~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|vsync_dummy~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|vsync_dummy~feeder_combout\ : std_logic;
SIGNAL \Inst_edge_detection|vsync_dummy~q\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~18\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~2\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[2]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~22\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[3]~feeder_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~14\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~10\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~29_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~30\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~6\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[7]~feeder_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|LessThan0~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[4]~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[6]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~2\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~26\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~22\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[4]~feeder_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~18\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[5]~feeder_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~14\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~10\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|comb~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|comb~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|fsync_temp~combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~14\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~10\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~6\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~2\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~26\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~22\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~3_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num[0]~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~18\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~14\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~10\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~6\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~2\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~29_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~30\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~26\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[5]~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~23_combout\ : std_logic;
SIGNAL \ov7670_href~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_href~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_href~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_hold~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|line~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|line~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_last~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_last~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_last~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|we_reg~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|we_reg~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~18\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~22\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~26\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~29_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~30\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~33_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~34\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~37_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~38\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~41_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~42\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~45_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~46\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~49_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~50\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~53_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~54\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~57_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~58\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~61_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~62\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~65_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~66\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~13_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~14\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~10\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~5_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~6\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[16]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_black_white|Add3~17_sumout\ : std_logic;
SIGNAL \Inst_black_white|wraddr_buf1_r[16]~0_combout\ : std_logic;
SIGNAL \Inst_black_white|wraddr_buf1_r[16]~1_combout\ : std_logic;
SIGNAL \Inst_black_white|Add3~18\ : std_logic;
SIGNAL \Inst_black_white|Add3~21_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add3~22\ : std_logic;
SIGNAL \Inst_black_white|Add3~25_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add3~26\ : std_logic;
SIGNAL \Inst_black_white|Add3~29_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add3~30\ : std_logic;
SIGNAL \Inst_black_white|Add3~33_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add3~34\ : std_logic;
SIGNAL \Inst_black_white|Add3~37_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add3~38\ : std_logic;
SIGNAL \Inst_black_white|Add3~41_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add3~42\ : std_logic;
SIGNAL \Inst_black_white|Add3~45_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add3~46\ : std_logic;
SIGNAL \Inst_black_white|Add3~49_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add3~50\ : std_logic;
SIGNAL \Inst_black_white|Add3~53_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add3~54\ : std_logic;
SIGNAL \Inst_black_white|Add3~57_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add3~58\ : std_logic;
SIGNAL \Inst_black_white|Add3~61_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add3~62\ : std_logic;
SIGNAL \Inst_black_white|Add3~65_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add3~66\ : std_logic;
SIGNAL \Inst_black_white|Add3~13_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add3~14\ : std_logic;
SIGNAL \Inst_black_white|Add3~9_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add3~10\ : std_logic;
SIGNAL \Inst_black_white|Add3~5_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add3~6\ : std_logic;
SIGNAL \Inst_black_white|Add3~1_sumout\ : std_logic;
SIGNAL \Selector16~0_combout\ : std_logic;
SIGNAL \Selector18~0_combout\ : std_logic;
SIGNAL \Inst_black_white|we_buf1_r~0_combout\ : std_logic;
SIGNAL \Inst_black_white|we_buf1_r~q\ : std_logic;
SIGNAL \Selector48~2_combout\ : std_logic;
SIGNAL \Selector15~0_combout\ : std_logic;
SIGNAL \Selector17~0_combout\ : std_logic;
SIGNAL \Selector19~0_combout\ : std_logic;
SIGNAL \Inst_black_white|Add2~17_sumout\ : std_logic;
SIGNAL \Inst_black_white|rdaddr_buf1_r[0]~0_combout\ : std_logic;
SIGNAL \Inst_black_white|rdaddr_buf1_r[16]~1_combout\ : std_logic;
SIGNAL \Inst_black_white|Add2~18\ : std_logic;
SIGNAL \Inst_black_white|Add2~21_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add2~22\ : std_logic;
SIGNAL \Inst_black_white|Add2~25_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add2~26\ : std_logic;
SIGNAL \Inst_black_white|Add2~29_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add2~30\ : std_logic;
SIGNAL \Inst_black_white|Add2~33_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add2~34\ : std_logic;
SIGNAL \Inst_black_white|Add2~37_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add2~38\ : std_logic;
SIGNAL \Inst_black_white|Add2~41_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add2~42\ : std_logic;
SIGNAL \Inst_black_white|Add2~45_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add2~46\ : std_logic;
SIGNAL \Inst_black_white|Add2~49_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add2~50\ : std_logic;
SIGNAL \Inst_black_white|Add2~53_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add2~54\ : std_logic;
SIGNAL \Inst_black_white|Add2~57_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add2~58\ : std_logic;
SIGNAL \Inst_black_white|Add2~61_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add2~62\ : std_logic;
SIGNAL \Inst_black_white|Add2~65_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add2~66\ : std_logic;
SIGNAL \Inst_black_white|Add2~9_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add2~10\ : std_logic;
SIGNAL \Inst_black_white|Add2~13_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add2~14\ : std_logic;
SIGNAL \Inst_black_white|Add2~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~18\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~22\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~26\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~29_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|rdaddr_buf1_r[3]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~30\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~33_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~34\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~37_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~38\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~41_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~42\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~45_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~46\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~49_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~50\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~53_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~54\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~57_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~58\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~61_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~62\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~65_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~66\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~10\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~14\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~5_sumout\ : std_logic;
SIGNAL \Selector48~0_combout\ : std_logic;
SIGNAL \Selector46~0_combout\ : std_logic;
SIGNAL \Selector48~3_combout\ : std_logic;
SIGNAL \Inst_edge_detection|rdaddr_buf1_r[14]~DUPLICATE_q\ : std_logic;
SIGNAL \Selector47~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\ : std_logic;
SIGNAL \WideOr5~0_combout\ : std_logic;
SIGNAL \Selector23~0_combout\ : std_logic;
SIGNAL \ov7670_data[1]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\ : std_logic;
SIGNAL \ov7670_data[7]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[7]~feeder_combout\ : std_logic;
SIGNAL \Selector33~0_combout\ : std_logic;
SIGNAL \Selector32~0_combout\ : std_logic;
SIGNAL \Selector31~0_combout\ : std_logic;
SIGNAL \Selector30~0_combout\ : std_logic;
SIGNAL \Selector29~0_combout\ : std_logic;
SIGNAL \Selector28~0_combout\ : std_logic;
SIGNAL \Selector27~0_combout\ : std_logic;
SIGNAL \Selector26~0_combout\ : std_logic;
SIGNAL \Selector25~0_combout\ : std_logic;
SIGNAL \Selector24~0_combout\ : std_logic;
SIGNAL \Selector23~1_combout\ : std_logic;
SIGNAL \Selector22~0_combout\ : std_logic;
SIGNAL \Selector21~0_combout\ : std_logic;
SIGNAL \Selector20~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|rdaddr_buf1_r[0]~DUPLICATE_q\ : std_logic;
SIGNAL \Selector61~0_combout\ : std_logic;
SIGNAL \Inst_black_white|rdaddr_buf1_r[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Selector60~0_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[2]~DUPLICATE_q\ : std_logic;
SIGNAL \Selector59~0_combout\ : std_logic;
SIGNAL \Selector58~0_combout\ : std_logic;
SIGNAL \Inst_black_white|rdaddr_buf1_r[4]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|rdaddr_buf1_r[4]~DUPLICATE_q\ : std_logic;
SIGNAL \Selector57~0_combout\ : std_logic;
SIGNAL \Selector56~0_combout\ : std_logic;
SIGNAL \Selector55~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|rdaddr_buf1_r[7]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_black_white|rdaddr_buf1_r[7]~DUPLICATE_q\ : std_logic;
SIGNAL \Selector54~0_combout\ : std_logic;
SIGNAL \Selector53~0_combout\ : std_logic;
SIGNAL \Selector52~0_combout\ : std_logic;
SIGNAL \Selector51~0_combout\ : std_logic;
SIGNAL \Inst_black_white|rdaddr_buf1_r[11]~DUPLICATE_q\ : std_logic;
SIGNAL \Selector50~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|rdaddr_buf1_r[12]~DUPLICATE_q\ : std_logic;
SIGNAL \Selector49~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[11]~3_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[11]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[11]~1_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[11]~2_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~6\ : std_logic;
SIGNAL \Inst_edge_detection|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add2~6\ : std_logic;
SIGNAL \Inst_black_white|Add2~1_sumout\ : std_logic;
SIGNAL \Selector45~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[11]~4_combout\ : std_logic;
SIGNAL \ov7670_data[2]~input_o\ : std_logic;
SIGNAL \Selector37~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[7]~7_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[7]~6_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[7]~8_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[7]~5_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[7]~9_combout\ : std_logic;
SIGNAL \ov7670_data[4]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[4]~feeder_combout\ : std_logic;
SIGNAL \Selector41~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[3]~42_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[3]~43_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[3]~41_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[3]~40_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[3]~44_combout\ : std_logic;
SIGNAL \ov7670_data[6]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[6]~feeder_combout\ : std_logic;
SIGNAL \Selector34~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[10]~13_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[10]~10_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[10]~12_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[10]~11_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[10]~14_combout\ : std_logic;
SIGNAL \ov7670_data[3]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[3]~feeder_combout\ : std_logic;
SIGNAL \Selector42~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[2]~48_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[2]~46_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[2]~47_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[2]~45_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[2]~49_combout\ : std_logic;
SIGNAL \Selector38~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[6]~18_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[6]~17_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[6]~16_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[6]~15_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[6]~19_combout\ : std_logic;
SIGNAL \ov7670_data[0]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \ov7670_data[5]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[5]~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|d_latch[5]~feeder_combout\ : std_logic;
SIGNAL \Selector35~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[9]~36_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[9]~35_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[9]~37_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[9]~38_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[9]~39_combout\ : std_logic;
SIGNAL \Selector43~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[1]~55_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[1]~58_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[1]~56_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[1]~57_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[1]~59_combout\ : std_logic;
SIGNAL \Selector36~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[8]~28_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[8]~27_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[8]~26_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[8]~25_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[8]~29_combout\ : std_logic;
SIGNAL \Selector40~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[4]~23_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[4]~22_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[4]~20_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[4]~21_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[4]~24_combout\ : std_logic;
SIGNAL \Inst_black_white|Add1~22\ : std_logic;
SIGNAL \Inst_black_white|Add1~23\ : std_logic;
SIGNAL \Inst_black_white|Add1~19\ : std_logic;
SIGNAL \Inst_black_white|Add1~15\ : std_logic;
SIGNAL \Inst_black_white|Add1~11\ : std_logic;
SIGNAL \Inst_black_white|Add1~5_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add1~9_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[25]~6_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[25]~7_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[33]~10_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add1~13_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[35]~3_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[35]~4_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[43]~8_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[33]~13_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[33]~14_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[41]~15_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \Inst_black_white|Add1~17_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~30\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \Selector39~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[5]~32_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[5]~30_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[5]~33_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[5]~31_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[5]~34_combout\ : std_logic;
SIGNAL \Inst_black_white|Add1~18\ : std_logic;
SIGNAL \Inst_black_white|Add1~14\ : std_logic;
SIGNAL \Inst_black_white|Add1~10\ : std_logic;
SIGNAL \Inst_black_white|Add1~6\ : std_logic;
SIGNAL \Inst_black_white|Add1~7\ : std_logic;
SIGNAL \Inst_black_white|Add1~1_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[45]~0_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[45]~1_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[44]~2_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[44]~5_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[52]~9_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[42]~11_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[42]~12_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[50]~16_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[40]~17_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[40]~18_combout\ : std_logic;
SIGNAL \Inst_black_white|Add1~21_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~29_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[48]~19_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~30_cout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~26_cout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~22_cout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~18_cout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~14_cout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~10_cout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \Selector44~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[0]~51_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[0]~53_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[0]~52_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[0]~50_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|q[0]~54_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~18\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~22\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~26\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~29_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~30\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~33_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~34\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~6\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~10\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~14\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter[5]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~3_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~4_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~5_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~6_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~7_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~8_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~9_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~10_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~20_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[18]~feeder_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~18_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~19_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~21_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~23_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~25_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[19]~feeder_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~24_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~22_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[7]~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[7]~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~19_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[18]~feeder_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~18_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[10]~feeder_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[5]~feeder_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[8]~feeder_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~21_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~20_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~22_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[7]~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2[22]~feeder_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[6]~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[21]~feeder_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~24_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[6]~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[5]~3_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~26_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[5]~4_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[4]~4_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~18\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~14\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~2\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~6\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[7]~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[6]~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[5]~3_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ram_block1a0\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~25_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[4]~3_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[4]~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~18\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~22\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~14\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~2\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~6\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~4_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[6]~5_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[5]~7_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[4]~6_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~22\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~23\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~26\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~27\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~18\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~19\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~6\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~7\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~10\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~11\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~14\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~15\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[7]~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[6]~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[5]~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[4]~3_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~30_cout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~31\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~22\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~23\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~26\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~27\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~18\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~19\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~6\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~7\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~10\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~11\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~14\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~15\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[7]~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[6]~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[5]~3_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[4]~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~22\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~23\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~26\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~27\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~18\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~19\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~6\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~7\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~10\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~11\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~14\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~15\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[7]~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[6]~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[5]~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[4]~3_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~18\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~14\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~2\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~6\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~18\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~22\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~14\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~2\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~6\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~22\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~23\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~26\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~27\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~18\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~19\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~6\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~7\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~10\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~11\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~14\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~15\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[7]~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[6]~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[5]~3_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]~4_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~30_cout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~31\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~22\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~23\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~26\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~27\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~18\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~19\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~6\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~7\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~10\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~11\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~14\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~15\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~22\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~23\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~26\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~27\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~18\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~19\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~6\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~7\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~10\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~11\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~14\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~15\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~22\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~26\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~18\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~2\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~6\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~10\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~22\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~26\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~18\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~2\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~6\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~10\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~3_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~5_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~4_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~22\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~26\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~18\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~2\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~6\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~10\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|LessThan0~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o[7]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[7]~4_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[7]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|wren_top~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[7]~1_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[7]~2_combout\ : std_logic;
SIGNAL \Inst_RGB|R[7]~3_combout\ : std_logic;
SIGNAL \Inst_RGB|G[6]~1_combout\ : std_logic;
SIGNAL \Inst_RGB|G[6]~0_combout\ : std_logic;
SIGNAL \Inst_RGB|R[7]~5_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[7]~6_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[7]~4_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[7]~3_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[7]~2_combout\ : std_logic;
SIGNAL \Inst_RGB|G[7]~5_combout\ : std_logic;
SIGNAL \Inst_RGB|G[7]~7_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o~1_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[6]~8_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[6]~10_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[6]~9_combout\ : std_logic;
SIGNAL \Inst_RGB|G[6]~11_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[6]~12_combout\ : std_logic;
SIGNAL \Inst_RGB|G[6]~13_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[6]~7_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[6]~8_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[6]~6_combout\ : std_logic;
SIGNAL \Inst_RGB|R[6]~9_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[6]~10_combout\ : std_logic;
SIGNAL \Inst_RGB|R[6]~11_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o~3_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[5]~19_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[5]~18_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[5]~20_combout\ : std_logic;
SIGNAL \Inst_RGB|R[5]~21_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[5]~22_combout\ : std_logic;
SIGNAL \Inst_RGB|R[5]~23_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[5]~24_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[5]~20_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[5]~21_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[5]~22_combout\ : std_logic;
SIGNAL \Inst_RGB|G[5]~23_combout\ : std_logic;
SIGNAL \Inst_RGB|G[5]~25_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o~2_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[4]~14_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[4]~15_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[4]~16_combout\ : std_logic;
SIGNAL \Inst_RGB|G[4]~17_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[4]~18_combout\ : std_logic;
SIGNAL \Inst_RGB|G[4]~19_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[4]~16_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[4]~13_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[4]~14_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[4]~12_combout\ : std_logic;
SIGNAL \Inst_RGB|R[4]~15_combout\ : std_logic;
SIGNAL \Inst_RGB|R[4]~17_combout\ : std_logic;
SIGNAL \Inst_RGBtoYUV|Add0~34_cout\ : std_logic;
SIGNAL \Inst_RGBtoYUV|Add0~18\ : std_logic;
SIGNAL \Inst_RGBtoYUV|Add0~22\ : std_logic;
SIGNAL \Inst_RGBtoYUV|Add0~14\ : std_logic;
SIGNAL \Inst_RGBtoYUV|Add0~10\ : std_logic;
SIGNAL \Inst_RGBtoYUV|Add0~26\ : std_logic;
SIGNAL \Inst_RGBtoYUV|Add0~30\ : std_logic;
SIGNAL \Inst_RGBtoYUV|Add0~6\ : std_logic;
SIGNAL \Inst_RGBtoYUV|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_RGBtoYUV|Add0~13_sumout\ : std_logic;
SIGNAL \Inst_RGBtoYUV|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_RGBtoYUV|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_RGBtoYUV|always0~1_combout\ : std_logic;
SIGNAL \Inst_RGBtoYUV|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_RGBtoYUV|Add0~5_sumout\ : std_logic;
SIGNAL \Inst_RGBtoYUV|Add0~29_sumout\ : std_logic;
SIGNAL \Inst_RGBtoYUV|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_RGBtoYUV|always0~0_combout\ : std_logic;
SIGNAL \Inst_RGBtoYUV|always0~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Nblank~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|sioc~q\ : std_logic;
SIGNAL \LED_done~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|ColsCounter\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_VGA|Hcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_RGBtoYUV|U\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_VGA|Vcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_black_white|state\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_Address_Generator|val\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_edge_detection|rdaddr_buf1_r\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_edge_detection|wr_cntr\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_black_white|rdaddr_buf1_r\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_black_white|rw_cntr\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_black_white|wraddr_buf1_r\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|address\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\ : std_logic_vector(0 TO 22);
SIGNAL \Inst_edge_detection|rd_cntr\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|line\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\ : std_logic_vector(0 TO 22);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_RGBtoYUV|Y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_RGBtoYUV|V\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|latched_d\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_debounce_normal_or_edgedetect|q_reg\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_edge_detection|state\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|href_last\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|d_latch\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|pdata_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|pdata_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\ : std_logic;
SIGNAL \Inst_Address_Generator|ALT_INV_val\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_VGA|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_VGA|ALT_INV_Hcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Inst_VGA|ALT_INV_Vcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Inst_VGA|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \Inst_RGBtoYUV|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \Inst_RGBtoYUV|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \Inst_RGBtoYUV|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \Inst_RGBtoYUV|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \Inst_RGBtoYUV|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \Inst_RGBtoYUV|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \Inst_RGBtoYUV|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \Inst_RGBtoYUV|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a2\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a4\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a5\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a6\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a8\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a9\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a10\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a11\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a12\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a13\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a14\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a15\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\ : std_logic;
SIGNAL \Inst_black_white|ALT_INV_rdaddr_buf1_r\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_address\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_black_white|ALT_INV_wraddr_buf1_r\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_we_reg~q\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_wr_cntr\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_edge_detection|ALT_INV_ColsCounter\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Inst_black_white|ALT_INV_rw_cntr\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_debounce_resend|ALT_INV_state_reg.wait1_2~q\ : std_logic;
SIGNAL \Inst_debounce_resend|ALT_INV_state_reg.wait1_3~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_rd_cntr\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_debounce_resend|ALT_INV_state_reg.wait0_3~q\ : std_logic;
SIGNAL \Inst_debounce_resend|ALT_INV_state_reg.wait0_2~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_taken~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_line\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~1_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~21_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~17_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add8~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add8~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add8~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add8~1_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add11~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add10~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add11~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add10~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~21_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add11~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add10~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~17_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add11~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add10~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add11~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add10~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add11~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add10~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add11~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add10~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~1_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add7~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add7~21_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add7~17_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \Inst_black_white|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add7~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add7~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add7~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add7~1_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add3~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add8~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add8~21_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add8~17_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \Inst_black_white|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portbdataout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add5~17_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add5~13_sumout\ : std_logic;
SIGNAL \Inst_black_white|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add5~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add5~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add5~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add6~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add6~17_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add6~13_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \Inst_black_white|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add6~9_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add6~5_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add6~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \Inst_RGBtoYUV|ALT_INV_always0~1_combout\ : std_logic;
SIGNAL \Inst_RGBtoYUV|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_led_done_r~q\ : std_logic;
SIGNAL \Inst_black_white|ALT_INV_led_done_r~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Vsync~q\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \Inst_black_white|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ALT_INV_ram_block1a2\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ALT_INV_ram_block1a0\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ALT_INV_ram_block1a2\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \Inst_black_white|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[5]~22_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[5]~21_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[5]~20_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[4]~17_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[4]~16_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[8]~29_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[8]~28_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[8]~27_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[8]~26_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[8]~25_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[4]~15_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[4]~14_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[4]~13_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[4]~12_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[4]~19_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[4]~18_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[4]~24_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[4]~23_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[4]~22_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[4]~21_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[4]~20_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[4]~17_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[4]~16_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[4]~15_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[4]~14_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[6]~13_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[6]~12_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[6]~19_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[6]~18_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[6]~17_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[6]~16_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[6]~15_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[6]~11_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[6]~10_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[6]~9_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[6]~8_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[6]~11_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[6]~10_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[10]~14_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[10]~13_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[10]~12_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[10]~11_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[10]~10_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[6]~9_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[6]~8_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[6]~7_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[6]~6_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[7]~7_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[7]~6_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[7]~9_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[7]~8_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[7]~7_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[7]~6_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[7]~5_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[7]~5_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[7]~4_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[7]~3_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[7]~2_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[7]~5_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[7]~4_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[11]~4_combout\ : std_logic;
SIGNAL \ALT_INV_Selector45~0_combout\ : std_logic;
SIGNAL \ALT_INV_rdaddress_buf_1~0_combout\ : std_logic;
SIGNAL \ALT_INV_state_current.S5_PROCESS_ED~q\ : std_logic;
SIGNAL \ALT_INV_Selector48~0_combout\ : std_logic;
SIGNAL \ALT_INV_state_current.S2_PROCESS_BW~q\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_frame_buf_1|ALT_INV_q[11]~3_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[11]~2_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[11]~1_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[11]~0_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[6]~1_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[6]~0_combout\ : std_logic;
SIGNAL \ALT_INV_WideOr5~0_combout\ : std_logic;
SIGNAL \ALT_INV_state_current.S7_NORMAL_VIDEO_MODE~q\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|ALT_INV_WideOr0~combout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait1_2~q\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait1_1~q\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.zero~q\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait1_3~q\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_activeArea~q\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[7]~3_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[7]~2_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[7]~1_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_RGB|ALT_INV_R[7]~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_state\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ALT_INV_WideOr1~combout\ : std_logic;
SIGNAL \ALT_INV_state_current.S6_DONE_ED~q\ : std_logic;
SIGNAL \ALT_INV_state_current.S4_RESET_ED~q\ : std_logic;
SIGNAL \ALT_INV_WideOr0~combout\ : std_logic;
SIGNAL \ALT_INV_state_current.S1_RESET_BW~q\ : std_logic;
SIGNAL \ALT_INV_state_current.S3_DONE_BW~q\ : std_logic;
SIGNAL \ALT_INV_state_current.S0_RESET~q\ : std_logic;
SIGNAL \Inst_black_white|ALT_INV_state\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \Inst_VGA|ALT_INV_activeArea~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|ALT_INV_wren_top~0_combout\ : std_logic;
SIGNAL \Inst_frame_buf_2|ALT_INV_wren_bottom~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_we_buf2_r~q\ : std_logic;
SIGNAL \Inst_Address_Generator|ALT_INV_val[2]~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\ : std_logic_vector(31 DOWNTO 2);
SIGNAL \Inst_edge_detection|ALT_INV_process_1~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_LessThan1~3_combout\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_LessThan1~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_LessThan2~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_LessThan2~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector48~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_end_of_frame_reg~q\ : std_logic;
SIGNAL \Inst_black_white|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \Inst_black_white|ALT_INV_state~0_combout\ : std_logic;
SIGNAL \Inst_black_white|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \Inst_black_white|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \Inst_black_white|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|ALT_INV_state_reg.wait1_1~q\ : std_logic;
SIGNAL \Inst_debounce_resend|ALT_INV_state_reg.zero~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[2]~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[31]~5_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[5]~23_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[5]~22_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[9]~39_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[9]~38_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[9]~37_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[9]~36_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[9]~35_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[5]~21_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[5]~20_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[5]~19_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[5]~18_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[5]~25_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[5]~24_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[5]~34_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[5]~33_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[5]~32_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[5]~31_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[5]~30_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[5]~23_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_d_latch\ : std_logic_vector(15 DOWNTO 1);
SIGNAL \Inst_edge_detection|ALT_INV_rdaddr_buf1_r[16]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector23~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector47~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector48~3_combout\ : std_logic;
SIGNAL \ALT_INV_Selector46~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector19~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector18~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector17~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector15~0_combout\ : std_logic;
SIGNAL \Inst_black_white|ALT_INV_we_buf1_r~q\ : std_logic;
SIGNAL \ALT_INV_Selector48~2_combout\ : std_logic;
SIGNAL \ALT_INV_Selector16~0_combout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait0_3~q\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait0_2~q\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait0_1~q\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.one~q\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_vsync_dummy~q\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_hsync_dummy~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_latched_d\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_summa1~5_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~1_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_summa1~4_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_summa1~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_href_hold~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_href_last\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_comb~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_comb~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_summa1~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_summa1~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_summa1~0_combout\ : std_logic;
SIGNAL \Inst_debounce_resend|ALT_INV_state_reg.wait0_1~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_latched_href~q\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait0_1~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rsync2~q\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_clk_div2~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_process_1~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_latched_vsync~q\ : std_logic;
SIGNAL \Inst_debounce_resend|ALT_INV_state_reg.wait0_1~q\ : std_logic;
SIGNAL \Inst_debounce_resend|ALT_INV_state_reg.one~q\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~14_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~13_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out4[4]~3_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache2\ : std_logic_vector(23 DOWNTO 4);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache1\ : std_logic_vector(23 DOWNTO 4);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2[4]~4_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache3\ : std_logic_vector(23 DOWNTO 4);
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~12_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~11_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~10_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out4[5]~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2[5]~3_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out4[7]~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2[7]~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out4[6]~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~3_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2[6]~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7[5]~3_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3[5]~4_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~9_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[43]~8_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7[4]~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3[4]~3_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~7_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~6_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7[6]~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3[6]~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_vsync_dummy~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_Mux74~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7[7]~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3[7]~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2[4]~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal2~3_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3[7]~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~0_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~4_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~3_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[44]~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6[7]~2_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out8[7]~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6[6]~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6[5]~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out8[6]~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array~21_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array~20_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array~19_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array~18_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[1]~59_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[1]~58_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[1]~57_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[1]~56_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[1]~55_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9[5]~3_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[40]~18_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[40]~17_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[0]~54_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[0]~53_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[0]~52_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[0]~51_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[0]~50_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9[4]~2_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[2]~49_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[2]~48_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[2]~47_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[2]~46_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[2]~45_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9[6]~1_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_pdata_out\ : std_logic_vector(6 DOWNTO 6);
SIGNAL \Inst_frame_buf_1|ALT_INV_q[3]~44_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[3]~43_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[3]~42_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[3]~41_combout\ : std_logic;
SIGNAL \Inst_frame_buf_1|ALT_INV_q[3]~40_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9[7]~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter~0_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[5]~7_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~16_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[41]~15_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[4]~6_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[6]~5_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~4_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array~21_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array~20_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array~19_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array~18_combout\ : std_logic;
SIGNAL \ALT_INV_ov7670_data[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_ov7670_data[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_ov7670_data[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_ov7670_data[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_ov7670_data[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_ov7670_data[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_ov7670_data[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_ov7670_href~input_o\ : std_logic;
SIGNAL \ALT_INV_slide_sw_resend_reg_values~input_o\ : std_logic;
SIGNAL \ALT_INV_slide_sw_NORMAL_OR_EDGEDETECT~input_o\ : std_logic;
SIGNAL \ALT_INV_btn_RESET~input_o\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6\ : std_logic_vector(7 DOWNTO 4);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out8\ : std_logic_vector(7 DOWNTO 4);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9\ : std_logic_vector(7 DOWNTO 4);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1\ : std_logic_vector(7 DOWNTO 4);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out4\ : std_logic_vector(7 DOWNTO 4);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2\ : std_logic_vector(7 DOWNTO 4);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7\ : std_logic_vector(7 DOWNTO 4);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3\ : std_logic_vector(7 DOWNTO 4);
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_fsync_temp~combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6[4]~4_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out8[4]~3_combout\ : std_logic;
SIGNAL \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[48]~19_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6[5]~3_combout\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out8[5]~2_combout\ : std_logic;
SIGNAL \Inst_black_white|ALT_INV_state[0]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[7]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter[5]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[29]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling[2]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling[6]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_rd_cntr[16]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_rdaddr_buf1_r[12]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_black_white|ALT_INV_rdaddr_buf1_r[11]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_black_white|ALT_INV_rdaddr_buf1_r[7]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_rdaddr_buf1_r[7]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_black_white|ALT_INV_rdaddr_buf1_r[4]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_rdaddr_buf1_r[4]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_rdaddr_buf1_r[3]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_black_white|ALT_INV_rdaddr_buf1_r[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_rdaddr_buf1_r[0]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_rdaddr_buf1_r[14]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_address[16]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_Address_Generator|ALT_INV_val[2]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_Address_Generator|ALT_INV_val[12]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_Address_Generator|ALT_INV_val[14]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_wr_cntr[3]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_wr_cntr[9]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_wr_cntr[12]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_ColsCounter[8]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_black_white|ALT_INV_rw_cntr[7]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_black_white|ALT_INV_rw_cntr[4]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_black_white|ALT_INV_rw_cntr[11]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_black_white|ALT_INV_rw_cntr[12]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_black_white|ALT_INV_rw_cntr[14]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_hsync_dummy~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg[7]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg[4]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg[2]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg[0]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[20]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_state_current.S5_PROCESS_ED~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[0]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_edge_detection|ALT_INV_state[2]~DUPLICATE_q\ : std_logic;

BEGIN

ww_clk_50 <= clk_50;
ww_btn_RESET <= btn_RESET;
ww_slide_sw_resend_reg_values <= slide_sw_resend_reg_values;
ww_slide_sw_NORMAL_OR_EDGEDETECT <= slide_sw_NORMAL_OR_EDGEDETECT;
vga_hsync <= ww_vga_hsync;
vga_vsync <= ww_vga_vsync;
vga_r <= ww_vga_r;
vga_g <= ww_vga_g;
vga_b <= ww_vga_b;
vga_blank_N <= ww_vga_blank_N;
vga_sync_N <= ww_vga_sync_N;
vga_CLK <= ww_vga_CLK;
ww_ov7670_pclk <= ov7670_pclk;
ov7670_xclk <= ww_ov7670_xclk;
ww_ov7670_vsync <= ov7670_vsync;
ww_ov7670_href <= ov7670_href;
ww_ov7670_data <= ov7670_data;
ov7670_sioc <= ww_ov7670_sioc;
ov7670_pwdn <= ww_ov7670_pwdn;
ov7670_reset <= ww_ov7670_reset;
LED_config_finished <= ww_LED_config_finished;
LED_dll_locked <= ww_LED_dll_locked;
LED_done <= ww_LED_done;
ww_KEY <= KEY;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Inst_ov7670_controller|Inst_ov7670_registers|address\(7) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(6) & 
\Inst_ov7670_controller|Inst_ov7670_registers|address\(5) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(4) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(3) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(2) & 
\Inst_ov7670_controller|Inst_ov7670_registers|address\(1) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(0));

\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \Selector33~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \Selector33~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \Selector33~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \Selector33~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \Selector33~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \Selector33~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \Selector33~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \Selector33~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \Selector33~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \Selector33~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \Selector33~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \Selector33~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \Selector33~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \Selector33~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \Selector33~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \Selector33~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \Selector37~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \Selector37~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \Selector37~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \Selector37~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \Selector37~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \Selector37~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \Selector37~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \Selector37~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \Selector37~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \Selector37~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \Selector37~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \Selector37~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \Selector37~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \Selector37~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \Selector37~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \Selector37~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \Selector34~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \Selector34~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \Selector34~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \Selector34~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \Selector34~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \Selector34~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \Selector34~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \Selector34~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \Selector34~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \Selector34~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \Selector34~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \Selector34~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \Selector34~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \Selector34~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \Selector34~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \Selector34~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \Selector38~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \Selector38~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \Selector38~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \Selector38~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \Selector38~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \Selector38~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \Selector38~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \Selector38~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \Selector38~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \Selector38~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \Selector38~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \Selector38~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \Selector38~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \Selector38~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \Selector38~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \Selector38~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \Selector40~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \Selector40~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \Selector40~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \Selector40~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \Selector40~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \Selector40~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \Selector40~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \Selector40~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \Selector40~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \Selector40~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \Selector40~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \Selector40~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \Selector40~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \Selector40~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \Selector40~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \Selector40~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \Selector36~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \Selector36~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \Selector36~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \Selector36~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \Selector36~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \Selector36~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \Selector36~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \Selector36~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \Selector36~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \Selector36~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \Selector36~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \Selector36~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \Selector36~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \Selector36~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \Selector36~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \Selector36~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \Selector39~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \Selector39~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \Selector39~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \Selector39~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \Selector39~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \Selector39~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \Selector39~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \Selector39~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \Selector39~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \Selector39~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \Selector39~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \Selector39~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \Selector39~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \Selector39~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \Selector39~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \Selector39~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9)
& \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \Selector35~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \Selector35~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \Selector35~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \Selector35~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \Selector35~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \Selector35~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \Selector35~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \Selector35~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \Selector35~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \Selector35~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \Selector35~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \Selector35~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \Selector35~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \Selector35~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \Selector35~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \Selector35~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5);

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(11) & \Inst_edge_detection|wr_cntr\(10) & 
\Inst_edge_detection|wr_cntr\(9) & \Inst_edge_detection|wr_cntr\(8) & \Inst_edge_detection|wr_cntr\(7) & \Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(5) & \Inst_edge_detection|wr_cntr\(4) & 
\Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & \Inst_edge_detection|wr_cntr\(2) & \Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|wr_cntr\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\Inst_Address_Generator|val[12]~DUPLICATE_q\ & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & 
\Inst_Address_Generator|val\(9) & \Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & 
\Inst_Address_Generator|val[2]~DUPLICATE_q\ & \Inst_Address_Generator|val\(1) & \Inst_Address_Generator|val\(0));

\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ <= \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \Selector41~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \Selector41~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \Selector41~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \Selector41~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \Selector41~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \Selector41~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \Selector41~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \Selector41~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \Selector41~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \Selector41~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \Selector41~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \Selector41~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \Selector41~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \Selector41~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \Selector41~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \Selector41~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \Selector42~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \Selector42~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \Selector42~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \Selector42~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \Selector42~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \Selector42~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \Selector42~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \Selector42~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \Selector42~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \Selector42~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \Selector42~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \Selector42~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \Selector42~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \Selector42~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \Selector42~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \Selector42~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \Selector44~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \Selector44~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \Selector44~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \Selector44~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \Selector44~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \Selector44~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \Selector44~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \Selector44~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \Selector44~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \Selector44~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \Selector44~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \Selector44~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \Selector44~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \Selector44~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \Selector44~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \Selector44~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \Selector43~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \Selector43~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \Selector43~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \Selector43~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \Selector43~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \Selector43~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \Selector43~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \Selector43~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \Selector43~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \Selector43~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \Selector43~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \Selector43~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \Selector43~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \Selector43~0_combout\;

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\ & 
\Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\ & 
\Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \Selector43~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \Selector43~0_combout\;

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\Selector20~0_combout\ & \Selector21~0_combout\ & \Selector22~0_combout\ & \Selector23~1_combout\ & \Selector24~0_combout\ & \Selector25~0_combout\
& \Selector26~0_combout\ & \Selector27~0_combout\ & \Selector28~0_combout\ & \Selector29~0_combout\ & \Selector30~0_combout\ & \Selector31~0_combout\ & \Selector32~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (\Selector49~0_combout\ & \Selector50~0_combout\ & \Selector51~0_combout\ & \Selector52~0_combout\ & \Selector53~0_combout\ & \Selector54~0_combout\
& \Selector55~0_combout\ & \Selector56~0_combout\ & \Selector57~0_combout\ & \Selector58~0_combout\ & \Selector59~0_combout\ & \Selector60~0_combout\ & \Selector61~0_combout\);

\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ <= \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|pdata_out\(7) & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|pdata_out\(6) & 
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|pdata_out\(5) & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|pdata_out\(4) & \Inst_frame_buf_1|q[3]~44_combout\ & 
\Inst_frame_buf_1|q[2]~49_combout\ & \Inst_frame_buf_1|q[1]~59_combout\ & \Inst_frame_buf_1|q[0]~54_combout\);

\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(8) & 
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(7) & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(6) & 
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter[5]~DUPLICATE_q\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(4) & 
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(3) & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter[2]~DUPLICATE_q\ & 
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(1) & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(0));

\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~10_combout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~9_combout\ & 
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~8_combout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~7_combout\ & 
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~6_combout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~5_combout\ & 
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~4_combout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~3_combout\ & 
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~2_combout\);

\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a1\ <= \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a2\ <= \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a3\ <= \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ram_block1a0\ <= \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ram_block1a1\ <= \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ram_block1a2\ <= \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ram_block1a3\ <= \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ <= \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(0);
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ <= \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(1);
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ <= \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(2);
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ <= \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(3);
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ <= \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(4);
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ <= \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(5);
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ <= \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(6);
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ <= \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(7);

\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ <= \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(0);
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ <= \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(1);
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ <= \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(2);
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ <= \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(3);
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ <= \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(4);
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ <= \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(5);
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ <= \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(6);
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ <= \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(7);

\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ <= (vcc & vcc & vcc & \clk_50~input_o\);

\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ <= (\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ & 
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ & \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ & 
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ & \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ & 
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ & \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ & 
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\);

\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5\ <= \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\(5);
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\ <= \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\(6);
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN7\ <= \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\(7);

\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ & 
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ & \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ & 
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ & \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ & 
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ & \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ & 
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\);

\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ & 
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ & \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ & 
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ & \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ & 
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ & \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ & 
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\);

\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll3~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ & 
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ & \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ & 
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ & \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ & 
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ & \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ & 
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\);
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\;
\Inst_Address_Generator|ALT_INV_val\(16) <= NOT \Inst_Address_Generator|val\(16);
\Inst_VGA|ALT_INV_Add0~21_sumout\ <= NOT \Inst_VGA|Add0~21_sumout\;
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(7) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(7);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(6) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(6);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(5) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(5);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(4) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(4);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(3) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(3);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(2) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(2);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(1) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(1);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(0) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(0);
\Inst_VGA|ALT_INV_Hcnt\(3) <= NOT \Inst_VGA|Hcnt\(3);
\Inst_VGA|ALT_INV_Hcnt\(2) <= NOT \Inst_VGA|Hcnt\(2);
\Inst_VGA|ALT_INV_Hcnt\(1) <= NOT \Inst_VGA|Hcnt\(1);
\Inst_VGA|ALT_INV_Hcnt\(0) <= NOT \Inst_VGA|Hcnt\(0);
\Inst_VGA|ALT_INV_Vcnt\(0) <= NOT \Inst_VGA|Vcnt\(0);
\Inst_VGA|ALT_INV_Add0~1_sumout\ <= NOT \Inst_VGA|Add0~1_sumout\;
\Inst_RGBtoYUV|ALT_INV_Add0~29_sumout\ <= NOT \Inst_RGBtoYUV|Add0~29_sumout\;
\Inst_RGBtoYUV|ALT_INV_Add0~25_sumout\ <= NOT \Inst_RGBtoYUV|Add0~25_sumout\;
\Inst_RGBtoYUV|ALT_INV_Add0~21_sumout\ <= NOT \Inst_RGBtoYUV|Add0~21_sumout\;
\Inst_RGBtoYUV|ALT_INV_Add0~17_sumout\ <= NOT \Inst_RGBtoYUV|Add0~17_sumout\;
\Inst_RGBtoYUV|ALT_INV_Add0~13_sumout\ <= NOT \Inst_RGBtoYUV|Add0~13_sumout\;
\Inst_RGBtoYUV|ALT_INV_Add0~9_sumout\ <= NOT \Inst_RGBtoYUV|Add0~9_sumout\;
\Inst_RGBtoYUV|ALT_INV_Add0~5_sumout\ <= NOT \Inst_RGBtoYUV|Add0~5_sumout\;
\Inst_RGBtoYUV|ALT_INV_Add0~1_sumout\ <= NOT \Inst_RGBtoYUV|Add0~1_sumout\;
\Inst_VGA|ALT_INV_Vcnt\(4) <= NOT \Inst_VGA|Vcnt\(4);
\Inst_VGA|ALT_INV_Vcnt\(1) <= NOT \Inst_VGA|Vcnt\(1);
\Inst_VGA|ALT_INV_Vcnt\(2) <= NOT \Inst_VGA|Vcnt\(2);
\Inst_VGA|ALT_INV_Hcnt\(5) <= NOT \Inst_VGA|Hcnt\(5);
\Inst_VGA|ALT_INV_Hcnt\(4) <= NOT \Inst_VGA|Hcnt\(4);
\Inst_VGA|ALT_INV_Hcnt\(6) <= NOT \Inst_VGA|Hcnt\(6);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a1\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a2\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a3\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a4\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a5\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a6\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a7\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a8\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a9\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a10\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a11\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a12\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a13\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a14\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a15\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\;
\Inst_VGA|ALT_INV_Vcnt\(6) <= NOT \Inst_VGA|Vcnt\(6);
\Inst_VGA|ALT_INV_Vcnt\(5) <= NOT \Inst_VGA|Vcnt\(5);
\Inst_VGA|ALT_INV_Vcnt\(7) <= NOT \Inst_VGA|Vcnt\(7);
\Inst_VGA|ALT_INV_Vcnt\(8) <= NOT \Inst_VGA|Vcnt\(8);
\Inst_VGA|ALT_INV_Hcnt\(8) <= NOT \Inst_VGA|Hcnt\(8);
\Inst_VGA|ALT_INV_Hcnt\(7) <= NOT \Inst_VGA|Hcnt\(7);
\Inst_VGA|ALT_INV_Hcnt\(9) <= NOT \Inst_VGA|Hcnt\(9);
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\;
\Inst_black_white|ALT_INV_rdaddr_buf1_r\(16) <= NOT \Inst_black_white|rdaddr_buf1_r\(16);
\Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(16) <= NOT \Inst_edge_detection|rdaddr_buf1_r\(16);
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\ <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\;
\Inst_ov7670_capture|ALT_INV_address\(7) <= NOT \Inst_ov7670_capture|address\(7);
\Inst_black_white|ALT_INV_wraddr_buf1_r\(7) <= NOT \Inst_black_white|wraddr_buf1_r\(7);
\Inst_ov7670_capture|ALT_INV_address\(6) <= NOT \Inst_ov7670_capture|address\(6);
\Inst_black_white|ALT_INV_wraddr_buf1_r\(6) <= NOT \Inst_black_white|wraddr_buf1_r\(6);
\Inst_ov7670_capture|ALT_INV_address\(5) <= NOT \Inst_ov7670_capture|address\(5);
\Inst_black_white|ALT_INV_wraddr_buf1_r\(5) <= NOT \Inst_black_white|wraddr_buf1_r\(5);
\Inst_ov7670_capture|ALT_INV_address\(4) <= NOT \Inst_ov7670_capture|address\(4);
\Inst_black_white|ALT_INV_wraddr_buf1_r\(4) <= NOT \Inst_black_white|wraddr_buf1_r\(4);
\Inst_ov7670_capture|ALT_INV_address\(3) <= NOT \Inst_ov7670_capture|address\(3);
\Inst_black_white|ALT_INV_wraddr_buf1_r\(3) <= NOT \Inst_black_white|wraddr_buf1_r\(3);
\Inst_ov7670_capture|ALT_INV_address\(2) <= NOT \Inst_ov7670_capture|address\(2);
\Inst_black_white|ALT_INV_wraddr_buf1_r\(2) <= NOT \Inst_black_white|wraddr_buf1_r\(2);
\Inst_ov7670_capture|ALT_INV_address\(1) <= NOT \Inst_ov7670_capture|address\(1);
\Inst_black_white|ALT_INV_wraddr_buf1_r\(1) <= NOT \Inst_black_white|wraddr_buf1_r\(1);
\Inst_ov7670_capture|ALT_INV_address\(0) <= NOT \Inst_ov7670_capture|address\(0);
\Inst_black_white|ALT_INV_wraddr_buf1_r\(0) <= NOT \Inst_black_white|wraddr_buf1_r\(0);
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\;
\Inst_black_white|ALT_INV_rdaddr_buf1_r\(14) <= NOT \Inst_black_white|rdaddr_buf1_r\(14);
\Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(14) <= NOT \Inst_edge_detection|rdaddr_buf1_r\(14);
\Inst_black_white|ALT_INV_rdaddr_buf1_r\(13) <= NOT \Inst_black_white|rdaddr_buf1_r\(13);
\Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(13) <= NOT \Inst_edge_detection|rdaddr_buf1_r\(13);
\Inst_black_white|ALT_INV_rdaddr_buf1_r\(15) <= NOT \Inst_black_white|rdaddr_buf1_r\(15);
\Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(15) <= NOT \Inst_edge_detection|rdaddr_buf1_r\(15);
\Inst_ov7670_capture|ALT_INV_address\(13) <= NOT \Inst_ov7670_capture|address\(13);
\Inst_black_white|ALT_INV_wraddr_buf1_r\(13) <= NOT \Inst_black_white|wraddr_buf1_r\(13);
\Inst_ov7670_capture|ALT_INV_address\(14) <= NOT \Inst_ov7670_capture|address\(14);
\Inst_black_white|ALT_INV_wraddr_buf1_r\(14) <= NOT \Inst_black_white|wraddr_buf1_r\(14);
\Inst_ov7670_capture|ALT_INV_address\(15) <= NOT \Inst_ov7670_capture|address\(15);
\Inst_black_white|ALT_INV_wraddr_buf1_r\(15) <= NOT \Inst_black_white|wraddr_buf1_r\(15);
\Inst_ov7670_capture|ALT_INV_we_reg~q\ <= NOT \Inst_ov7670_capture|we_reg~q\;
\Inst_ov7670_capture|ALT_INV_address\(16) <= NOT \Inst_ov7670_capture|address\(16);
\Inst_black_white|ALT_INV_wraddr_buf1_r\(16) <= NOT \Inst_black_white|wraddr_buf1_r\(16);
\Inst_Address_Generator|ALT_INV_val\(9) <= NOT \Inst_Address_Generator|val\(9);
\Inst_Address_Generator|ALT_INV_val\(8) <= NOT \Inst_Address_Generator|val\(8);
\Inst_Address_Generator|ALT_INV_val\(7) <= NOT \Inst_Address_Generator|val\(7);
\Inst_Address_Generator|ALT_INV_val\(6) <= NOT \Inst_Address_Generator|val\(6);
\Inst_Address_Generator|ALT_INV_val\(5) <= NOT \Inst_Address_Generator|val\(5);
\Inst_Address_Generator|ALT_INV_val\(4) <= NOT \Inst_Address_Generator|val\(4);
\Inst_Address_Generator|ALT_INV_val\(3) <= NOT \Inst_Address_Generator|val\(3);
\Inst_Address_Generator|ALT_INV_val\(2) <= NOT \Inst_Address_Generator|val\(2);
\Inst_Address_Generator|ALT_INV_val\(1) <= NOT \Inst_Address_Generator|val\(1);
\Inst_Address_Generator|ALT_INV_val\(0) <= NOT \Inst_Address_Generator|val\(0);
\Inst_Address_Generator|ALT_INV_val\(10) <= NOT \Inst_Address_Generator|val\(10);
\Inst_Address_Generator|ALT_INV_val\(11) <= NOT \Inst_Address_Generator|val\(11);
\Inst_Address_Generator|ALT_INV_val\(12) <= NOT \Inst_Address_Generator|val\(12);
\Inst_Address_Generator|ALT_INV_val\(13) <= NOT \Inst_Address_Generator|val\(13);
\Inst_Address_Generator|ALT_INV_val\(14) <= NOT \Inst_Address_Generator|val\(14);
\Inst_Address_Generator|ALT_INV_val\(15) <= NOT \Inst_Address_Generator|val\(15);
\Inst_edge_detection|ALT_INV_wr_cntr\(15) <= NOT \Inst_edge_detection|wr_cntr\(15);
\Inst_edge_detection|ALT_INV_wr_cntr\(14) <= NOT \Inst_edge_detection|wr_cntr\(14);
\Inst_edge_detection|ALT_INV_wr_cntr\(5) <= NOT \Inst_edge_detection|wr_cntr\(5);
\Inst_edge_detection|ALT_INV_wr_cntr\(3) <= NOT \Inst_edge_detection|wr_cntr\(3);
\Inst_edge_detection|ALT_INV_wr_cntr\(2) <= NOT \Inst_edge_detection|wr_cntr\(2);
\Inst_edge_detection|ALT_INV_wr_cntr\(0) <= NOT \Inst_edge_detection|wr_cntr\(0);
\Inst_edge_detection|ALT_INV_wr_cntr\(7) <= NOT \Inst_edge_detection|wr_cntr\(7);
\Inst_edge_detection|ALT_INV_wr_cntr\(4) <= NOT \Inst_edge_detection|wr_cntr\(4);
\Inst_edge_detection|ALT_INV_wr_cntr\(9) <= NOT \Inst_edge_detection|wr_cntr\(9);
\Inst_edge_detection|ALT_INV_wr_cntr\(8) <= NOT \Inst_edge_detection|wr_cntr\(8);
\Inst_edge_detection|ALT_INV_wr_cntr\(6) <= NOT \Inst_edge_detection|wr_cntr\(6);
\Inst_edge_detection|ALT_INV_wr_cntr\(1) <= NOT \Inst_edge_detection|wr_cntr\(1);
\Inst_edge_detection|ALT_INV_wr_cntr\(10) <= NOT \Inst_edge_detection|wr_cntr\(10);
\Inst_edge_detection|ALT_INV_wr_cntr\(11) <= NOT \Inst_edge_detection|wr_cntr\(11);
\Inst_edge_detection|ALT_INV_wr_cntr\(12) <= NOT \Inst_edge_detection|wr_cntr\(12);
\Inst_edge_detection|ALT_INV_wr_cntr\(13) <= NOT \Inst_edge_detection|wr_cntr\(13);
\Inst_edge_detection|ALT_INV_wr_cntr\(16) <= NOT \Inst_edge_detection|wr_cntr\(16);
\Inst_edge_detection|ALT_INV_ColsCounter\(6) <= NOT \Inst_edge_detection|ColsCounter\(6);
\Inst_edge_detection|ALT_INV_ColsCounter\(7) <= NOT \Inst_edge_detection|ColsCounter\(7);
\Inst_edge_detection|ALT_INV_ColsCounter\(0) <= NOT \Inst_edge_detection|ColsCounter\(0);
\Inst_edge_detection|ALT_INV_ColsCounter\(1) <= NOT \Inst_edge_detection|ColsCounter\(1);
\Inst_edge_detection|ALT_INV_ColsCounter\(2) <= NOT \Inst_edge_detection|ColsCounter\(2);
\Inst_edge_detection|ALT_INV_ColsCounter\(3) <= NOT \Inst_edge_detection|ColsCounter\(3);
\Inst_edge_detection|ALT_INV_ColsCounter\(4) <= NOT \Inst_edge_detection|ColsCounter\(4);
\Inst_edge_detection|ALT_INV_ColsCounter\(5) <= NOT \Inst_edge_detection|ColsCounter\(5);
\Inst_edge_detection|ALT_INV_ColsCounter\(8) <= NOT \Inst_edge_detection|ColsCounter\(8);
\Inst_black_white|ALT_INV_rw_cntr\(7) <= NOT \Inst_black_white|rw_cntr\(7);
\Inst_black_white|ALT_INV_rw_cntr\(6) <= NOT \Inst_black_white|rw_cntr\(6);
\Inst_black_white|ALT_INV_rw_cntr\(5) <= NOT \Inst_black_white|rw_cntr\(5);
\Inst_black_white|ALT_INV_rw_cntr\(4) <= NOT \Inst_black_white|rw_cntr\(4);
\Inst_black_white|ALT_INV_rw_cntr\(2) <= NOT \Inst_black_white|rw_cntr\(2);
\Inst_black_white|ALT_INV_rw_cntr\(0) <= NOT \Inst_black_white|rw_cntr\(0);
\Inst_black_white|ALT_INV_rw_cntr\(1) <= NOT \Inst_black_white|rw_cntr\(1);
\Inst_black_white|ALT_INV_rw_cntr\(9) <= NOT \Inst_black_white|rw_cntr\(9);
\Inst_black_white|ALT_INV_rw_cntr\(8) <= NOT \Inst_black_white|rw_cntr\(8);
\Inst_black_white|ALT_INV_rw_cntr\(10) <= NOT \Inst_black_white|rw_cntr\(10);
\Inst_black_white|ALT_INV_rw_cntr\(3) <= NOT \Inst_black_white|rw_cntr\(3);
\Inst_black_white|ALT_INV_rw_cntr\(11) <= NOT \Inst_black_white|rw_cntr\(11);
\Inst_black_white|ALT_INV_rw_cntr\(12) <= NOT \Inst_black_white|rw_cntr\(12);
\Inst_black_white|ALT_INV_rw_cntr\(13) <= NOT \Inst_black_white|rw_cntr\(13);
\Inst_black_white|ALT_INV_rw_cntr\(14) <= NOT \Inst_black_white|rw_cntr\(14);
\Inst_black_white|ALT_INV_rw_cntr\(15) <= NOT \Inst_black_white|rw_cntr\(15);
\Inst_black_white|ALT_INV_rw_cntr\(16) <= NOT \Inst_black_white|rw_cntr\(16);
\Inst_debounce_resend|ALT_INV_state_reg.wait1_2~q\ <= NOT \Inst_debounce_resend|state_reg.wait1_2~q\;
\Inst_debounce_resend|ALT_INV_state_reg.wait1_3~q\ <= NOT \Inst_debounce_resend|state_reg.wait1_3~q\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~5_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~5_sumout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~1_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~1_sumout\;
\Inst_edge_detection|ALT_INV_rd_cntr\(14) <= NOT \Inst_edge_detection|rd_cntr\(14);
\Inst_edge_detection|ALT_INV_rd_cntr\(13) <= NOT \Inst_edge_detection|rd_cntr\(13);
\Inst_edge_detection|ALT_INV_rd_cntr\(15) <= NOT \Inst_edge_detection|rd_cntr\(15);
\Inst_edge_detection|ALT_INV_rd_cntr\(16) <= NOT \Inst_edge_detection|rd_cntr\(16);
\Inst_edge_detection|ALT_INV_rd_cntr\(10) <= NOT \Inst_edge_detection|rd_cntr\(10);
\Inst_edge_detection|ALT_INV_rd_cntr\(12) <= NOT \Inst_edge_detection|rd_cntr\(12);
\Inst_edge_detection|ALT_INV_rd_cntr\(3) <= NOT \Inst_edge_detection|rd_cntr\(3);
\Inst_edge_detection|ALT_INV_rd_cntr\(2) <= NOT \Inst_edge_detection|rd_cntr\(2);
\Inst_edge_detection|ALT_INV_rd_cntr\(4) <= NOT \Inst_edge_detection|rd_cntr\(4);
\Inst_edge_detection|ALT_INV_rd_cntr\(5) <= NOT \Inst_edge_detection|rd_cntr\(5);
\Inst_edge_detection|ALT_INV_rd_cntr\(6) <= NOT \Inst_edge_detection|rd_cntr\(6);
\Inst_edge_detection|ALT_INV_rd_cntr\(7) <= NOT \Inst_edge_detection|rd_cntr\(7);
\Inst_edge_detection|ALT_INV_rd_cntr\(8) <= NOT \Inst_edge_detection|rd_cntr\(8);
\Inst_edge_detection|ALT_INV_rd_cntr\(11) <= NOT \Inst_edge_detection|rd_cntr\(11);
\Inst_edge_detection|ALT_INV_rd_cntr\(9) <= NOT \Inst_edge_detection|rd_cntr\(9);
\Inst_debounce_resend|ALT_INV_state_reg.wait0_3~q\ <= NOT \Inst_debounce_resend|state_reg.wait0_3~q\;
\Inst_debounce_resend|ALT_INV_state_reg.wait0_2~q\ <= NOT \Inst_debounce_resend|state_reg.wait0_2~q\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_taken~q\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|taken~q\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~29_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~29_sumout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~25_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~25_sumout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~21_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~21_sumout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~17_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~17_sumout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~13_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~13_sumout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~9_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~9_sumout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1_sumout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~1_sumout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\;
\Inst_black_white|ALT_INV_rdaddr_buf1_r\(12) <= NOT \Inst_black_white|rdaddr_buf1_r\(12);
\Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(12) <= NOT \Inst_edge_detection|rdaddr_buf1_r\(12);
\Inst_black_white|ALT_INV_rdaddr_buf1_r\(11) <= NOT \Inst_black_white|rdaddr_buf1_r\(11);
\Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(11) <= NOT \Inst_edge_detection|rdaddr_buf1_r\(11);
\Inst_black_white|ALT_INV_rdaddr_buf1_r\(10) <= NOT \Inst_black_white|rdaddr_buf1_r\(10);
\Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(10) <= NOT \Inst_edge_detection|rdaddr_buf1_r\(10);
\Inst_black_white|ALT_INV_rdaddr_buf1_r\(9) <= NOT \Inst_black_white|rdaddr_buf1_r\(9);
\Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(9) <= NOT \Inst_edge_detection|rdaddr_buf1_r\(9);
\Inst_black_white|ALT_INV_rdaddr_buf1_r\(8) <= NOT \Inst_black_white|rdaddr_buf1_r\(8);
\Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(8) <= NOT \Inst_edge_detection|rdaddr_buf1_r\(8);
\Inst_black_white|ALT_INV_rdaddr_buf1_r\(7) <= NOT \Inst_black_white|rdaddr_buf1_r\(7);
\Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(7) <= NOT \Inst_edge_detection|rdaddr_buf1_r\(7);
\Inst_black_white|ALT_INV_rdaddr_buf1_r\(6) <= NOT \Inst_black_white|rdaddr_buf1_r\(6);
\Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(6) <= NOT \Inst_edge_detection|rdaddr_buf1_r\(6);
\Inst_black_white|ALT_INV_rdaddr_buf1_r\(5) <= NOT \Inst_black_white|rdaddr_buf1_r\(5);
\Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(5) <= NOT \Inst_edge_detection|rdaddr_buf1_r\(5);
\Inst_black_white|ALT_INV_rdaddr_buf1_r\(4) <= NOT \Inst_black_white|rdaddr_buf1_r\(4);
\Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(4) <= NOT \Inst_edge_detection|rdaddr_buf1_r\(4);
\Inst_black_white|ALT_INV_rdaddr_buf1_r\(3) <= NOT \Inst_black_white|rdaddr_buf1_r\(3);
\Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(3) <= NOT \Inst_edge_detection|rdaddr_buf1_r\(3);
\Inst_black_white|ALT_INV_rdaddr_buf1_r\(2) <= NOT \Inst_black_white|rdaddr_buf1_r\(2);
\Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(2) <= NOT \Inst_edge_detection|rdaddr_buf1_r\(2);
\Inst_black_white|ALT_INV_rdaddr_buf1_r\(1) <= NOT \Inst_black_white|rdaddr_buf1_r\(1);
\Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(1) <= NOT \Inst_edge_detection|rdaddr_buf1_r\(1);
\Inst_black_white|ALT_INV_rdaddr_buf1_r\(0) <= NOT \Inst_black_white|rdaddr_buf1_r\(0);
\Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(0) <= NOT \Inst_edge_detection|rdaddr_buf1_r\(0);
\Inst_ov7670_capture|ALT_INV_address\(12) <= NOT \Inst_ov7670_capture|address\(12);
\Inst_black_white|ALT_INV_wraddr_buf1_r\(12) <= NOT \Inst_black_white|wraddr_buf1_r\(12);
\Inst_ov7670_capture|ALT_INV_address\(11) <= NOT \Inst_ov7670_capture|address\(11);
\Inst_black_white|ALT_INV_wraddr_buf1_r\(11) <= NOT \Inst_black_white|wraddr_buf1_r\(11);
\Inst_ov7670_capture|ALT_INV_address\(10) <= NOT \Inst_ov7670_capture|address\(10);
\Inst_black_white|ALT_INV_wraddr_buf1_r\(10) <= NOT \Inst_black_white|wraddr_buf1_r\(10);
\Inst_ov7670_capture|ALT_INV_address\(9) <= NOT \Inst_ov7670_capture|address\(9);
\Inst_black_white|ALT_INV_wraddr_buf1_r\(9) <= NOT \Inst_black_white|wraddr_buf1_r\(9);
\Inst_ov7670_capture|ALT_INV_address\(8) <= NOT \Inst_ov7670_capture|address\(8);
\Inst_black_white|ALT_INV_wraddr_buf1_r\(8) <= NOT \Inst_black_white|wraddr_buf1_r\(8);
\Inst_ov7670_capture|ALT_INV_line\(1) <= NOT \Inst_ov7670_capture|line\(1);
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~13_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~13_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~9_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~9_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~5_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~5_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~1_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~1_sumout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~5_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~25_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~25_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~21_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~21_sumout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~5_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~17_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~17_sumout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~5_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add3~13_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~13_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add8~13_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~13_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add3~9_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~9_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add8~9_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~9_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add3~5_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~5_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add3~1_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~1_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add8~5_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~5_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add8~1_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~1_sumout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~9_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add11~25_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~25_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add10~25_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~25_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~25_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~25_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~25_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~25_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add11~21_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~21_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add10~21_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~21_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~21_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~21_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~21_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~21_sumout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~9_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add11~17_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~17_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add10~17_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~17_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~17_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~17_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~17_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~17_sumout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~9_sumout\;
\Inst_ov7670_capture|ALT_INV_line\(0) <= NOT \Inst_ov7670_capture|line\(0);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(5) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(5);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(7) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(7);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(2) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(2);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(0) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(0);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(3) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(3);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(4) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(4);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(6) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(6);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(1) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(1);
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add11~13_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~13_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add10~13_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~13_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add11~9_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~9_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add10~9_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~9_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~13_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~13_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~13_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~13_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add11~5_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~5_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add10~5_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~5_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~9_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~9_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~9_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~9_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add11~1_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~1_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add10~1_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~1_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~5_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~5_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~1_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~1_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~5_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~5_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~1_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\;
\Inst_edge_detection|ALT_INV_rd_cntr\(0) <= NOT \Inst_edge_detection|rd_cntr\(0);
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~17_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add2~25_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~25_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add7~25_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~25_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add2~21_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~21_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add7~21_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~21_sumout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~17_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add2~17_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~17_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add7~17_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~17_sumout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~17_sumout\;
\Inst_black_white|ALT_INV_Add1~1_sumout\ <= NOT \Inst_black_white|Add1~1_sumout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~9_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add2~13_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~13_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add7~13_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~13_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add2~9_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~9_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add7~9_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~9_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add2~5_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~5_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add2~1_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~1_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add7~5_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~5_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add7~1_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~1_sumout\;
\Inst_edge_detection|ALT_INV_rd_cntr\(1) <= NOT \Inst_edge_detection|rd_cntr\(1);
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~13_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add3~25_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~25_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add8~25_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~25_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add3~21_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~21_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add8~21_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~21_sumout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~13_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add3~17_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~17_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add8~17_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~17_sumout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~13_sumout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~5_sumout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~1_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_Add0~25_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~25_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_Add0~17_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~17_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_Add0~13_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~13_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_Add0~17_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~17_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_Add0~13_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~13_sumout\;
\Inst_black_white|ALT_INV_Add1~13_sumout\ <= NOT \Inst_black_white|Add1~13_sumout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~33_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~33_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~29_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~29_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~25_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~25_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~21_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~21_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~17_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~17_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~13_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~13_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~9_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~9_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~5_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~5_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(5) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(5);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(4) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(4);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(3) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(3);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(2) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(2);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(1) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(1);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(0) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(0);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(7) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(7);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(6) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(6);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~1_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~1_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(8) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(8);
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~25_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add0~17_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~17_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add5~17_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~17_sumout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~25_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add0~13_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~13_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add5~13_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~13_sumout\;
\Inst_black_white|ALT_INV_Add1~9_sumout\ <= NOT \Inst_black_white|Add1~9_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add0~9_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~9_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add5~9_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~9_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add0~5_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~5_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add5~5_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~5_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add0~1_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~1_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add5~1_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~1_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(10) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(10);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(8) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(8);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(6) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(6);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(4) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(4);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(2) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(2);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(16) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(16);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(14) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(14);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(12) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(12);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(18) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(18);
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~21_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add1~21_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~21_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add6~21_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~21_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add1~17_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~17_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add6~17_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~17_sumout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~21_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add1~13_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~13_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add6~13_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~13_sumout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~21_sumout\;
\Inst_black_white|ALT_INV_Add1~5_sumout\ <= NOT \Inst_black_white|Add1~5_sumout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~13_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add1~9_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~9_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add6~9_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~9_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add1~5_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~5_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add6~5_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~5_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add1~1_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~1_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add6~1_sumout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~1_sumout\;
\Inst_VGA|ALT_INV_Equal1~2_combout\ <= NOT \Inst_VGA|Equal1~2_combout\;
\Inst_VGA|ALT_INV_Equal1~1_combout\ <= NOT \Inst_VGA|Equal1~1_combout\;
\Inst_VGA|ALT_INV_Equal1~0_combout\ <= NOT \Inst_VGA|Equal1~0_combout\;
\Inst_RGBtoYUV|ALT_INV_always0~1_combout\ <= NOT \Inst_RGBtoYUV|always0~1_combout\;
\Inst_RGBtoYUV|ALT_INV_always0~0_combout\ <= NOT \Inst_RGBtoYUV|always0~0_combout\;
\Inst_VGA|ALT_INV_Vcnt\(3) <= NOT \Inst_VGA|Vcnt\(3);
\Inst_edge_detection|ALT_INV_led_done_r~q\ <= NOT \Inst_edge_detection|led_done_r~q\;
\Inst_black_white|ALT_INV_led_done_r~q\ <= NOT \Inst_black_white|led_done_r~q\;
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~3_combout\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\;
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\;
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\;
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\;
\Inst_VGA|ALT_INV_process_2~0_combout\ <= NOT \Inst_VGA|process_2~0_combout\;
\Inst_VGA|ALT_INV_Vcnt\(9) <= NOT \Inst_VGA|Vcnt\(9);
\Inst_VGA|ALT_INV_Vsync~q\ <= NOT \Inst_VGA|Vsync~q\;
\Inst_edge_detection|ALT_INV_Mux1~0_combout\ <= NOT \Inst_edge_detection|Mux1~0_combout\;
\Inst_black_white|ALT_INV_Add1~21_sumout\ <= NOT \Inst_black_white|Add1~21_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ALT_INV_ram_block1a1\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a1\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ALT_INV_ram_block1a2\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a2\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ALT_INV_ram_block1a3\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a3\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ALT_INV_ram_block1a0\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ram_block1a0\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ALT_INV_ram_block1a1\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ram_block1a1\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ALT_INV_ram_block1a2\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ram_block1a2\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ALT_INV_ram_block1a3\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ram_block1a3\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a0~portbdataout\;
\Inst_black_white|ALT_INV_Add1~17_sumout\ <= NOT \Inst_black_white|Add1~17_sumout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(10) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(10);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(8) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(8);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(6) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(6);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(4) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(4);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(2) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(2);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(16) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(16);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(14) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(14);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(12) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(12);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(18) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(18);
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~29_sumout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\;
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portbdataout\ <= NOT \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\;
\Inst_RGB|ALT_INV_G[5]~22_combout\ <= NOT \Inst_RGB|G[5]~22_combout\;
\Inst_RGB|ALT_INV_G[5]~21_combout\ <= NOT \Inst_RGB|G[5]~21_combout\;
\Inst_RGB|ALT_INV_G[5]~20_combout\ <= NOT \Inst_RGB|G[5]~20_combout\;
\Inst_RGB|ALT_INV_R[4]~17_combout\ <= NOT \Inst_RGB|R[4]~17_combout\;
\Inst_RGB|ALT_INV_R[4]~16_combout\ <= NOT \Inst_RGB|R[4]~16_combout\;
\Inst_frame_buf_1|ALT_INV_q[8]~29_combout\ <= NOT \Inst_frame_buf_1|q[8]~29_combout\;
\Inst_frame_buf_1|ALT_INV_q[8]~28_combout\ <= NOT \Inst_frame_buf_1|q[8]~28_combout\;
\Inst_frame_buf_1|ALT_INV_q[8]~27_combout\ <= NOT \Inst_frame_buf_1|q[8]~27_combout\;
\Inst_frame_buf_1|ALT_INV_q[8]~26_combout\ <= NOT \Inst_frame_buf_1|q[8]~26_combout\;
\Inst_frame_buf_1|ALT_INV_q[8]~25_combout\ <= NOT \Inst_frame_buf_1|q[8]~25_combout\;
\Inst_RGB|ALT_INV_R[4]~15_combout\ <= NOT \Inst_RGB|R[4]~15_combout\;
\Inst_RGB|ALT_INV_R[4]~14_combout\ <= NOT \Inst_RGB|R[4]~14_combout\;
\Inst_RGB|ALT_INV_R[4]~13_combout\ <= NOT \Inst_RGB|R[4]~13_combout\;
\Inst_RGB|ALT_INV_R[4]~12_combout\ <= NOT \Inst_RGB|R[4]~12_combout\;
\Inst_RGB|ALT_INV_G[4]~19_combout\ <= NOT \Inst_RGB|G[4]~19_combout\;
\Inst_RGB|ALT_INV_G[4]~18_combout\ <= NOT \Inst_RGB|G[4]~18_combout\;
\Inst_frame_buf_1|ALT_INV_q[4]~24_combout\ <= NOT \Inst_frame_buf_1|q[4]~24_combout\;
\Inst_frame_buf_1|ALT_INV_q[4]~23_combout\ <= NOT \Inst_frame_buf_1|q[4]~23_combout\;
\Inst_frame_buf_1|ALT_INV_q[4]~22_combout\ <= NOT \Inst_frame_buf_1|q[4]~22_combout\;
\Inst_frame_buf_1|ALT_INV_q[4]~21_combout\ <= NOT \Inst_frame_buf_1|q[4]~21_combout\;
\Inst_frame_buf_1|ALT_INV_q[4]~20_combout\ <= NOT \Inst_frame_buf_1|q[4]~20_combout\;
\Inst_RGB|ALT_INV_G[4]~17_combout\ <= NOT \Inst_RGB|G[4]~17_combout\;
\Inst_RGB|ALT_INV_G[4]~16_combout\ <= NOT \Inst_RGB|G[4]~16_combout\;
\Inst_RGB|ALT_INV_G[4]~15_combout\ <= NOT \Inst_RGB|G[4]~15_combout\;
\Inst_RGB|ALT_INV_G[4]~14_combout\ <= NOT \Inst_RGB|G[4]~14_combout\;
\Inst_RGB|ALT_INV_G[6]~13_combout\ <= NOT \Inst_RGB|G[6]~13_combout\;
\Inst_RGB|ALT_INV_G[6]~12_combout\ <= NOT \Inst_RGB|G[6]~12_combout\;
\Inst_frame_buf_1|ALT_INV_q[6]~19_combout\ <= NOT \Inst_frame_buf_1|q[6]~19_combout\;
\Inst_frame_buf_1|ALT_INV_q[6]~18_combout\ <= NOT \Inst_frame_buf_1|q[6]~18_combout\;
\Inst_frame_buf_1|ALT_INV_q[6]~17_combout\ <= NOT \Inst_frame_buf_1|q[6]~17_combout\;
\Inst_frame_buf_1|ALT_INV_q[6]~16_combout\ <= NOT \Inst_frame_buf_1|q[6]~16_combout\;
\Inst_frame_buf_1|ALT_INV_q[6]~15_combout\ <= NOT \Inst_frame_buf_1|q[6]~15_combout\;
\Inst_RGB|ALT_INV_G[6]~11_combout\ <= NOT \Inst_RGB|G[6]~11_combout\;
\Inst_RGB|ALT_INV_G[6]~10_combout\ <= NOT \Inst_RGB|G[6]~10_combout\;
\Inst_RGB|ALT_INV_G[6]~9_combout\ <= NOT \Inst_RGB|G[6]~9_combout\;
\Inst_RGB|ALT_INV_G[6]~8_combout\ <= NOT \Inst_RGB|G[6]~8_combout\;
\Inst_RGB|ALT_INV_R[6]~11_combout\ <= NOT \Inst_RGB|R[6]~11_combout\;
\Inst_RGB|ALT_INV_R[6]~10_combout\ <= NOT \Inst_RGB|R[6]~10_combout\;
\Inst_frame_buf_1|ALT_INV_q[10]~14_combout\ <= NOT \Inst_frame_buf_1|q[10]~14_combout\;
\Inst_frame_buf_1|ALT_INV_q[10]~13_combout\ <= NOT \Inst_frame_buf_1|q[10]~13_combout\;
\Inst_frame_buf_1|ALT_INV_q[10]~12_combout\ <= NOT \Inst_frame_buf_1|q[10]~12_combout\;
\Inst_frame_buf_1|ALT_INV_q[10]~11_combout\ <= NOT \Inst_frame_buf_1|q[10]~11_combout\;
\Inst_frame_buf_1|ALT_INV_q[10]~10_combout\ <= NOT \Inst_frame_buf_1|q[10]~10_combout\;
\Inst_RGB|ALT_INV_R[6]~9_combout\ <= NOT \Inst_RGB|R[6]~9_combout\;
\Inst_RGB|ALT_INV_R[6]~8_combout\ <= NOT \Inst_RGB|R[6]~8_combout\;
\Inst_RGB|ALT_INV_R[6]~7_combout\ <= NOT \Inst_RGB|R[6]~7_combout\;
\Inst_RGB|ALT_INV_R[6]~6_combout\ <= NOT \Inst_RGB|R[6]~6_combout\;
\Inst_RGB|ALT_INV_G[7]~7_combout\ <= NOT \Inst_RGB|G[7]~7_combout\;
\Inst_RGB|ALT_INV_G[7]~6_combout\ <= NOT \Inst_RGB|G[7]~6_combout\;
\Inst_frame_buf_1|ALT_INV_q[7]~9_combout\ <= NOT \Inst_frame_buf_1|q[7]~9_combout\;
\Inst_frame_buf_1|ALT_INV_q[7]~8_combout\ <= NOT \Inst_frame_buf_1|q[7]~8_combout\;
\Inst_frame_buf_1|ALT_INV_q[7]~7_combout\ <= NOT \Inst_frame_buf_1|q[7]~7_combout\;
\Inst_frame_buf_1|ALT_INV_q[7]~6_combout\ <= NOT \Inst_frame_buf_1|q[7]~6_combout\;
\Inst_frame_buf_1|ALT_INV_q[7]~5_combout\ <= NOT \Inst_frame_buf_1|q[7]~5_combout\;
\Inst_RGB|ALT_INV_G[7]~5_combout\ <= NOT \Inst_RGB|G[7]~5_combout\;
\Inst_RGB|ALT_INV_G[7]~4_combout\ <= NOT \Inst_RGB|G[7]~4_combout\;
\Inst_RGB|ALT_INV_G[7]~3_combout\ <= NOT \Inst_RGB|G[7]~3_combout\;
\Inst_RGB|ALT_INV_G[7]~2_combout\ <= NOT \Inst_RGB|G[7]~2_combout\;
\Inst_RGB|ALT_INV_R[7]~5_combout\ <= NOT \Inst_RGB|R[7]~5_combout\;
\Inst_RGB|ALT_INV_R[7]~4_combout\ <= NOT \Inst_RGB|R[7]~4_combout\;
\Inst_frame_buf_1|ALT_INV_q[11]~4_combout\ <= NOT \Inst_frame_buf_1|q[11]~4_combout\;
\ALT_INV_Selector45~0_combout\ <= NOT \Selector45~0_combout\;
\ALT_INV_rdaddress_buf_1~0_combout\ <= NOT \rdaddress_buf_1~0_combout\;
\ALT_INV_state_current.S5_PROCESS_ED~q\ <= NOT \state_current.S5_PROCESS_ED~q\;
\ALT_INV_Selector48~0_combout\ <= NOT \Selector48~0_combout\;
\ALT_INV_state_current.S2_PROCESS_BW~q\ <= NOT \state_current.S2_PROCESS_BW~q\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2) <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2);
\Inst_frame_buf_1|ALT_INV_q[11]~3_combout\ <= NOT \Inst_frame_buf_1|q[11]~3_combout\;
\Inst_frame_buf_1|ALT_INV_q[11]~2_combout\ <= NOT \Inst_frame_buf_1|q[11]~2_combout\;
\Inst_frame_buf_1|ALT_INV_q[11]~1_combout\ <= NOT \Inst_frame_buf_1|q[11]~1_combout\;
\Inst_frame_buf_1|ALT_INV_q[11]~0_combout\ <= NOT \Inst_frame_buf_1|q[11]~0_combout\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1) <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1);
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0) <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0);
\Inst_RGB|ALT_INV_G[6]~1_combout\ <= NOT \Inst_RGB|G[6]~1_combout\;
\Inst_RGB|ALT_INV_G[6]~0_combout\ <= NOT \Inst_RGB|G[6]~0_combout\;
\ALT_INV_WideOr5~0_combout\ <= NOT \WideOr5~0_combout\;
\ALT_INV_state_current.S7_NORMAL_VIDEO_MODE~q\ <= NOT \state_current.S7_NORMAL_VIDEO_MODE~q\;
\Inst_debounce_normal_or_edgedetect|ALT_INV_WideOr0~combout\ <= NOT \Inst_debounce_normal_or_edgedetect|WideOr0~combout\;
\Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait1_2~q\ <= NOT \Inst_debounce_normal_or_edgedetect|state_reg.wait1_2~q\;
\Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait1_1~q\ <= NOT \Inst_debounce_normal_or_edgedetect|state_reg.wait1_1~q\;
\Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.zero~q\ <= NOT \Inst_debounce_normal_or_edgedetect|state_reg.zero~q\;
\Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait1_3~q\ <= NOT \Inst_debounce_normal_or_edgedetect|state_reg.wait1_3~q\;
\Inst_VGA|ALT_INV_activeArea~q\ <= NOT \Inst_VGA|activeArea~q\;
\Inst_RGB|ALT_INV_R[7]~3_combout\ <= NOT \Inst_RGB|R[7]~3_combout\;
\Inst_RGB|ALT_INV_R[7]~2_combout\ <= NOT \Inst_RGB|R[7]~2_combout\;
\Inst_RGB|ALT_INV_R[7]~1_combout\ <= NOT \Inst_RGB|R[7]~1_combout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2) <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2);
\Inst_RGB|ALT_INV_R[7]~0_combout\ <= NOT \Inst_RGB|R[7]~0_combout\;
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1) <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1);
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0) <= NOT \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0);
\Inst_edge_detection|ALT_INV_state\(0) <= NOT \Inst_edge_detection|state\(0);
\ALT_INV_WideOr1~combout\ <= NOT \WideOr1~combout\;
\ALT_INV_state_current.S6_DONE_ED~q\ <= NOT \state_current.S6_DONE_ED~q\;
\ALT_INV_state_current.S4_RESET_ED~q\ <= NOT \state_current.S4_RESET_ED~q\;
\Inst_edge_detection|ALT_INV_state\(2) <= NOT \Inst_edge_detection|state\(2);
\Inst_edge_detection|ALT_INV_state\(1) <= NOT \Inst_edge_detection|state\(1);
\ALT_INV_WideOr0~combout\ <= NOT \WideOr0~combout\;
\ALT_INV_state_current.S1_RESET_BW~q\ <= NOT \state_current.S1_RESET_BW~q\;
\ALT_INV_state_current.S3_DONE_BW~q\ <= NOT \state_current.S3_DONE_BW~q\;
\ALT_INV_state_current.S0_RESET~q\ <= NOT \state_current.S0_RESET~q\;
\Inst_black_white|ALT_INV_state\(1) <= NOT \Inst_black_white|state\(1);
\Inst_black_white|ALT_INV_state\(0) <= NOT \Inst_black_white|state\(0);
\Inst_black_white|ALT_INV_state\(2) <= NOT \Inst_black_white|state\(2);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~2_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(6);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(7);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(0) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~1_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~0_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(30) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(29) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(2) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(1) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1);
\Inst_VGA|ALT_INV_Equal0~0_combout\ <= NOT \Inst_VGA|Equal0~0_combout\;
\Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(17) <= NOT \Inst_debounce_normal_or_edgedetect|q_reg\(17);
\Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(16) <= NOT \Inst_debounce_normal_or_edgedetect|q_reg\(16);
\Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(15) <= NOT \Inst_debounce_normal_or_edgedetect|q_reg\(15);
\Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(14) <= NOT \Inst_debounce_normal_or_edgedetect|q_reg\(14);
\Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(13) <= NOT \Inst_debounce_normal_or_edgedetect|q_reg\(13);
\Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(12) <= NOT \Inst_debounce_normal_or_edgedetect|q_reg\(12);
\Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(18) <= NOT \Inst_debounce_normal_or_edgedetect|q_reg\(18);
\Inst_VGA|ALT_INV_activeArea~0_combout\ <= NOT \Inst_VGA|activeArea~0_combout\;
\Inst_VGA|ALT_INV_LessThan0~1_combout\ <= NOT \Inst_VGA|LessThan0~1_combout\;
\Inst_VGA|ALT_INV_LessThan0~0_combout\ <= NOT \Inst_VGA|LessThan0~0_combout\;
\Inst_VGA|ALT_INV_Equal0~2_combout\ <= NOT \Inst_VGA|Equal0~2_combout\;
\Inst_frame_buf_2|ALT_INV_wren_top~0_combout\ <= NOT \Inst_frame_buf_2|wren_top~0_combout\;
\Inst_frame_buf_2|ALT_INV_wren_bottom~0_combout\ <= NOT \Inst_frame_buf_2|wren_bottom~0_combout\;
\Inst_edge_detection|ALT_INV_we_buf2_r~q\ <= NOT \Inst_edge_detection|we_buf2_r~q\;
\Inst_Address_Generator|ALT_INV_val[2]~0_combout\ <= NOT \Inst_Address_Generator|val[2]~0_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(20) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(19) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(11) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(10) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(31) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(31);
\Inst_edge_detection|ALT_INV_process_1~0_combout\ <= NOT \Inst_edge_detection|process_1~0_combout\;
\Inst_edge_detection|ALT_INV_LessThan1~3_combout\ <= NOT \Inst_edge_detection|LessThan1~3_combout\;
\Inst_edge_detection|ALT_INV_LessThan1~2_combout\ <= NOT \Inst_edge_detection|LessThan1~2_combout\;
\Inst_edge_detection|ALT_INV_LessThan1~1_combout\ <= NOT \Inst_edge_detection|LessThan1~1_combout\;
\Inst_edge_detection|ALT_INV_LessThan1~0_combout\ <= NOT \Inst_edge_detection|LessThan1~0_combout\;
\Inst_edge_detection|ALT_INV_LessThan2~2_combout\ <= NOT \Inst_edge_detection|LessThan2~2_combout\;
\Inst_edge_detection|ALT_INV_LessThan2~1_combout\ <= NOT \Inst_edge_detection|LessThan2~1_combout\;
\Inst_edge_detection|ALT_INV_LessThan2~0_combout\ <= NOT \Inst_edge_detection|LessThan2~0_combout\;
\ALT_INV_Selector48~1_combout\ <= NOT \Selector48~1_combout\;
\Inst_ov7670_capture|ALT_INV_end_of_frame_reg~q\ <= NOT \Inst_ov7670_capture|end_of_frame_reg~q\;
\Inst_black_white|ALT_INV_process_0~0_combout\ <= NOT \Inst_black_white|process_0~0_combout\;
\Inst_black_white|ALT_INV_state~0_combout\ <= NOT \Inst_black_white|state~0_combout\;
\Inst_black_white|ALT_INV_LessThan0~2_combout\ <= NOT \Inst_black_white|LessThan0~2_combout\;
\Inst_black_white|ALT_INV_LessThan0~1_combout\ <= NOT \Inst_black_white|LessThan0~1_combout\;
\Inst_black_white|ALT_INV_LessThan0~0_combout\ <= NOT \Inst_black_white|LessThan0~0_combout\;
\Inst_debounce_resend|ALT_INV_state_reg.wait1_1~q\ <= NOT \Inst_debounce_resend|state_reg.wait1_1~q\;
\Inst_debounce_resend|ALT_INV_state_reg.zero~q\ <= NOT \Inst_debounce_resend|state_reg.zero~q\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[2]~0_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[31]~5_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(28) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal4~0_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(5) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(5);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(4) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(4);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(3) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(3);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(2) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(2);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(0) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(0);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(1) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(1);
\Inst_RGB|ALT_INV_R[5]~23_combout\ <= NOT \Inst_RGB|R[5]~23_combout\;
\Inst_RGB|ALT_INV_R[5]~22_combout\ <= NOT \Inst_RGB|R[5]~22_combout\;
\Inst_frame_buf_1|ALT_INV_q[9]~39_combout\ <= NOT \Inst_frame_buf_1|q[9]~39_combout\;
\Inst_frame_buf_1|ALT_INV_q[9]~38_combout\ <= NOT \Inst_frame_buf_1|q[9]~38_combout\;
\Inst_frame_buf_1|ALT_INV_q[9]~37_combout\ <= NOT \Inst_frame_buf_1|q[9]~37_combout\;
\Inst_frame_buf_1|ALT_INV_q[9]~36_combout\ <= NOT \Inst_frame_buf_1|q[9]~36_combout\;
\Inst_frame_buf_1|ALT_INV_q[9]~35_combout\ <= NOT \Inst_frame_buf_1|q[9]~35_combout\;
\Inst_RGB|ALT_INV_R[5]~21_combout\ <= NOT \Inst_RGB|R[5]~21_combout\;
\Inst_RGB|ALT_INV_R[5]~20_combout\ <= NOT \Inst_RGB|R[5]~20_combout\;
\Inst_RGB|ALT_INV_R[5]~19_combout\ <= NOT \Inst_RGB|R[5]~19_combout\;
\Inst_RGB|ALT_INV_R[5]~18_combout\ <= NOT \Inst_RGB|R[5]~18_combout\;
\Inst_RGB|ALT_INV_G[5]~25_combout\ <= NOT \Inst_RGB|G[5]~25_combout\;
\Inst_RGB|ALT_INV_G[5]~24_combout\ <= NOT \Inst_RGB|G[5]~24_combout\;
\Inst_frame_buf_1|ALT_INV_q[5]~34_combout\ <= NOT \Inst_frame_buf_1|q[5]~34_combout\;
\Inst_frame_buf_1|ALT_INV_q[5]~33_combout\ <= NOT \Inst_frame_buf_1|q[5]~33_combout\;
\Inst_frame_buf_1|ALT_INV_q[5]~32_combout\ <= NOT \Inst_frame_buf_1|q[5]~32_combout\;
\Inst_frame_buf_1|ALT_INV_q[5]~31_combout\ <= NOT \Inst_frame_buf_1|q[5]~31_combout\;
\Inst_frame_buf_1|ALT_INV_q[5]~30_combout\ <= NOT \Inst_frame_buf_1|q[5]~30_combout\;
\Inst_RGB|ALT_INV_G[5]~23_combout\ <= NOT \Inst_RGB|G[5]~23_combout\;
\Inst_ov7670_capture|ALT_INV_d_latch\(9) <= NOT \Inst_ov7670_capture|d_latch\(9);
\Inst_ov7670_capture|ALT_INV_d_latch\(14) <= NOT \Inst_ov7670_capture|d_latch\(14);
\Inst_ov7670_capture|ALT_INV_d_latch\(10) <= NOT \Inst_ov7670_capture|d_latch\(10);
\Inst_edge_detection|ALT_INV_rdaddr_buf1_r[16]~0_combout\ <= NOT \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\;
\Inst_ov7670_capture|ALT_INV_d_latch\(15) <= NOT \Inst_ov7670_capture|d_latch\(15);
\ALT_INV_Selector23~0_combout\ <= NOT \Selector23~0_combout\;
\ALT_INV_Selector47~0_combout\ <= NOT \Selector47~0_combout\;
\ALT_INV_Selector48~3_combout\ <= NOT \Selector48~3_combout\;
\ALT_INV_Selector46~0_combout\ <= NOT \Selector46~0_combout\;
\ALT_INV_Selector19~0_combout\ <= NOT \Selector19~0_combout\;
\ALT_INV_Selector18~0_combout\ <= NOT \Selector18~0_combout\;
\ALT_INV_Selector17~0_combout\ <= NOT \Selector17~0_combout\;
\ALT_INV_Selector15~0_combout\ <= NOT \Selector15~0_combout\;
\Inst_black_white|ALT_INV_we_buf1_r~q\ <= NOT \Inst_black_white|we_buf1_r~q\;
\ALT_INV_Selector48~2_combout\ <= NOT \Selector48~2_combout\;
\ALT_INV_Selector16~0_combout\ <= NOT \Selector16~0_combout\;
\Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait0_3~q\ <= NOT \Inst_debounce_normal_or_edgedetect|state_reg.wait0_3~q\;
\Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait0_2~q\ <= NOT \Inst_debounce_normal_or_edgedetect|state_reg.wait0_2~q\;
\Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait0_1~q\ <= NOT \Inst_debounce_normal_or_edgedetect|state_reg.wait0_1~q\;
\Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.one~q\ <= NOT \Inst_debounce_normal_or_edgedetect|state_reg.one~q\;
\Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~3_combout\ <= NOT \Inst_debounce_normal_or_edgedetect|Equal0~3_combout\;
\Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~2_combout\ <= NOT \Inst_debounce_normal_or_edgedetect|Equal0~2_combout\;
\Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(11) <= NOT \Inst_debounce_normal_or_edgedetect|q_reg\(11);
\Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(10) <= NOT \Inst_debounce_normal_or_edgedetect|q_reg\(10);
\Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(9) <= NOT \Inst_debounce_normal_or_edgedetect|q_reg\(9);
\Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(8) <= NOT \Inst_debounce_normal_or_edgedetect|q_reg\(8);
\Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(7) <= NOT \Inst_debounce_normal_or_edgedetect|q_reg\(7);
\Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(6) <= NOT \Inst_debounce_normal_or_edgedetect|q_reg\(6);
\Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~1_combout\ <= NOT \Inst_debounce_normal_or_edgedetect|Equal0~1_combout\;
\Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(5) <= NOT \Inst_debounce_normal_or_edgedetect|q_reg\(5);
\Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(4) <= NOT \Inst_debounce_normal_or_edgedetect|q_reg\(4);
\Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(3) <= NOT \Inst_debounce_normal_or_edgedetect|q_reg\(3);
\Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(2) <= NOT \Inst_debounce_normal_or_edgedetect|q_reg\(2);
\Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(1) <= NOT \Inst_debounce_normal_or_edgedetect|q_reg\(1);
\Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(0) <= NOT \Inst_debounce_normal_or_edgedetect|q_reg\(0);
\Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~0_combout\ <= NOT \Inst_debounce_normal_or_edgedetect|Equal0~0_combout\;
\Inst_edge_detection|ALT_INV_vsync_dummy~q\ <= NOT \Inst_edge_detection|vsync_dummy~q\;
\Inst_edge_detection|ALT_INV_hsync_dummy~q\ <= NOT \Inst_edge_detection|hsync_dummy~q\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(16) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(16);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(7) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(7);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(28) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(25) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(25);
\Inst_ov7670_capture|ALT_INV_latched_d\(5) <= NOT \Inst_ov7670_capture|latched_d\(5);
\Inst_ov7670_capture|ALT_INV_latched_d\(0) <= NOT \Inst_ov7670_capture|latched_d\(0);
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_summa1~5_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~5_combout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~1_combout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[45]~1_combout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~0_combout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[45]~0_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_summa1~4_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~4_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_summa1~3_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~3_combout\;
\Inst_ov7670_capture|ALT_INV_href_hold~q\ <= NOT \Inst_ov7670_capture|href_hold~q\;
\Inst_ov7670_capture|ALT_INV_href_last\(1) <= NOT \Inst_ov7670_capture|href_last\(1);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_comb~1_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|comb~1_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_comb~0_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|comb~0_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_Equal0~1_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Equal0~1_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_Equal0~0_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Equal0~0_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\(2) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(2);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\(3) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(3);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\(4) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(4);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\(5) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(5);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\(6) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(6);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\(7) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(7);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\(0) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(0);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\(1) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(1);
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_summa1~2_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~2_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_summa1~1_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~1_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_summa1~0_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~0_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(17) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(17);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(8) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(8);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(29) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29);
\Inst_debounce_resend|ALT_INV_state_reg.wait0_1~0_combout\ <= NOT \Inst_debounce_resend|state_reg.wait0_1~0_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(26) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(26);
\Inst_ov7670_capture|ALT_INV_d_latch\(4) <= NOT \Inst_ov7670_capture|d_latch\(4);
\Inst_ov7670_capture|ALT_INV_d_latch\(1) <= NOT \Inst_ov7670_capture|d_latch\(1);
\Inst_ov7670_capture|ALT_INV_d_latch\(2) <= NOT \Inst_ov7670_capture|d_latch\(2);
\Inst_ov7670_capture|ALT_INV_latched_href~q\ <= NOT \Inst_ov7670_capture|latched_href~q\;
\Inst_ov7670_capture|ALT_INV_href_last\(2) <= NOT \Inst_ov7670_capture|href_last\(2);
\Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait0_1~0_combout\ <= NOT \Inst_debounce_normal_or_edgedetect|state_reg.wait0_1~0_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rsync2~q\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\;
\Inst_edge_detection|ALT_INV_clk_div2~q\ <= NOT \Inst_edge_detection|clk_div2~q\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(18) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(18);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(9) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(9);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(30) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\;
\Inst_edge_detection|ALT_INV_LessThan0~1_combout\ <= NOT \Inst_edge_detection|LessThan0~1_combout\;
\Inst_edge_detection|ALT_INV_LessThan0~0_combout\ <= NOT \Inst_edge_detection|LessThan0~0_combout\;
\Inst_edge_detection|ALT_INV_process_1~1_combout\ <= NOT \Inst_edge_detection|process_1~1_combout\;
\Inst_ov7670_capture|ALT_INV_latched_vsync~q\ <= NOT \Inst_ov7670_capture|latched_vsync~q\;
\Inst_debounce_resend|ALT_INV_state_reg.wait0_1~q\ <= NOT \Inst_debounce_resend|state_reg.wait0_1~q\;
\Inst_debounce_resend|ALT_INV_state_reg.one~q\ <= NOT \Inst_debounce_resend|state_reg.one~q\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(27) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(27);
\Inst_ov7670_capture|ALT_INV_d_latch\(13) <= NOT \Inst_ov7670_capture|d_latch\(13);
\Inst_ov7670_capture|ALT_INV_d_latch\(8) <= NOT \Inst_ov7670_capture|d_latch\(8);
\Inst_ov7670_capture|ALT_INV_d_latch\(12) <= NOT \Inst_ov7670_capture|d_latch\(12);
\Inst_ov7670_capture|ALT_INV_d_latch\(7) <= NOT \Inst_ov7670_capture|d_latch\(7);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(25) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(22) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(22);
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~14_combout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[33]~14_combout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~13_combout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[33]~13_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out4[4]~3_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[4]~3_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache2\(4) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(4);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache1\(13) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(13);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2[4]~4_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]~4_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache3\(12) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(12);
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~12_combout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[42]~12_combout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~11_combout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[42]~11_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache1\(12) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(12);
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~10_combout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[33]~10_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out4[5]~2_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[5]~2_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache2\(5) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(5);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache1\(14) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(14);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2[5]~3_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[5]~3_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache3\(13) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(13);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out4[7]~1_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[7]~1_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache2\(7) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(7);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2[7]~2_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[7]~2_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache3\(15) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(15);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out4[6]~0_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[6]~0_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~3_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache2\(6) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(6);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache1\(15) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(15);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2[6]~1_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[6]~1_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache3\(14) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(14);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(14) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(14);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(5) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(5);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(26) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(23) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(23);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7[5]~3_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[5]~3_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache1\(5) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(5);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3[5]~4_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[5]~4_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache3\(21) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(21);
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~9_combout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[52]~9_combout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[43]~8_combout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[43]~8_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7[4]~2_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[4]~2_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache1\(4) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(4);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3[4]~3_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[4]~3_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache3\(20) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(20);
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~7_combout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[25]~7_combout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~6_combout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[25]~6_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7[6]~1_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[6]~1_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache1\(6) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(6);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3[6]~2_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[6]~2_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache3\(22) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(22);
\Inst_edge_detection|ALT_INV_vsync_dummy~0_combout\ <= NOT \Inst_edge_detection|vsync_dummy~0_combout\;
\Inst_edge_detection|ALT_INV_Mux74~0_combout\ <= NOT \Inst_edge_detection|Mux74~0_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7[7]~0_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[7]~0_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache1\(7) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(7);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~2_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~2_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~1_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~1_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3[7]~1_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[7]~1_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2[4]~0_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]~0_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~3_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal2~3_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~3_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal2~2_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~2_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal2~1_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~1_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3[7]~0_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[7]~0_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~1_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~1_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_LessThan1~0_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~0_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~0_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~0_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~0_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~2_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~2_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~1_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~1_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~1_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~1_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(6) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(6);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(7) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(7);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(8) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(8);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~0_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~0_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(0) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(0);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(1) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(1);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(2) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(2);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(3) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(3);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(4) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(4);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(5) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(5);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~1_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~1_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~0_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~0_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal2~0_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~0_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(5) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(5);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(6) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(6);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(7) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(7);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~0_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~0_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(0) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(0);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(1) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(1);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(2) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(2);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(3) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(3);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(4) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(4);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache3\(23) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(23);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(15) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(15);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(6) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(6);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(27) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(24) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(24);
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[44]~5_combout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~4_combout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[35]~4_combout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~3_combout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[35]~3_combout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[44]~2_combout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[44]~2_combout\;
\Inst_ov7670_capture|ALT_INV_href_last\(0) <= NOT \Inst_ov7670_capture|href_last\(0);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_LessThan0~0_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|LessThan0~0_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6[7]~2_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[7]~2_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out8[7]~1_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[7]~1_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6[6]~1_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[6]~1_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6[5]~0_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[5]~0_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out8[6]~0_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[6]~0_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array~21_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~21_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(9) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(9);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(7) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(7);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(5) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(5);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array~20_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~20_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(3) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(3);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(1) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(1);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(0) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(0);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array~19_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~19_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(15) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(15);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(13) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(13);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(11) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(11);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(22) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(22);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array~18_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~18_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(17) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(17);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(23) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache2\(20) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(20);
\Inst_frame_buf_1|ALT_INV_q[1]~59_combout\ <= NOT \Inst_frame_buf_1|q[1]~59_combout\;
\Inst_frame_buf_1|ALT_INV_q[1]~58_combout\ <= NOT \Inst_frame_buf_1|q[1]~58_combout\;
\Inst_frame_buf_1|ALT_INV_q[1]~57_combout\ <= NOT \Inst_frame_buf_1|q[1]~57_combout\;
\Inst_frame_buf_1|ALT_INV_q[1]~56_combout\ <= NOT \Inst_frame_buf_1|q[1]~56_combout\;
\Inst_frame_buf_1|ALT_INV_q[1]~55_combout\ <= NOT \Inst_frame_buf_1|q[1]~55_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9[5]~3_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[5]~3_combout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[40]~18_combout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[40]~18_combout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[40]~17_combout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[40]~17_combout\;
\Inst_frame_buf_1|ALT_INV_q[0]~54_combout\ <= NOT \Inst_frame_buf_1|q[0]~54_combout\;
\Inst_frame_buf_1|ALT_INV_q[0]~53_combout\ <= NOT \Inst_frame_buf_1|q[0]~53_combout\;
\Inst_frame_buf_1|ALT_INV_q[0]~52_combout\ <= NOT \Inst_frame_buf_1|q[0]~52_combout\;
\Inst_frame_buf_1|ALT_INV_q[0]~51_combout\ <= NOT \Inst_frame_buf_1|q[0]~51_combout\;
\Inst_frame_buf_1|ALT_INV_q[0]~50_combout\ <= NOT \Inst_frame_buf_1|q[0]~50_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9[4]~2_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[4]~2_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache2\(21) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(21);
\Inst_frame_buf_1|ALT_INV_q[2]~49_combout\ <= NOT \Inst_frame_buf_1|q[2]~49_combout\;
\Inst_frame_buf_1|ALT_INV_q[2]~48_combout\ <= NOT \Inst_frame_buf_1|q[2]~48_combout\;
\Inst_frame_buf_1|ALT_INV_q[2]~47_combout\ <= NOT \Inst_frame_buf_1|q[2]~47_combout\;
\Inst_frame_buf_1|ALT_INV_q[2]~46_combout\ <= NOT \Inst_frame_buf_1|q[2]~46_combout\;
\Inst_frame_buf_1|ALT_INV_q[2]~45_combout\ <= NOT \Inst_frame_buf_1|q[2]~45_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9[6]~1_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[6]~1_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_pdata_out\(6) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|pdata_out\(6);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache2\(23) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(23);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache2\(22) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(22);
\Inst_frame_buf_1|ALT_INV_q[3]~44_combout\ <= NOT \Inst_frame_buf_1|q[3]~44_combout\;
\Inst_frame_buf_1|ALT_INV_q[3]~43_combout\ <= NOT \Inst_frame_buf_1|q[3]~43_combout\;
\Inst_frame_buf_1|ALT_INV_q[3]~42_combout\ <= NOT \Inst_frame_buf_1|q[3]~42_combout\;
\Inst_frame_buf_1|ALT_INV_q[3]~41_combout\ <= NOT \Inst_frame_buf_1|q[3]~41_combout\;
\Inst_frame_buf_1|ALT_INV_q[3]~40_combout\ <= NOT \Inst_frame_buf_1|q[3]~40_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9[7]~0_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[7]~0_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter~0_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~0_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(12) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(12);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(3) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(3);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(24) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(21) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(21);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache1\(21) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(21);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[5]~7_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[5]~7_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache3\(5) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(5);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(20) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(20);
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~16_combout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[50]~16_combout\;
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[41]~15_combout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[41]~15_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache1\(20) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(20);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[4]~6_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[4]~6_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache3\(4) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(4);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(19) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(19);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache1\(22) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(22);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[6]~5_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[6]~5_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache3\(6) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(6);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(21) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(21);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache1\(23) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(23);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~4_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~4_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache3\(7) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(7);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array~21_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~21_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(9) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(9);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(7) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(7);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(5) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(5);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array~20_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~20_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(3) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(3);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(1) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(1);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(0) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(0);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array~19_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~19_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(15) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(15);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(13) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(13);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(11) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(11);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(22) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(22);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array~18_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~18_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(17) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(17);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(13) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(13);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(4) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(4);
\ALT_INV_ov7670_data[3]~input_o\ <= NOT \ov7670_data[3]~input_o\;
\ALT_INV_ov7670_data[5]~input_o\ <= NOT \ov7670_data[5]~input_o\;
\ALT_INV_ov7670_data[0]~input_o\ <= NOT \ov7670_data[0]~input_o\;
\ALT_INV_ov7670_data[4]~input_o\ <= NOT \ov7670_data[4]~input_o\;
\ALT_INV_ov7670_data[1]~input_o\ <= NOT \ov7670_data[1]~input_o\;
\ALT_INV_ov7670_data[6]~input_o\ <= NOT \ov7670_data[6]~input_o\;
\ALT_INV_ov7670_data[7]~input_o\ <= NOT \ov7670_data[7]~input_o\;
\ALT_INV_ov7670_href~input_o\ <= NOT \ov7670_href~input_o\;
\ALT_INV_slide_sw_resend_reg_values~input_o\ <= NOT \slide_sw_resend_reg_values~input_o\;
\ALT_INV_slide_sw_NORMAL_OR_EDGEDETECT~input_o\ <= NOT \slide_sw_NORMAL_OR_EDGEDETECT~input_o\;
\ALT_INV_btn_RESET~input_o\ <= NOT \btn_RESET~input_o\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6\(4) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\(4);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out8\(4) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(4);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6\(5) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\(5);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out8\(5) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(5);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6\(7) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\(7);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out8\(7) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(7);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6\(6) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\(6);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out8\(6) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(6);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9\(5) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(5);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9\(4) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(4);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9\(6) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(6);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9\(7) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(7);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1\(5) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(5);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1\(4) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(4);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1\(6) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(6);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1\(7) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(7);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out4\(4) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(4);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2\(4) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(4);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out4\(5) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(5);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2\(5) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(5);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out4\(7) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(7);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2\(7) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(7);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out4\(6) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(6);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2\(6) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(6);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7\(5) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(5);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3\(5) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(5);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7\(4) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(4);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3\(4) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(4);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7\(6) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(6);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3\(6) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(6);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7\(7) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(7);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3\(7) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(7);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_fsync_temp~combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|fsync_temp~combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(2) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(3) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(3);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(4) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(4);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(5) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(5);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(6) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(6);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(7) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(7);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(8) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(8);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(9) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(9);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(10) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(10);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(11) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(12) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(12);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(13) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(13);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(14) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(14);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(15) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(15);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(16) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(16);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(17) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(17);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(18) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(18);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(19) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(19);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(20) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(21) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(22) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6[4]~4_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[4]~4_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out8[4]~3_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[4]~3_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(20) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(20);
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[48]~19_combout\ <= NOT \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[48]~19_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(19) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(19);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6[5]~3_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[5]~3_combout\;
\Inst_ov7670_capture|ALT_INV_d_latch\(3) <= NOT \Inst_ov7670_capture|d_latch\(3);
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out8[5]~2_combout\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[5]~2_combout\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(21) <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(21);
\Inst_black_white|ALT_INV_state[0]~DUPLICATE_q\ <= NOT \Inst_black_white|state[0]~DUPLICATE_q\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[7]~DUPLICATE_q\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~DUPLICATE_q\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter[5]~DUPLICATE_q\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter[5]~DUPLICATE_q\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter[2]~DUPLICATE_q\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter[2]~DUPLICATE_q\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[29]~DUPLICATE_q\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]~DUPLICATE_q\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling[2]~DUPLICATE_q\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[2]~DUPLICATE_q\;
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling[6]~DUPLICATE_q\ <= NOT \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[6]~DUPLICATE_q\;
\Inst_edge_detection|ALT_INV_rd_cntr[16]~DUPLICATE_q\ <= NOT \Inst_edge_detection|rd_cntr[16]~DUPLICATE_q\;
\Inst_edge_detection|ALT_INV_rdaddr_buf1_r[12]~DUPLICATE_q\ <= NOT \Inst_edge_detection|rdaddr_buf1_r[12]~DUPLICATE_q\;
\Inst_black_white|ALT_INV_rdaddr_buf1_r[11]~DUPLICATE_q\ <= NOT \Inst_black_white|rdaddr_buf1_r[11]~DUPLICATE_q\;
\Inst_black_white|ALT_INV_rdaddr_buf1_r[7]~DUPLICATE_q\ <= NOT \Inst_black_white|rdaddr_buf1_r[7]~DUPLICATE_q\;
\Inst_edge_detection|ALT_INV_rdaddr_buf1_r[7]~DUPLICATE_q\ <= NOT \Inst_edge_detection|rdaddr_buf1_r[7]~DUPLICATE_q\;
\Inst_black_white|ALT_INV_rdaddr_buf1_r[4]~DUPLICATE_q\ <= NOT \Inst_black_white|rdaddr_buf1_r[4]~DUPLICATE_q\;
\Inst_edge_detection|ALT_INV_rdaddr_buf1_r[4]~DUPLICATE_q\ <= NOT \Inst_edge_detection|rdaddr_buf1_r[4]~DUPLICATE_q\;
\Inst_edge_detection|ALT_INV_rdaddr_buf1_r[3]~DUPLICATE_q\ <= NOT \Inst_edge_detection|rdaddr_buf1_r[3]~DUPLICATE_q\;
\Inst_black_white|ALT_INV_rdaddr_buf1_r[1]~DUPLICATE_q\ <= NOT \Inst_black_white|rdaddr_buf1_r[1]~DUPLICATE_q\;
\Inst_edge_detection|ALT_INV_rdaddr_buf1_r[0]~DUPLICATE_q\ <= NOT \Inst_edge_detection|rdaddr_buf1_r[0]~DUPLICATE_q\;
\Inst_edge_detection|ALT_INV_rdaddr_buf1_r[14]~DUPLICATE_q\ <= NOT \Inst_edge_detection|rdaddr_buf1_r[14]~DUPLICATE_q\;
\Inst_ov7670_capture|ALT_INV_address[16]~DUPLICATE_q\ <= NOT \Inst_ov7670_capture|address[16]~DUPLICATE_q\;
\Inst_Address_Generator|ALT_INV_val[2]~DUPLICATE_q\ <= NOT \Inst_Address_Generator|val[2]~DUPLICATE_q\;
\Inst_Address_Generator|ALT_INV_val[12]~DUPLICATE_q\ <= NOT \Inst_Address_Generator|val[12]~DUPLICATE_q\;
\Inst_Address_Generator|ALT_INV_val[14]~DUPLICATE_q\ <= NOT \Inst_Address_Generator|val[14]~DUPLICATE_q\;
\Inst_edge_detection|ALT_INV_wr_cntr[3]~DUPLICATE_q\ <= NOT \Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\;
\Inst_edge_detection|ALT_INV_wr_cntr[9]~DUPLICATE_q\ <= NOT \Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\;
\Inst_edge_detection|ALT_INV_wr_cntr[12]~DUPLICATE_q\ <= NOT \Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\;
\Inst_edge_detection|ALT_INV_ColsCounter[8]~DUPLICATE_q\ <= NOT \Inst_edge_detection|ColsCounter[8]~DUPLICATE_q\;
\Inst_black_white|ALT_INV_rw_cntr[7]~DUPLICATE_q\ <= NOT \Inst_black_white|rw_cntr[7]~DUPLICATE_q\;
\Inst_black_white|ALT_INV_rw_cntr[4]~DUPLICATE_q\ <= NOT \Inst_black_white|rw_cntr[4]~DUPLICATE_q\;
\Inst_black_white|ALT_INV_rw_cntr[11]~DUPLICATE_q\ <= NOT \Inst_black_white|rw_cntr[11]~DUPLICATE_q\;
\Inst_black_white|ALT_INV_rw_cntr[12]~DUPLICATE_q\ <= NOT \Inst_black_white|rw_cntr[12]~DUPLICATE_q\;
\Inst_black_white|ALT_INV_rw_cntr[14]~DUPLICATE_q\ <= NOT \Inst_black_white|rw_cntr[14]~DUPLICATE_q\;
\ALT_INV_ov7670_pclk~inputCLKENA0_outclk\ <= NOT \ov7670_pclk~inputCLKENA0_outclk\;
\Inst_edge_detection|ALT_INV_hsync_dummy~DUPLICATE_q\ <= NOT \Inst_edge_detection|hsync_dummy~DUPLICATE_q\;
\Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg[7]~DUPLICATE_q\ <= NOT \Inst_debounce_normal_or_edgedetect|q_reg[7]~DUPLICATE_q\;
\Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg[4]~DUPLICATE_q\ <= NOT \Inst_debounce_normal_or_edgedetect|q_reg[4]~DUPLICATE_q\;
\Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg[2]~DUPLICATE_q\ <= NOT \Inst_debounce_normal_or_edgedetect|q_reg[2]~DUPLICATE_q\;
\Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg[0]~DUPLICATE_q\ <= NOT \Inst_debounce_normal_or_edgedetect|q_reg[0]~DUPLICATE_q\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[20]~DUPLICATE_q\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[20]~DUPLICATE_q\;
\ALT_INV_state_current.S5_PROCESS_ED~DUPLICATE_q\ <= NOT \state_current.S5_PROCESS_ED~DUPLICATE_q\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\;
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[0]~DUPLICATE_q\ <= NOT \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\;
\ALT_INV_state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\ <= NOT \state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\;
\Inst_edge_detection|ALT_INV_state[2]~DUPLICATE_q\ <= NOT \Inst_edge_detection|state[2]~DUPLICATE_q\;

-- Location: IOOBUF_X36_Y81_N53
\vga_hsync~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|Hsync~q\,
	devoe => ww_devoe,
	o => ww_vga_hsync);

-- Location: IOOBUF_X34_Y81_N42
\vga_vsync~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|Vsync~q\,
	devoe => ww_devoe,
	o => ww_vga_vsync);

-- Location: IOOBUF_X40_Y81_N53
\vga_r[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGBtoYUV|Y\(0),
	devoe => ww_devoe,
	o => ww_vga_r(0));

-- Location: IOOBUF_X38_Y81_N2
\vga_r[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGBtoYUV|Y\(1),
	devoe => ww_devoe,
	o => ww_vga_r(1));

-- Location: IOOBUF_X26_Y81_N59
\vga_r[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGBtoYUV|Y\(2),
	devoe => ww_devoe,
	o => ww_vga_r(2));

-- Location: IOOBUF_X38_Y81_N19
\vga_r[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGBtoYUV|Y\(3),
	devoe => ww_devoe,
	o => ww_vga_r(3));

-- Location: IOOBUF_X36_Y81_N36
\vga_r[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGBtoYUV|Y\(4),
	devoe => ww_devoe,
	o => ww_vga_r(4));

-- Location: IOOBUF_X22_Y81_N19
\vga_r[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGBtoYUV|Y\(5),
	devoe => ww_devoe,
	o => ww_vga_r(5));

-- Location: IOOBUF_X22_Y81_N2
\vga_r[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGBtoYUV|Y\(6),
	devoe => ww_devoe,
	o => ww_vga_r(6));

-- Location: IOOBUF_X26_Y81_N42
\vga_r[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGBtoYUV|Y\(7),
	devoe => ww_devoe,
	o => ww_vga_r(7));

-- Location: IOOBUF_X4_Y81_N19
\vga_g[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGBtoYUV|U\(0),
	devoe => ww_devoe,
	o => ww_vga_g(0));

-- Location: IOOBUF_X4_Y81_N2
\vga_g[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGBtoYUV|U\(1),
	devoe => ww_devoe,
	o => ww_vga_g(1));

-- Location: IOOBUF_X20_Y81_N19
\vga_g[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGBtoYUV|U\(2),
	devoe => ww_devoe,
	o => ww_vga_g(2));

-- Location: IOOBUF_X6_Y81_N2
\vga_g[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGBtoYUV|U\(3),
	devoe => ww_devoe,
	o => ww_vga_g(3));

-- Location: IOOBUF_X10_Y81_N59
\vga_g[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGBtoYUV|U\(4),
	devoe => ww_devoe,
	o => ww_vga_g(4));

-- Location: IOOBUF_X10_Y81_N42
\vga_g[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGBtoYUV|U\(5),
	devoe => ww_devoe,
	o => ww_vga_g(5));

-- Location: IOOBUF_X18_Y81_N42
\vga_g[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGBtoYUV|U\(6),
	devoe => ww_devoe,
	o => ww_vga_g(6));

-- Location: IOOBUF_X18_Y81_N59
\vga_g[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGBtoYUV|U\(7),
	devoe => ww_devoe,
	o => ww_vga_g(7));

-- Location: IOOBUF_X40_Y81_N36
\vga_b[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGBtoYUV|V\(0),
	devoe => ww_devoe,
	o => ww_vga_b(0));

-- Location: IOOBUF_X28_Y81_N19
\vga_b[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGBtoYUV|V\(1),
	devoe => ww_devoe,
	o => ww_vga_b(1));

-- Location: IOOBUF_X20_Y81_N2
\vga_b[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGBtoYUV|V\(2),
	devoe => ww_devoe,
	o => ww_vga_b(2));

-- Location: IOOBUF_X36_Y81_N19
\vga_b[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGBtoYUV|V\(3),
	devoe => ww_devoe,
	o => ww_vga_b(3));

-- Location: IOOBUF_X28_Y81_N2
\vga_b[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGBtoYUV|V\(4),
	devoe => ww_devoe,
	o => ww_vga_b(4));

-- Location: IOOBUF_X36_Y81_N2
\vga_b[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGBtoYUV|V\(5),
	devoe => ww_devoe,
	o => ww_vga_b(5));

-- Location: IOOBUF_X40_Y81_N19
\vga_b[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGBtoYUV|V\(6),
	devoe => ww_devoe,
	o => ww_vga_b(6));

-- Location: IOOBUF_X32_Y81_N19
\vga_b[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGBtoYUV|V\(7),
	devoe => ww_devoe,
	o => ww_vga_b(7));

-- Location: IOOBUF_X6_Y81_N19
\vga_blank_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|Nblank~0_combout\,
	devoe => ww_devoe,
	o => ww_vga_blank_N);

-- Location: IOOBUF_X28_Y81_N36
\vga_sync_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_vga_sync_N);

-- Location: IOOBUF_X38_Y81_N36
\vga_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_vga_CLK);

-- Location: IOOBUF_X56_Y0_N36
\ov7670_xclk~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_ov7670_xclk);

-- Location: IOOBUF_X52_Y0_N53
\ov7670_sioc~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_ov7670_controller|Inst_i2c_sender|sioc~q\,
	devoe => ww_devoe,
	o => ww_ov7670_sioc);

-- Location: IOOBUF_X50_Y0_N76
\ov7670_pwdn~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ov7670_pwdn);

-- Location: IOOBUF_X52_Y0_N36
\ov7670_reset~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ov7670_reset);

-- Location: IOOBUF_X52_Y0_N2
\LED_config_finished~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\,
	devoe => ww_devoe,
	o => ww_LED_config_finished);

-- Location: IOOBUF_X52_Y0_N19
\LED_dll_locked~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_btn_RESET~input_o\,
	devoe => ww_devoe,
	o => ww_LED_dll_locked);

-- Location: IOOBUF_X60_Y0_N2
\LED_done~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \LED_done~0_combout\,
	devoe => ww_devoe,
	o => ww_LED_done);

-- Location: IOOBUF_X14_Y0_N36
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X80_Y0_N53
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X6_Y0_N36
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X89_Y9_N22
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X89_Y13_N22
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X62_Y0_N19
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X32_Y81_N2
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X54_Y0_N19
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X12_Y81_N2
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X88_Y0_N37
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X40_Y0_N19
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X32_Y81_N36
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X89_Y4_N45
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X89_Y25_N5
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X80_Y0_N2
\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X66_Y0_N93
\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X80_Y0_N36
\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X68_Y0_N36
\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X89_Y23_N5
\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X89_Y20_N45
\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X6_Y0_N53
\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X89_Y16_N5
\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X16_Y0_N19
\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X89_Y4_N96
\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X76_Y0_N19
\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X88_Y0_N54
\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X24_Y81_N53
\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X62_Y0_N53
\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X80_Y0_N19
\HEX4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X84_Y0_N2
\HEX4[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X12_Y0_N2
\HEX4[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X36_Y0_N36
\HEX4[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X6_Y0_N2
\HEX4[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(4));

-- Location: IOOBUF_X62_Y0_N2
\HEX4[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(5));

-- Location: IOOBUF_X89_Y11_N45
\HEX4[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(6));

-- Location: IOOBUF_X28_Y0_N2
\HEX5[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(0));

-- Location: IOOBUF_X89_Y9_N5
\HEX5[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(1));

-- Location: IOOBUF_X24_Y0_N53
\HEX5[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(2));

-- Location: IOOBUF_X20_Y81_N36
\HEX5[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(3));

-- Location: IOOBUF_X34_Y0_N76
\HEX5[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(4));

-- Location: IOOBUF_X89_Y16_N39
\HEX5[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(5));

-- Location: IOOBUF_X30_Y81_N2
\HEX5[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(6));

-- Location: IOOBUF_X50_Y0_N93
\ov7670_siod~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(31),
	oe => \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\,
	devoe => ww_devoe,
	o => ov7670_siod);

-- Location: IOIBUF_X32_Y0_N1
\clk_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_50,
	o => \clk_50~input_o\);

-- Location: PLLREFCLKSELECT_X0_Y21_N0
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X0_Y15_N0
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "gclk_far",
	nreset_invert => "true",
	output_clock_frequency => "300.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 4000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 10,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "fb_1",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 6,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 6,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \Inst_four_clocks_pll|altpll_component|auto_generated|fb_clkin\,
	ecnc1test => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => GND,
	refclkin => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	cntnen => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \Inst_four_clocks_pll|altpll_component|auto_generated|fb_clkin\,
	tclk => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y19_N0
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\,
	shift => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	shiften => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y20_N1
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll3~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 3,
	dprio0_cnt_lo_div => 3,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "50.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 6)
-- pragma translate_on
PORT MAP (
	nen0 => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\,
	tclk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	up0 => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	vco0ph => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll3~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk\);

-- Location: CLKCTRL_G3
\Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk\,
	outclk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\);

-- Location: LABCELL_X42_Y1_N0
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~1_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(0) ) + ( \Inst_ov7670_controller|Inst_i2c_sender|taken~q\ ) + ( !VCC ))
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~2\ = CARRY(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(0) ) + ( \Inst_ov7670_controller|Inst_i2c_sender|taken~q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_taken~q\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(0),
	cin => GND,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~1_sumout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~2\);

-- Location: LABCELL_X42_Y1_N3
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~5_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(1) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~2\ ))
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~6\ = CARRY(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(1) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(1),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~2\,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~5_sumout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~6\);

-- Location: PLLOUTPUTCOUNTER_X0_Y21_N1
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 2,
	dprio0_cnt_lo_div => 1,
	dprio0_cnt_odd_div_even_duty_en => "true",
	duty_cycle => 50,
	output_clock_frequency => "100.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 7)
-- pragma translate_on
PORT MAP (
	nen0 => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN7\,
	tclk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	up0 => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	vco0ph => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk\);

-- Location: CLKCTRL_G7
\Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk\,
	outclk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\);

-- Location: FF_X37_Y12_N20
\Inst_debounce_normal_or_edgedetect|q_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|Add0~53_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|q_reg\(7));

-- Location: MLABCELL_X39_Y12_N24
\Inst_debounce_normal_or_edgedetect|q_reg[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|q_reg[0]~0_combout\ = ( !\Inst_debounce_normal_or_edgedetect|q_reg\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(0),
	combout => \Inst_debounce_normal_or_edgedetect|q_reg[0]~0_combout\);

-- Location: FF_X39_Y12_N25
\Inst_debounce_normal_or_edgedetect|q_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|q_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|q_reg\(0));

-- Location: LABCELL_X37_Y12_N0
\Inst_debounce_normal_or_edgedetect|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Add0~29_sumout\ = SUM(( \Inst_debounce_normal_or_edgedetect|q_reg\(0) ) + ( \Inst_debounce_normal_or_edgedetect|q_reg\(1) ) + ( !VCC ))
-- \Inst_debounce_normal_or_edgedetect|Add0~30\ = CARRY(( \Inst_debounce_normal_or_edgedetect|q_reg\(0) ) + ( \Inst_debounce_normal_or_edgedetect|q_reg\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(1),
	datad => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(0),
	cin => GND,
	sumout => \Inst_debounce_normal_or_edgedetect|Add0~29_sumout\,
	cout => \Inst_debounce_normal_or_edgedetect|Add0~30\);

-- Location: FF_X37_Y12_N1
\Inst_debounce_normal_or_edgedetect|q_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|Add0~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|q_reg\(1));

-- Location: LABCELL_X37_Y12_N3
\Inst_debounce_normal_or_edgedetect|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Add0~33_sumout\ = SUM(( \Inst_debounce_normal_or_edgedetect|q_reg\(2) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~30\ ))
-- \Inst_debounce_normal_or_edgedetect|Add0~34\ = CARRY(( \Inst_debounce_normal_or_edgedetect|q_reg\(2) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(2),
	cin => \Inst_debounce_normal_or_edgedetect|Add0~30\,
	sumout => \Inst_debounce_normal_or_edgedetect|Add0~33_sumout\,
	cout => \Inst_debounce_normal_or_edgedetect|Add0~34\);

-- Location: FF_X37_Y12_N5
\Inst_debounce_normal_or_edgedetect|q_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|Add0~33_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|q_reg\(2));

-- Location: LABCELL_X37_Y12_N6
\Inst_debounce_normal_or_edgedetect|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Add0~37_sumout\ = SUM(( \Inst_debounce_normal_or_edgedetect|q_reg\(3) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~34\ ))
-- \Inst_debounce_normal_or_edgedetect|Add0~38\ = CARRY(( \Inst_debounce_normal_or_edgedetect|q_reg\(3) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(3),
	cin => \Inst_debounce_normal_or_edgedetect|Add0~34\,
	sumout => \Inst_debounce_normal_or_edgedetect|Add0~37_sumout\,
	cout => \Inst_debounce_normal_or_edgedetect|Add0~38\);

-- Location: FF_X37_Y12_N7
\Inst_debounce_normal_or_edgedetect|q_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|Add0~37_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|q_reg\(3));

-- Location: LABCELL_X37_Y12_N9
\Inst_debounce_normal_or_edgedetect|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Add0~41_sumout\ = SUM(( \Inst_debounce_normal_or_edgedetect|q_reg\(4) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~38\ ))
-- \Inst_debounce_normal_or_edgedetect|Add0~42\ = CARRY(( \Inst_debounce_normal_or_edgedetect|q_reg\(4) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(4),
	cin => \Inst_debounce_normal_or_edgedetect|Add0~38\,
	sumout => \Inst_debounce_normal_or_edgedetect|Add0~41_sumout\,
	cout => \Inst_debounce_normal_or_edgedetect|Add0~42\);

-- Location: FF_X37_Y12_N11
\Inst_debounce_normal_or_edgedetect|q_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|Add0~41_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|q_reg\(4));

-- Location: LABCELL_X37_Y12_N12
\Inst_debounce_normal_or_edgedetect|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Add0~45_sumout\ = SUM(( \Inst_debounce_normal_or_edgedetect|q_reg\(5) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~42\ ))
-- \Inst_debounce_normal_or_edgedetect|Add0~46\ = CARRY(( \Inst_debounce_normal_or_edgedetect|q_reg\(5) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(5),
	cin => \Inst_debounce_normal_or_edgedetect|Add0~42\,
	sumout => \Inst_debounce_normal_or_edgedetect|Add0~45_sumout\,
	cout => \Inst_debounce_normal_or_edgedetect|Add0~46\);

-- Location: FF_X37_Y12_N14
\Inst_debounce_normal_or_edgedetect|q_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|Add0~45_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|q_reg\(5));

-- Location: LABCELL_X37_Y12_N15
\Inst_debounce_normal_or_edgedetect|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Add0~49_sumout\ = SUM(( \Inst_debounce_normal_or_edgedetect|q_reg\(6) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~46\ ))
-- \Inst_debounce_normal_or_edgedetect|Add0~50\ = CARRY(( \Inst_debounce_normal_or_edgedetect|q_reg\(6) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(6),
	cin => \Inst_debounce_normal_or_edgedetect|Add0~46\,
	sumout => \Inst_debounce_normal_or_edgedetect|Add0~49_sumout\,
	cout => \Inst_debounce_normal_or_edgedetect|Add0~50\);

-- Location: FF_X37_Y12_N16
\Inst_debounce_normal_or_edgedetect|q_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|Add0~49_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|q_reg\(6));

-- Location: LABCELL_X37_Y12_N18
\Inst_debounce_normal_or_edgedetect|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Add0~53_sumout\ = SUM(( \Inst_debounce_normal_or_edgedetect|q_reg\(7) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~50\ ))
-- \Inst_debounce_normal_or_edgedetect|Add0~54\ = CARRY(( \Inst_debounce_normal_or_edgedetect|q_reg\(7) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(7),
	cin => \Inst_debounce_normal_or_edgedetect|Add0~50\,
	sumout => \Inst_debounce_normal_or_edgedetect|Add0~53_sumout\,
	cout => \Inst_debounce_normal_or_edgedetect|Add0~54\);

-- Location: FF_X37_Y12_N19
\Inst_debounce_normal_or_edgedetect|q_reg[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|Add0~53_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|q_reg[7]~DUPLICATE_q\);

-- Location: LABCELL_X37_Y12_N21
\Inst_debounce_normal_or_edgedetect|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Add0~57_sumout\ = SUM(( \Inst_debounce_normal_or_edgedetect|q_reg\(8) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~54\ ))
-- \Inst_debounce_normal_or_edgedetect|Add0~58\ = CARRY(( \Inst_debounce_normal_or_edgedetect|q_reg\(8) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(8),
	cin => \Inst_debounce_normal_or_edgedetect|Add0~54\,
	sumout => \Inst_debounce_normal_or_edgedetect|Add0~57_sumout\,
	cout => \Inst_debounce_normal_or_edgedetect|Add0~58\);

-- Location: FF_X37_Y12_N22
\Inst_debounce_normal_or_edgedetect|q_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|Add0~57_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|q_reg\(8));

-- Location: LABCELL_X37_Y12_N24
\Inst_debounce_normal_or_edgedetect|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Add0~61_sumout\ = SUM(( \Inst_debounce_normal_or_edgedetect|q_reg\(9) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~58\ ))
-- \Inst_debounce_normal_or_edgedetect|Add0~62\ = CARRY(( \Inst_debounce_normal_or_edgedetect|q_reg\(9) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(9),
	cin => \Inst_debounce_normal_or_edgedetect|Add0~58\,
	sumout => \Inst_debounce_normal_or_edgedetect|Add0~61_sumout\,
	cout => \Inst_debounce_normal_or_edgedetect|Add0~62\);

-- Location: FF_X37_Y12_N25
\Inst_debounce_normal_or_edgedetect|q_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|Add0~61_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|q_reg\(9));

-- Location: LABCELL_X37_Y12_N27
\Inst_debounce_normal_or_edgedetect|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Add0~65_sumout\ = SUM(( \Inst_debounce_normal_or_edgedetect|q_reg\(10) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~62\ ))
-- \Inst_debounce_normal_or_edgedetect|Add0~66\ = CARRY(( \Inst_debounce_normal_or_edgedetect|q_reg\(10) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(10),
	cin => \Inst_debounce_normal_or_edgedetect|Add0~62\,
	sumout => \Inst_debounce_normal_or_edgedetect|Add0~65_sumout\,
	cout => \Inst_debounce_normal_or_edgedetect|Add0~66\);

-- Location: FF_X37_Y12_N28
\Inst_debounce_normal_or_edgedetect|q_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|Add0~65_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|q_reg\(10));

-- Location: LABCELL_X37_Y12_N30
\Inst_debounce_normal_or_edgedetect|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Add0~69_sumout\ = SUM(( \Inst_debounce_normal_or_edgedetect|q_reg\(11) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~66\ ))
-- \Inst_debounce_normal_or_edgedetect|Add0~70\ = CARRY(( \Inst_debounce_normal_or_edgedetect|q_reg\(11) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(11),
	cin => \Inst_debounce_normal_or_edgedetect|Add0~66\,
	sumout => \Inst_debounce_normal_or_edgedetect|Add0~69_sumout\,
	cout => \Inst_debounce_normal_or_edgedetect|Add0~70\);

-- Location: FF_X37_Y12_N31
\Inst_debounce_normal_or_edgedetect|q_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|Add0~69_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|q_reg\(11));

-- Location: MLABCELL_X39_Y12_N36
\Inst_debounce_normal_or_edgedetect|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Equal0~2_combout\ = ( !\Inst_debounce_normal_or_edgedetect|q_reg\(10) & ( !\Inst_debounce_normal_or_edgedetect|q_reg\(6) & ( (!\Inst_debounce_normal_or_edgedetect|q_reg[7]~DUPLICATE_q\ & 
-- (!\Inst_debounce_normal_or_edgedetect|q_reg\(11) & (!\Inst_debounce_normal_or_edgedetect|q_reg\(9) & !\Inst_debounce_normal_or_edgedetect|q_reg\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg[7]~DUPLICATE_q\,
	datab => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(11),
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(9),
	datad => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(8),
	datae => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(10),
	dataf => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(6),
	combout => \Inst_debounce_normal_or_edgedetect|Equal0~2_combout\);

-- Location: LABCELL_X37_Y12_N33
\Inst_debounce_normal_or_edgedetect|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Add0~5_sumout\ = SUM(( \Inst_debounce_normal_or_edgedetect|q_reg\(12) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~70\ ))
-- \Inst_debounce_normal_or_edgedetect|Add0~6\ = CARRY(( \Inst_debounce_normal_or_edgedetect|q_reg\(12) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(12),
	cin => \Inst_debounce_normal_or_edgedetect|Add0~70\,
	sumout => \Inst_debounce_normal_or_edgedetect|Add0~5_sumout\,
	cout => \Inst_debounce_normal_or_edgedetect|Add0~6\);

-- Location: FF_X37_Y12_N35
\Inst_debounce_normal_or_edgedetect|q_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|Add0~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|q_reg\(12));

-- Location: LABCELL_X37_Y12_N36
\Inst_debounce_normal_or_edgedetect|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Add0~9_sumout\ = SUM(( \Inst_debounce_normal_or_edgedetect|q_reg\(13) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~6\ ))
-- \Inst_debounce_normal_or_edgedetect|Add0~10\ = CARRY(( \Inst_debounce_normal_or_edgedetect|q_reg\(13) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(13),
	cin => \Inst_debounce_normal_or_edgedetect|Add0~6\,
	sumout => \Inst_debounce_normal_or_edgedetect|Add0~9_sumout\,
	cout => \Inst_debounce_normal_or_edgedetect|Add0~10\);

-- Location: FF_X37_Y12_N38
\Inst_debounce_normal_or_edgedetect|q_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|Add0~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|q_reg\(13));

-- Location: LABCELL_X37_Y12_N39
\Inst_debounce_normal_or_edgedetect|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Add0~13_sumout\ = SUM(( \Inst_debounce_normal_or_edgedetect|q_reg\(14) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~10\ ))
-- \Inst_debounce_normal_or_edgedetect|Add0~14\ = CARRY(( \Inst_debounce_normal_or_edgedetect|q_reg\(14) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(14),
	cin => \Inst_debounce_normal_or_edgedetect|Add0~10\,
	sumout => \Inst_debounce_normal_or_edgedetect|Add0~13_sumout\,
	cout => \Inst_debounce_normal_or_edgedetect|Add0~14\);

-- Location: FF_X37_Y12_N41
\Inst_debounce_normal_or_edgedetect|q_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|Add0~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|q_reg\(14));

-- Location: LABCELL_X37_Y12_N42
\Inst_debounce_normal_or_edgedetect|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Add0~17_sumout\ = SUM(( \Inst_debounce_normal_or_edgedetect|q_reg\(15) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~14\ ))
-- \Inst_debounce_normal_or_edgedetect|Add0~18\ = CARRY(( \Inst_debounce_normal_or_edgedetect|q_reg\(15) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(15),
	cin => \Inst_debounce_normal_or_edgedetect|Add0~14\,
	sumout => \Inst_debounce_normal_or_edgedetect|Add0~17_sumout\,
	cout => \Inst_debounce_normal_or_edgedetect|Add0~18\);

-- Location: FF_X37_Y12_N44
\Inst_debounce_normal_or_edgedetect|q_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|Add0~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|q_reg\(15));

-- Location: LABCELL_X37_Y12_N45
\Inst_debounce_normal_or_edgedetect|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Add0~21_sumout\ = SUM(( \Inst_debounce_normal_or_edgedetect|q_reg\(16) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~18\ ))
-- \Inst_debounce_normal_or_edgedetect|Add0~22\ = CARRY(( \Inst_debounce_normal_or_edgedetect|q_reg\(16) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(16),
	cin => \Inst_debounce_normal_or_edgedetect|Add0~18\,
	sumout => \Inst_debounce_normal_or_edgedetect|Add0~21_sumout\,
	cout => \Inst_debounce_normal_or_edgedetect|Add0~22\);

-- Location: FF_X37_Y12_N47
\Inst_debounce_normal_or_edgedetect|q_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|Add0~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|q_reg\(16));

-- Location: LABCELL_X37_Y12_N48
\Inst_debounce_normal_or_edgedetect|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Add0~25_sumout\ = SUM(( \Inst_debounce_normal_or_edgedetect|q_reg\(17) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~22\ ))
-- \Inst_debounce_normal_or_edgedetect|Add0~26\ = CARRY(( \Inst_debounce_normal_or_edgedetect|q_reg\(17) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(17),
	cin => \Inst_debounce_normal_or_edgedetect|Add0~22\,
	sumout => \Inst_debounce_normal_or_edgedetect|Add0~25_sumout\,
	cout => \Inst_debounce_normal_or_edgedetect|Add0~26\);

-- Location: FF_X37_Y12_N50
\Inst_debounce_normal_or_edgedetect|q_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|Add0~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|q_reg\(17));

-- Location: LABCELL_X37_Y12_N54
\Inst_debounce_normal_or_edgedetect|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Equal0~0_combout\ = ( !\Inst_debounce_normal_or_edgedetect|q_reg\(16) & ( !\Inst_debounce_normal_or_edgedetect|q_reg\(12) & ( (!\Inst_debounce_normal_or_edgedetect|q_reg\(13) & 
-- (!\Inst_debounce_normal_or_edgedetect|q_reg\(14) & (!\Inst_debounce_normal_or_edgedetect|q_reg\(17) & !\Inst_debounce_normal_or_edgedetect|q_reg\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(13),
	datab => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(14),
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(17),
	datad => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(15),
	datae => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(16),
	dataf => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(12),
	combout => \Inst_debounce_normal_or_edgedetect|Equal0~0_combout\);

-- Location: FF_X37_Y12_N10
\Inst_debounce_normal_or_edgedetect|q_reg[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|Add0~41_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|q_reg[4]~DUPLICATE_q\);

-- Location: FF_X37_Y12_N4
\Inst_debounce_normal_or_edgedetect|q_reg[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|Add0~33_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|q_reg[2]~DUPLICATE_q\);

-- Location: FF_X39_Y12_N26
\Inst_debounce_normal_or_edgedetect|q_reg[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|q_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|q_reg[0]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y12_N42
\Inst_debounce_normal_or_edgedetect|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Equal0~1_combout\ = ( !\Inst_debounce_normal_or_edgedetect|q_reg[2]~DUPLICATE_q\ & ( !\Inst_debounce_normal_or_edgedetect|q_reg[0]~DUPLICATE_q\ & ( (!\Inst_debounce_normal_or_edgedetect|q_reg\(1) & 
-- (!\Inst_debounce_normal_or_edgedetect|q_reg[4]~DUPLICATE_q\ & (!\Inst_debounce_normal_or_edgedetect|q_reg\(5) & !\Inst_debounce_normal_or_edgedetect|q_reg\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(1),
	datab => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg[4]~DUPLICATE_q\,
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(5),
	datad => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(3),
	datae => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg[2]~DUPLICATE_q\,
	dataf => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg[0]~DUPLICATE_q\,
	combout => \Inst_debounce_normal_or_edgedetect|Equal0~1_combout\);

-- Location: IOIBUF_X36_Y0_N18
\slide_sw_resend_reg_values~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_slide_sw_resend_reg_values,
	o => \slide_sw_resend_reg_values~input_o\);

-- Location: LABCELL_X37_Y12_N51
\Inst_debounce_normal_or_edgedetect|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Add0~1_sumout\ = SUM(( \Inst_debounce_normal_or_edgedetect|q_reg\(18) ) + ( GND ) + ( \Inst_debounce_normal_or_edgedetect|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(18),
	cin => \Inst_debounce_normal_or_edgedetect|Add0~26\,
	sumout => \Inst_debounce_normal_or_edgedetect|Add0~1_sumout\);

-- Location: FF_X37_Y12_N52
\Inst_debounce_normal_or_edgedetect|q_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|q_reg\(18));

-- Location: LABCELL_X40_Y16_N30
\Inst_debounce_normal_or_edgedetect|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Equal0~3_combout\ = ( \Inst_debounce_normal_or_edgedetect|Equal0~0_combout\ & ( (!\Inst_debounce_normal_or_edgedetect|q_reg\(18) & (\Inst_debounce_normal_or_edgedetect|Equal0~1_combout\ & 
-- \Inst_debounce_normal_or_edgedetect|Equal0~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(18),
	datab => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~1_combout\,
	datad => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~2_combout\,
	dataf => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~0_combout\,
	combout => \Inst_debounce_normal_or_edgedetect|Equal0~3_combout\);

-- Location: MLABCELL_X39_Y12_N12
\Inst_debounce_resend|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|Selector3~0_combout\ = ( \Inst_debounce_resend|state_reg.wait1_3~q\ & ( \Inst_debounce_resend|state_reg.wait1_2~q\ ) ) # ( !\Inst_debounce_resend|state_reg.wait1_3~q\ & ( \Inst_debounce_resend|state_reg.wait1_2~q\ & ( 
-- (\Inst_debounce_normal_or_edgedetect|Equal0~2_combout\ & (!\Inst_debounce_normal_or_edgedetect|q_reg\(18) & (\Inst_debounce_normal_or_edgedetect|Equal0~0_combout\ & \Inst_debounce_normal_or_edgedetect|Equal0~1_combout\))) ) ) ) # ( 
-- \Inst_debounce_resend|state_reg.wait1_3~q\ & ( !\Inst_debounce_resend|state_reg.wait1_2~q\ & ( (!\Inst_debounce_normal_or_edgedetect|Equal0~2_combout\) # (((!\Inst_debounce_normal_or_edgedetect|Equal0~0_combout\) # 
-- (!\Inst_debounce_normal_or_edgedetect|Equal0~1_combout\)) # (\Inst_debounce_normal_or_edgedetect|q_reg\(18))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111101100000000000001001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~2_combout\,
	datab => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(18),
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~0_combout\,
	datad => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~1_combout\,
	datae => \Inst_debounce_resend|ALT_INV_state_reg.wait1_3~q\,
	dataf => \Inst_debounce_resend|ALT_INV_state_reg.wait1_2~q\,
	combout => \Inst_debounce_resend|Selector3~0_combout\);

-- Location: IOIBUF_X36_Y0_N1
\btn_RESET~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_btn_RESET,
	o => \btn_RESET~input_o\);

-- Location: FF_X39_Y12_N14
\Inst_debounce_resend|state_reg.wait1_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_resend|Selector3~0_combout\,
	clrn => \btn_RESET~input_o\,
	sclr => \slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|state_reg.wait1_3~q\);

-- Location: LABCELL_X40_Y16_N57
\Inst_debounce_resend|state_reg.wait0_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|state_reg.wait0_1~0_combout\ = ( !\Inst_debounce_resend|state_reg.wait1_2~q\ & ( (!\Inst_debounce_resend|state_reg.wait1_1~q\ & !\Inst_debounce_resend|state_reg.wait1_3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_debounce_resend|ALT_INV_state_reg.wait1_1~q\,
	datad => \Inst_debounce_resend|ALT_INV_state_reg.wait1_3~q\,
	dataf => \Inst_debounce_resend|ALT_INV_state_reg.wait1_2~q\,
	combout => \Inst_debounce_resend|state_reg.wait0_1~0_combout\);

-- Location: LABCELL_X40_Y16_N42
\Inst_debounce_resend|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|Selector4~0_combout\ = ( !\slide_sw_resend_reg_values~input_o\ & ( \Inst_debounce_resend|state_reg.zero~q\ & ( (!\Inst_debounce_resend|state_reg.wait1_2~q\ & (!\Inst_debounce_resend|state_reg.wait1_1~q\ & 
-- ((!\Inst_debounce_resend|state_reg.wait1_3~q\) # (\Inst_debounce_normal_or_edgedetect|Equal0~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_resend|ALT_INV_state_reg.wait1_2~q\,
	datab => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~3_combout\,
	datac => \Inst_debounce_resend|ALT_INV_state_reg.wait1_3~q\,
	datad => \Inst_debounce_resend|ALT_INV_state_reg.wait1_1~q\,
	datae => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	dataf => \Inst_debounce_resend|ALT_INV_state_reg.zero~q\,
	combout => \Inst_debounce_resend|Selector4~0_combout\);

-- Location: FF_X40_Y16_N44
\Inst_debounce_resend|state_reg.one\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_resend|Selector4~0_combout\,
	clrn => \btn_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|state_reg.one~q\);

-- Location: LABCELL_X40_Y16_N48
\Inst_debounce_resend|state_reg.wait0_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|state_reg.wait0_1~1_combout\ = ( \Inst_debounce_resend|state_reg.wait0_1~q\ & ( \Inst_debounce_resend|state_reg.zero~q\ & ( ((\slide_sw_resend_reg_values~input_o\ & (!\Inst_debounce_normal_or_edgedetect|Equal0~3_combout\ & 
-- \Inst_debounce_resend|state_reg.wait0_1~0_combout\))) # (\Inst_debounce_resend|state_reg.one~q\) ) ) ) # ( !\Inst_debounce_resend|state_reg.wait0_1~q\ & ( \Inst_debounce_resend|state_reg.zero~q\ & ( (\slide_sw_resend_reg_values~input_o\ & 
-- \Inst_debounce_resend|state_reg.one~q\) ) ) ) # ( \Inst_debounce_resend|state_reg.wait0_1~q\ & ( !\Inst_debounce_resend|state_reg.zero~q\ & ( \slide_sw_resend_reg_values~input_o\ ) ) ) # ( !\Inst_debounce_resend|state_reg.wait0_1~q\ & ( 
-- !\Inst_debounce_resend|state_reg.zero~q\ & ( (\slide_sw_resend_reg_values~input_o\ & \Inst_debounce_resend|state_reg.one~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101010101010101010100000000010101010000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	datab => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~3_combout\,
	datac => \Inst_debounce_resend|ALT_INV_state_reg.wait0_1~0_combout\,
	datad => \Inst_debounce_resend|ALT_INV_state_reg.one~q\,
	datae => \Inst_debounce_resend|ALT_INV_state_reg.wait0_1~q\,
	dataf => \Inst_debounce_resend|ALT_INV_state_reg.zero~q\,
	combout => \Inst_debounce_resend|state_reg.wait0_1~1_combout\);

-- Location: FF_X40_Y16_N50
\Inst_debounce_resend|state_reg.wait0_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_resend|state_reg.wait0_1~1_combout\,
	clrn => \btn_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|state_reg.wait0_1~q\);

-- Location: LABCELL_X40_Y16_N24
\Inst_debounce_resend|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|Selector6~0_combout\ = ( \Inst_debounce_resend|state_reg.wait0_2~q\ & ( \Inst_debounce_normal_or_edgedetect|Equal0~0_combout\ & ( ((!\Inst_debounce_normal_or_edgedetect|Equal0~1_combout\) # 
-- ((!\Inst_debounce_normal_or_edgedetect|Equal0~2_combout\) # (\Inst_debounce_normal_or_edgedetect|q_reg\(18)))) # (\Inst_debounce_resend|state_reg.wait0_1~q\) ) ) ) # ( !\Inst_debounce_resend|state_reg.wait0_2~q\ & ( 
-- \Inst_debounce_normal_or_edgedetect|Equal0~0_combout\ & ( (\Inst_debounce_resend|state_reg.wait0_1~q\ & (\Inst_debounce_normal_or_edgedetect|Equal0~1_combout\ & (!\Inst_debounce_normal_or_edgedetect|q_reg\(18) & 
-- \Inst_debounce_normal_or_edgedetect|Equal0~2_combout\))) ) ) ) # ( \Inst_debounce_resend|state_reg.wait0_2~q\ & ( !\Inst_debounce_normal_or_edgedetect|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000100001111111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_resend|ALT_INV_state_reg.wait0_1~q\,
	datab => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~1_combout\,
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(18),
	datad => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~2_combout\,
	datae => \Inst_debounce_resend|ALT_INV_state_reg.wait0_2~q\,
	dataf => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~0_combout\,
	combout => \Inst_debounce_resend|Selector6~0_combout\);

-- Location: FF_X40_Y16_N26
\Inst_debounce_resend|state_reg.wait0_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_resend|Selector6~0_combout\,
	clrn => \btn_RESET~input_o\,
	sclr => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|state_reg.wait0_2~q\);

-- Location: LABCELL_X40_Y16_N21
\Inst_debounce_resend|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|Selector7~0_combout\ = ( \Inst_debounce_resend|state_reg.wait0_3~q\ & ( \Inst_debounce_normal_or_edgedetect|Equal0~0_combout\ & ( ((!\Inst_debounce_normal_or_edgedetect|Equal0~2_combout\) # 
-- ((!\Inst_debounce_normal_or_edgedetect|Equal0~1_combout\) # (\Inst_debounce_resend|state_reg.wait0_2~q\))) # (\Inst_debounce_normal_or_edgedetect|q_reg\(18)) ) ) ) # ( !\Inst_debounce_resend|state_reg.wait0_3~q\ & ( 
-- \Inst_debounce_normal_or_edgedetect|Equal0~0_combout\ & ( (!\Inst_debounce_normal_or_edgedetect|q_reg\(18) & (\Inst_debounce_normal_or_edgedetect|Equal0~2_combout\ & (\Inst_debounce_normal_or_edgedetect|Equal0~1_combout\ & 
-- \Inst_debounce_resend|state_reg.wait0_2~q\))) ) ) ) # ( \Inst_debounce_resend|state_reg.wait0_3~q\ & ( !\Inst_debounce_normal_or_edgedetect|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000101111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(18),
	datab => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~2_combout\,
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~1_combout\,
	datad => \Inst_debounce_resend|ALT_INV_state_reg.wait0_2~q\,
	datae => \Inst_debounce_resend|ALT_INV_state_reg.wait0_3~q\,
	dataf => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~0_combout\,
	combout => \Inst_debounce_resend|Selector7~0_combout\);

-- Location: FF_X40_Y16_N23
\Inst_debounce_resend|state_reg.wait0_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_resend|Selector7~0_combout\,
	clrn => \btn_RESET~input_o\,
	sclr => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|state_reg.wait0_3~q\);

-- Location: LABCELL_X40_Y16_N0
\Inst_debounce_resend|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|Selector0~0_combout\ = ( \slide_sw_resend_reg_values~input_o\ & ( \Inst_debounce_resend|state_reg.wait0_1~q\ ) ) # ( !\slide_sw_resend_reg_values~input_o\ & ( \Inst_debounce_resend|state_reg.wait0_1~q\ ) ) # ( 
-- \slide_sw_resend_reg_values~input_o\ & ( !\Inst_debounce_resend|state_reg.wait0_1~q\ & ( (((\Inst_debounce_resend|state_reg.wait0_3~q\ & !\Inst_debounce_normal_or_edgedetect|Equal0~3_combout\)) # (\Inst_debounce_resend|state_reg.one~q\)) # 
-- (\Inst_debounce_resend|state_reg.wait0_2~q\) ) ) ) # ( !\slide_sw_resend_reg_values~input_o\ & ( !\Inst_debounce_resend|state_reg.wait0_1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111010011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_resend|ALT_INV_state_reg.wait0_3~q\,
	datab => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~3_combout\,
	datac => \Inst_debounce_resend|ALT_INV_state_reg.wait0_2~q\,
	datad => \Inst_debounce_resend|ALT_INV_state_reg.one~q\,
	datae => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	dataf => \Inst_debounce_resend|ALT_INV_state_reg.wait0_1~q\,
	combout => \Inst_debounce_resend|Selector0~0_combout\);

-- Location: FF_X40_Y16_N2
\Inst_debounce_resend|state_reg.zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_resend|Selector0~0_combout\,
	clrn => \btn_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|state_reg.zero~q\);

-- Location: LABCELL_X40_Y16_N6
\Inst_debounce_resend|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|Selector1~0_combout\ = ( \Inst_debounce_resend|state_reg.wait1_1~q\ & ( \Inst_debounce_resend|state_reg.zero~q\ & ( (!\slide_sw_resend_reg_values~input_o\ & !\Inst_debounce_normal_or_edgedetect|Equal0~3_combout\) ) ) ) # ( 
-- \Inst_debounce_resend|state_reg.wait1_1~q\ & ( !\Inst_debounce_resend|state_reg.zero~q\ & ( !\slide_sw_resend_reg_values~input_o\ ) ) ) # ( !\Inst_debounce_resend|state_reg.wait1_1~q\ & ( !\Inst_debounce_resend|state_reg.zero~q\ & ( 
-- !\slide_sw_resend_reg_values~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_slide_sw_resend_reg_values~input_o\,
	datad => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~3_combout\,
	datae => \Inst_debounce_resend|ALT_INV_state_reg.wait1_1~q\,
	dataf => \Inst_debounce_resend|ALT_INV_state_reg.zero~q\,
	combout => \Inst_debounce_resend|Selector1~0_combout\);

-- Location: FF_X40_Y16_N8
\Inst_debounce_resend|state_reg.wait1_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_resend|Selector1~0_combout\,
	clrn => \btn_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|state_reg.wait1_1~q\);

-- Location: MLABCELL_X39_Y12_N33
\Inst_debounce_resend|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|Selector2~0_combout\ = ( \Inst_debounce_resend|state_reg.wait1_2~q\ & ( \Inst_debounce_normal_or_edgedetect|q_reg\(18) ) ) # ( \Inst_debounce_resend|state_reg.wait1_2~q\ & ( !\Inst_debounce_normal_or_edgedetect|q_reg\(18) & ( 
-- (!\Inst_debounce_normal_or_edgedetect|Equal0~2_combout\) # ((!\Inst_debounce_normal_or_edgedetect|Equal0~0_combout\) # ((!\Inst_debounce_normal_or_edgedetect|Equal0~1_combout\) # (\Inst_debounce_resend|state_reg.wait1_1~q\))) ) ) ) # ( 
-- !\Inst_debounce_resend|state_reg.wait1_2~q\ & ( !\Inst_debounce_normal_or_edgedetect|q_reg\(18) & ( (\Inst_debounce_normal_or_edgedetect|Equal0~2_combout\ & (\Inst_debounce_normal_or_edgedetect|Equal0~0_combout\ & 
-- (\Inst_debounce_normal_or_edgedetect|Equal0~1_combout\ & \Inst_debounce_resend|state_reg.wait1_1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111101111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~2_combout\,
	datab => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~0_combout\,
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~1_combout\,
	datad => \Inst_debounce_resend|ALT_INV_state_reg.wait1_1~q\,
	datae => \Inst_debounce_resend|ALT_INV_state_reg.wait1_2~q\,
	dataf => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(18),
	combout => \Inst_debounce_resend|Selector2~0_combout\);

-- Location: FF_X39_Y12_N35
\Inst_debounce_resend|state_reg.wait1_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_resend|Selector2~0_combout\,
	clrn => \btn_RESET~input_o\,
	sclr => \slide_sw_resend_reg_values~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_resend|state_reg.wait1_2~q\);

-- Location: LABCELL_X40_Y16_N15
\Inst_debounce_resend|WideOr0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_resend|WideOr0~combout\ = ( !\Inst_debounce_resend|state_reg.wait1_3~q\ & ( !\Inst_debounce_resend|state_reg.wait1_1~q\ & ( (!\Inst_debounce_resend|state_reg.wait1_2~q\ & \Inst_debounce_resend|state_reg.zero~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_resend|ALT_INV_state_reg.wait1_2~q\,
	datac => \Inst_debounce_resend|ALT_INV_state_reg.zero~q\,
	datae => \Inst_debounce_resend|ALT_INV_state_reg.wait1_3~q\,
	dataf => \Inst_debounce_resend|ALT_INV_state_reg.wait1_1~q\,
	combout => \Inst_debounce_resend|WideOr0~combout\);

-- Location: FF_X42_Y1_N5
\Inst_ov7670_controller|Inst_ov7670_registers|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~5_sumout\,
	sclr => \Inst_debounce_resend|WideOr0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(1));

-- Location: LABCELL_X42_Y1_N6
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~9_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(2) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~6\ ))
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~10\ = CARRY(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(2) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(2),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~6\,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~9_sumout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~10\);

-- Location: FF_X42_Y1_N7
\Inst_ov7670_controller|Inst_ov7670_registers|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~9_sumout\,
	sclr => \Inst_debounce_resend|WideOr0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(2));

-- Location: LABCELL_X42_Y1_N9
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~13_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(3) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~10\ ))
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~14\ = CARRY(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(3) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(3),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~10\,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~13_sumout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~14\);

-- Location: FF_X42_Y1_N10
\Inst_ov7670_controller|Inst_ov7670_registers|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~13_sumout\,
	sclr => \Inst_debounce_resend|WideOr0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(3));

-- Location: LABCELL_X42_Y1_N12
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~17_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(4) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~14\ ))
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~18\ = CARRY(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(4) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(4),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~14\,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~17_sumout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~18\);

-- Location: FF_X42_Y1_N13
\Inst_ov7670_controller|Inst_ov7670_registers|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~17_sumout\,
	sclr => \Inst_debounce_resend|WideOr0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(4));

-- Location: LABCELL_X42_Y1_N15
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~21_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(5) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~18\ ))
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~22\ = CARRY(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(5) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(5),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~18\,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~21_sumout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~22\);

-- Location: FF_X42_Y1_N16
\Inst_ov7670_controller|Inst_ov7670_registers|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~21_sumout\,
	sclr => \Inst_debounce_resend|WideOr0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(5));

-- Location: LABCELL_X42_Y1_N18
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~25_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(6) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~22\ ))
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~26\ = CARRY(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(6) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(6),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~22\,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~25_sumout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~26\);

-- Location: FF_X42_Y1_N20
\Inst_ov7670_controller|Inst_ov7670_registers|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~25_sumout\,
	sclr => \Inst_debounce_resend|WideOr0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(6));

-- Location: LABCELL_X42_Y1_N21
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~29_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(7) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(7),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~26\,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~29_sumout\);

-- Location: FF_X42_Y1_N22
\Inst_ov7670_controller|Inst_ov7670_registers|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~29_sumout\,
	sclr => \Inst_debounce_resend|WideOr0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(7));

-- Location: M10K_X41_Y1_N0
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0",
	mem_init1 => "FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FF",
	mem_init0 => "FF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0501D041CD0704D0308D0210D00059000690008900009000F1000710F2B10082E052D60009600472002B201E3C0549C08E1C0B8EC0D0AC0D0CC0E09408944040840EC78040680D2F008670050C00DE580C0980254C08618088E800088003BC0781A0022A094CA0E84A0308A02C0A002F201C280205C0080200020000310007C0003000088020480014800148",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "digital_cam_impl4.digital_cam_impl40.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_sn71:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	portaaddr => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y1_N48
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ = ( \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\ & ( 
-- \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ & ( (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\ & 
-- \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a4\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a5\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a1\,
	datae => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a2\,
	dataf => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\);

-- Location: LABCELL_X43_Y1_N48
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ = (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\ & \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a15\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a14\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a12\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a13\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\);

-- Location: FF_X47_Y1_N52
\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~DUPLICATE_q\);

-- Location: LABCELL_X48_Y1_N0
\Inst_ov7670_controller|Inst_i2c_sender|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~13_sumout\ = SUM(( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(0) ) + ( VCC ) + ( !VCC ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~14\ = CARRY(( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(0),
	cin => GND,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~13_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~14\);

-- Location: LABCELL_X48_Y1_N42
\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(2) & ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(1) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(0) & 
-- (\Inst_ov7670_controller|Inst_i2c_sender|divider\(3) & (\Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & \Inst_ov7670_controller|Inst_i2c_sender|divider\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(0),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(3),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(4),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(5),
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(2),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(1),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\);

-- Location: MLABCELL_X47_Y1_N45
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(7) & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal4~0_combout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\);

-- Location: LABCELL_X48_Y1_N36
\Inst_ov7670_controller|Inst_i2c_sender|divider~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider~4_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider\(0)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0_combout\ & (((!\Inst_ov7670_controller|Inst_i2c_sender|Add0~13_sumout\)))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0_combout\ & (((\Inst_ov7670_controller|Inst_i2c_sender|divider\(0))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000111110101101100011111010100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[2]~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~13_sumout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(0),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider~4_combout\);

-- Location: FF_X48_Y1_N38
\Inst_ov7670_controller|Inst_i2c_sender|divider[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(0));

-- Location: LABCELL_X48_Y1_N3
\Inst_ov7670_controller|Inst_i2c_sender|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~9_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(1) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~14\ ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~10\ = CARRY(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(1) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(1),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~14\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~9_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~10\);

-- Location: LABCELL_X48_Y1_N33
\Inst_ov7670_controller|Inst_i2c_sender|divider[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~3_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|divider\(1)) ) ) # ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|Add0~9_sumout\)) # (\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0_combout\ & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~9_sumout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[2]~0_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(1),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~3_combout\);

-- Location: FF_X48_Y1_N35
\Inst_ov7670_controller|Inst_i2c_sender|divider[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(1));

-- Location: LABCELL_X48_Y1_N6
\Inst_ov7670_controller|Inst_i2c_sender|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~17_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(2) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~10\ ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~18\ = CARRY(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(2) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(2),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~10\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~17_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~18\);

-- Location: LABCELL_X48_Y1_N39
\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~5_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|divider\(2)) ) ) # ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|Add0~17_sumout\)) # (\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0_combout\ & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[2]~0_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~17_sumout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(2),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~5_combout\);

-- Location: FF_X48_Y1_N40
\Inst_ov7670_controller|Inst_i2c_sender|divider[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(2));

-- Location: LABCELL_X48_Y1_N9
\Inst_ov7670_controller|Inst_i2c_sender|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~21_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(3) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~18\ ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~22\ = CARRY(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(3) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(3),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~18\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~21_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~22\);

-- Location: LABCELL_X48_Y1_N30
\Inst_ov7670_controller|Inst_i2c_sender|divider[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~6_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|divider\(3)) ) ) # ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|Add0~21_sumout\)) # (\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0_combout\ & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[2]~0_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~21_sumout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(3),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~6_combout\);

-- Location: FF_X48_Y1_N32
\Inst_ov7670_controller|Inst_i2c_sender|divider[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(3));

-- Location: LABCELL_X48_Y1_N12
\Inst_ov7670_controller|Inst_i2c_sender|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~25_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(4) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~22\ ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~26\ = CARRY(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(4) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(4),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~22\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~25_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~26\);

-- Location: LABCELL_X48_Y1_N54
\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~7_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|divider\(4)) ) ) # ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|Add0~25_sumout\)) # (\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0_combout\ & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[2]~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~25_sumout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(4),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~7_combout\);

-- Location: FF_X48_Y1_N56
\Inst_ov7670_controller|Inst_i2c_sender|divider[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(4));

-- Location: LABCELL_X48_Y1_N15
\Inst_ov7670_controller|Inst_i2c_sender|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~29_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(5) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~26\ ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~30\ = CARRY(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(5) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(5),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~26\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~29_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~30\);

-- Location: LABCELL_X48_Y1_N57
\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~8_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|divider\(5)) ) ) # ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|Add0~29_sumout\)) # (\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0_combout\ & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[2]~0_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~29_sumout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(5),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~8_combout\);

-- Location: FF_X48_Y1_N59
\Inst_ov7670_controller|Inst_i2c_sender|divider[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(5));

-- Location: LABCELL_X48_Y1_N18
\Inst_ov7670_controller|Inst_i2c_sender|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~5_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(6) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~30\ ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~6\ = CARRY(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(6) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~30\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~5_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~6\);

-- Location: LABCELL_X48_Y1_N21
\Inst_ov7670_controller|Inst_i2c_sender|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~1_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[7]~DUPLICATE_q\,
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~6\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~1_sumout\);

-- Location: MLABCELL_X47_Y1_N51
\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~1_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|divider\(7)) ) ) # ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|Add0~1_sumout\)) # (\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0_combout\ & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~1_sumout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[2]~0_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~1_combout\);

-- Location: FF_X47_Y1_N53
\Inst_ov7670_controller|Inst_i2c_sender|divider[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(7));

-- Location: MLABCELL_X47_Y1_N6
\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ = ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\);

-- Location: LABCELL_X48_Y1_N48
\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ = ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(2) & ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(1) & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider\(0) & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(3) & (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & !\Inst_ov7670_controller|Inst_i2c_sender|divider\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(0),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(3),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(4),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(5),
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(2),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(1),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\);

-- Location: LABCELL_X43_Y1_N6
\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) ) ) # ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ & \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\))) ) ) ) # ( \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ & 
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\))) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & ( 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ & 
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0_combout\);

-- Location: LABCELL_X48_Y1_N24
\Inst_ov7670_controller|Inst_i2c_sender|divider[6]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~2_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0_combout\ ) ) ) # 
-- ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|Add0~5_sumout\) # (\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0_combout\) ) ) ) # ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~0_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|Add0~5_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[2]~0_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~5_sumout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~2_combout\);

-- Location: FF_X48_Y1_N25
\Inst_ov7670_controller|Inst_i2c_sender|divider[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(6));

-- Location: LABCELL_X43_Y1_N39
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~37_combout\ = !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~37_combout\);

-- Location: LABCELL_X43_Y1_N42
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\ = ( \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ & ( (\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ & 
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	dataf => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\);

-- Location: MLABCELL_X47_Y1_N12
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & ( \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) & 
-- (\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)))) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & ( 
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) & (\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & 
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)))) ) ) ) # ( \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & ( !\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) & 
-- (((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))))) # (\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) & (\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ & 
-- (\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)))) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & ( !\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\ & ( 
-- (\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) & (\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001101000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal4~0_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	dataf => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~3_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\);

-- Location: FF_X43_Y1_N40
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~37_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0));

-- Location: MLABCELL_X47_Y1_N30
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(0),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0_combout\);

-- Location: FF_X47_Y1_N31
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1));

-- Location: MLABCELL_X47_Y1_N39
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(1),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\);

-- Location: FF_X47_Y1_N40
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2));

-- Location: LABCELL_X46_Y1_N21
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(2),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\);

-- Location: FF_X46_Y1_N22
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(3));

-- Location: LABCELL_X45_Y1_N54
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(3) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(3) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(3),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\);

-- Location: FF_X45_Y1_N55
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(4));

-- Location: LABCELL_X45_Y1_N45
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(4) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(4) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(4),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\);

-- Location: FF_X45_Y1_N46
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(5));

-- Location: LABCELL_X45_Y1_N42
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(5) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(5) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(5),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\);

-- Location: FF_X45_Y1_N43
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(6));

-- Location: LABCELL_X45_Y1_N33
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(6) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(6) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(6),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\);

-- Location: FF_X45_Y1_N34
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(7));

-- Location: LABCELL_X45_Y1_N30
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(7) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(7) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(7),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\);

-- Location: FF_X45_Y1_N32
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(8));

-- Location: LABCELL_X45_Y1_N57
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(8),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\);

-- Location: FF_X45_Y1_N58
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(9));

-- Location: LABCELL_X46_Y1_N51
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(9) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(9) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(9),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout\);

-- Location: FF_X46_Y1_N53
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10));

-- Location: LABCELL_X46_Y1_N54
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(10),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\);

-- Location: FF_X46_Y1_N55
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11));

-- Location: LABCELL_X46_Y1_N3
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~32_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(11),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~32_combout\);

-- Location: FF_X46_Y1_N4
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~32_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(12));

-- Location: LABCELL_X46_Y1_N36
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(12) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(12) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(12),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\);

-- Location: FF_X46_Y1_N37
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(13));

-- Location: LABCELL_X46_Y1_N15
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(13))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111110011001111111111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(13),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\);

-- Location: FF_X46_Y1_N16
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(14));

-- Location: LABCELL_X46_Y1_N12
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(14) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(14) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(14),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\);

-- Location: FF_X46_Y1_N14
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(15));

-- Location: LABCELL_X46_Y1_N9
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(15))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(15),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\);

-- Location: FF_X46_Y1_N10
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(16));

-- Location: LABCELL_X46_Y1_N6
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(16) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(16) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(16),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\);

-- Location: FF_X46_Y1_N7
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(17));

-- Location: LABCELL_X46_Y1_N39
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(17) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(17) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(17),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\);

-- Location: FF_X46_Y1_N40
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(18));

-- Location: LABCELL_X46_Y1_N42
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(18) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(18) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(18),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\);

-- Location: FF_X46_Y1_N43
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19));

-- Location: LABCELL_X46_Y1_N57
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(19),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\);

-- Location: FF_X46_Y1_N59
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20));

-- Location: MLABCELL_X47_Y1_N24
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(20),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\);

-- Location: FF_X47_Y1_N25
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(21));

-- Location: MLABCELL_X47_Y1_N21
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(21) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(21) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(21),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\);

-- Location: FF_X47_Y1_N23
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(22));

-- Location: MLABCELL_X47_Y1_N18
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(22))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(22),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\);

-- Location: FF_X47_Y1_N19
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(23));

-- Location: MLABCELL_X47_Y1_N27
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(23) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(23) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(23),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\);

-- Location: FF_X47_Y1_N29
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(24));

-- Location: LABCELL_X46_Y1_N48
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(24) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(24) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(24),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\);

-- Location: FF_X46_Y1_N49
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(25));

-- Location: LABCELL_X46_Y1_N33
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(25) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(25) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(25),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\);

-- Location: FF_X46_Y1_N34
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(26));

-- Location: LABCELL_X46_Y1_N30
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(26) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(26) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(26),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\);

-- Location: FF_X46_Y1_N32
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(27));

-- Location: LABCELL_X46_Y1_N45
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(27))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(27),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout\);

-- Location: FF_X46_Y1_N46
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28));

-- Location: LABCELL_X46_Y1_N0
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(28),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout\);

-- Location: FF_X46_Y1_N1
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]~DUPLICATE_q\);

-- Location: MLABCELL_X47_Y1_N33
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]~DUPLICATE_q\ ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]~DUPLICATE_q\ & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[29]~DUPLICATE_q\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\);

-- Location: FF_X47_Y1_N35
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30));

-- Location: MLABCELL_X47_Y1_N42
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(7) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6)) # ((!\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111101111111011111110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal4~0_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(30),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5_combout\);

-- Location: LABCELL_X43_Y1_N54
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~33_combout\ = ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\) # ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\))))) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( (((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000011110000111100001111000011100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[31]~5_combout\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	datag => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~33_combout\);

-- Location: FF_X43_Y1_N56
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31));

-- Location: FF_X43_Y1_N5
\Inst_ov7670_controller|Inst_i2c_sender|taken\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	asdata => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\,
	sclr => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|taken~q\);

-- Location: FF_X42_Y1_N1
\Inst_ov7670_controller|Inst_ov7670_registers|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~1_sumout\,
	sclr => \Inst_debounce_resend|WideOr0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(0));

-- Location: LABCELL_X43_Y1_N0
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ = ( \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\ & ( \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\ & ( 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\ & \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a8\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a6\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a11\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a10\,
	datae => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a7\,
	dataf => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a9\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\);

-- Location: LABCELL_X43_Y1_N45
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\) # 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111100000000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\);

-- Location: LABCELL_X45_Y1_N9
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~30_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & ( 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(0),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(2),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~30_combout\);

-- Location: FF_X45_Y1_N10
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2));

-- Location: LABCELL_X43_Y1_N51
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\ & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a15\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(2),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\);

-- Location: FF_X43_Y1_N52
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(3));

-- Location: LABCELL_X43_Y1_N18
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(3) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(3) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a14\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(3),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\);

-- Location: FF_X43_Y1_N20
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(4));

-- Location: LABCELL_X43_Y1_N21
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(4) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(4) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\ & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a13\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(4),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\);

-- Location: FF_X43_Y1_N23
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(5));

-- Location: LABCELL_X43_Y1_N30
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(5) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(5) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a12\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(5),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\);

-- Location: FF_X43_Y1_N31
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(6));

-- Location: LABCELL_X43_Y1_N36
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(6) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(6) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a11\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(6),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\);

-- Location: FF_X43_Y1_N38
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(7));

-- Location: LABCELL_X43_Y1_N27
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(7) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(7) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a10\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(7),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\);

-- Location: FF_X43_Y1_N28
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(8));

-- Location: LABCELL_X43_Y1_N24
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(8) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(8) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\ & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a9\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(8),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\);

-- Location: FF_X43_Y1_N25
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(9));

-- Location: LABCELL_X43_Y1_N33
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(9) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(9) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a8\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(9),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\);

-- Location: FF_X43_Y1_N34
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(10));

-- Location: LABCELL_X45_Y1_N6
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(10)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & ( 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(10),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(11),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\);

-- Location: FF_X45_Y1_N7
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11));

-- Location: LABCELL_X43_Y1_N15
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100000101101011110000010110101111000001011010111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(11),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a7\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\);

-- Location: FF_X43_Y1_N17
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(12));

-- Location: LABCELL_X43_Y1_N12
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(12) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(12) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\ & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a6\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(12),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\);

-- Location: FF_X43_Y1_N13
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(13));

-- Location: LABCELL_X42_Y1_N30
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(13) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(13) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\ & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a5\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(13),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\);

-- Location: FF_X42_Y1_N32
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(14));

-- Location: LABCELL_X42_Y1_N33
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(14))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000001111110011000000111111001100000011111100110000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a4\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(14),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\);

-- Location: FF_X42_Y1_N34
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(15));

-- Location: LABCELL_X42_Y1_N24
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(15) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(15) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\ & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(15),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\);

-- Location: FF_X42_Y1_N25
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(16));

-- Location: LABCELL_X42_Y1_N27
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(16) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(16) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\ & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a2\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(16),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\);

-- Location: FF_X42_Y1_N28
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(17));

-- Location: LABCELL_X42_Y1_N54
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(17) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(17) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\ & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a1\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(17),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\);

-- Location: FF_X42_Y1_N55
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(18));

-- Location: LABCELL_X42_Y1_N57
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(18) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(18) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(18),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\);

-- Location: FF_X42_Y1_N58
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(19));

-- Location: LABCELL_X45_Y1_N48
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(19)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & ( 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(19))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(19),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(20),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\);

-- Location: FF_X45_Y1_N49
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20));

-- Location: LABCELL_X45_Y1_N51
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & ( 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(20),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(21),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\);

-- Location: FF_X45_Y1_N53
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21));

-- Location: LABCELL_X45_Y1_N18
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22)))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & 
-- ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101000000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(21),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(22),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\);

-- Location: FF_X45_Y1_N19
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22));

-- Location: LABCELL_X45_Y1_N21
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22) & ( (((\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23))))) # (\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # 
-- ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011011100010100001101110001110011111111110111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(23),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(22),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\);

-- Location: FF_X45_Y1_N23
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23));

-- Location: LABCELL_X45_Y1_N24
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & ( 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(23),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(24),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\);

-- Location: FF_X45_Y1_N25
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24));

-- Location: LABCELL_X45_Y1_N27
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & ( 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(24),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(25),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\);

-- Location: FF_X45_Y1_N29
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25));

-- Location: LABCELL_X45_Y1_N12
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26)))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25)))) # (\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011111011111010101111101111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(25),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(26),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\);

-- Location: FF_X45_Y1_N14
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26));

-- Location: LABCELL_X45_Y1_N15
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27)))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & 
-- ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101000000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(26),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(27),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\);

-- Location: FF_X45_Y1_N16
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27));

-- Location: LABCELL_X45_Y1_N36
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27) & ( (((\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28))))) # (\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # 
-- ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011011100010100001101110001110011111111110111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(28),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(27),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\);

-- Location: FF_X45_Y1_N37
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28));

-- Location: LABCELL_X45_Y1_N39
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29)))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28)))) # (\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011111011111010101111101111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(28),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(29),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\);

-- Location: FF_X45_Y1_N40
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29));

-- Location: LABCELL_X45_Y1_N0
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29) & ( (((\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30))))) # (\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # 
-- ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011011100010100001101110001110011111111110111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(30),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(29),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\);

-- Location: FF_X45_Y1_N1
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30));

-- Location: LABCELL_X45_Y1_N3
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~1_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & (((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(31))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\))) # (\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(31)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(31) & 
-- ((!\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001100000000001000110000100011101011110010001110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(30),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~1_combout\);

-- Location: FF_X45_Y1_N4
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(31));

-- Location: FF_X46_Y1_N58
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[20]~DUPLICATE_q\);

-- Location: FF_X46_Y1_N2
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29));

-- Location: LABCELL_X46_Y1_N24
\Inst_ov7670_controller|Inst_i2c_sender|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11) & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10) & 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28) & ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[20]~DUPLICATE_q\) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19))))) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) & ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11) & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10) & ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[20]~DUPLICATE_q\) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19)))) ) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11) & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28) & ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[20]~DUPLICATE_q\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19)))) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[20]~DUPLICATE_q\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111001100000011001101010000010101010001000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(10),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(28),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[20]~DUPLICATE_q\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(19),
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(29),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(11),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\);

-- Location: PLLOUTPUTCOUNTER_X0_Y19_N1
\Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 6,
	dprio0_cnt_lo_div => 6,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "25.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 5)
-- pragma translate_on
PORT MAP (
	nen0 => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5\,
	tclk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	up0 => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	vco0ph => \Inst_four_clocks_pll|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk\);

-- Location: CLKCTRL_G0
\Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk\,
	outclk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\);

-- Location: MLABCELL_X6_Y80_N30
\Inst_VGA|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~25_sumout\ = SUM(( \Inst_VGA|Hcnt\(0) ) + ( VCC ) + ( !VCC ))
-- \Inst_VGA|Add1~26\ = CARRY(( \Inst_VGA|Hcnt\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(0),
	cin => GND,
	sumout => \Inst_VGA|Add1~25_sumout\,
	cout => \Inst_VGA|Add1~26\);

-- Location: MLABCELL_X6_Y80_N3
\Inst_VGA|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal0~0_combout\ = ( !\Inst_VGA|Hcnt\(6) & ( (\Inst_VGA|Hcnt\(1) & (\Inst_VGA|Hcnt\(3) & (\Inst_VGA|Hcnt\(0) & \Inst_VGA|Hcnt\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Hcnt\(1),
	datab => \Inst_VGA|ALT_INV_Hcnt\(3),
	datac => \Inst_VGA|ALT_INV_Hcnt\(0),
	datad => \Inst_VGA|ALT_INV_Hcnt\(2),
	dataf => \Inst_VGA|ALT_INV_Hcnt\(6),
	combout => \Inst_VGA|Equal0~0_combout\);

-- Location: MLABCELL_X6_Y80_N51
\Inst_VGA|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~5_sumout\ = SUM(( \Inst_VGA|Hcnt\(7) ) + ( GND ) + ( \Inst_VGA|Add1~14\ ))
-- \Inst_VGA|Add1~6\ = CARRY(( \Inst_VGA|Hcnt\(7) ) + ( GND ) + ( \Inst_VGA|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Hcnt\(7),
	cin => \Inst_VGA|Add1~14\,
	sumout => \Inst_VGA|Add1~5_sumout\,
	cout => \Inst_VGA|Add1~6\);

-- Location: MLABCELL_X6_Y80_N54
\Inst_VGA|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~9_sumout\ = SUM(( \Inst_VGA|Hcnt\(8) ) + ( GND ) + ( \Inst_VGA|Add1~6\ ))
-- \Inst_VGA|Add1~10\ = CARRY(( \Inst_VGA|Hcnt\(8) ) + ( GND ) + ( \Inst_VGA|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Hcnt\(8),
	cin => \Inst_VGA|Add1~6\,
	sumout => \Inst_VGA|Add1~9_sumout\,
	cout => \Inst_VGA|Add1~10\);

-- Location: FF_X6_Y80_N20
\Inst_VGA|Hcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	asdata => \Inst_VGA|Add1~9_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(8));

-- Location: MLABCELL_X6_Y80_N57
\Inst_VGA|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~1_sumout\ = SUM(( \Inst_VGA|Hcnt\(9) ) + ( GND ) + ( \Inst_VGA|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Hcnt\(9),
	cin => \Inst_VGA|Add1~10\,
	sumout => \Inst_VGA|Add1~1_sumout\);

-- Location: FF_X6_Y80_N8
\Inst_VGA|Hcnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	asdata => \Inst_VGA|Add1~1_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(9));

-- Location: MLABCELL_X6_Y80_N18
\Inst_VGA|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal0~1_combout\ = ( \Inst_VGA|Hcnt\(8) & ( \Inst_VGA|Hcnt\(9) & ( (!\Inst_VGA|Hcnt\(7) & (!\Inst_VGA|Hcnt\(5) & (\Inst_VGA|Equal0~0_combout\ & \Inst_VGA|Hcnt\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Hcnt\(7),
	datab => \Inst_VGA|ALT_INV_Hcnt\(5),
	datac => \Inst_VGA|ALT_INV_Equal0~0_combout\,
	datad => \Inst_VGA|ALT_INV_Hcnt\(4),
	datae => \Inst_VGA|ALT_INV_Hcnt\(8),
	dataf => \Inst_VGA|ALT_INV_Hcnt\(9),
	combout => \Inst_VGA|Equal0~1_combout\);

-- Location: FF_X6_Y80_N32
\Inst_VGA|Hcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~25_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(0));

-- Location: MLABCELL_X6_Y80_N33
\Inst_VGA|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~29_sumout\ = SUM(( \Inst_VGA|Hcnt\(1) ) + ( GND ) + ( \Inst_VGA|Add1~26\ ))
-- \Inst_VGA|Add1~30\ = CARRY(( \Inst_VGA|Hcnt\(1) ) + ( GND ) + ( \Inst_VGA|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(1),
	cin => \Inst_VGA|Add1~26\,
	sumout => \Inst_VGA|Add1~29_sumout\,
	cout => \Inst_VGA|Add1~30\);

-- Location: FF_X6_Y80_N35
\Inst_VGA|Hcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~29_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(1));

-- Location: MLABCELL_X6_Y80_N36
\Inst_VGA|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~33_sumout\ = SUM(( \Inst_VGA|Hcnt\(2) ) + ( GND ) + ( \Inst_VGA|Add1~30\ ))
-- \Inst_VGA|Add1~34\ = CARRY(( \Inst_VGA|Hcnt\(2) ) + ( GND ) + ( \Inst_VGA|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(2),
	cin => \Inst_VGA|Add1~30\,
	sumout => \Inst_VGA|Add1~33_sumout\,
	cout => \Inst_VGA|Add1~34\);

-- Location: FF_X6_Y80_N38
\Inst_VGA|Hcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~33_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(2));

-- Location: MLABCELL_X6_Y80_N39
\Inst_VGA|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~37_sumout\ = SUM(( \Inst_VGA|Hcnt\(3) ) + ( GND ) + ( \Inst_VGA|Add1~34\ ))
-- \Inst_VGA|Add1~38\ = CARRY(( \Inst_VGA|Hcnt\(3) ) + ( GND ) + ( \Inst_VGA|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(3),
	cin => \Inst_VGA|Add1~34\,
	sumout => \Inst_VGA|Add1~37_sumout\,
	cout => \Inst_VGA|Add1~38\);

-- Location: FF_X6_Y80_N41
\Inst_VGA|Hcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~37_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(3));

-- Location: MLABCELL_X6_Y80_N42
\Inst_VGA|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~17_sumout\ = SUM(( \Inst_VGA|Hcnt\(4) ) + ( GND ) + ( \Inst_VGA|Add1~38\ ))
-- \Inst_VGA|Add1~18\ = CARRY(( \Inst_VGA|Hcnt\(4) ) + ( GND ) + ( \Inst_VGA|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(4),
	cin => \Inst_VGA|Add1~38\,
	sumout => \Inst_VGA|Add1~17_sumout\,
	cout => \Inst_VGA|Add1~18\);

-- Location: FF_X6_Y80_N43
\Inst_VGA|Hcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~17_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(4));

-- Location: MLABCELL_X6_Y80_N45
\Inst_VGA|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~21_sumout\ = SUM(( \Inst_VGA|Hcnt\(5) ) + ( GND ) + ( \Inst_VGA|Add1~18\ ))
-- \Inst_VGA|Add1~22\ = CARRY(( \Inst_VGA|Hcnt\(5) ) + ( GND ) + ( \Inst_VGA|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(5),
	cin => \Inst_VGA|Add1~18\,
	sumout => \Inst_VGA|Add1~21_sumout\,
	cout => \Inst_VGA|Add1~22\);

-- Location: FF_X6_Y80_N47
\Inst_VGA|Hcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~21_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(5));

-- Location: MLABCELL_X6_Y80_N48
\Inst_VGA|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~13_sumout\ = SUM(( \Inst_VGA|Hcnt\(6) ) + ( GND ) + ( \Inst_VGA|Add1~22\ ))
-- \Inst_VGA|Add1~14\ = CARRY(( \Inst_VGA|Hcnt\(6) ) + ( GND ) + ( \Inst_VGA|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(6),
	cin => \Inst_VGA|Add1~22\,
	sumout => \Inst_VGA|Add1~13_sumout\,
	cout => \Inst_VGA|Add1~14\);

-- Location: FF_X6_Y80_N50
\Inst_VGA|Hcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~13_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(6));

-- Location: FF_X6_Y80_N14
\Inst_VGA|Hcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	asdata => \Inst_VGA|Add1~5_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(7));

-- Location: MLABCELL_X6_Y80_N6
\Inst_VGA|process_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_1~0_combout\ = ( \Inst_VGA|Hcnt\(9) & ( \Inst_VGA|Hcnt\(6) & ( (!\Inst_VGA|Hcnt\(7)) # (((\Inst_VGA|Hcnt\(5) & \Inst_VGA|Hcnt\(4))) # (\Inst_VGA|Hcnt\(8))) ) ) ) # ( !\Inst_VGA|Hcnt\(9) & ( \Inst_VGA|Hcnt\(6) ) ) # ( \Inst_VGA|Hcnt\(9) & 
-- ( !\Inst_VGA|Hcnt\(6) & ( (!\Inst_VGA|Hcnt\(7)) # (((!\Inst_VGA|Hcnt\(5) & !\Inst_VGA|Hcnt\(4))) # (\Inst_VGA|Hcnt\(8))) ) ) ) # ( !\Inst_VGA|Hcnt\(9) & ( !\Inst_VGA|Hcnt\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111011111010111111111111111111111010111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Hcnt\(7),
	datab => \Inst_VGA|ALT_INV_Hcnt\(5),
	datac => \Inst_VGA|ALT_INV_Hcnt\(8),
	datad => \Inst_VGA|ALT_INV_Hcnt\(4),
	datae => \Inst_VGA|ALT_INV_Hcnt\(9),
	dataf => \Inst_VGA|ALT_INV_Hcnt\(6),
	combout => \Inst_VGA|process_1~0_combout\);

-- Location: FF_X6_Y80_N53
\Inst_VGA|Hsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	asdata => \Inst_VGA|process_1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hsync~q\);

-- Location: LABCELL_X7_Y80_N0
\Inst_VGA|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~37_sumout\ = SUM(( \Inst_VGA|Vcnt\(0) ) + ( VCC ) + ( !VCC ))
-- \Inst_VGA|Add0~38\ = CARRY(( \Inst_VGA|Vcnt\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Vcnt\(0),
	cin => GND,
	sumout => \Inst_VGA|Add0~37_sumout\,
	cout => \Inst_VGA|Add0~38\);

-- Location: FF_X7_Y80_N1
\Inst_VGA|Vcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add0~37_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(0));

-- Location: LABCELL_X7_Y80_N3
\Inst_VGA|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~29_sumout\ = SUM(( \Inst_VGA|Vcnt\(1) ) + ( GND ) + ( \Inst_VGA|Add0~38\ ))
-- \Inst_VGA|Add0~30\ = CARRY(( \Inst_VGA|Vcnt\(1) ) + ( GND ) + ( \Inst_VGA|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Vcnt\(1),
	cin => \Inst_VGA|Add0~38\,
	sumout => \Inst_VGA|Add0~29_sumout\,
	cout => \Inst_VGA|Add0~30\);

-- Location: FF_X7_Y80_N4
\Inst_VGA|Vcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add0~29_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(1));

-- Location: LABCELL_X7_Y80_N15
\Inst_VGA|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~13_sumout\ = SUM(( \Inst_VGA|Vcnt\(5) ) + ( GND ) + ( \Inst_VGA|Add0~34\ ))
-- \Inst_VGA|Add0~14\ = CARRY(( \Inst_VGA|Vcnt\(5) ) + ( GND ) + ( \Inst_VGA|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Vcnt\(5),
	cin => \Inst_VGA|Add0~34\,
	sumout => \Inst_VGA|Add0~13_sumout\,
	cout => \Inst_VGA|Add0~14\);

-- Location: LABCELL_X7_Y80_N18
\Inst_VGA|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~17_sumout\ = SUM(( \Inst_VGA|Vcnt\(6) ) + ( GND ) + ( \Inst_VGA|Add0~14\ ))
-- \Inst_VGA|Add0~18\ = CARRY(( \Inst_VGA|Vcnt\(6) ) + ( GND ) + ( \Inst_VGA|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Vcnt\(6),
	cin => \Inst_VGA|Add0~14\,
	sumout => \Inst_VGA|Add0~17_sumout\,
	cout => \Inst_VGA|Add0~18\);

-- Location: FF_X7_Y80_N56
\Inst_VGA|Vcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	asdata => \Inst_VGA|Add0~17_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	sload => VCC,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(6));

-- Location: LABCELL_X7_Y80_N21
\Inst_VGA|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~9_sumout\ = SUM(( \Inst_VGA|Vcnt\(7) ) + ( GND ) + ( \Inst_VGA|Add0~18\ ))
-- \Inst_VGA|Add0~10\ = CARRY(( \Inst_VGA|Vcnt\(7) ) + ( GND ) + ( \Inst_VGA|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Vcnt\(7),
	cin => \Inst_VGA|Add0~18\,
	sumout => \Inst_VGA|Add0~9_sumout\,
	cout => \Inst_VGA|Add0~10\);

-- Location: FF_X7_Y80_N53
\Inst_VGA|Vcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	asdata => \Inst_VGA|Add0~9_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	sload => VCC,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(7));

-- Location: LABCELL_X7_Y80_N24
\Inst_VGA|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~5_sumout\ = SUM(( \Inst_VGA|Vcnt\(8) ) + ( GND ) + ( \Inst_VGA|Add0~10\ ))
-- \Inst_VGA|Add0~6\ = CARRY(( \Inst_VGA|Vcnt\(8) ) + ( GND ) + ( \Inst_VGA|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Vcnt\(8),
	cin => \Inst_VGA|Add0~10\,
	sumout => \Inst_VGA|Add0~5_sumout\,
	cout => \Inst_VGA|Add0~6\);

-- Location: FF_X7_Y80_N38
\Inst_VGA|Vcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	asdata => \Inst_VGA|Add0~5_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	sload => VCC,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(8));

-- Location: LABCELL_X7_Y80_N27
\Inst_VGA|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~1_sumout\ = SUM(( !\Inst_VGA|Vcnt\(9) ) + ( GND ) + ( \Inst_VGA|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Vcnt\(9),
	cin => \Inst_VGA|Add0~6\,
	sumout => \Inst_VGA|Add0~1_sumout\);

-- Location: MLABCELL_X6_Y80_N0
\Inst_VGA|Vcnt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Vcnt~0_combout\ = ( \Inst_VGA|Equal1~2_combout\ ) # ( !\Inst_VGA|Equal1~2_combout\ & ( !\Inst_VGA|Add0~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Add0~1_sumout\,
	dataf => \Inst_VGA|ALT_INV_Equal1~2_combout\,
	combout => \Inst_VGA|Vcnt~0_combout\);

-- Location: FF_X6_Y80_N2
\Inst_VGA|Vcnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Vcnt~0_combout\,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(9));

-- Location: LABCELL_X7_Y80_N48
\Inst_VGA|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal1~0_combout\ = ( !\Inst_VGA|Vcnt\(4) & ( (!\Inst_VGA|Vcnt\(0) & (!\Inst_VGA|Vcnt\(1) & !\Inst_VGA|Vcnt\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(0),
	datab => \Inst_VGA|ALT_INV_Vcnt\(1),
	datac => \Inst_VGA|ALT_INV_Vcnt\(9),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(4),
	combout => \Inst_VGA|Equal1~0_combout\);

-- Location: LABCELL_X7_Y80_N6
\Inst_VGA|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~25_sumout\ = SUM(( \Inst_VGA|Vcnt\(2) ) + ( GND ) + ( \Inst_VGA|Add0~30\ ))
-- \Inst_VGA|Add0~26\ = CARRY(( \Inst_VGA|Vcnt\(2) ) + ( GND ) + ( \Inst_VGA|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Vcnt\(2),
	cin => \Inst_VGA|Add0~30\,
	sumout => \Inst_VGA|Add0~25_sumout\,
	cout => \Inst_VGA|Add0~26\);

-- Location: FF_X7_Y80_N7
\Inst_VGA|Vcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add0~25_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(2));

-- Location: LABCELL_X7_Y80_N36
\Inst_VGA|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal1~1_combout\ = ( !\Inst_VGA|Vcnt\(3) & ( (!\Inst_VGA|Vcnt\(5) & (!\Inst_VGA|Vcnt\(6) & \Inst_VGA|Vcnt\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(5),
	datab => \Inst_VGA|ALT_INV_Vcnt\(6),
	datac => \Inst_VGA|ALT_INV_Vcnt\(2),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(3),
	combout => \Inst_VGA|Equal1~1_combout\);

-- Location: LABCELL_X7_Y80_N33
\Inst_VGA|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal1~2_combout\ = ( !\Inst_VGA|Vcnt\(8) & ( (\Inst_VGA|Equal1~0_combout\ & (\Inst_VGA|Equal1~1_combout\ & !\Inst_VGA|Vcnt\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Equal1~0_combout\,
	datac => \Inst_VGA|ALT_INV_Equal1~1_combout\,
	datad => \Inst_VGA|ALT_INV_Vcnt\(7),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(8),
	combout => \Inst_VGA|Equal1~2_combout\);

-- Location: LABCELL_X7_Y80_N9
\Inst_VGA|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~21_sumout\ = SUM(( !\Inst_VGA|Vcnt\(3) ) + ( GND ) + ( \Inst_VGA|Add0~26\ ))
-- \Inst_VGA|Add0~22\ = CARRY(( !\Inst_VGA|Vcnt\(3) ) + ( GND ) + ( \Inst_VGA|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Vcnt\(3),
	cin => \Inst_VGA|Add0~26\,
	sumout => \Inst_VGA|Add0~21_sumout\,
	cout => \Inst_VGA|Add0~22\);

-- Location: LABCELL_X7_Y80_N45
\Inst_VGA|Vcnt~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Vcnt~1_combout\ = (!\Inst_VGA|Add0~21_sumout\) # (\Inst_VGA|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111101011111010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Equal1~2_combout\,
	datac => \Inst_VGA|ALT_INV_Add0~21_sumout\,
	combout => \Inst_VGA|Vcnt~1_combout\);

-- Location: FF_X7_Y80_N46
\Inst_VGA|Vcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Vcnt~1_combout\,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(3));

-- Location: LABCELL_X7_Y80_N12
\Inst_VGA|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~33_sumout\ = SUM(( \Inst_VGA|Vcnt\(4) ) + ( GND ) + ( \Inst_VGA|Add0~22\ ))
-- \Inst_VGA|Add0~34\ = CARRY(( \Inst_VGA|Vcnt\(4) ) + ( GND ) + ( \Inst_VGA|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Vcnt\(4),
	cin => \Inst_VGA|Add0~22\,
	sumout => \Inst_VGA|Add0~33_sumout\,
	cout => \Inst_VGA|Add0~34\);

-- Location: FF_X7_Y80_N13
\Inst_VGA|Vcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_VGA|Add0~33_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(4));

-- Location: FF_X7_Y80_N44
\Inst_VGA|Vcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	asdata => \Inst_VGA|Add0~13_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	sload => VCC,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(5));

-- Location: LABCELL_X7_Y80_N30
\Inst_VGA|process_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~0_combout\ = ( \Inst_VGA|Vcnt\(7) & ( (\Inst_VGA|Vcnt\(5) & (\Inst_VGA|Vcnt\(8) & \Inst_VGA|Vcnt\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Vcnt\(5),
	datac => \Inst_VGA|ALT_INV_Vcnt\(8),
	datad => \Inst_VGA|ALT_INV_Vcnt\(6),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(7),
	combout => \Inst_VGA|process_2~0_combout\);

-- Location: LABCELL_X7_Y80_N54
\Inst_VGA|process_2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~1_combout\ = ( \Inst_VGA|Vcnt\(3) & ( \Inst_VGA|Vcnt\(9) ) ) # ( !\Inst_VGA|Vcnt\(3) & ( \Inst_VGA|Vcnt\(9) & ( (!\Inst_VGA|process_2~0_combout\) # (((!\Inst_VGA|Vcnt\(1)) # (\Inst_VGA|Vcnt\(2))) # (\Inst_VGA|Vcnt\(4))) ) ) ) # ( 
-- \Inst_VGA|Vcnt\(3) & ( !\Inst_VGA|Vcnt\(9) ) ) # ( !\Inst_VGA|Vcnt\(3) & ( !\Inst_VGA|Vcnt\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111101111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_process_2~0_combout\,
	datab => \Inst_VGA|ALT_INV_Vcnt\(4),
	datac => \Inst_VGA|ALT_INV_Vcnt\(2),
	datad => \Inst_VGA|ALT_INV_Vcnt\(1),
	datae => \Inst_VGA|ALT_INV_Vcnt\(3),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(9),
	combout => \Inst_VGA|process_2~1_combout\);

-- Location: FF_X7_Y80_N26
\Inst_VGA|Vsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	asdata => \Inst_VGA|process_2~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vsync~q\);

-- Location: LABCELL_X37_Y47_N0
\Inst_edge_detection|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add2~45_sumout\ = SUM(( \Inst_edge_detection|wr_cntr\(0) ) + ( VCC ) + ( !VCC ))
-- \Inst_edge_detection|Add2~46\ = CARRY(( \Inst_edge_detection|wr_cntr\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|ALT_INV_wr_cntr\(0),
	cin => GND,
	sumout => \Inst_edge_detection|Add2~45_sumout\,
	cout => \Inst_edge_detection|Add2~46\);

-- Location: MLABCELL_X39_Y38_N0
\Inst_edge_detection|Add3~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add3~65_sumout\ = SUM(( \Inst_edge_detection|rd_cntr\(0) ) + ( VCC ) + ( !VCC ))
-- \Inst_edge_detection|Add3~66\ = CARRY(( \Inst_edge_detection|rd_cntr\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|ALT_INV_rd_cntr\(0),
	cin => GND,
	sumout => \Inst_edge_detection|Add3~65_sumout\,
	cout => \Inst_edge_detection|Add3~66\);

-- Location: IOIBUF_X16_Y0_N1
\slide_sw_NORMAL_OR_EDGEDETECT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_slide_sw_NORMAL_OR_EDGEDETECT,
	o => \slide_sw_NORMAL_OR_EDGEDETECT~input_o\);

-- Location: LABCELL_X46_Y21_N45
\Inst_debounce_normal_or_edgedetect|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Selector3~0_combout\ = ( \Inst_debounce_normal_or_edgedetect|state_reg.wait1_2~q\ & ( \slide_sw_NORMAL_OR_EDGEDETECT~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_slide_sw_NORMAL_OR_EDGEDETECT~input_o\,
	dataf => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait1_2~q\,
	combout => \Inst_debounce_normal_or_edgedetect|Selector3~0_combout\);

-- Location: LABCELL_X40_Y16_N33
\Inst_debounce_normal_or_edgedetect|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Selector2~0_combout\ = ( \slide_sw_NORMAL_OR_EDGEDETECT~input_o\ & ( (!\Inst_debounce_normal_or_edgedetect|q_reg\(18) & (\Inst_debounce_normal_or_edgedetect|Equal0~1_combout\ & 
-- (\Inst_debounce_normal_or_edgedetect|Equal0~0_combout\ & \Inst_debounce_normal_or_edgedetect|Equal0~2_combout\))) ) ) # ( !\slide_sw_NORMAL_OR_EDGEDETECT~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(18),
	datab => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~1_combout\,
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~0_combout\,
	datad => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~2_combout\,
	dataf => \ALT_INV_slide_sw_NORMAL_OR_EDGEDETECT~input_o\,
	combout => \Inst_debounce_normal_or_edgedetect|Selector2~0_combout\);

-- Location: FF_X46_Y21_N56
\Inst_debounce_normal_or_edgedetect|state_reg.wait1_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \Inst_debounce_normal_or_edgedetect|Selector3~0_combout\,
	clrn => \btn_RESET~input_o\,
	sload => VCC,
	ena => \Inst_debounce_normal_or_edgedetect|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|state_reg.wait1_3~q\);

-- Location: LABCELL_X48_Y21_N48
\Inst_debounce_normal_or_edgedetect|state_reg.wait0_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|state_reg.wait0_1~0_combout\ = ( !\Inst_debounce_normal_or_edgedetect|state_reg.wait1_1~q\ & ( (!\Inst_debounce_normal_or_edgedetect|state_reg.wait1_3~q\ & !\Inst_debounce_normal_or_edgedetect|state_reg.wait1_2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000011000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait1_3~q\,
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait1_2~q\,
	datae => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait1_1~q\,
	combout => \Inst_debounce_normal_or_edgedetect|state_reg.wait0_1~0_combout\);

-- Location: LABCELL_X46_Y21_N18
\Inst_debounce_normal_or_edgedetect|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Selector4~0_combout\ = ( !\Inst_debounce_normal_or_edgedetect|state_reg.wait1_2~q\ & ( \slide_sw_NORMAL_OR_EDGEDETECT~input_o\ & ( (\Inst_debounce_normal_or_edgedetect|state_reg.zero~q\ & 
-- (!\Inst_debounce_normal_or_edgedetect|state_reg.wait1_1~q\ & ((!\Inst_debounce_normal_or_edgedetect|state_reg.wait1_3~q\) # (\Inst_debounce_normal_or_edgedetect|Equal0~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.zero~q\,
	datab => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait1_1~q\,
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait1_3~q\,
	datad => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~3_combout\,
	datae => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait1_2~q\,
	dataf => \ALT_INV_slide_sw_NORMAL_OR_EDGEDETECT~input_o\,
	combout => \Inst_debounce_normal_or_edgedetect|Selector4~0_combout\);

-- Location: FF_X46_Y21_N20
\Inst_debounce_normal_or_edgedetect|state_reg.one\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|Selector4~0_combout\,
	clrn => \btn_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|state_reg.one~q\);

-- Location: LABCELL_X48_Y21_N42
\Inst_debounce_normal_or_edgedetect|state_reg.wait0_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|state_reg.wait0_1~1_combout\ = ( \Inst_debounce_normal_or_edgedetect|Equal0~3_combout\ & ( \Inst_debounce_normal_or_edgedetect|state_reg.zero~q\ & ( (\Inst_debounce_normal_or_edgedetect|state_reg.one~q\ & 
-- ((!\slide_sw_NORMAL_OR_EDGEDETECT~input_o\) # (\Inst_debounce_normal_or_edgedetect|state_reg.wait0_1~q\))) ) ) ) # ( !\Inst_debounce_normal_or_edgedetect|Equal0~3_combout\ & ( \Inst_debounce_normal_or_edgedetect|state_reg.zero~q\ & ( 
-- (!\Inst_debounce_normal_or_edgedetect|state_reg.wait0_1~q\ & (((\Inst_debounce_normal_or_edgedetect|state_reg.one~q\ & !\slide_sw_NORMAL_OR_EDGEDETECT~input_o\)))) # (\Inst_debounce_normal_or_edgedetect|state_reg.wait0_1~q\ & 
-- (((\Inst_debounce_normal_or_edgedetect|state_reg.wait0_1~0_combout\ & !\slide_sw_NORMAL_OR_EDGEDETECT~input_o\)) # (\Inst_debounce_normal_or_edgedetect|state_reg.one~q\))) ) ) ) # ( \Inst_debounce_normal_or_edgedetect|Equal0~3_combout\ & ( 
-- !\Inst_debounce_normal_or_edgedetect|state_reg.zero~q\ & ( (!\slide_sw_NORMAL_OR_EDGEDETECT~input_o\ & ((\Inst_debounce_normal_or_edgedetect|state_reg.one~q\) # (\Inst_debounce_normal_or_edgedetect|state_reg.wait0_1~q\))) ) ) ) # ( 
-- !\Inst_debounce_normal_or_edgedetect|Equal0~3_combout\ & ( !\Inst_debounce_normal_or_edgedetect|state_reg.zero~q\ & ( (!\slide_sw_NORMAL_OR_EDGEDETECT~input_o\ & ((\Inst_debounce_normal_or_edgedetect|state_reg.one~q\) # 
-- (\Inst_debounce_normal_or_edgedetect|state_reg.wait0_1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100000000001111110000000000011111000000110000111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait0_1~0_combout\,
	datab => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait0_1~q\,
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.one~q\,
	datad => \ALT_INV_slide_sw_NORMAL_OR_EDGEDETECT~input_o\,
	datae => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~3_combout\,
	dataf => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.zero~q\,
	combout => \Inst_debounce_normal_or_edgedetect|state_reg.wait0_1~1_combout\);

-- Location: FF_X46_Y21_N2
\Inst_debounce_normal_or_edgedetect|state_reg.wait0_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	asdata => \Inst_debounce_normal_or_edgedetect|state_reg.wait0_1~1_combout\,
	clrn => \btn_RESET~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|state_reg.wait0_1~q\);

-- Location: LABCELL_X40_Y16_N39
\Inst_debounce_normal_or_edgedetect|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Selector6~0_combout\ = (!\slide_sw_NORMAL_OR_EDGEDETECT~input_o\ & \Inst_debounce_normal_or_edgedetect|state_reg.wait0_1~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_slide_sw_NORMAL_OR_EDGEDETECT~input_o\,
	datad => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait0_1~q\,
	combout => \Inst_debounce_normal_or_edgedetect|Selector6~0_combout\);

-- Location: LABCELL_X40_Y16_N54
\Inst_debounce_normal_or_edgedetect|Selector6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Selector6~1_combout\ = ( \Inst_debounce_normal_or_edgedetect|Equal0~0_combout\ & ( ((\Inst_debounce_normal_or_edgedetect|Equal0~1_combout\ & (!\Inst_debounce_normal_or_edgedetect|q_reg\(18) & 
-- \Inst_debounce_normal_or_edgedetect|Equal0~2_combout\))) # (\slide_sw_NORMAL_OR_EDGEDETECT~input_o\) ) ) # ( !\Inst_debounce_normal_or_edgedetect|Equal0~0_combout\ & ( \slide_sw_NORMAL_OR_EDGEDETECT~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101011101010101010101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_slide_sw_NORMAL_OR_EDGEDETECT~input_o\,
	datab => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~1_combout\,
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_q_reg\(18),
	datad => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~2_combout\,
	dataf => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~0_combout\,
	combout => \Inst_debounce_normal_or_edgedetect|Selector6~1_combout\);

-- Location: FF_X40_Y16_N41
\Inst_debounce_normal_or_edgedetect|state_reg.wait0_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|Selector6~0_combout\,
	clrn => \btn_RESET~input_o\,
	ena => \Inst_debounce_normal_or_edgedetect|Selector6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|state_reg.wait0_2~q\);

-- Location: LABCELL_X40_Y16_N36
\Inst_debounce_normal_or_edgedetect|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Selector7~0_combout\ = ( \Inst_debounce_normal_or_edgedetect|state_reg.wait0_2~q\ & ( !\slide_sw_NORMAL_OR_EDGEDETECT~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_slide_sw_NORMAL_OR_EDGEDETECT~input_o\,
	dataf => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait0_2~q\,
	combout => \Inst_debounce_normal_or_edgedetect|Selector7~0_combout\);

-- Location: FF_X40_Y16_N37
\Inst_debounce_normal_or_edgedetect|state_reg.wait0_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|Selector7~0_combout\,
	clrn => \btn_RESET~input_o\,
	ena => \Inst_debounce_normal_or_edgedetect|Selector6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|state_reg.wait0_3~q\);

-- Location: LABCELL_X46_Y21_N36
\Inst_debounce_normal_or_edgedetect|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Selector0~0_combout\ = ( \Inst_debounce_normal_or_edgedetect|state_reg.wait0_3~q\ & ( \Inst_debounce_normal_or_edgedetect|state_reg.wait0_2~q\ ) ) # ( !\Inst_debounce_normal_or_edgedetect|state_reg.wait0_3~q\ & ( 
-- \Inst_debounce_normal_or_edgedetect|state_reg.wait0_2~q\ ) ) # ( \Inst_debounce_normal_or_edgedetect|state_reg.wait0_3~q\ & ( !\Inst_debounce_normal_or_edgedetect|state_reg.wait0_2~q\ & ( ((!\Inst_debounce_normal_or_edgedetect|Equal0~3_combout\) # 
-- ((\slide_sw_NORMAL_OR_EDGEDETECT~input_o\) # (\Inst_debounce_normal_or_edgedetect|state_reg.one~q\))) # (\Inst_debounce_normal_or_edgedetect|state_reg.wait0_1~q\) ) ) ) # ( !\Inst_debounce_normal_or_edgedetect|state_reg.wait0_3~q\ & ( 
-- !\Inst_debounce_normal_or_edgedetect|state_reg.wait0_2~q\ & ( ((\slide_sw_NORMAL_OR_EDGEDETECT~input_o\) # (\Inst_debounce_normal_or_edgedetect|state_reg.one~q\)) # (\Inst_debounce_normal_or_edgedetect|state_reg.wait0_1~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111111110111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait0_1~q\,
	datab => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~3_combout\,
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.one~q\,
	datad => \ALT_INV_slide_sw_NORMAL_OR_EDGEDETECT~input_o\,
	datae => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait0_3~q\,
	dataf => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait0_2~q\,
	combout => \Inst_debounce_normal_or_edgedetect|Selector0~0_combout\);

-- Location: FF_X46_Y21_N38
\Inst_debounce_normal_or_edgedetect|state_reg.zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|Selector0~0_combout\,
	clrn => \btn_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|state_reg.zero~q\);

-- Location: LABCELL_X46_Y21_N9
\Inst_debounce_normal_or_edgedetect|Selector1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Selector1~2_combout\ = ( \slide_sw_NORMAL_OR_EDGEDETECT~input_o\ & ( (!\Inst_debounce_normal_or_edgedetect|state_reg.zero~q\) # ((!\Inst_debounce_normal_or_edgedetect|Equal0~3_combout\ & 
-- \Inst_debounce_normal_or_edgedetect|state_reg.wait1_1~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010111110101010101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.zero~q\,
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_Equal0~3_combout\,
	datad => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait1_1~q\,
	dataf => \ALT_INV_slide_sw_NORMAL_OR_EDGEDETECT~input_o\,
	combout => \Inst_debounce_normal_or_edgedetect|Selector1~2_combout\);

-- Location: FF_X46_Y21_N11
\Inst_debounce_normal_or_edgedetect|state_reg.wait1_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|Selector1~2_combout\,
	clrn => \btn_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|state_reg.wait1_1~q\);

-- Location: LABCELL_X46_Y21_N15
\Inst_debounce_normal_or_edgedetect|Selector2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|Selector2~1_combout\ = ( \slide_sw_NORMAL_OR_EDGEDETECT~input_o\ & ( \Inst_debounce_normal_or_edgedetect|state_reg.wait1_1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait1_1~q\,
	dataf => \ALT_INV_slide_sw_NORMAL_OR_EDGEDETECT~input_o\,
	combout => \Inst_debounce_normal_or_edgedetect|Selector2~1_combout\);

-- Location: FF_X46_Y21_N17
\Inst_debounce_normal_or_edgedetect|state_reg.wait1_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk\,
	d => \Inst_debounce_normal_or_edgedetect|Selector2~1_combout\,
	clrn => \btn_RESET~input_o\,
	ena => \Inst_debounce_normal_or_edgedetect|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_debounce_normal_or_edgedetect|state_reg.wait1_2~q\);

-- Location: LABCELL_X46_Y21_N6
\Inst_debounce_normal_or_edgedetect|WideOr0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_debounce_normal_or_edgedetect|WideOr0~combout\ = ( !\Inst_debounce_normal_or_edgedetect|state_reg.wait1_2~q\ & ( (!\Inst_debounce_normal_or_edgedetect|state_reg.wait1_1~q\ & (!\Inst_debounce_normal_or_edgedetect|state_reg.wait1_3~q\ & 
-- \Inst_debounce_normal_or_edgedetect|state_reg.zero~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait1_1~q\,
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait1_3~q\,
	datad => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.zero~q\,
	dataf => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait1_2~q\,
	combout => \Inst_debounce_normal_or_edgedetect|WideOr0~combout\);

-- Location: FF_X45_Y18_N14
\state_current.S7_NORMAL_VIDEO_MODE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Selector2~0_combout\,
	clrn => \btn_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_current.S7_NORMAL_VIDEO_MODE~q\);

-- Location: IOIBUF_X64_Y0_N1
\ov7670_pclk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_pclk,
	o => \ov7670_pclk~input_o\);

-- Location: CLKCTRL_G4
\ov7670_pclk~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \ov7670_pclk~input_o\,
	outclk => \ov7670_pclk~inputCLKENA0_outclk\);

-- Location: IOIBUF_X68_Y0_N18
\ov7670_vsync~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_vsync,
	o => \ov7670_vsync~input_o\);

-- Location: FF_X52_Y1_N14
\Inst_ov7670_capture|latched_vsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \ov7670_vsync~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_vsync~q\);

-- Location: LABCELL_X46_Y20_N24
\Inst_ov7670_capture|end_of_frame_reg~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|end_of_frame_reg~feeder_combout\ = ( \Inst_ov7670_capture|latched_vsync~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_ov7670_capture|ALT_INV_latched_vsync~q\,
	combout => \Inst_ov7670_capture|end_of_frame_reg~feeder_combout\);

-- Location: FF_X46_Y20_N25
\Inst_ov7670_capture|end_of_frame_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|end_of_frame_reg~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|end_of_frame_reg~q\);

-- Location: LABCELL_X45_Y18_N12
\Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector2~0_combout\ = ( \state_current.S7_NORMAL_VIDEO_MODE~q\ & ( \Inst_ov7670_capture|end_of_frame_reg~q\ & ( (!\Inst_debounce_normal_or_edgedetect|WideOr0~combout\) # (\state_current.S6_DONE_ED~q\) ) ) ) # ( !\state_current.S7_NORMAL_VIDEO_MODE~q\ & 
-- ( \Inst_ov7670_capture|end_of_frame_reg~q\ & ( ((!\Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & !\state_current.S0_RESET~q\)) # (\state_current.S6_DONE_ED~q\) ) ) ) # ( \state_current.S7_NORMAL_VIDEO_MODE~q\ & ( 
-- !\Inst_ov7670_capture|end_of_frame_reg~q\ ) ) # ( !\state_current.S7_NORMAL_VIDEO_MODE~q\ & ( !\Inst_ov7670_capture|end_of_frame_reg~q\ & ( ((!\Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & !\state_current.S0_RESET~q\)) # 
-- (\state_current.S6_DONE_ED~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010111010101111111111111111111010101110101011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state_current.S6_DONE_ED~q\,
	datab => \Inst_debounce_normal_or_edgedetect|ALT_INV_WideOr0~combout\,
	datac => \ALT_INV_state_current.S0_RESET~q\,
	datae => \ALT_INV_state_current.S7_NORMAL_VIDEO_MODE~q\,
	dataf => \Inst_ov7670_capture|ALT_INV_end_of_frame_reg~q\,
	combout => \Selector2~0_combout\);

-- Location: FF_X45_Y18_N13
\state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Selector2~0_combout\,
	clrn => \btn_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\);

-- Location: LABCELL_X48_Y21_N54
\state_next.S0_RESET~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_next.S0_RESET~0_combout\ = ( \Inst_ov7670_capture|end_of_frame_reg~q\ & ( \Inst_debounce_normal_or_edgedetect|state_reg.zero~q\ & ( (((!\state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\) # (\Inst_debounce_normal_or_edgedetect|state_reg.wait1_2~q\)) 
-- # (\Inst_debounce_normal_or_edgedetect|state_reg.wait1_1~q\)) # (\Inst_debounce_normal_or_edgedetect|state_reg.wait1_3~q\) ) ) ) # ( !\Inst_ov7670_capture|end_of_frame_reg~q\ & ( \Inst_debounce_normal_or_edgedetect|state_reg.zero~q\ ) ) # ( 
-- \Inst_ov7670_capture|end_of_frame_reg~q\ & ( !\Inst_debounce_normal_or_edgedetect|state_reg.zero~q\ ) ) # ( !\Inst_ov7670_capture|end_of_frame_reg~q\ & ( !\Inst_debounce_normal_or_edgedetect|state_reg.zero~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait1_3~q\,
	datab => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait1_1~q\,
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait1_2~q\,
	datad => \ALT_INV_state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\,
	datae => \Inst_ov7670_capture|ALT_INV_end_of_frame_reg~q\,
	dataf => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.zero~q\,
	combout => \state_next.S0_RESET~0_combout\);

-- Location: FF_X46_Y21_N47
\state_current.S0_RESET\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	asdata => \state_next.S0_RESET~0_combout\,
	clrn => \btn_RESET~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_current.S0_RESET~q\);

-- Location: LABCELL_X48_Y21_N24
\Selector48~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector48~1_combout\ = ( !\Inst_debounce_normal_or_edgedetect|state_reg.wait1_1~q\ & ( (!\Inst_debounce_normal_or_edgedetect|state_reg.wait1_2~q\ & (!\state_current.S0_RESET~q\ & (\Inst_debounce_normal_or_edgedetect|state_reg.zero~q\ & 
-- !\Inst_debounce_normal_or_edgedetect|state_reg.wait1_3~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait1_2~q\,
	datab => \ALT_INV_state_current.S0_RESET~q\,
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.zero~q\,
	datad => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait1_3~q\,
	datae => \Inst_debounce_normal_or_edgedetect|ALT_INV_state_reg.wait1_1~q\,
	combout => \Selector48~1_combout\);

-- Location: FF_X46_Y21_N31
\state_current.S1_RESET_BW\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	asdata => \Selector48~1_combout\,
	clrn => \btn_RESET~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_current.S1_RESET_BW~q\);

-- Location: MLABCELL_X39_Y22_N0
\Inst_black_white|Add4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add4~45_sumout\ = SUM(( \Inst_black_white|rw_cntr\(0) ) + ( VCC ) + ( !VCC ))
-- \Inst_black_white|Add4~46\ = CARRY(( \Inst_black_white|rw_cntr\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|ALT_INV_rw_cntr\(0),
	cin => GND,
	sumout => \Inst_black_white|Add4~45_sumout\,
	cout => \Inst_black_white|Add4~46\);

-- Location: LABCELL_X42_Y22_N48
WideOr0 : cyclonev_lcell_comb
-- Equation(s):
-- \WideOr0~combout\ = ( \state_current.S0_RESET~q\ & ( (!\state_current.S1_RESET_BW~q\ & !\state_current.S3_DONE_BW~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_state_current.S1_RESET_BW~q\,
	datad => \ALT_INV_state_current.S3_DONE_BW~q\,
	dataf => \ALT_INV_state_current.S0_RESET~q\,
	combout => \WideOr0~combout\);

-- Location: LABCELL_X42_Y22_N0
\Inst_black_white|rw_cntr[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|rw_cntr[1]~0_combout\ = ( \Inst_black_white|process_0~0_combout\ & ( \Inst_black_white|state~0_combout\ & ( \WideOr0~combout\ ) ) ) # ( !\Inst_black_white|process_0~0_combout\ & ( \Inst_black_white|state~0_combout\ & ( (\WideOr0~combout\ 
-- & (\Inst_black_white|state[0]~DUPLICATE_q\ & (!\Inst_black_white|state\(1) & \Inst_black_white|state\(2)))) ) ) ) # ( \Inst_black_white|process_0~0_combout\ & ( !\Inst_black_white|state~0_combout\ & ( \WideOr0~combout\ ) ) ) # ( 
-- !\Inst_black_white|process_0~0_combout\ & ( !\Inst_black_white|state~0_combout\ & ( (\WideOr0~combout\ & (\Inst_black_white|state\(2) & (!\Inst_black_white|state[0]~DUPLICATE_q\ $ (!\Inst_black_white|state\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010100010101010101010100000000000100000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WideOr0~combout\,
	datab => \Inst_black_white|ALT_INV_state[0]~DUPLICATE_q\,
	datac => \Inst_black_white|ALT_INV_state\(1),
	datad => \Inst_black_white|ALT_INV_state\(2),
	datae => \Inst_black_white|ALT_INV_process_0~0_combout\,
	dataf => \Inst_black_white|ALT_INV_state~0_combout\,
	combout => \Inst_black_white|rw_cntr[1]~0_combout\);

-- Location: FF_X39_Y22_N2
\Inst_black_white|rw_cntr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add4~45_sumout\,
	sclr => \Inst_black_white|ALT_INV_state\(1),
	ena => \Inst_black_white|rw_cntr[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rw_cntr\(0));

-- Location: MLABCELL_X39_Y22_N3
\Inst_black_white|Add4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add4~41_sumout\ = SUM(( \Inst_black_white|rw_cntr\(1) ) + ( GND ) + ( \Inst_black_white|Add4~46\ ))
-- \Inst_black_white|Add4~42\ = CARRY(( \Inst_black_white|rw_cntr\(1) ) + ( GND ) + ( \Inst_black_white|Add4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_rw_cntr\(1),
	cin => \Inst_black_white|Add4~46\,
	sumout => \Inst_black_white|Add4~41_sumout\,
	cout => \Inst_black_white|Add4~42\);

-- Location: FF_X39_Y22_N5
\Inst_black_white|rw_cntr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add4~41_sumout\,
	sclr => \Inst_black_white|ALT_INV_state\(1),
	ena => \Inst_black_white|rw_cntr[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rw_cntr\(1));

-- Location: MLABCELL_X39_Y22_N6
\Inst_black_white|Add4~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add4~49_sumout\ = SUM(( \Inst_black_white|rw_cntr\(2) ) + ( GND ) + ( \Inst_black_white|Add4~42\ ))
-- \Inst_black_white|Add4~50\ = CARRY(( \Inst_black_white|rw_cntr\(2) ) + ( GND ) + ( \Inst_black_white|Add4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_black_white|ALT_INV_rw_cntr\(2),
	cin => \Inst_black_white|Add4~42\,
	sumout => \Inst_black_white|Add4~49_sumout\,
	cout => \Inst_black_white|Add4~50\);

-- Location: FF_X39_Y22_N8
\Inst_black_white|rw_cntr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add4~49_sumout\,
	sclr => \Inst_black_white|ALT_INV_state\(1),
	ena => \Inst_black_white|rw_cntr[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rw_cntr\(2));

-- Location: MLABCELL_X39_Y22_N9
\Inst_black_white|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add4~25_sumout\ = SUM(( \Inst_black_white|rw_cntr\(3) ) + ( GND ) + ( \Inst_black_white|Add4~50\ ))
-- \Inst_black_white|Add4~26\ = CARRY(( \Inst_black_white|rw_cntr\(3) ) + ( GND ) + ( \Inst_black_white|Add4~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_rw_cntr\(3),
	cin => \Inst_black_white|Add4~50\,
	sumout => \Inst_black_white|Add4~25_sumout\,
	cout => \Inst_black_white|Add4~26\);

-- Location: FF_X39_Y22_N10
\Inst_black_white|rw_cntr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add4~25_sumout\,
	sclr => \Inst_black_white|ALT_INV_state\(1),
	ena => \Inst_black_white|rw_cntr[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rw_cntr\(3));

-- Location: MLABCELL_X39_Y22_N12
\Inst_black_white|Add4~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add4~53_sumout\ = SUM(( \Inst_black_white|rw_cntr\(4) ) + ( GND ) + ( \Inst_black_white|Add4~26\ ))
-- \Inst_black_white|Add4~54\ = CARRY(( \Inst_black_white|rw_cntr\(4) ) + ( GND ) + ( \Inst_black_white|Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_black_white|ALT_INV_rw_cntr\(4),
	cin => \Inst_black_white|Add4~26\,
	sumout => \Inst_black_white|Add4~53_sumout\,
	cout => \Inst_black_white|Add4~54\);

-- Location: FF_X39_Y22_N14
\Inst_black_white|rw_cntr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add4~53_sumout\,
	sclr => \Inst_black_white|ALT_INV_state\(1),
	ena => \Inst_black_white|rw_cntr[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rw_cntr\(4));

-- Location: MLABCELL_X39_Y22_N15
\Inst_black_white|Add4~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add4~57_sumout\ = SUM(( \Inst_black_white|rw_cntr\(5) ) + ( GND ) + ( \Inst_black_white|Add4~54\ ))
-- \Inst_black_white|Add4~58\ = CARRY(( \Inst_black_white|rw_cntr\(5) ) + ( GND ) + ( \Inst_black_white|Add4~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|ALT_INV_rw_cntr\(5),
	cin => \Inst_black_white|Add4~54\,
	sumout => \Inst_black_white|Add4~57_sumout\,
	cout => \Inst_black_white|Add4~58\);

-- Location: FF_X39_Y22_N16
\Inst_black_white|rw_cntr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add4~57_sumout\,
	sclr => \Inst_black_white|ALT_INV_state\(1),
	ena => \Inst_black_white|rw_cntr[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rw_cntr\(5));

-- Location: MLABCELL_X39_Y22_N18
\Inst_black_white|Add4~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add4~61_sumout\ = SUM(( \Inst_black_white|rw_cntr\(6) ) + ( GND ) + ( \Inst_black_white|Add4~58\ ))
-- \Inst_black_white|Add4~62\ = CARRY(( \Inst_black_white|rw_cntr\(6) ) + ( GND ) + ( \Inst_black_white|Add4~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_black_white|ALT_INV_rw_cntr\(6),
	cin => \Inst_black_white|Add4~58\,
	sumout => \Inst_black_white|Add4~61_sumout\,
	cout => \Inst_black_white|Add4~62\);

-- Location: FF_X39_Y22_N19
\Inst_black_white|rw_cntr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add4~61_sumout\,
	sclr => \Inst_black_white|ALT_INV_state\(1),
	ena => \Inst_black_white|rw_cntr[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rw_cntr\(6));

-- Location: MLABCELL_X39_Y22_N21
\Inst_black_white|Add4~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add4~65_sumout\ = SUM(( \Inst_black_white|rw_cntr\(7) ) + ( GND ) + ( \Inst_black_white|Add4~62\ ))
-- \Inst_black_white|Add4~66\ = CARRY(( \Inst_black_white|rw_cntr\(7) ) + ( GND ) + ( \Inst_black_white|Add4~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_rw_cntr\(7),
	cin => \Inst_black_white|Add4~62\,
	sumout => \Inst_black_white|Add4~65_sumout\,
	cout => \Inst_black_white|Add4~66\);

-- Location: FF_X39_Y22_N23
\Inst_black_white|rw_cntr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add4~65_sumout\,
	sclr => \Inst_black_white|ALT_INV_state\(1),
	ena => \Inst_black_white|rw_cntr[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rw_cntr\(7));

-- Location: MLABCELL_X39_Y22_N24
\Inst_black_white|Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add4~33_sumout\ = SUM(( \Inst_black_white|rw_cntr\(8) ) + ( GND ) + ( \Inst_black_white|Add4~66\ ))
-- \Inst_black_white|Add4~34\ = CARRY(( \Inst_black_white|rw_cntr\(8) ) + ( GND ) + ( \Inst_black_white|Add4~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_black_white|ALT_INV_rw_cntr\(8),
	cin => \Inst_black_white|Add4~66\,
	sumout => \Inst_black_white|Add4~33_sumout\,
	cout => \Inst_black_white|Add4~34\);

-- Location: FF_X39_Y22_N25
\Inst_black_white|rw_cntr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add4~33_sumout\,
	sclr => \Inst_black_white|ALT_INV_state\(1),
	ena => \Inst_black_white|rw_cntr[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rw_cntr\(8));

-- Location: MLABCELL_X39_Y22_N27
\Inst_black_white|Add4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add4~37_sumout\ = SUM(( \Inst_black_white|rw_cntr\(9) ) + ( GND ) + ( \Inst_black_white|Add4~34\ ))
-- \Inst_black_white|Add4~38\ = CARRY(( \Inst_black_white|rw_cntr\(9) ) + ( GND ) + ( \Inst_black_white|Add4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_rw_cntr\(9),
	cin => \Inst_black_white|Add4~34\,
	sumout => \Inst_black_white|Add4~37_sumout\,
	cout => \Inst_black_white|Add4~38\);

-- Location: FF_X39_Y22_N29
\Inst_black_white|rw_cntr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add4~37_sumout\,
	sclr => \Inst_black_white|ALT_INV_state\(1),
	ena => \Inst_black_white|rw_cntr[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rw_cntr\(9));

-- Location: MLABCELL_X39_Y22_N30
\Inst_black_white|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add4~29_sumout\ = SUM(( \Inst_black_white|rw_cntr\(10) ) + ( GND ) + ( \Inst_black_white|Add4~38\ ))
-- \Inst_black_white|Add4~30\ = CARRY(( \Inst_black_white|rw_cntr\(10) ) + ( GND ) + ( \Inst_black_white|Add4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|ALT_INV_rw_cntr\(10),
	cin => \Inst_black_white|Add4~38\,
	sumout => \Inst_black_white|Add4~29_sumout\,
	cout => \Inst_black_white|Add4~30\);

-- Location: FF_X39_Y22_N31
\Inst_black_white|rw_cntr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add4~29_sumout\,
	sclr => \Inst_black_white|ALT_INV_state\(1),
	ena => \Inst_black_white|rw_cntr[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rw_cntr\(10));

-- Location: MLABCELL_X39_Y22_N33
\Inst_black_white|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add4~21_sumout\ = SUM(( \Inst_black_white|rw_cntr\(11) ) + ( GND ) + ( \Inst_black_white|Add4~30\ ))
-- \Inst_black_white|Add4~22\ = CARRY(( \Inst_black_white|rw_cntr\(11) ) + ( GND ) + ( \Inst_black_white|Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_rw_cntr\(11),
	cin => \Inst_black_white|Add4~30\,
	sumout => \Inst_black_white|Add4~21_sumout\,
	cout => \Inst_black_white|Add4~22\);

-- Location: FF_X39_Y22_N35
\Inst_black_white|rw_cntr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add4~21_sumout\,
	sclr => \Inst_black_white|ALT_INV_state\(1),
	ena => \Inst_black_white|rw_cntr[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rw_cntr\(11));

-- Location: MLABCELL_X39_Y22_N36
\Inst_black_white|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add4~17_sumout\ = SUM(( \Inst_black_white|rw_cntr\(12) ) + ( GND ) + ( \Inst_black_white|Add4~22\ ))
-- \Inst_black_white|Add4~18\ = CARRY(( \Inst_black_white|rw_cntr\(12) ) + ( GND ) + ( \Inst_black_white|Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_rw_cntr\(12),
	cin => \Inst_black_white|Add4~22\,
	sumout => \Inst_black_white|Add4~17_sumout\,
	cout => \Inst_black_white|Add4~18\);

-- Location: FF_X39_Y22_N38
\Inst_black_white|rw_cntr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add4~17_sumout\,
	sclr => \Inst_black_white|ALT_INV_state\(1),
	ena => \Inst_black_white|rw_cntr[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rw_cntr\(12));

-- Location: MLABCELL_X39_Y22_N39
\Inst_black_white|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add4~13_sumout\ = SUM(( \Inst_black_white|rw_cntr\(13) ) + ( GND ) + ( \Inst_black_white|Add4~18\ ))
-- \Inst_black_white|Add4~14\ = CARRY(( \Inst_black_white|rw_cntr\(13) ) + ( GND ) + ( \Inst_black_white|Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|ALT_INV_rw_cntr\(13),
	cin => \Inst_black_white|Add4~18\,
	sumout => \Inst_black_white|Add4~13_sumout\,
	cout => \Inst_black_white|Add4~14\);

-- Location: FF_X39_Y22_N40
\Inst_black_white|rw_cntr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add4~13_sumout\,
	sclr => \Inst_black_white|ALT_INV_state\(1),
	ena => \Inst_black_white|rw_cntr[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rw_cntr\(13));

-- Location: FF_X39_Y22_N44
\Inst_black_white|rw_cntr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add4~9_sumout\,
	sclr => \Inst_black_white|ALT_INV_state\(1),
	ena => \Inst_black_white|rw_cntr[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rw_cntr\(14));

-- Location: MLABCELL_X39_Y22_N42
\Inst_black_white|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add4~9_sumout\ = SUM(( \Inst_black_white|rw_cntr\(14) ) + ( GND ) + ( \Inst_black_white|Add4~14\ ))
-- \Inst_black_white|Add4~10\ = CARRY(( \Inst_black_white|rw_cntr\(14) ) + ( GND ) + ( \Inst_black_white|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_black_white|ALT_INV_rw_cntr\(14),
	cin => \Inst_black_white|Add4~14\,
	sumout => \Inst_black_white|Add4~9_sumout\,
	cout => \Inst_black_white|Add4~10\);

-- Location: FF_X39_Y22_N43
\Inst_black_white|rw_cntr[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add4~9_sumout\,
	sclr => \Inst_black_white|ALT_INV_state\(1),
	ena => \Inst_black_white|rw_cntr[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rw_cntr[14]~DUPLICATE_q\);

-- Location: FF_X39_Y22_N37
\Inst_black_white|rw_cntr[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add4~17_sumout\,
	sclr => \Inst_black_white|ALT_INV_state\(1),
	ena => \Inst_black_white|rw_cntr[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rw_cntr[12]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y22_N54
\Inst_black_white|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|LessThan0~0_combout\ = ( \Inst_black_white|rw_cntr\(0) & ( \Inst_black_white|rw_cntr\(8) & ( (\Inst_black_white|rw_cntr\(9) & (\Inst_black_white|rw_cntr\(2) & \Inst_black_white|rw_cntr\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_rw_cntr\(9),
	datab => \Inst_black_white|ALT_INV_rw_cntr\(2),
	datac => \Inst_black_white|ALT_INV_rw_cntr\(1),
	datae => \Inst_black_white|ALT_INV_rw_cntr\(0),
	dataf => \Inst_black_white|ALT_INV_rw_cntr\(8),
	combout => \Inst_black_white|LessThan0~0_combout\);

-- Location: FF_X39_Y22_N34
\Inst_black_white|rw_cntr[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add4~21_sumout\,
	sclr => \Inst_black_white|ALT_INV_state\(1),
	ena => \Inst_black_white|rw_cntr[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rw_cntr[11]~DUPLICATE_q\);

-- Location: FF_X39_Y22_N22
\Inst_black_white|rw_cntr[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add4~65_sumout\,
	sclr => \Inst_black_white|ALT_INV_state\(1),
	ena => \Inst_black_white|rw_cntr[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rw_cntr[7]~DUPLICATE_q\);

-- Location: FF_X39_Y22_N13
\Inst_black_white|rw_cntr[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add4~53_sumout\,
	sclr => \Inst_black_white|ALT_INV_state\(1),
	ena => \Inst_black_white|rw_cntr[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rw_cntr[4]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y22_N51
\Inst_black_white|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|LessThan0~1_combout\ = ( \Inst_black_white|rw_cntr[4]~DUPLICATE_q\ & ( \Inst_black_white|rw_cntr\(5) & ( (\Inst_black_white|rw_cntr[7]~DUPLICATE_q\ & \Inst_black_white|rw_cntr\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_rw_cntr[7]~DUPLICATE_q\,
	datac => \Inst_black_white|ALT_INV_rw_cntr\(6),
	datae => \Inst_black_white|ALT_INV_rw_cntr[4]~DUPLICATE_q\,
	dataf => \Inst_black_white|ALT_INV_rw_cntr\(5),
	combout => \Inst_black_white|LessThan0~1_combout\);

-- Location: LABCELL_X40_Y22_N42
\Inst_black_white|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|LessThan0~2_combout\ = ( \Inst_black_white|rw_cntr[11]~DUPLICATE_q\ & ( \Inst_black_white|LessThan0~1_combout\ & ( ((\Inst_black_white|rw_cntr\(3) & \Inst_black_white|LessThan0~0_combout\)) # (\Inst_black_white|rw_cntr\(10)) ) ) ) # ( 
-- \Inst_black_white|rw_cntr[11]~DUPLICATE_q\ & ( !\Inst_black_white|LessThan0~1_combout\ & ( \Inst_black_white|rw_cntr\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_rw_cntr\(10),
	datab => \Inst_black_white|ALT_INV_rw_cntr\(3),
	datac => \Inst_black_white|ALT_INV_LessThan0~0_combout\,
	datae => \Inst_black_white|ALT_INV_rw_cntr[11]~DUPLICATE_q\,
	dataf => \Inst_black_white|ALT_INV_LessThan0~1_combout\,
	combout => \Inst_black_white|LessThan0~2_combout\);

-- Location: MLABCELL_X39_Y22_N45
\Inst_black_white|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add4~5_sumout\ = SUM(( \Inst_black_white|rw_cntr\(15) ) + ( GND ) + ( \Inst_black_white|Add4~10\ ))
-- \Inst_black_white|Add4~6\ = CARRY(( \Inst_black_white|rw_cntr\(15) ) + ( GND ) + ( \Inst_black_white|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|ALT_INV_rw_cntr\(15),
	cin => \Inst_black_white|Add4~10\,
	sumout => \Inst_black_white|Add4~5_sumout\,
	cout => \Inst_black_white|Add4~6\);

-- Location: FF_X39_Y22_N46
\Inst_black_white|rw_cntr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add4~5_sumout\,
	sclr => \Inst_black_white|ALT_INV_state\(1),
	ena => \Inst_black_white|rw_cntr[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rw_cntr\(15));

-- Location: MLABCELL_X39_Y22_N48
\Inst_black_white|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add4~1_sumout\ = SUM(( \Inst_black_white|rw_cntr\(16) ) + ( GND ) + ( \Inst_black_white|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_black_white|ALT_INV_rw_cntr\(16),
	cin => \Inst_black_white|Add4~6\,
	sumout => \Inst_black_white|Add4~1_sumout\);

-- Location: FF_X39_Y22_N49
\Inst_black_white|rw_cntr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add4~1_sumout\,
	sclr => \Inst_black_white|ALT_INV_state\(1),
	ena => \Inst_black_white|rw_cntr[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rw_cntr\(16));

-- Location: LABCELL_X40_Y22_N36
\Inst_black_white|state~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|state~0_combout\ = ( \Inst_black_white|rw_cntr\(16) & ( \Inst_black_white|rw_cntr\(15) ) ) # ( \Inst_black_white|rw_cntr\(16) & ( !\Inst_black_white|rw_cntr\(15) & ( ((\Inst_black_white|rw_cntr\(13) & 
-- ((\Inst_black_white|LessThan0~2_combout\) # (\Inst_black_white|rw_cntr[12]~DUPLICATE_q\)))) # (\Inst_black_white|rw_cntr[14]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001101110111011100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_rw_cntr\(13),
	datab => \Inst_black_white|ALT_INV_rw_cntr[14]~DUPLICATE_q\,
	datac => \Inst_black_white|ALT_INV_rw_cntr[12]~DUPLICATE_q\,
	datad => \Inst_black_white|ALT_INV_LessThan0~2_combout\,
	datae => \Inst_black_white|ALT_INV_rw_cntr\(16),
	dataf => \Inst_black_white|ALT_INV_rw_cntr\(15),
	combout => \Inst_black_white|state~0_combout\);

-- Location: LABCELL_X42_Y22_N6
\Inst_black_white|state~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|state~1_combout\ = ( \Inst_black_white|state\(2) & ( \WideOr0~combout\ & ( (((!\Inst_black_white|state\(1)) # (!\Inst_black_white|state~0_combout\)) # (\Inst_black_white|state[0]~DUPLICATE_q\)) # (\Inst_black_white|process_0~0_combout\) 
-- ) ) ) # ( !\Inst_black_white|state\(2) & ( \WideOr0~combout\ & ( \Inst_black_white|process_0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101011111111111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_process_0~0_combout\,
	datab => \Inst_black_white|ALT_INV_state[0]~DUPLICATE_q\,
	datac => \Inst_black_white|ALT_INV_state\(1),
	datad => \Inst_black_white|ALT_INV_state~0_combout\,
	datae => \Inst_black_white|ALT_INV_state\(2),
	dataf => \ALT_INV_WideOr0~combout\,
	combout => \Inst_black_white|state~1_combout\);

-- Location: FF_X42_Y22_N8
\Inst_black_white|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|state~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|state\(2));

-- Location: FF_X42_Y22_N13
\Inst_black_white|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|state\(0));

-- Location: LABCELL_X42_Y22_N36
\Inst_black_white|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|process_0~0_combout\ = ( \state_current.S2_PROCESS_BW~q\ & ( (!\Inst_black_white|state\(1) & (!\Inst_black_white|state\(2) & (!\Inst_VGA|Vsync~q\ & !\Inst_black_white|state\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_state\(1),
	datab => \Inst_black_white|ALT_INV_state\(2),
	datac => \Inst_VGA|ALT_INV_Vsync~q\,
	datad => \Inst_black_white|ALT_INV_state\(0),
	dataf => \ALT_INV_state_current.S2_PROCESS_BW~q\,
	combout => \Inst_black_white|process_0~0_combout\);

-- Location: LABCELL_X42_Y22_N12
\Inst_black_white|state~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|state~2_combout\ = ( \Inst_black_white|state\(0) & ( \WideOr0~combout\ & ( ((!\Inst_black_white|state\(2) & !\Inst_black_white|state\(1))) # (\Inst_black_white|process_0~0_combout\) ) ) ) # ( !\Inst_black_white|state\(0) & ( 
-- \WideOr0~combout\ & ( ((\Inst_black_white|state\(2) & (\Inst_black_white|state\(1) & \Inst_black_white|state~0_combout\))) # (\Inst_black_white|process_0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101111101010111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_process_0~0_combout\,
	datab => \Inst_black_white|ALT_INV_state\(2),
	datac => \Inst_black_white|ALT_INV_state\(1),
	datad => \Inst_black_white|ALT_INV_state~0_combout\,
	datae => \Inst_black_white|ALT_INV_state\(0),
	dataf => \ALT_INV_WideOr0~combout\,
	combout => \Inst_black_white|state~2_combout\);

-- Location: FF_X42_Y22_N14
\Inst_black_white|state[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|state[0]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y22_N33
\Inst_black_white|state~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|state~3_combout\ = ( \WideOr0~combout\ & ( (\Inst_black_white|state\(2) & (!\Inst_black_white|state[0]~DUPLICATE_q\ $ (\Inst_black_white|state\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_black_white|ALT_INV_state[0]~DUPLICATE_q\,
	datac => \Inst_black_white|ALT_INV_state\(2),
	datad => \Inst_black_white|ALT_INV_state\(1),
	dataf => \ALT_INV_WideOr0~combout\,
	combout => \Inst_black_white|state~3_combout\);

-- Location: FF_X42_Y22_N35
\Inst_black_white|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|state\(1));

-- Location: LABCELL_X42_Y22_N39
\Inst_black_white|led_done_r~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|led_done_r~0_combout\ = ( \WideOr0~combout\ & ( (!\Inst_black_white|state\(2) & (!\Inst_black_white|state\(1) & (\Inst_black_white|state[0]~DUPLICATE_q\))) # (\Inst_black_white|state\(2) & (((\Inst_black_white|led_done_r~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000001110110000100000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_state\(1),
	datab => \Inst_black_white|ALT_INV_state\(2),
	datac => \Inst_black_white|ALT_INV_state[0]~DUPLICATE_q\,
	datad => \Inst_black_white|ALT_INV_led_done_r~q\,
	dataf => \ALT_INV_WideOr0~combout\,
	combout => \Inst_black_white|led_done_r~0_combout\);

-- Location: FF_X42_Y22_N41
\Inst_black_white|led_done_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|led_done_r~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|led_done_r~q\);

-- Location: LABCELL_X42_Y22_N42
\Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector0~0_combout\ = ((!\Inst_black_white|led_done_r~q\ & \state_current.S2_PROCESS_BW~q\)) # (\state_current.S1_RESET_BW~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111011101010101011101110101010101110111010101010111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state_current.S1_RESET_BW~q\,
	datab => \Inst_black_white|ALT_INV_led_done_r~q\,
	datad => \ALT_INV_state_current.S2_PROCESS_BW~q\,
	combout => \Selector0~0_combout\);

-- Location: FF_X42_Y22_N43
\state_current.S2_PROCESS_BW\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Selector0~0_combout\,
	clrn => \btn_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_current.S2_PROCESS_BW~q\);

-- Location: LABCELL_X42_Y24_N54
\state_next.S3_DONE_BW~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_next.S3_DONE_BW~0_combout\ = ( \state_current.S2_PROCESS_BW~q\ & ( \Inst_black_white|led_done_r~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_state_current.S2_PROCESS_BW~q\,
	dataf => \Inst_black_white|ALT_INV_led_done_r~q\,
	combout => \state_next.S3_DONE_BW~0_combout\);

-- Location: FF_X42_Y24_N55
\state_current.S3_DONE_BW\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \state_next.S3_DONE_BW~0_combout\,
	clrn => \btn_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_current.S3_DONE_BW~q\);

-- Location: FF_X42_Y24_N41
\state_current.S4_RESET_ED\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	asdata => \state_current.S3_DONE_BW~q\,
	clrn => \btn_RESET~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_current.S4_RESET_ED~q\);

-- Location: FF_X42_Y24_N28
\state_current.S5_PROCESS_ED\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Selector1~0_combout\,
	clrn => \btn_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_current.S5_PROCESS_ED~q\);

-- Location: LABCELL_X37_Y47_N45
\Inst_edge_detection|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add2~65_sumout\ = SUM(( \Inst_edge_detection|wr_cntr\(15) ) + ( GND ) + ( \Inst_edge_detection|Add2~62\ ))
-- \Inst_edge_detection|Add2~66\ = CARRY(( \Inst_edge_detection|wr_cntr\(15) ) + ( GND ) + ( \Inst_edge_detection|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_wr_cntr\(15),
	cin => \Inst_edge_detection|Add2~62\,
	sumout => \Inst_edge_detection|Add2~65_sumout\,
	cout => \Inst_edge_detection|Add2~66\);

-- Location: LABCELL_X37_Y47_N48
\Inst_edge_detection|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add2~1_sumout\ = SUM(( \Inst_edge_detection|wr_cntr\(16) ) + ( GND ) + ( \Inst_edge_detection|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|ALT_INV_wr_cntr\(16),
	cin => \Inst_edge_detection|Add2~66\,
	sumout => \Inst_edge_detection|Add2~1_sumout\);

-- Location: MLABCELL_X39_Y34_N0
\Inst_edge_detection|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add4~25_sumout\ = SUM(( \Inst_edge_detection|ColsCounter\(0) ) + ( VCC ) + ( !VCC ))
-- \Inst_edge_detection|Add4~26\ = CARRY(( \Inst_edge_detection|ColsCounter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_edge_detection|ALT_INV_ColsCounter\(0),
	cin => GND,
	sumout => \Inst_edge_detection|Add4~25_sumout\,
	cout => \Inst_edge_detection|Add4~26\);

-- Location: MLABCELL_X39_Y34_N30
\Inst_edge_detection|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|LessThan2~0_combout\ = ( \Inst_edge_detection|ColsCounter\(3) & ( \Inst_edge_detection|ColsCounter\(4) & ( (\Inst_edge_detection|ColsCounter\(1) & (\Inst_edge_detection|ColsCounter\(2) & (\Inst_edge_detection|ColsCounter\(0) & 
-- \Inst_edge_detection|ColsCounter\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_ColsCounter\(1),
	datab => \Inst_edge_detection|ALT_INV_ColsCounter\(2),
	datac => \Inst_edge_detection|ALT_INV_ColsCounter\(0),
	datad => \Inst_edge_detection|ALT_INV_ColsCounter\(5),
	datae => \Inst_edge_detection|ALT_INV_ColsCounter\(3),
	dataf => \Inst_edge_detection|ALT_INV_ColsCounter\(4),
	combout => \Inst_edge_detection|LessThan2~0_combout\);

-- Location: LABCELL_X40_Y34_N54
\Inst_edge_detection|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Mux0~0_combout\ = ( \Inst_edge_detection|state\(2) & ( \Inst_edge_detection|state\(0) & ( (!\WideOr1~combout\ & !\Inst_edge_detection|state\(1)) ) ) ) # ( !\Inst_edge_detection|state\(2) & ( \Inst_edge_detection|state\(0) & ( 
-- (\Inst_edge_detection|process_1~0_combout\ & (!\WideOr1~combout\ & !\Inst_edge_detection|state\(1))) ) ) ) # ( \Inst_edge_detection|state\(2) & ( !\Inst_edge_detection|state\(0) & ( !\WideOr1~combout\ ) ) ) # ( !\Inst_edge_detection|state\(2) & ( 
-- !\Inst_edge_detection|state\(0) & ( (!\WideOr1~combout\ & ((!\Inst_edge_detection|state\(1) & (\Inst_edge_detection|process_1~0_combout\)) # (\Inst_edge_detection|state\(1) & ((!\Inst_edge_detection|LessThan1~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010011000000110011001100110001000100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_process_1~0_combout\,
	datab => \ALT_INV_WideOr1~combout\,
	datac => \Inst_edge_detection|ALT_INV_LessThan1~3_combout\,
	datad => \Inst_edge_detection|ALT_INV_state\(1),
	datae => \Inst_edge_detection|ALT_INV_state\(2),
	dataf => \Inst_edge_detection|ALT_INV_state\(0),
	combout => \Inst_edge_detection|Mux0~0_combout\);

-- Location: FF_X40_Y34_N56
\Inst_edge_detection|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|state\(2));

-- Location: LABCELL_X40_Y34_N48
\Inst_edge_detection|process_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|process_1~1_combout\ = ( !\Inst_edge_detection|state\(2) & ( !\Inst_VGA|Vsync~q\ & ( (!\Inst_edge_detection|state\(0) & (\state_current.S5_PROCESS_ED~q\ & !\Inst_edge_detection|state\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|ALT_INV_state\(0),
	datac => \ALT_INV_state_current.S5_PROCESS_ED~q\,
	datad => \Inst_edge_detection|ALT_INV_state\(1),
	datae => \Inst_edge_detection|ALT_INV_state\(2),
	dataf => \Inst_VGA|ALT_INV_Vsync~q\,
	combout => \Inst_edge_detection|process_1~1_combout\);

-- Location: MLABCELL_X39_Y34_N48
\Inst_edge_detection|LessThan2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|LessThan2~1_combout\ = ( !\Inst_edge_detection|ColsCounter\(6) & ( !\Inst_edge_detection|ColsCounter\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|ALT_INV_ColsCounter\(7),
	dataf => \Inst_edge_detection|ALT_INV_ColsCounter\(6),
	combout => \Inst_edge_detection|LessThan2~1_combout\);

-- Location: LABCELL_X40_Y34_N42
\Inst_edge_detection|ColsCounter[8]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|ColsCounter[8]~1_combout\ = ( \Inst_edge_detection|state\(2) & ( \WideOr1~combout\ ) ) # ( !\Inst_edge_detection|state\(2) & ( \WideOr1~combout\ ) ) # ( \Inst_edge_detection|state\(2) & ( !\WideOr1~combout\ & ( 
-- (!\Inst_edge_detection|state\(0) & \Inst_edge_detection|state\(1)) ) ) ) # ( !\Inst_edge_detection|state\(2) & ( !\WideOr1~combout\ & ( (!\Inst_edge_detection|state\(1) & (((\Inst_edge_detection|process_1~0_combout\)))) # (\Inst_edge_detection|state\(1) & 
-- (!\Inst_edge_detection|state\(0) & (!\Inst_edge_detection|LessThan1~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000011101100001000100010001011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_state\(0),
	datab => \Inst_edge_detection|ALT_INV_state\(1),
	datac => \Inst_edge_detection|ALT_INV_LessThan1~3_combout\,
	datad => \Inst_edge_detection|ALT_INV_process_1~0_combout\,
	datae => \Inst_edge_detection|ALT_INV_state\(2),
	dataf => \ALT_INV_WideOr1~combout\,
	combout => \Inst_edge_detection|ColsCounter[8]~1_combout\);

-- Location: FF_X39_Y34_N25
\Inst_edge_detection|ColsCounter[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add4~1_sumout\,
	sclr => \Inst_edge_detection|ColsCounter[8]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|ColsCounter[8]~DUPLICATE_q\);

-- Location: FF_X40_Y34_N55
\Inst_edge_detection|state[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|state[2]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y34_N42
\Inst_edge_detection|ColsCounter[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|ColsCounter[8]~0_combout\ = ( \WideOr1~combout\ & ( \Inst_edge_detection|state[2]~DUPLICATE_q\ ) ) # ( !\WideOr1~combout\ & ( \Inst_edge_detection|state[2]~DUPLICATE_q\ ) ) # ( \WideOr1~combout\ & ( 
-- !\Inst_edge_detection|state[2]~DUPLICATE_q\ ) ) # ( !\WideOr1~combout\ & ( !\Inst_edge_detection|state[2]~DUPLICATE_q\ & ( ((\Inst_edge_detection|ColsCounter[8]~DUPLICATE_q\ & ((!\Inst_edge_detection|LessThan2~1_combout\) # 
-- (\Inst_edge_detection|LessThan2~0_combout\)))) # (\Inst_edge_detection|process_1~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111110111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_LessThan2~0_combout\,
	datab => \Inst_edge_detection|ALT_INV_process_1~1_combout\,
	datac => \Inst_edge_detection|ALT_INV_LessThan2~1_combout\,
	datad => \Inst_edge_detection|ALT_INV_ColsCounter[8]~DUPLICATE_q\,
	datae => \ALT_INV_WideOr1~combout\,
	dataf => \Inst_edge_detection|ALT_INV_state[2]~DUPLICATE_q\,
	combout => \Inst_edge_detection|ColsCounter[8]~0_combout\);

-- Location: FF_X39_Y34_N2
\Inst_edge_detection|ColsCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add4~25_sumout\,
	sclr => \Inst_edge_detection|ColsCounter[8]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|ColsCounter\(0));

-- Location: MLABCELL_X39_Y34_N3
\Inst_edge_detection|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add4~21_sumout\ = SUM(( \Inst_edge_detection|ColsCounter\(1) ) + ( GND ) + ( \Inst_edge_detection|Add4~26\ ))
-- \Inst_edge_detection|Add4~22\ = CARRY(( \Inst_edge_detection|ColsCounter\(1) ) + ( GND ) + ( \Inst_edge_detection|Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_edge_detection|ALT_INV_ColsCounter\(1),
	cin => \Inst_edge_detection|Add4~26\,
	sumout => \Inst_edge_detection|Add4~21_sumout\,
	cout => \Inst_edge_detection|Add4~22\);

-- Location: FF_X39_Y34_N5
\Inst_edge_detection|ColsCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add4~21_sumout\,
	sclr => \Inst_edge_detection|ColsCounter[8]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|ColsCounter\(1));

-- Location: MLABCELL_X39_Y34_N6
\Inst_edge_detection|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add4~17_sumout\ = SUM(( \Inst_edge_detection|ColsCounter\(2) ) + ( GND ) + ( \Inst_edge_detection|Add4~22\ ))
-- \Inst_edge_detection|Add4~18\ = CARRY(( \Inst_edge_detection|ColsCounter\(2) ) + ( GND ) + ( \Inst_edge_detection|Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_edge_detection|ALT_INV_ColsCounter\(2),
	cin => \Inst_edge_detection|Add4~22\,
	sumout => \Inst_edge_detection|Add4~17_sumout\,
	cout => \Inst_edge_detection|Add4~18\);

-- Location: FF_X39_Y34_N8
\Inst_edge_detection|ColsCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add4~17_sumout\,
	sclr => \Inst_edge_detection|ColsCounter[8]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|ColsCounter\(2));

-- Location: MLABCELL_X39_Y34_N9
\Inst_edge_detection|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add4~13_sumout\ = SUM(( \Inst_edge_detection|ColsCounter\(3) ) + ( GND ) + ( \Inst_edge_detection|Add4~18\ ))
-- \Inst_edge_detection|Add4~14\ = CARRY(( \Inst_edge_detection|ColsCounter\(3) ) + ( GND ) + ( \Inst_edge_detection|Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_edge_detection|ALT_INV_ColsCounter\(3),
	cin => \Inst_edge_detection|Add4~18\,
	sumout => \Inst_edge_detection|Add4~13_sumout\,
	cout => \Inst_edge_detection|Add4~14\);

-- Location: FF_X39_Y34_N10
\Inst_edge_detection|ColsCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add4~13_sumout\,
	sclr => \Inst_edge_detection|ColsCounter[8]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|ColsCounter\(3));

-- Location: MLABCELL_X39_Y34_N12
\Inst_edge_detection|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add4~9_sumout\ = SUM(( \Inst_edge_detection|ColsCounter\(4) ) + ( GND ) + ( \Inst_edge_detection|Add4~14\ ))
-- \Inst_edge_detection|Add4~10\ = CARRY(( \Inst_edge_detection|ColsCounter\(4) ) + ( GND ) + ( \Inst_edge_detection|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_edge_detection|ALT_INV_ColsCounter\(4),
	cin => \Inst_edge_detection|Add4~14\,
	sumout => \Inst_edge_detection|Add4~9_sumout\,
	cout => \Inst_edge_detection|Add4~10\);

-- Location: FF_X39_Y34_N13
\Inst_edge_detection|ColsCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add4~9_sumout\,
	sclr => \Inst_edge_detection|ColsCounter[8]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|ColsCounter\(4));

-- Location: MLABCELL_X39_Y34_N15
\Inst_edge_detection|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add4~5_sumout\ = SUM(( \Inst_edge_detection|ColsCounter\(5) ) + ( GND ) + ( \Inst_edge_detection|Add4~10\ ))
-- \Inst_edge_detection|Add4~6\ = CARRY(( \Inst_edge_detection|ColsCounter\(5) ) + ( GND ) + ( \Inst_edge_detection|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_edge_detection|ALT_INV_ColsCounter\(5),
	cin => \Inst_edge_detection|Add4~10\,
	sumout => \Inst_edge_detection|Add4~5_sumout\,
	cout => \Inst_edge_detection|Add4~6\);

-- Location: FF_X39_Y34_N17
\Inst_edge_detection|ColsCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add4~5_sumout\,
	sclr => \Inst_edge_detection|ColsCounter[8]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|ColsCounter\(5));

-- Location: MLABCELL_X39_Y34_N18
\Inst_edge_detection|Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add4~33_sumout\ = SUM(( \Inst_edge_detection|ColsCounter\(6) ) + ( GND ) + ( \Inst_edge_detection|Add4~6\ ))
-- \Inst_edge_detection|Add4~34\ = CARRY(( \Inst_edge_detection|ColsCounter\(6) ) + ( GND ) + ( \Inst_edge_detection|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_edge_detection|ALT_INV_ColsCounter\(6),
	cin => \Inst_edge_detection|Add4~6\,
	sumout => \Inst_edge_detection|Add4~33_sumout\,
	cout => \Inst_edge_detection|Add4~34\);

-- Location: FF_X39_Y34_N20
\Inst_edge_detection|ColsCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add4~33_sumout\,
	sclr => \Inst_edge_detection|ColsCounter[8]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|ColsCounter\(6));

-- Location: MLABCELL_X39_Y34_N21
\Inst_edge_detection|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add4~29_sumout\ = SUM(( \Inst_edge_detection|ColsCounter\(7) ) + ( GND ) + ( \Inst_edge_detection|Add4~34\ ))
-- \Inst_edge_detection|Add4~30\ = CARRY(( \Inst_edge_detection|ColsCounter\(7) ) + ( GND ) + ( \Inst_edge_detection|Add4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_edge_detection|ALT_INV_ColsCounter\(7),
	cin => \Inst_edge_detection|Add4~34\,
	sumout => \Inst_edge_detection|Add4~29_sumout\,
	cout => \Inst_edge_detection|Add4~30\);

-- Location: FF_X39_Y34_N23
\Inst_edge_detection|ColsCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add4~29_sumout\,
	sclr => \Inst_edge_detection|ColsCounter[8]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|ColsCounter\(7));

-- Location: MLABCELL_X39_Y34_N24
\Inst_edge_detection|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add4~1_sumout\ = SUM(( \Inst_edge_detection|ColsCounter\(8) ) + ( GND ) + ( \Inst_edge_detection|Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_edge_detection|ALT_INV_ColsCounter\(8),
	cin => \Inst_edge_detection|Add4~30\,
	sumout => \Inst_edge_detection|Add4~1_sumout\);

-- Location: FF_X39_Y34_N26
\Inst_edge_detection|ColsCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add4~1_sumout\,
	sclr => \Inst_edge_detection|ColsCounter[8]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|ColsCounter\(8));

-- Location: MLABCELL_X39_Y34_N51
\Inst_edge_detection|LessThan2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|LessThan2~2_combout\ = ( \Inst_edge_detection|LessThan2~1_combout\ & ( (\Inst_edge_detection|ColsCounter\(8) & \Inst_edge_detection|LessThan2~0_combout\) ) ) # ( !\Inst_edge_detection|LessThan2~1_combout\ & ( 
-- \Inst_edge_detection|ColsCounter\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_ColsCounter\(8),
	datac => \Inst_edge_detection|ALT_INV_LessThan2~0_combout\,
	dataf => \Inst_edge_detection|ALT_INV_LessThan2~1_combout\,
	combout => \Inst_edge_detection|LessThan2~2_combout\);

-- Location: LABCELL_X40_Y34_N0
\Inst_edge_detection|state~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|state~0_combout\ = ( \Inst_edge_detection|state\(0) & ( \Inst_edge_detection|state[2]~DUPLICATE_q\ & ( (!\WideOr1~combout\ & !\Inst_edge_detection|state\(1)) ) ) ) # ( !\Inst_edge_detection|state\(0) & ( 
-- \Inst_edge_detection|state[2]~DUPLICATE_q\ & ( !\WideOr1~combout\ ) ) ) # ( \Inst_edge_detection|state\(0) & ( !\Inst_edge_detection|state[2]~DUPLICATE_q\ & ( (!\WideOr1~combout\ & \Inst_edge_detection|state\(1)) ) ) ) # ( !\Inst_edge_detection|state\(0) 
-- & ( !\Inst_edge_detection|state[2]~DUPLICATE_q\ & ( (!\WideOr1~combout\ & (\Inst_edge_detection|state\(1) & ((!\Inst_edge_detection|LessThan2~2_combout\) # (\Inst_edge_detection|LessThan1~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001100000000001100110011001100110011001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_LessThan2~2_combout\,
	datab => \ALT_INV_WideOr1~combout\,
	datac => \Inst_edge_detection|ALT_INV_LessThan1~3_combout\,
	datad => \Inst_edge_detection|ALT_INV_state\(1),
	datae => \Inst_edge_detection|ALT_INV_state\(0),
	dataf => \Inst_edge_detection|ALT_INV_state[2]~DUPLICATE_q\,
	combout => \Inst_edge_detection|state~0_combout\);

-- Location: FF_X40_Y34_N1
\Inst_edge_detection|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|state\(0));

-- Location: LABCELL_X40_Y34_N24
\Inst_edge_detection|process_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|process_1~0_combout\ = ( !\Inst_edge_detection|state\(0) & ( (!\Inst_VGA|Vsync~q\ & \state_current.S5_PROCESS_ED~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Vsync~q\,
	datad => \ALT_INV_state_current.S5_PROCESS_ED~q\,
	dataf => \Inst_edge_detection|ALT_INV_state\(0),
	combout => \Inst_edge_detection|process_1~0_combout\);

-- Location: LABCELL_X40_Y34_N6
\Inst_edge_detection|rdaddr_buf1_r[16]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\ = ( \Inst_edge_detection|state[2]~DUPLICATE_q\ & ( (\Inst_edge_detection|state\(1)) # (\WideOr1~combout\) ) ) # ( !\Inst_edge_detection|state[2]~DUPLICATE_q\ & ( ((\Inst_edge_detection|process_1~0_combout\ 
-- & !\Inst_edge_detection|state\(1))) # (\WideOr1~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100110011011101110011001100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_process_1~0_combout\,
	datab => \ALT_INV_WideOr1~combout\,
	datad => \Inst_edge_detection|ALT_INV_state\(1),
	dataf => \Inst_edge_detection|ALT_INV_state[2]~DUPLICATE_q\,
	combout => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\);

-- Location: FF_X37_Y47_N49
\Inst_edge_detection|wr_cntr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add2~1_sumout\,
	sclr => \Inst_edge_detection|wr_cntr[14]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|wr_cntr\(16));

-- Location: FF_X37_Y47_N37
\Inst_edge_detection|wr_cntr[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add2~9_sumout\,
	sclr => \Inst_edge_detection|wr_cntr[14]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\);

-- Location: FF_X37_Y47_N29
\Inst_edge_detection|wr_cntr[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add2~33_sumout\,
	sclr => \Inst_edge_detection|wr_cntr[14]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\);

-- Location: LABCELL_X37_Y47_N57
\Inst_edge_detection|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|LessThan1~0_combout\ = ( \Inst_edge_detection|wr_cntr\(7) & ( \Inst_edge_detection|wr_cntr\(8) & ( (\Inst_edge_detection|wr_cntr[9]~DUPLICATE_q\ & (\Inst_edge_detection|wr_cntr\(6) & \Inst_edge_detection|wr_cntr\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_wr_cntr[9]~DUPLICATE_q\,
	datab => \Inst_edge_detection|ALT_INV_wr_cntr\(6),
	datac => \Inst_edge_detection|ALT_INV_wr_cntr\(4),
	datae => \Inst_edge_detection|ALT_INV_wr_cntr\(7),
	dataf => \Inst_edge_detection|ALT_INV_wr_cntr\(8),
	combout => \Inst_edge_detection|LessThan1~0_combout\);

-- Location: FF_X37_Y47_N11
\Inst_edge_detection|wr_cntr[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add2~53_sumout\,
	sclr => \Inst_edge_detection|wr_cntr[14]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y38_N36
\Inst_edge_detection|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|LessThan1~1_combout\ = ( \Inst_edge_detection|wr_cntr[3]~DUPLICATE_q\ & ( (\Inst_edge_detection|wr_cntr\(5) & (\Inst_edge_detection|wr_cntr\(0) & \Inst_edge_detection|wr_cntr\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_wr_cntr\(5),
	datac => \Inst_edge_detection|ALT_INV_wr_cntr\(0),
	datad => \Inst_edge_detection|ALT_INV_wr_cntr\(2),
	dataf => \Inst_edge_detection|ALT_INV_wr_cntr[3]~DUPLICATE_q\,
	combout => \Inst_edge_detection|LessThan1~1_combout\);

-- Location: LABCELL_X36_Y40_N36
\Inst_edge_detection|LessThan1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|LessThan1~2_combout\ = ( \Inst_edge_detection|wr_cntr\(11) & ( \Inst_edge_detection|LessThan1~1_combout\ & ( ((\Inst_edge_detection|wr_cntr\(1) & \Inst_edge_detection|LessThan1~0_combout\)) # (\Inst_edge_detection|wr_cntr\(10)) ) ) ) 
-- # ( \Inst_edge_detection|wr_cntr\(11) & ( !\Inst_edge_detection|LessThan1~1_combout\ & ( \Inst_edge_detection|wr_cntr\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_wr_cntr\(10),
	datab => \Inst_edge_detection|ALT_INV_wr_cntr\(1),
	datac => \Inst_edge_detection|ALT_INV_LessThan1~0_combout\,
	datae => \Inst_edge_detection|ALT_INV_wr_cntr\(11),
	dataf => \Inst_edge_detection|ALT_INV_LessThan1~1_combout\,
	combout => \Inst_edge_detection|LessThan1~2_combout\);

-- Location: LABCELL_X36_Y48_N0
\Inst_edge_detection|LessThan1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|LessThan1~3_combout\ = ( \Inst_edge_detection|wr_cntr\(14) & ( \Inst_edge_detection|wr_cntr\(13) & ( \Inst_edge_detection|wr_cntr\(16) ) ) ) # ( !\Inst_edge_detection|wr_cntr\(14) & ( \Inst_edge_detection|wr_cntr\(13) & ( 
-- (\Inst_edge_detection|wr_cntr\(16) & (((\Inst_edge_detection|LessThan1~2_combout\) # (\Inst_edge_detection|wr_cntr\(15))) # (\Inst_edge_detection|wr_cntr[12]~DUPLICATE_q\))) ) ) ) # ( \Inst_edge_detection|wr_cntr\(14) & ( 
-- !\Inst_edge_detection|wr_cntr\(13) & ( \Inst_edge_detection|wr_cntr\(16) ) ) ) # ( !\Inst_edge_detection|wr_cntr\(14) & ( !\Inst_edge_detection|wr_cntr\(13) & ( (\Inst_edge_detection|wr_cntr\(16) & \Inst_edge_detection|wr_cntr\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101010101010101010100010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_wr_cntr\(16),
	datab => \Inst_edge_detection|ALT_INV_wr_cntr[12]~DUPLICATE_q\,
	datac => \Inst_edge_detection|ALT_INV_wr_cntr\(15),
	datad => \Inst_edge_detection|ALT_INV_LessThan1~2_combout\,
	datae => \Inst_edge_detection|ALT_INV_wr_cntr\(14),
	dataf => \Inst_edge_detection|ALT_INV_wr_cntr\(13),
	combout => \Inst_edge_detection|LessThan1~3_combout\);

-- Location: LABCELL_X40_Y34_N30
\Inst_edge_detection|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Mux1~0_combout\ = ( !\Inst_edge_detection|state\(1) & ( (((!\Inst_edge_detection|state\(0) & ((!\Inst_edge_detection|process_1~0_combout\) # (\Inst_edge_detection|state[2]~DUPLICATE_q\))) # (\Inst_edge_detection|state\(0) & 
-- ((!\Inst_edge_detection|state[2]~DUPLICATE_q\)))) # (\WideOr1~combout\)) ) ) # ( \Inst_edge_detection|state\(1) & ( ((!\Inst_edge_detection|LessThan1~3_combout\ & (\Inst_edge_detection|LessThan2~2_combout\ & (!\Inst_edge_detection|state\(0) & 
-- !\Inst_edge_detection|state[2]~DUPLICATE_q\)))) # (\WideOr1~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111001111111111001110110011001111111111001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_LessThan1~3_combout\,
	datab => \ALT_INV_WideOr1~combout\,
	datac => \Inst_edge_detection|ALT_INV_LessThan2~2_combout\,
	datad => \Inst_edge_detection|ALT_INV_state\(0),
	datae => \Inst_edge_detection|ALT_INV_state\(1),
	dataf => \Inst_edge_detection|ALT_INV_state[2]~DUPLICATE_q\,
	datag => \Inst_edge_detection|ALT_INV_process_1~0_combout\,
	combout => \Inst_edge_detection|Mux1~0_combout\);

-- Location: LABCELL_X35_Y38_N24
\Inst_edge_detection|state[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|state[1]~1_combout\ = ( !\Inst_edge_detection|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_edge_detection|ALT_INV_Mux1~0_combout\,
	combout => \Inst_edge_detection|state[1]~1_combout\);

-- Location: FF_X35_Y38_N25
\Inst_edge_detection|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|state[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|state\(1));

-- Location: LABCELL_X40_Y34_N15
\Inst_edge_detection|led_done_r~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|led_done_r~0_combout\ = ( !\Inst_edge_detection|state[2]~DUPLICATE_q\ & ( (!\WideOr1~combout\ & \Inst_edge_detection|state\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_WideOr1~combout\,
	datad => \Inst_edge_detection|ALT_INV_state\(1),
	dataf => \Inst_edge_detection|ALT_INV_state[2]~DUPLICATE_q\,
	combout => \Inst_edge_detection|led_done_r~0_combout\);

-- Location: LABCELL_X40_Y34_N18
\Inst_edge_detection|we_buf2_r~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|we_buf2_r~0_combout\ = ( \Inst_edge_detection|state\(0) & ( \state_current.S4_RESET_ED~q\ ) ) # ( !\Inst_edge_detection|state\(0) & ( \state_current.S4_RESET_ED~q\ ) ) # ( \Inst_edge_detection|state\(0) & ( 
-- !\state_current.S4_RESET_ED~q\ & ( (!\state_current.S0_RESET~q\) # ((!\Inst_edge_detection|state\(2)) # (\state_current.S6_DONE_ED~q\)) ) ) ) # ( !\Inst_edge_detection|state\(0) & ( !\state_current.S4_RESET_ED~q\ & ( (!\state_current.S0_RESET~q\) # 
-- ((!\Inst_edge_detection|state\(2) $ (\Inst_edge_detection|state\(1))) # (\state_current.S6_DONE_ED~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101110111111111110111111101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state_current.S0_RESET~q\,
	datab => \ALT_INV_state_current.S6_DONE_ED~q\,
	datac => \Inst_edge_detection|ALT_INV_state\(2),
	datad => \Inst_edge_detection|ALT_INV_state\(1),
	datae => \Inst_edge_detection|ALT_INV_state\(0),
	dataf => \ALT_INV_state_current.S4_RESET_ED~q\,
	combout => \Inst_edge_detection|we_buf2_r~0_combout\);

-- Location: FF_X40_Y34_N17
\Inst_edge_detection|led_done_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|led_done_r~0_combout\,
	ena => \Inst_edge_detection|we_buf2_r~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|led_done_r~q\);

-- Location: LABCELL_X42_Y24_N27
\Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector1~0_combout\ = ( \state_current.S5_PROCESS_ED~q\ & ( \Inst_edge_detection|led_done_r~q\ & ( \state_current.S4_RESET_ED~q\ ) ) ) # ( !\state_current.S5_PROCESS_ED~q\ & ( \Inst_edge_detection|led_done_r~q\ & ( \state_current.S4_RESET_ED~q\ ) ) ) # 
-- ( \state_current.S5_PROCESS_ED~q\ & ( !\Inst_edge_detection|led_done_r~q\ ) ) # ( !\state_current.S5_PROCESS_ED~q\ & ( !\Inst_edge_detection|led_done_r~q\ & ( \state_current.S4_RESET_ED~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_state_current.S4_RESET_ED~q\,
	datae => \ALT_INV_state_current.S5_PROCESS_ED~q\,
	dataf => \Inst_edge_detection|ALT_INV_led_done_r~q\,
	combout => \Selector1~0_combout\);

-- Location: FF_X42_Y24_N29
\state_current.S5_PROCESS_ED~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Selector1~0_combout\,
	clrn => \btn_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_current.S5_PROCESS_ED~DUPLICATE_q\);

-- Location: LABCELL_X42_Y24_N30
\state_next.S6_DONE_ED~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_next.S6_DONE_ED~0_combout\ = ( \Inst_edge_detection|led_done_r~q\ & ( \state_current.S5_PROCESS_ED~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state_current.S5_PROCESS_ED~DUPLICATE_q\,
	dataf => \Inst_edge_detection|ALT_INV_led_done_r~q\,
	combout => \state_next.S6_DONE_ED~0_combout\);

-- Location: FF_X42_Y24_N31
\state_current.S6_DONE_ED\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \state_next.S6_DONE_ED~0_combout\,
	clrn => \btn_RESET~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_current.S6_DONE_ED~q\);

-- Location: LABCELL_X40_Y34_N12
WideOr1 : cyclonev_lcell_comb
-- Equation(s):
-- \WideOr1~combout\ = ( \state_current.S4_RESET_ED~q\ ) # ( !\state_current.S4_RESET_ED~q\ & ( (!\state_current.S0_RESET~q\) # (\state_current.S6_DONE_ED~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100111111001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_state_current.S6_DONE_ED~q\,
	datac => \ALT_INV_state_current.S0_RESET~q\,
	dataf => \ALT_INV_state_current.S4_RESET_ED~q\,
	combout => \WideOr1~combout\);

-- Location: MLABCELL_X39_Y34_N39
\Inst_edge_detection|rd_cntr[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|rd_cntr[6]~0_combout\ = ( \Inst_edge_detection|process_1~1_combout\ & ( \Inst_edge_detection|state[2]~DUPLICATE_q\ ) ) # ( !\Inst_edge_detection|process_1~1_combout\ & ( \Inst_edge_detection|state[2]~DUPLICATE_q\ ) ) # ( 
-- \Inst_edge_detection|process_1~1_combout\ & ( !\Inst_edge_detection|state[2]~DUPLICATE_q\ ) ) # ( !\Inst_edge_detection|process_1~1_combout\ & ( !\Inst_edge_detection|state[2]~DUPLICATE_q\ & ( \WideOr1~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WideOr1~combout\,
	datae => \Inst_edge_detection|ALT_INV_process_1~1_combout\,
	dataf => \Inst_edge_detection|ALT_INV_state[2]~DUPLICATE_q\,
	combout => \Inst_edge_detection|rd_cntr[6]~0_combout\);

-- Location: FF_X39_Y38_N2
\Inst_edge_detection|rd_cntr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add3~65_sumout\,
	sclr => \Inst_edge_detection|rd_cntr[6]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rd_cntr\(0));

-- Location: MLABCELL_X39_Y38_N3
\Inst_edge_detection|Add3~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add3~61_sumout\ = SUM(( \Inst_edge_detection|rd_cntr\(1) ) + ( GND ) + ( \Inst_edge_detection|Add3~66\ ))
-- \Inst_edge_detection|Add3~62\ = CARRY(( \Inst_edge_detection|rd_cntr\(1) ) + ( GND ) + ( \Inst_edge_detection|Add3~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_rd_cntr\(1),
	cin => \Inst_edge_detection|Add3~66\,
	sumout => \Inst_edge_detection|Add3~61_sumout\,
	cout => \Inst_edge_detection|Add3~62\);

-- Location: FF_X39_Y38_N5
\Inst_edge_detection|rd_cntr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add3~61_sumout\,
	sclr => \Inst_edge_detection|rd_cntr[6]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rd_cntr\(1));

-- Location: MLABCELL_X39_Y38_N6
\Inst_edge_detection|Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add3~29_sumout\ = SUM(( \Inst_edge_detection|rd_cntr\(2) ) + ( GND ) + ( \Inst_edge_detection|Add3~62\ ))
-- \Inst_edge_detection|Add3~30\ = CARRY(( \Inst_edge_detection|rd_cntr\(2) ) + ( GND ) + ( \Inst_edge_detection|Add3~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|ALT_INV_rd_cntr\(2),
	cin => \Inst_edge_detection|Add3~62\,
	sumout => \Inst_edge_detection|Add3~29_sumout\,
	cout => \Inst_edge_detection|Add3~30\);

-- Location: FF_X39_Y38_N7
\Inst_edge_detection|rd_cntr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add3~29_sumout\,
	sclr => \Inst_edge_detection|rd_cntr[6]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rd_cntr\(2));

-- Location: MLABCELL_X39_Y38_N9
\Inst_edge_detection|Add3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add3~33_sumout\ = SUM(( \Inst_edge_detection|rd_cntr\(3) ) + ( GND ) + ( \Inst_edge_detection|Add3~30\ ))
-- \Inst_edge_detection|Add3~34\ = CARRY(( \Inst_edge_detection|rd_cntr\(3) ) + ( GND ) + ( \Inst_edge_detection|Add3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_rd_cntr\(3),
	cin => \Inst_edge_detection|Add3~30\,
	sumout => \Inst_edge_detection|Add3~33_sumout\,
	cout => \Inst_edge_detection|Add3~34\);

-- Location: FF_X39_Y38_N10
\Inst_edge_detection|rd_cntr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add3~33_sumout\,
	sclr => \Inst_edge_detection|rd_cntr[6]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rd_cntr\(3));

-- Location: MLABCELL_X39_Y38_N12
\Inst_edge_detection|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add3~25_sumout\ = SUM(( \Inst_edge_detection|rd_cntr\(4) ) + ( GND ) + ( \Inst_edge_detection|Add3~34\ ))
-- \Inst_edge_detection|Add3~26\ = CARRY(( \Inst_edge_detection|rd_cntr\(4) ) + ( GND ) + ( \Inst_edge_detection|Add3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|ALT_INV_rd_cntr\(4),
	cin => \Inst_edge_detection|Add3~34\,
	sumout => \Inst_edge_detection|Add3~25_sumout\,
	cout => \Inst_edge_detection|Add3~26\);

-- Location: FF_X39_Y38_N13
\Inst_edge_detection|rd_cntr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add3~25_sumout\,
	sclr => \Inst_edge_detection|rd_cntr[6]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rd_cntr\(4));

-- Location: MLABCELL_X39_Y38_N15
\Inst_edge_detection|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add3~21_sumout\ = SUM(( \Inst_edge_detection|rd_cntr\(5) ) + ( GND ) + ( \Inst_edge_detection|Add3~26\ ))
-- \Inst_edge_detection|Add3~22\ = CARRY(( \Inst_edge_detection|rd_cntr\(5) ) + ( GND ) + ( \Inst_edge_detection|Add3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|ALT_INV_rd_cntr\(5),
	cin => \Inst_edge_detection|Add3~26\,
	sumout => \Inst_edge_detection|Add3~21_sumout\,
	cout => \Inst_edge_detection|Add3~22\);

-- Location: FF_X39_Y38_N16
\Inst_edge_detection|rd_cntr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add3~21_sumout\,
	sclr => \Inst_edge_detection|rd_cntr[6]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rd_cntr\(5));

-- Location: MLABCELL_X39_Y38_N18
\Inst_edge_detection|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add3~17_sumout\ = SUM(( \Inst_edge_detection|rd_cntr\(6) ) + ( GND ) + ( \Inst_edge_detection|Add3~22\ ))
-- \Inst_edge_detection|Add3~18\ = CARRY(( \Inst_edge_detection|rd_cntr\(6) ) + ( GND ) + ( \Inst_edge_detection|Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|ALT_INV_rd_cntr\(6),
	cin => \Inst_edge_detection|Add3~22\,
	sumout => \Inst_edge_detection|Add3~17_sumout\,
	cout => \Inst_edge_detection|Add3~18\);

-- Location: FF_X39_Y38_N19
\Inst_edge_detection|rd_cntr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add3~17_sumout\,
	sclr => \Inst_edge_detection|rd_cntr[6]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rd_cntr\(6));

-- Location: MLABCELL_X39_Y38_N21
\Inst_edge_detection|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add3~13_sumout\ = SUM(( \Inst_edge_detection|rd_cntr\(7) ) + ( GND ) + ( \Inst_edge_detection|Add3~18\ ))
-- \Inst_edge_detection|Add3~14\ = CARRY(( \Inst_edge_detection|rd_cntr\(7) ) + ( GND ) + ( \Inst_edge_detection|Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|ALT_INV_rd_cntr\(7),
	cin => \Inst_edge_detection|Add3~18\,
	sumout => \Inst_edge_detection|Add3~13_sumout\,
	cout => \Inst_edge_detection|Add3~14\);

-- Location: FF_X39_Y38_N22
\Inst_edge_detection|rd_cntr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add3~13_sumout\,
	sclr => \Inst_edge_detection|rd_cntr[6]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rd_cntr\(7));

-- Location: MLABCELL_X39_Y38_N24
\Inst_edge_detection|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add3~9_sumout\ = SUM(( \Inst_edge_detection|rd_cntr\(8) ) + ( GND ) + ( \Inst_edge_detection|Add3~14\ ))
-- \Inst_edge_detection|Add3~10\ = CARRY(( \Inst_edge_detection|rd_cntr\(8) ) + ( GND ) + ( \Inst_edge_detection|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|ALT_INV_rd_cntr\(8),
	cin => \Inst_edge_detection|Add3~14\,
	sumout => \Inst_edge_detection|Add3~9_sumout\,
	cout => \Inst_edge_detection|Add3~10\);

-- Location: FF_X39_Y38_N25
\Inst_edge_detection|rd_cntr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add3~9_sumout\,
	sclr => \Inst_edge_detection|rd_cntr[6]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rd_cntr\(8));

-- Location: MLABCELL_X39_Y38_N27
\Inst_edge_detection|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add3~1_sumout\ = SUM(( \Inst_edge_detection|rd_cntr\(9) ) + ( GND ) + ( \Inst_edge_detection|Add3~10\ ))
-- \Inst_edge_detection|Add3~2\ = CARRY(( \Inst_edge_detection|rd_cntr\(9) ) + ( GND ) + ( \Inst_edge_detection|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_rd_cntr\(9),
	cin => \Inst_edge_detection|Add3~10\,
	sumout => \Inst_edge_detection|Add3~1_sumout\,
	cout => \Inst_edge_detection|Add3~2\);

-- Location: FF_X39_Y38_N29
\Inst_edge_detection|rd_cntr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add3~1_sumout\,
	sclr => \Inst_edge_detection|rd_cntr[6]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rd_cntr\(9));

-- Location: LABCELL_X42_Y24_N12
\Inst_edge_detection|rdaddr_buf1_r[16]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\ = ( \state_current.S0_RESET~q\ & ( \Inst_edge_detection|state\(0) & ( (\state_current.S6_DONE_ED~q\) # (\state_current.S4_RESET_ED~q\) ) ) ) # ( !\state_current.S0_RESET~q\ & ( 
-- \Inst_edge_detection|state\(0) ) ) # ( \state_current.S0_RESET~q\ & ( !\Inst_edge_detection|state\(0) ) ) # ( !\state_current.S0_RESET~q\ & ( !\Inst_edge_detection|state\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_state_current.S4_RESET_ED~q\,
	datac => \ALT_INV_state_current.S6_DONE_ED~q\,
	datae => \ALT_INV_state_current.S0_RESET~q\,
	dataf => \Inst_edge_detection|ALT_INV_state\(0),
	combout => \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\);

-- Location: MLABCELL_X39_Y38_N30
\Inst_edge_detection|Add3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add3~41_sumout\ = SUM(( \Inst_edge_detection|rd_cntr\(10) ) + ( GND ) + ( \Inst_edge_detection|Add3~2\ ))
-- \Inst_edge_detection|Add3~42\ = CARRY(( \Inst_edge_detection|rd_cntr\(10) ) + ( GND ) + ( \Inst_edge_detection|Add3~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|ALT_INV_rd_cntr\(10),
	cin => \Inst_edge_detection|Add3~2\,
	sumout => \Inst_edge_detection|Add3~41_sumout\,
	cout => \Inst_edge_detection|Add3~42\);

-- Location: FF_X39_Y38_N32
\Inst_edge_detection|rd_cntr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add3~41_sumout\,
	sclr => \Inst_edge_detection|rd_cntr[6]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rd_cntr\(10));

-- Location: MLABCELL_X39_Y38_N33
\Inst_edge_detection|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add3~5_sumout\ = SUM(( \Inst_edge_detection|rd_cntr\(11) ) + ( GND ) + ( \Inst_edge_detection|Add3~42\ ))
-- \Inst_edge_detection|Add3~6\ = CARRY(( \Inst_edge_detection|rd_cntr\(11) ) + ( GND ) + ( \Inst_edge_detection|Add3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_rd_cntr\(11),
	cin => \Inst_edge_detection|Add3~42\,
	sumout => \Inst_edge_detection|Add3~5_sumout\,
	cout => \Inst_edge_detection|Add3~6\);

-- Location: FF_X39_Y38_N34
\Inst_edge_detection|rd_cntr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add3~5_sumout\,
	sclr => \Inst_edge_detection|rd_cntr[6]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rd_cntr\(11));

-- Location: LABCELL_X35_Y38_N54
\Inst_edge_detection|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|LessThan0~0_combout\ = ( \Inst_edge_detection|rd_cntr\(4) & ( \Inst_edge_detection|rd_cntr\(2) & ( (!\Inst_edge_detection|rd_cntr\(7) & !\Inst_edge_detection|rd_cntr\(6)) ) ) ) # ( !\Inst_edge_detection|rd_cntr\(4) & ( 
-- \Inst_edge_detection|rd_cntr\(2) & ( (!\Inst_edge_detection|rd_cntr\(7) & !\Inst_edge_detection|rd_cntr\(6)) ) ) ) # ( \Inst_edge_detection|rd_cntr\(4) & ( !\Inst_edge_detection|rd_cntr\(2) & ( (!\Inst_edge_detection|rd_cntr\(7) & 
-- !\Inst_edge_detection|rd_cntr\(6)) ) ) ) # ( !\Inst_edge_detection|rd_cntr\(4) & ( !\Inst_edge_detection|rd_cntr\(2) & ( (!\Inst_edge_detection|rd_cntr\(7) & ((!\Inst_edge_detection|rd_cntr\(6)) # ((!\Inst_edge_detection|rd_cntr\(3) & 
-- !\Inst_edge_detection|rd_cntr\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010000000101010100000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_rd_cntr\(7),
	datab => \Inst_edge_detection|ALT_INV_rd_cntr\(3),
	datac => \Inst_edge_detection|ALT_INV_rd_cntr\(5),
	datad => \Inst_edge_detection|ALT_INV_rd_cntr\(6),
	datae => \Inst_edge_detection|ALT_INV_rd_cntr\(4),
	dataf => \Inst_edge_detection|ALT_INV_rd_cntr\(2),
	combout => \Inst_edge_detection|LessThan0~0_combout\);

-- Location: FF_X39_Y38_N49
\Inst_edge_detection|rd_cntr[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add3~45_sumout\,
	sclr => \Inst_edge_detection|rd_cntr[6]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rd_cntr[16]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y38_N36
\Inst_edge_detection|Add3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add3~37_sumout\ = SUM(( \Inst_edge_detection|rd_cntr\(12) ) + ( GND ) + ( \Inst_edge_detection|Add3~6\ ))
-- \Inst_edge_detection|Add3~38\ = CARRY(( \Inst_edge_detection|rd_cntr\(12) ) + ( GND ) + ( \Inst_edge_detection|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_rd_cntr\(12),
	cin => \Inst_edge_detection|Add3~6\,
	sumout => \Inst_edge_detection|Add3~37_sumout\,
	cout => \Inst_edge_detection|Add3~38\);

-- Location: FF_X39_Y38_N38
\Inst_edge_detection|rd_cntr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add3~37_sumout\,
	sclr => \Inst_edge_detection|rd_cntr[6]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rd_cntr\(12));

-- Location: MLABCELL_X39_Y38_N39
\Inst_edge_detection|Add3~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add3~53_sumout\ = SUM(( \Inst_edge_detection|rd_cntr\(13) ) + ( GND ) + ( \Inst_edge_detection|Add3~38\ ))
-- \Inst_edge_detection|Add3~54\ = CARRY(( \Inst_edge_detection|rd_cntr\(13) ) + ( GND ) + ( \Inst_edge_detection|Add3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|ALT_INV_rd_cntr\(13),
	cin => \Inst_edge_detection|Add3~38\,
	sumout => \Inst_edge_detection|Add3~53_sumout\,
	cout => \Inst_edge_detection|Add3~54\);

-- Location: FF_X39_Y38_N40
\Inst_edge_detection|rd_cntr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add3~53_sumout\,
	sclr => \Inst_edge_detection|rd_cntr[6]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rd_cntr\(13));

-- Location: MLABCELL_X39_Y38_N42
\Inst_edge_detection|Add3~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add3~57_sumout\ = SUM(( \Inst_edge_detection|rd_cntr\(14) ) + ( GND ) + ( \Inst_edge_detection|Add3~54\ ))
-- \Inst_edge_detection|Add3~58\ = CARRY(( \Inst_edge_detection|rd_cntr\(14) ) + ( GND ) + ( \Inst_edge_detection|Add3~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|ALT_INV_rd_cntr\(14),
	cin => \Inst_edge_detection|Add3~54\,
	sumout => \Inst_edge_detection|Add3~57_sumout\,
	cout => \Inst_edge_detection|Add3~58\);

-- Location: FF_X39_Y38_N44
\Inst_edge_detection|rd_cntr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add3~57_sumout\,
	sclr => \Inst_edge_detection|rd_cntr[6]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rd_cntr\(14));

-- Location: MLABCELL_X39_Y38_N45
\Inst_edge_detection|Add3~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add3~49_sumout\ = SUM(( \Inst_edge_detection|rd_cntr\(15) ) + ( GND ) + ( \Inst_edge_detection|Add3~58\ ))
-- \Inst_edge_detection|Add3~50\ = CARRY(( \Inst_edge_detection|rd_cntr\(15) ) + ( GND ) + ( \Inst_edge_detection|Add3~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|ALT_INV_rd_cntr\(15),
	cin => \Inst_edge_detection|Add3~58\,
	sumout => \Inst_edge_detection|Add3~49_sumout\,
	cout => \Inst_edge_detection|Add3~50\);

-- Location: FF_X39_Y38_N46
\Inst_edge_detection|rd_cntr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add3~49_sumout\,
	sclr => \Inst_edge_detection|rd_cntr[6]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rd_cntr\(15));

-- Location: MLABCELL_X39_Y38_N48
\Inst_edge_detection|Add3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add3~45_sumout\ = SUM(( \Inst_edge_detection|rd_cntr[16]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_edge_detection|Add3~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|ALT_INV_rd_cntr[16]~DUPLICATE_q\,
	cin => \Inst_edge_detection|Add3~50\,
	sumout => \Inst_edge_detection|Add3~45_sumout\);

-- Location: FF_X39_Y38_N50
\Inst_edge_detection|rd_cntr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add3~45_sumout\,
	sclr => \Inst_edge_detection|rd_cntr[6]~0_combout\,
	ena => \Inst_edge_detection|ColsCounter[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rd_cntr\(16));

-- Location: MLABCELL_X39_Y38_N54
\Inst_edge_detection|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|LessThan0~1_combout\ = ( !\Inst_edge_detection|rd_cntr\(13) & ( !\Inst_edge_detection|rd_cntr\(10) & ( (!\Inst_edge_detection|rd_cntr\(16) & (!\Inst_edge_detection|rd_cntr\(14) & (!\Inst_edge_detection|rd_cntr\(12) & 
-- !\Inst_edge_detection|rd_cntr\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_rd_cntr\(16),
	datab => \Inst_edge_detection|ALT_INV_rd_cntr\(14),
	datac => \Inst_edge_detection|ALT_INV_rd_cntr\(12),
	datad => \Inst_edge_detection|ALT_INV_rd_cntr\(15),
	datae => \Inst_edge_detection|ALT_INV_rd_cntr\(13),
	dataf => \Inst_edge_detection|ALT_INV_rd_cntr\(10),
	combout => \Inst_edge_detection|LessThan0~1_combout\);

-- Location: LABCELL_X35_Y38_N18
\Inst_edge_detection|wr_cntr[14]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|wr_cntr[14]~0_combout\ = ( \Inst_edge_detection|LessThan0~0_combout\ & ( \Inst_edge_detection|LessThan0~1_combout\ & ( ((!\Inst_edge_detection|rd_cntr\(9) & !\Inst_edge_detection|rd_cntr\(11))) # 
-- (\Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\) ) ) ) # ( !\Inst_edge_detection|LessThan0~0_combout\ & ( \Inst_edge_detection|LessThan0~1_combout\ & ( ((!\Inst_edge_detection|rd_cntr\(8) & (!\Inst_edge_detection|rd_cntr\(9) & 
-- !\Inst_edge_detection|rd_cntr\(11)))) # (\Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\) ) ) ) # ( \Inst_edge_detection|LessThan0~0_combout\ & ( !\Inst_edge_detection|LessThan0~1_combout\ & ( \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\ ) ) ) # ( 
-- !\Inst_edge_detection|LessThan0~0_combout\ & ( !\Inst_edge_detection|LessThan0~1_combout\ & ( \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111110001111000011111100111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_rd_cntr\(8),
	datab => \Inst_edge_detection|ALT_INV_rd_cntr\(9),
	datac => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r[16]~0_combout\,
	datad => \Inst_edge_detection|ALT_INV_rd_cntr\(11),
	datae => \Inst_edge_detection|ALT_INV_LessThan0~0_combout\,
	dataf => \Inst_edge_detection|ALT_INV_LessThan0~1_combout\,
	combout => \Inst_edge_detection|wr_cntr[14]~0_combout\);

-- Location: FF_X37_Y47_N1
\Inst_edge_detection|wr_cntr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add2~45_sumout\,
	sclr => \Inst_edge_detection|wr_cntr[14]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|wr_cntr\(0));

-- Location: LABCELL_X37_Y47_N3
\Inst_edge_detection|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add2~21_sumout\ = SUM(( \Inst_edge_detection|wr_cntr\(1) ) + ( GND ) + ( \Inst_edge_detection|Add2~46\ ))
-- \Inst_edge_detection|Add2~22\ = CARRY(( \Inst_edge_detection|wr_cntr\(1) ) + ( GND ) + ( \Inst_edge_detection|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_wr_cntr\(1),
	cin => \Inst_edge_detection|Add2~46\,
	sumout => \Inst_edge_detection|Add2~21_sumout\,
	cout => \Inst_edge_detection|Add2~22\);

-- Location: FF_X37_Y47_N4
\Inst_edge_detection|wr_cntr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add2~21_sumout\,
	sclr => \Inst_edge_detection|wr_cntr[14]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|wr_cntr\(1));

-- Location: LABCELL_X37_Y47_N6
\Inst_edge_detection|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add2~49_sumout\ = SUM(( \Inst_edge_detection|wr_cntr\(2) ) + ( GND ) + ( \Inst_edge_detection|Add2~22\ ))
-- \Inst_edge_detection|Add2~50\ = CARRY(( \Inst_edge_detection|wr_cntr\(2) ) + ( GND ) + ( \Inst_edge_detection|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|ALT_INV_wr_cntr\(2),
	cin => \Inst_edge_detection|Add2~22\,
	sumout => \Inst_edge_detection|Add2~49_sumout\,
	cout => \Inst_edge_detection|Add2~50\);

-- Location: FF_X37_Y47_N8
\Inst_edge_detection|wr_cntr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add2~49_sumout\,
	sclr => \Inst_edge_detection|wr_cntr[14]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|wr_cntr\(2));

-- Location: LABCELL_X37_Y47_N9
\Inst_edge_detection|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add2~53_sumout\ = SUM(( \Inst_edge_detection|wr_cntr\(3) ) + ( GND ) + ( \Inst_edge_detection|Add2~50\ ))
-- \Inst_edge_detection|Add2~54\ = CARRY(( \Inst_edge_detection|wr_cntr\(3) ) + ( GND ) + ( \Inst_edge_detection|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_wr_cntr\(3),
	cin => \Inst_edge_detection|Add2~50\,
	sumout => \Inst_edge_detection|Add2~53_sumout\,
	cout => \Inst_edge_detection|Add2~54\);

-- Location: FF_X37_Y47_N10
\Inst_edge_detection|wr_cntr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add2~53_sumout\,
	sclr => \Inst_edge_detection|wr_cntr[14]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|wr_cntr\(3));

-- Location: LABCELL_X37_Y47_N12
\Inst_edge_detection|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add2~37_sumout\ = SUM(( GND ) + ( \Inst_edge_detection|wr_cntr\(4) ) + ( \Inst_edge_detection|Add2~54\ ))
-- \Inst_edge_detection|Add2~38\ = CARRY(( GND ) + ( \Inst_edge_detection|wr_cntr\(4) ) + ( \Inst_edge_detection|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_edge_detection|ALT_INV_wr_cntr\(4),
	cin => \Inst_edge_detection|Add2~54\,
	sumout => \Inst_edge_detection|Add2~37_sumout\,
	cout => \Inst_edge_detection|Add2~38\);

-- Location: FF_X37_Y47_N13
\Inst_edge_detection|wr_cntr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add2~37_sumout\,
	sclr => \Inst_edge_detection|wr_cntr[14]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|wr_cntr\(4));

-- Location: LABCELL_X37_Y47_N15
\Inst_edge_detection|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add2~57_sumout\ = SUM(( \Inst_edge_detection|wr_cntr\(5) ) + ( GND ) + ( \Inst_edge_detection|Add2~38\ ))
-- \Inst_edge_detection|Add2~58\ = CARRY(( \Inst_edge_detection|wr_cntr\(5) ) + ( GND ) + ( \Inst_edge_detection|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|ALT_INV_wr_cntr\(5),
	cin => \Inst_edge_detection|Add2~38\,
	sumout => \Inst_edge_detection|Add2~57_sumout\,
	cout => \Inst_edge_detection|Add2~58\);

-- Location: FF_X37_Y47_N17
\Inst_edge_detection|wr_cntr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add2~57_sumout\,
	sclr => \Inst_edge_detection|wr_cntr[14]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|wr_cntr\(5));

-- Location: LABCELL_X37_Y47_N18
\Inst_edge_detection|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add2~25_sumout\ = SUM(( \Inst_edge_detection|wr_cntr\(6) ) + ( GND ) + ( \Inst_edge_detection|Add2~58\ ))
-- \Inst_edge_detection|Add2~26\ = CARRY(( \Inst_edge_detection|wr_cntr\(6) ) + ( GND ) + ( \Inst_edge_detection|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|ALT_INV_wr_cntr\(6),
	cin => \Inst_edge_detection|Add2~58\,
	sumout => \Inst_edge_detection|Add2~25_sumout\,
	cout => \Inst_edge_detection|Add2~26\);

-- Location: FF_X37_Y47_N20
\Inst_edge_detection|wr_cntr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add2~25_sumout\,
	sclr => \Inst_edge_detection|wr_cntr[14]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|wr_cntr\(6));

-- Location: LABCELL_X37_Y47_N21
\Inst_edge_detection|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add2~41_sumout\ = SUM(( \Inst_edge_detection|wr_cntr\(7) ) + ( GND ) + ( \Inst_edge_detection|Add2~26\ ))
-- \Inst_edge_detection|Add2~42\ = CARRY(( \Inst_edge_detection|wr_cntr\(7) ) + ( GND ) + ( \Inst_edge_detection|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_wr_cntr\(7),
	cin => \Inst_edge_detection|Add2~26\,
	sumout => \Inst_edge_detection|Add2~41_sumout\,
	cout => \Inst_edge_detection|Add2~42\);

-- Location: FF_X37_Y47_N23
\Inst_edge_detection|wr_cntr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add2~41_sumout\,
	sclr => \Inst_edge_detection|wr_cntr[14]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|wr_cntr\(7));

-- Location: LABCELL_X37_Y47_N24
\Inst_edge_detection|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add2~29_sumout\ = SUM(( \Inst_edge_detection|wr_cntr\(8) ) + ( GND ) + ( \Inst_edge_detection|Add2~42\ ))
-- \Inst_edge_detection|Add2~30\ = CARRY(( \Inst_edge_detection|wr_cntr\(8) ) + ( GND ) + ( \Inst_edge_detection|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_wr_cntr\(8),
	cin => \Inst_edge_detection|Add2~42\,
	sumout => \Inst_edge_detection|Add2~29_sumout\,
	cout => \Inst_edge_detection|Add2~30\);

-- Location: FF_X37_Y47_N26
\Inst_edge_detection|wr_cntr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add2~29_sumout\,
	sclr => \Inst_edge_detection|wr_cntr[14]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|wr_cntr\(8));

-- Location: LABCELL_X37_Y47_N27
\Inst_edge_detection|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add2~33_sumout\ = SUM(( \Inst_edge_detection|wr_cntr\(9) ) + ( GND ) + ( \Inst_edge_detection|Add2~30\ ))
-- \Inst_edge_detection|Add2~34\ = CARRY(( \Inst_edge_detection|wr_cntr\(9) ) + ( GND ) + ( \Inst_edge_detection|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|ALT_INV_wr_cntr\(9),
	cin => \Inst_edge_detection|Add2~30\,
	sumout => \Inst_edge_detection|Add2~33_sumout\,
	cout => \Inst_edge_detection|Add2~34\);

-- Location: FF_X37_Y47_N28
\Inst_edge_detection|wr_cntr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add2~33_sumout\,
	sclr => \Inst_edge_detection|wr_cntr[14]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|wr_cntr\(9));

-- Location: LABCELL_X37_Y47_N30
\Inst_edge_detection|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add2~17_sumout\ = SUM(( \Inst_edge_detection|wr_cntr\(10) ) + ( GND ) + ( \Inst_edge_detection|Add2~34\ ))
-- \Inst_edge_detection|Add2~18\ = CARRY(( \Inst_edge_detection|wr_cntr\(10) ) + ( GND ) + ( \Inst_edge_detection|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|ALT_INV_wr_cntr\(10),
	cin => \Inst_edge_detection|Add2~34\,
	sumout => \Inst_edge_detection|Add2~17_sumout\,
	cout => \Inst_edge_detection|Add2~18\);

-- Location: FF_X37_Y47_N31
\Inst_edge_detection|wr_cntr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add2~17_sumout\,
	sclr => \Inst_edge_detection|wr_cntr[14]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|wr_cntr\(10));

-- Location: LABCELL_X37_Y47_N33
\Inst_edge_detection|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add2~13_sumout\ = SUM(( \Inst_edge_detection|wr_cntr\(11) ) + ( GND ) + ( \Inst_edge_detection|Add2~18\ ))
-- \Inst_edge_detection|Add2~14\ = CARRY(( \Inst_edge_detection|wr_cntr\(11) ) + ( GND ) + ( \Inst_edge_detection|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_wr_cntr\(11),
	cin => \Inst_edge_detection|Add2~18\,
	sumout => \Inst_edge_detection|Add2~13_sumout\,
	cout => \Inst_edge_detection|Add2~14\);

-- Location: FF_X37_Y47_N35
\Inst_edge_detection|wr_cntr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add2~13_sumout\,
	sclr => \Inst_edge_detection|wr_cntr[14]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|wr_cntr\(11));

-- Location: LABCELL_X37_Y47_N36
\Inst_edge_detection|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add2~9_sumout\ = SUM(( \Inst_edge_detection|wr_cntr\(12) ) + ( GND ) + ( \Inst_edge_detection|Add2~14\ ))
-- \Inst_edge_detection|Add2~10\ = CARRY(( \Inst_edge_detection|wr_cntr\(12) ) + ( GND ) + ( \Inst_edge_detection|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_wr_cntr\(12),
	cin => \Inst_edge_detection|Add2~14\,
	sumout => \Inst_edge_detection|Add2~9_sumout\,
	cout => \Inst_edge_detection|Add2~10\);

-- Location: FF_X37_Y47_N38
\Inst_edge_detection|wr_cntr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add2~9_sumout\,
	sclr => \Inst_edge_detection|wr_cntr[14]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|wr_cntr\(12));

-- Location: LABCELL_X37_Y47_N39
\Inst_edge_detection|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add2~5_sumout\ = SUM(( \Inst_edge_detection|wr_cntr\(13) ) + ( GND ) + ( \Inst_edge_detection|Add2~10\ ))
-- \Inst_edge_detection|Add2~6\ = CARRY(( \Inst_edge_detection|wr_cntr\(13) ) + ( GND ) + ( \Inst_edge_detection|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|ALT_INV_wr_cntr\(13),
	cin => \Inst_edge_detection|Add2~10\,
	sumout => \Inst_edge_detection|Add2~5_sumout\,
	cout => \Inst_edge_detection|Add2~6\);

-- Location: FF_X37_Y47_N40
\Inst_edge_detection|wr_cntr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add2~5_sumout\,
	sclr => \Inst_edge_detection|wr_cntr[14]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|wr_cntr\(13));

-- Location: LABCELL_X37_Y47_N42
\Inst_edge_detection|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add2~61_sumout\ = SUM(( \Inst_edge_detection|wr_cntr\(14) ) + ( GND ) + ( \Inst_edge_detection|Add2~6\ ))
-- \Inst_edge_detection|Add2~62\ = CARRY(( \Inst_edge_detection|wr_cntr\(14) ) + ( GND ) + ( \Inst_edge_detection|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|ALT_INV_wr_cntr\(14),
	cin => \Inst_edge_detection|Add2~6\,
	sumout => \Inst_edge_detection|Add2~61_sumout\,
	cout => \Inst_edge_detection|Add2~62\);

-- Location: FF_X37_Y47_N43
\Inst_edge_detection|wr_cntr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add2~61_sumout\,
	sclr => \Inst_edge_detection|wr_cntr[14]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|wr_cntr\(14));

-- Location: FF_X37_Y47_N46
\Inst_edge_detection|wr_cntr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add2~65_sumout\,
	sclr => \Inst_edge_detection|wr_cntr[14]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|wr_cntr\(15));

-- Location: LABCELL_X42_Y24_N42
\rdaddress_buf_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rdaddress_buf_1~0_combout\ = ( !\state_current.S5_PROCESS_ED~DUPLICATE_q\ & ( !\state_current.S4_RESET_ED~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_state_current.S5_PROCESS_ED~DUPLICATE_q\,
	dataf => \ALT_INV_state_current.S4_RESET_ED~q\,
	combout => \rdaddress_buf_1~0_combout\);

-- Location: LABCELL_X40_Y34_N9
\Inst_edge_detection|we_buf2_r~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|we_buf2_r~1_combout\ = ( \Inst_edge_detection|state[2]~DUPLICATE_q\ & ( (!\WideOr1~combout\ & \Inst_edge_detection|state\(1)) ) ) # ( !\Inst_edge_detection|state[2]~DUPLICATE_q\ & ( (\Inst_edge_detection|process_1~0_combout\ & 
-- (!\WideOr1~combout\ & !\Inst_edge_detection|state\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_process_1~0_combout\,
	datab => \ALT_INV_WideOr1~combout\,
	datac => \Inst_edge_detection|ALT_INV_state\(1),
	dataf => \Inst_edge_detection|ALT_INV_state[2]~DUPLICATE_q\,
	combout => \Inst_edge_detection|we_buf2_r~1_combout\);

-- Location: FF_X40_Y34_N10
\Inst_edge_detection|we_buf2_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|we_buf2_r~1_combout\,
	ena => \Inst_edge_detection|we_buf2_r~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|we_buf2_r~q\);

-- Location: LABCELL_X35_Y38_N39
\Inst_frame_buf_2|wren_bottom~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|wren_bottom~0_combout\ = (!\rdaddress_buf_1~0_combout\ & (\Inst_edge_detection|we_buf2_r~q\ & \Inst_edge_detection|wr_cntr\(16)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rdaddress_buf_1~0_combout\,
	datac => \Inst_edge_detection|ALT_INV_we_buf2_r~q\,
	datad => \Inst_edge_detection|ALT_INV_wr_cntr\(16),
	combout => \Inst_frame_buf_2|wren_bottom~0_combout\);

-- Location: LABCELL_X36_Y48_N51
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3) = ( \Inst_edge_detection|wr_cntr\(13) & ( (!\Inst_edge_detection|wr_cntr\(15) & (\Inst_frame_buf_2|wren_bottom~0_combout\ & 
-- !\Inst_edge_detection|wr_cntr\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_wr_cntr\(15),
	datab => \Inst_frame_buf_2|ALT_INV_wren_bottom~0_combout\,
	datad => \Inst_edge_detection|ALT_INV_wr_cntr\(14),
	dataf => \Inst_edge_detection|ALT_INV_wr_cntr\(13),
	combout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3));

-- Location: MLABCELL_X34_Y52_N0
\Inst_Address_Generator|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~29_sumout\ = SUM(( \Inst_Address_Generator|val\(0) ) + ( VCC ) + ( !VCC ))
-- \Inst_Address_Generator|Add0~30\ = CARRY(( \Inst_Address_Generator|val\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(0),
	cin => GND,
	sumout => \Inst_Address_Generator|Add0~29_sumout\,
	cout => \Inst_Address_Generator|Add0~30\);

-- Location: FF_X34_Y52_N1
\Inst_Address_Generator|val[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~29_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(0));

-- Location: MLABCELL_X34_Y52_N3
\Inst_Address_Generator|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~33_sumout\ = SUM(( \Inst_Address_Generator|val\(1) ) + ( GND ) + ( \Inst_Address_Generator|Add0~30\ ))
-- \Inst_Address_Generator|Add0~34\ = CARRY(( \Inst_Address_Generator|val\(1) ) + ( GND ) + ( \Inst_Address_Generator|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(1),
	cin => \Inst_Address_Generator|Add0~30\,
	sumout => \Inst_Address_Generator|Add0~33_sumout\,
	cout => \Inst_Address_Generator|Add0~34\);

-- Location: FF_X34_Y52_N4
\Inst_Address_Generator|val[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~33_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(1));

-- Location: MLABCELL_X34_Y52_N6
\Inst_Address_Generator|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~37_sumout\ = SUM(( \Inst_Address_Generator|val\(2) ) + ( GND ) + ( \Inst_Address_Generator|Add0~34\ ))
-- \Inst_Address_Generator|Add0~38\ = CARRY(( \Inst_Address_Generator|val\(2) ) + ( GND ) + ( \Inst_Address_Generator|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val\(2),
	cin => \Inst_Address_Generator|Add0~34\,
	sumout => \Inst_Address_Generator|Add0~37_sumout\,
	cout => \Inst_Address_Generator|Add0~38\);

-- Location: FF_X34_Y52_N8
\Inst_Address_Generator|val[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~37_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(2));

-- Location: MLABCELL_X34_Y52_N9
\Inst_Address_Generator|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~41_sumout\ = SUM(( \Inst_Address_Generator|val\(3) ) + ( GND ) + ( \Inst_Address_Generator|Add0~38\ ))
-- \Inst_Address_Generator|Add0~42\ = CARRY(( \Inst_Address_Generator|val\(3) ) + ( GND ) + ( \Inst_Address_Generator|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(3),
	cin => \Inst_Address_Generator|Add0~38\,
	sumout => \Inst_Address_Generator|Add0~41_sumout\,
	cout => \Inst_Address_Generator|Add0~42\);

-- Location: FF_X34_Y52_N10
\Inst_Address_Generator|val[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~41_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(3));

-- Location: MLABCELL_X34_Y52_N12
\Inst_Address_Generator|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~45_sumout\ = SUM(( \Inst_Address_Generator|val\(4) ) + ( GND ) + ( \Inst_Address_Generator|Add0~42\ ))
-- \Inst_Address_Generator|Add0~46\ = CARRY(( \Inst_Address_Generator|val\(4) ) + ( GND ) + ( \Inst_Address_Generator|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val\(4),
	cin => \Inst_Address_Generator|Add0~42\,
	sumout => \Inst_Address_Generator|Add0~45_sumout\,
	cout => \Inst_Address_Generator|Add0~46\);

-- Location: FF_X34_Y52_N13
\Inst_Address_Generator|val[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~45_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(4));

-- Location: MLABCELL_X34_Y52_N15
\Inst_Address_Generator|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~49_sumout\ = SUM(( \Inst_Address_Generator|val\(5) ) + ( GND ) + ( \Inst_Address_Generator|Add0~46\ ))
-- \Inst_Address_Generator|Add0~50\ = CARRY(( \Inst_Address_Generator|val\(5) ) + ( GND ) + ( \Inst_Address_Generator|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(5),
	cin => \Inst_Address_Generator|Add0~46\,
	sumout => \Inst_Address_Generator|Add0~49_sumout\,
	cout => \Inst_Address_Generator|Add0~50\);

-- Location: FF_X34_Y52_N17
\Inst_Address_Generator|val[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~49_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(5));

-- Location: MLABCELL_X34_Y52_N18
\Inst_Address_Generator|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~53_sumout\ = SUM(( \Inst_Address_Generator|val\(6) ) + ( GND ) + ( \Inst_Address_Generator|Add0~50\ ))
-- \Inst_Address_Generator|Add0~54\ = CARRY(( \Inst_Address_Generator|val\(6) ) + ( GND ) + ( \Inst_Address_Generator|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val\(6),
	cin => \Inst_Address_Generator|Add0~50\,
	sumout => \Inst_Address_Generator|Add0~53_sumout\,
	cout => \Inst_Address_Generator|Add0~54\);

-- Location: FF_X34_Y52_N19
\Inst_Address_Generator|val[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~53_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(6));

-- Location: MLABCELL_X34_Y52_N21
\Inst_Address_Generator|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~57_sumout\ = SUM(( \Inst_Address_Generator|val\(7) ) + ( GND ) + ( \Inst_Address_Generator|Add0~54\ ))
-- \Inst_Address_Generator|Add0~58\ = CARRY(( \Inst_Address_Generator|val\(7) ) + ( GND ) + ( \Inst_Address_Generator|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(7),
	cin => \Inst_Address_Generator|Add0~54\,
	sumout => \Inst_Address_Generator|Add0~57_sumout\,
	cout => \Inst_Address_Generator|Add0~58\);

-- Location: FF_X34_Y52_N22
\Inst_Address_Generator|val[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~57_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(7));

-- Location: MLABCELL_X34_Y52_N24
\Inst_Address_Generator|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~61_sumout\ = SUM(( \Inst_Address_Generator|val\(8) ) + ( GND ) + ( \Inst_Address_Generator|Add0~58\ ))
-- \Inst_Address_Generator|Add0~62\ = CARRY(( \Inst_Address_Generator|val\(8) ) + ( GND ) + ( \Inst_Address_Generator|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val\(8),
	cin => \Inst_Address_Generator|Add0~58\,
	sumout => \Inst_Address_Generator|Add0~61_sumout\,
	cout => \Inst_Address_Generator|Add0~62\);

-- Location: FF_X34_Y52_N26
\Inst_Address_Generator|val[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~61_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(8));

-- Location: MLABCELL_X34_Y52_N27
\Inst_Address_Generator|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~65_sumout\ = SUM(( \Inst_Address_Generator|val\(9) ) + ( GND ) + ( \Inst_Address_Generator|Add0~62\ ))
-- \Inst_Address_Generator|Add0~66\ = CARRY(( \Inst_Address_Generator|val\(9) ) + ( GND ) + ( \Inst_Address_Generator|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(9),
	cin => \Inst_Address_Generator|Add0~62\,
	sumout => \Inst_Address_Generator|Add0~65_sumout\,
	cout => \Inst_Address_Generator|Add0~66\);

-- Location: FF_X34_Y52_N28
\Inst_Address_Generator|val[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~65_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(9));

-- Location: MLABCELL_X34_Y52_N30
\Inst_Address_Generator|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~25_sumout\ = SUM(( \Inst_Address_Generator|val\(10) ) + ( GND ) + ( \Inst_Address_Generator|Add0~66\ ))
-- \Inst_Address_Generator|Add0~26\ = CARRY(( \Inst_Address_Generator|val\(10) ) + ( GND ) + ( \Inst_Address_Generator|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(10),
	cin => \Inst_Address_Generator|Add0~66\,
	sumout => \Inst_Address_Generator|Add0~25_sumout\,
	cout => \Inst_Address_Generator|Add0~26\);

-- Location: FF_X34_Y52_N31
\Inst_Address_Generator|val[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~25_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(10));

-- Location: MLABCELL_X34_Y52_N33
\Inst_Address_Generator|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~21_sumout\ = SUM(( \Inst_Address_Generator|val\(11) ) + ( GND ) + ( \Inst_Address_Generator|Add0~26\ ))
-- \Inst_Address_Generator|Add0~22\ = CARRY(( \Inst_Address_Generator|val\(11) ) + ( GND ) + ( \Inst_Address_Generator|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(11),
	cin => \Inst_Address_Generator|Add0~26\,
	sumout => \Inst_Address_Generator|Add0~21_sumout\,
	cout => \Inst_Address_Generator|Add0~22\);

-- Location: FF_X34_Y52_N34
\Inst_Address_Generator|val[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~21_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(11));

-- Location: MLABCELL_X34_Y52_N36
\Inst_Address_Generator|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~17_sumout\ = SUM(( \Inst_Address_Generator|val\(12) ) + ( GND ) + ( \Inst_Address_Generator|Add0~22\ ))
-- \Inst_Address_Generator|Add0~18\ = CARRY(( \Inst_Address_Generator|val\(12) ) + ( GND ) + ( \Inst_Address_Generator|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(12),
	cin => \Inst_Address_Generator|Add0~22\,
	sumout => \Inst_Address_Generator|Add0~17_sumout\,
	cout => \Inst_Address_Generator|Add0~18\);

-- Location: FF_X34_Y52_N38
\Inst_Address_Generator|val[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~17_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(12));

-- Location: MLABCELL_X34_Y52_N39
\Inst_Address_Generator|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~13_sumout\ = SUM(( \Inst_Address_Generator|val\(13) ) + ( GND ) + ( \Inst_Address_Generator|Add0~18\ ))
-- \Inst_Address_Generator|Add0~14\ = CARRY(( \Inst_Address_Generator|val\(13) ) + ( GND ) + ( \Inst_Address_Generator|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(13),
	cin => \Inst_Address_Generator|Add0~18\,
	sumout => \Inst_Address_Generator|Add0~13_sumout\,
	cout => \Inst_Address_Generator|Add0~14\);

-- Location: FF_X34_Y52_N40
\Inst_Address_Generator|val[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~13_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(13));

-- Location: FF_X34_Y52_N37
\Inst_Address_Generator|val[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~17_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val[12]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y38_N12
\Inst_Address_Generator|val[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[2]~0_combout\ = ( \Inst_Address_Generator|val\(10) & ( (\Inst_Address_Generator|val\(13) & ((\Inst_Address_Generator|val[12]~DUPLICATE_q\) # (\Inst_Address_Generator|val\(11)))) ) ) # ( !\Inst_Address_Generator|val\(10) & ( 
-- (\Inst_Address_Generator|val\(13) & \Inst_Address_Generator|val[12]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(11),
	datab => \Inst_Address_Generator|ALT_INV_val\(13),
	datac => \Inst_Address_Generator|ALT_INV_val[12]~DUPLICATE_q\,
	dataf => \Inst_Address_Generator|ALT_INV_val\(10),
	combout => \Inst_Address_Generator|val[2]~0_combout\);

-- Location: MLABCELL_X34_Y52_N42
\Inst_Address_Generator|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~9_sumout\ = SUM(( \Inst_Address_Generator|val\(14) ) + ( GND ) + ( \Inst_Address_Generator|Add0~14\ ))
-- \Inst_Address_Generator|Add0~10\ = CARRY(( \Inst_Address_Generator|val\(14) ) + ( GND ) + ( \Inst_Address_Generator|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val\(14),
	cin => \Inst_Address_Generator|Add0~14\,
	sumout => \Inst_Address_Generator|Add0~9_sumout\,
	cout => \Inst_Address_Generator|Add0~10\);

-- Location: MLABCELL_X34_Y52_N45
\Inst_Address_Generator|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~5_sumout\ = SUM(( \Inst_Address_Generator|val\(15) ) + ( GND ) + ( \Inst_Address_Generator|Add0~10\ ))
-- \Inst_Address_Generator|Add0~6\ = CARRY(( \Inst_Address_Generator|val\(15) ) + ( GND ) + ( \Inst_Address_Generator|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(15),
	cin => \Inst_Address_Generator|Add0~10\,
	sumout => \Inst_Address_Generator|Add0~5_sumout\,
	cout => \Inst_Address_Generator|Add0~6\);

-- Location: FF_X34_Y52_N46
\Inst_Address_Generator|val[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~5_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(15));

-- Location: MLABCELL_X34_Y52_N48
\Inst_Address_Generator|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~1_sumout\ = SUM(( \Inst_Address_Generator|val\(16) ) + ( GND ) + ( \Inst_Address_Generator|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val\(16),
	cin => \Inst_Address_Generator|Add0~6\,
	sumout => \Inst_Address_Generator|Add0~1_sumout\);

-- Location: FF_X34_Y52_N49
\Inst_Address_Generator|val[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~1_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(16));

-- Location: MLABCELL_X6_Y80_N24
\Inst_VGA|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal0~2_combout\ = ( \Inst_VGA|Hcnt\(4) & ( (\Inst_VGA|Hcnt\(8) & (!\Inst_VGA|Hcnt\(7) & \Inst_VGA|Equal0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Hcnt\(8),
	datab => \Inst_VGA|ALT_INV_Hcnt\(7),
	datac => \Inst_VGA|ALT_INV_Equal0~0_combout\,
	dataf => \Inst_VGA|ALT_INV_Hcnt\(4),
	combout => \Inst_VGA|Equal0~2_combout\);

-- Location: LABCELL_X7_Y80_N51
\Inst_VGA|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan0~0_combout\ = ( \Inst_VGA|Vcnt\(2) & ( (\Inst_VGA|Vcnt\(0) & (\Inst_VGA|Vcnt\(1) & !\Inst_VGA|Vcnt\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(0),
	datab => \Inst_VGA|ALT_INV_Vcnt\(1),
	datac => \Inst_VGA|ALT_INV_Vcnt\(3),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(2),
	combout => \Inst_VGA|LessThan0~0_combout\);

-- Location: LABCELL_X7_Y80_N39
\Inst_VGA|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|LessThan0~1_combout\ = ( \Inst_VGA|Vcnt\(4) & ( (\Inst_VGA|Vcnt\(5) & (\Inst_VGA|Vcnt\(6) & \Inst_VGA|Vcnt\(7))) ) ) # ( !\Inst_VGA|Vcnt\(4) & ( (\Inst_VGA|Vcnt\(5) & (\Inst_VGA|Vcnt\(6) & (\Inst_VGA|LessThan0~0_combout\ & \Inst_VGA|Vcnt\(7)))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(5),
	datab => \Inst_VGA|ALT_INV_Vcnt\(6),
	datac => \Inst_VGA|ALT_INV_LessThan0~0_combout\,
	datad => \Inst_VGA|ALT_INV_Vcnt\(7),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(4),
	combout => \Inst_VGA|LessThan0~1_combout\);

-- Location: LABCELL_X7_Y80_N42
\Inst_VGA|activeArea~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|activeArea~0_combout\ = ( \Inst_VGA|LessThan0~1_combout\ & ( (!\Inst_VGA|Equal1~2_combout\ & !\Inst_VGA|activeArea~q\) ) ) # ( !\Inst_VGA|LessThan0~1_combout\ & ( (!\Inst_VGA|Equal1~2_combout\ & (!\Inst_VGA|activeArea~q\ & ((!\Inst_VGA|Vcnt\(9)) 
-- # (\Inst_VGA|Vcnt\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010100000100000001010000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Equal1~2_combout\,
	datab => \Inst_VGA|ALT_INV_Vcnt\(9),
	datac => \Inst_VGA|ALT_INV_activeArea~q\,
	datad => \Inst_VGA|ALT_INV_Vcnt\(8),
	dataf => \Inst_VGA|ALT_INV_LessThan0~1_combout\,
	combout => \Inst_VGA|activeArea~0_combout\);

-- Location: MLABCELL_X6_Y80_N12
\Inst_VGA|activeArea~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|activeArea~1_combout\ = ( \Inst_VGA|Hcnt\(5) & ( \Inst_VGA|activeArea~0_combout\ & ( (\Inst_VGA|activeArea~q\ & ((!\Inst_VGA|Equal0~2_combout\) # (\Inst_VGA|Hcnt\(9)))) ) ) ) # ( !\Inst_VGA|Hcnt\(5) & ( \Inst_VGA|activeArea~0_combout\ & ( 
-- \Inst_VGA|activeArea~q\ ) ) ) # ( \Inst_VGA|Hcnt\(5) & ( !\Inst_VGA|activeArea~0_combout\ & ( (\Inst_VGA|activeArea~q\ & ((!\Inst_VGA|Equal0~2_combout\) # (\Inst_VGA|Hcnt\(9)))) ) ) ) # ( !\Inst_VGA|Hcnt\(5) & ( !\Inst_VGA|activeArea~0_combout\ & ( 
-- ((\Inst_VGA|Equal0~2_combout\ & \Inst_VGA|Hcnt\(9))) # (\Inst_VGA|activeArea~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100000011001100110011001100110011000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_activeArea~q\,
	datac => \Inst_VGA|ALT_INV_Equal0~2_combout\,
	datad => \Inst_VGA|ALT_INV_Hcnt\(9),
	datae => \Inst_VGA|ALT_INV_Hcnt\(5),
	dataf => \Inst_VGA|ALT_INV_activeArea~0_combout\,
	combout => \Inst_VGA|activeArea~1_combout\);

-- Location: FF_X6_Y80_N26
\Inst_VGA|activeArea\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	asdata => \Inst_VGA|activeArea~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|activeArea~q\);

-- Location: MLABCELL_X34_Y52_N54
\Inst_Address_Generator|val[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[2]~1_combout\ = ( \Inst_Address_Generator|val\(15) & ( \Inst_VGA|Vsync~q\ & ( (!\Inst_Address_Generator|val\(16) & \Inst_VGA|activeArea~q\) ) ) ) # ( !\Inst_Address_Generator|val\(15) & ( \Inst_VGA|Vsync~q\ & ( 
-- (\Inst_VGA|activeArea~q\ & ((!\Inst_Address_Generator|val\(16)) # ((!\Inst_Address_Generator|val[2]~0_combout\ & !\Inst_Address_Generator|val\(14))))) ) ) ) # ( \Inst_Address_Generator|val\(15) & ( !\Inst_VGA|Vsync~q\ ) ) # ( 
-- !\Inst_Address_Generator|val\(15) & ( !\Inst_VGA|Vsync~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001110000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val[2]~0_combout\,
	datab => \Inst_Address_Generator|ALT_INV_val\(16),
	datac => \Inst_VGA|ALT_INV_activeArea~q\,
	datad => \Inst_Address_Generator|ALT_INV_val\(14),
	datae => \Inst_Address_Generator|ALT_INV_val\(15),
	dataf => \Inst_VGA|ALT_INV_Vsync~q\,
	combout => \Inst_Address_Generator|val[2]~1_combout\);

-- Location: FF_X34_Y52_N44
\Inst_Address_Generator|val[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~9_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(14));

-- Location: FF_X34_Y52_N43
\Inst_Address_Generator|val[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~9_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val[14]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y38_N42
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\ = (!\Inst_Address_Generator|val[14]~DUPLICATE_q\ & (\Inst_Address_Generator|val\(13) & !\Inst_Address_Generator|val\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000000100010000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val[14]~DUPLICATE_q\,
	datab => \Inst_Address_Generator|ALT_INV_val\(13),
	datad => \Inst_Address_Generator|ALT_INV_val\(15),
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\);

-- Location: LABCELL_X35_Y38_N27
\Inst_edge_detection|clk_div2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|clk_div2~0_combout\ = !\Inst_edge_detection|clk_div2~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	combout => \Inst_edge_detection|clk_div2~0_combout\);

-- Location: FF_X35_Y38_N59
\Inst_edge_detection|clk_div2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	asdata => \Inst_edge_detection|clk_div2~0_combout\,
	clrn => \ALT_INV_WideOr1~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|clk_div2~q\);

-- Location: FF_X40_Y34_N38
\Inst_edge_detection|hsync_dummy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|hsync_dummy~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|hsync_dummy~q\);

-- Location: LABCELL_X40_Y34_N27
\Inst_edge_detection|Mux74~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Mux74~0_combout\ = ( \Inst_edge_detection|LessThan2~2_combout\ & ( (\Inst_edge_detection|hsync_dummy~q\ & ((!\Inst_edge_detection|state\(1) & ((!\Inst_edge_detection|process_1~0_combout\))) # (\Inst_edge_detection|state\(1) & 
-- (\Inst_edge_detection|LessThan1~3_combout\)))) ) ) # ( !\Inst_edge_detection|LessThan2~2_combout\ & ( (!\Inst_edge_detection|state\(1) & (((!\Inst_edge_detection|process_1~0_combout\ & \Inst_edge_detection|hsync_dummy~q\)))) # 
-- (\Inst_edge_detection|state\(1) & ((!\Inst_edge_detection|LessThan1~3_combout\) # ((\Inst_edge_detection|hsync_dummy~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011110011001000101111001100000000110100010000000011010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_LessThan1~3_combout\,
	datab => \Inst_edge_detection|ALT_INV_state\(1),
	datac => \Inst_edge_detection|ALT_INV_process_1~0_combout\,
	datad => \Inst_edge_detection|ALT_INV_hsync_dummy~q\,
	dataf => \Inst_edge_detection|ALT_INV_LessThan2~2_combout\,
	combout => \Inst_edge_detection|Mux74~0_combout\);

-- Location: LABCELL_X40_Y34_N36
\Inst_edge_detection|hsync_dummy~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|hsync_dummy~0_combout\ = ( !\Inst_edge_detection|state\(0) & ( (!\WideOr1~combout\ & ((!\Inst_edge_detection|state[2]~DUPLICATE_q\ & (((\Inst_edge_detection|Mux74~0_combout\)))) # (\Inst_edge_detection|state[2]~DUPLICATE_q\ & 
-- (\Inst_edge_detection|hsync_dummy~q\ & ((!\Inst_edge_detection|state\(1))))))) ) ) # ( \Inst_edge_detection|state\(0) & ( (!\WideOr1~combout\ & ((!\Inst_edge_detection|state\(1) & (((\Inst_edge_detection|hsync_dummy~q\ & 
-- !\Inst_edge_detection|process_1~0_combout\)) # (\Inst_edge_detection|state[2]~DUPLICATE_q\))) # (\Inst_edge_detection|state\(1) & (\Inst_edge_detection|hsync_dummy~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100010000000100010001000100000000001100110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_hsync_dummy~q\,
	datab => \ALT_INV_WideOr1~combout\,
	datac => \Inst_edge_detection|ALT_INV_process_1~0_combout\,
	datad => \Inst_edge_detection|ALT_INV_state\(1),
	datae => \Inst_edge_detection|ALT_INV_state\(0),
	dataf => \Inst_edge_detection|ALT_INV_state[2]~DUPLICATE_q\,
	datag => \Inst_edge_detection|ALT_INV_Mux74~0_combout\,
	combout => \Inst_edge_detection|hsync_dummy~0_combout\);

-- Location: FF_X40_Y34_N37
\Inst_edge_detection|hsync_dummy~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|hsync_dummy~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|hsync_dummy~DUPLICATE_q\);

-- Location: FF_X36_Y38_N44
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|hsync_dummy~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync1~q\);

-- Location: FF_X36_Y38_N50
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\);

-- Location: LABCELL_X37_Y41_N3
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[0]~0_combout\ = ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(0),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[0]~0_combout\);

-- Location: LABCELL_X36_Y38_N51
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[0]~0_combout\ = ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\(0),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[0]~0_combout\);

-- Location: LABCELL_X36_Y36_N27
\Inst_edge_detection|vsync_dummy~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|vsync_dummy~0_combout\ = ( \Inst_edge_detection|vsync_dummy~q\ & ( \Inst_edge_detection|state\(1) & ( !\WideOr1~combout\ ) ) ) # ( !\Inst_edge_detection|vsync_dummy~q\ & ( \Inst_edge_detection|state\(1) & ( 
-- (!\Inst_edge_detection|state\(0) & (!\WideOr1~combout\ & \Inst_edge_detection|state[2]~DUPLICATE_q\)) ) ) ) # ( \Inst_edge_detection|vsync_dummy~q\ & ( !\Inst_edge_detection|state\(1) & ( !\WideOr1~combout\ ) ) ) # ( !\Inst_edge_detection|vsync_dummy~q\ & 
-- ( !\Inst_edge_detection|state\(1) & ( (!\WideOr1~combout\ & (!\Inst_edge_detection|state[2]~DUPLICATE_q\ & \Inst_edge_detection|process_1~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000110011001100110000001000000010001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_state\(0),
	datab => \ALT_INV_WideOr1~combout\,
	datac => \Inst_edge_detection|ALT_INV_state[2]~DUPLICATE_q\,
	datad => \Inst_edge_detection|ALT_INV_process_1~0_combout\,
	datae => \Inst_edge_detection|ALT_INV_vsync_dummy~q\,
	dataf => \Inst_edge_detection|ALT_INV_state\(1),
	combout => \Inst_edge_detection|vsync_dummy~0_combout\);

-- Location: MLABCELL_X39_Y37_N36
\Inst_edge_detection|vsync_dummy~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|vsync_dummy~feeder_combout\ = ( \Inst_edge_detection|vsync_dummy~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_edge_detection|ALT_INV_vsync_dummy~0_combout\,
	combout => \Inst_edge_detection|vsync_dummy~feeder_combout\);

-- Location: FF_X39_Y37_N38
\Inst_edge_detection|vsync_dummy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|vsync_dummy~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|vsync_dummy~q\);

-- Location: FF_X36_Y38_N38
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[0]~0_combout\,
	clrn => \Inst_edge_detection|vsync_dummy~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(0));

-- Location: LABCELL_X37_Y38_N30
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~17_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(0) ) + ( VCC ) + ( !VCC ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~18\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(0),
	cin => GND,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~17_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~18\);

-- Location: LABCELL_X37_Y38_N3
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[0]~feeder_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_Add0~17_sumout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[0]~feeder_combout\);

-- Location: FF_X37_Y38_N5
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rsync2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[0]~feeder_combout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(0));

-- Location: LABCELL_X37_Y38_N33
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~1_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(1) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~18\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~2\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(1) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(1),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~18\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~1_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~2\);

-- Location: FF_X37_Y38_N14
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rsync2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~1_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[4]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(1));

-- Location: LABCELL_X37_Y38_N36
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~21_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[2]~DUPLICATE_q\ ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~2\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~22\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[2]~DUPLICATE_q\ ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling[2]~DUPLICATE_q\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~2\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~21_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~22\);

-- Location: FF_X37_Y38_N7
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rsync2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~21_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[4]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[2]~DUPLICATE_q\);

-- Location: LABCELL_X37_Y38_N39
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~13_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(3) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~22\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~14\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(3) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(3),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~22\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~13_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~14\);

-- Location: LABCELL_X37_Y38_N21
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[3]~feeder_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_Add0~13_sumout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[3]~feeder_combout\);

-- Location: FF_X37_Y38_N23
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rsync2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[3]~feeder_combout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(3));

-- Location: LABCELL_X37_Y38_N42
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~9_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(4) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~14\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~10\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(4) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(4),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~14\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~9_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~10\);

-- Location: FF_X37_Y38_N29
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rsync2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~9_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[4]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(4));

-- Location: LABCELL_X37_Y38_N45
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~29_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(5) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~10\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~30\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(5) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(5),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~10\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~29_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~30\);

-- Location: FF_X37_Y38_N1
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rsync2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~29_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[4]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(5));

-- Location: LABCELL_X37_Y38_N48
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~5_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[6]~DUPLICATE_q\ ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~30\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~6\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[6]~DUPLICATE_q\ ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling[6]~DUPLICATE_q\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~30\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~5_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~6\);

-- Location: LABCELL_X37_Y38_N51
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~25_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(7) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(7),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~6\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~25_sumout\);

-- Location: LABCELL_X37_Y38_N18
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[7]~feeder_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_Add0~25_sumout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[7]~feeder_combout\);

-- Location: FF_X37_Y38_N20
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rsync2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[7]~feeder_combout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(7));

-- Location: FF_X37_Y38_N8
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rsync2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~21_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[4]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(2));

-- Location: LABCELL_X37_Y38_N54
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|LessThan0~0_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(3) & ( 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(4) & ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(0)) # 
-- ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(1)) # (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(2))))) ) ) # ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(3) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001110000011110000111100001111000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(0),
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(1),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(4),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(2),
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(3),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|LessThan0~0_combout\);

-- Location: LABCELL_X37_Y38_N15
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[4]~0_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|LessThan0~0_combout\ & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|fsync_temp~combout\ ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|LessThan0~0_combout\ & ( 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|fsync_temp~combout\) # ((\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(7) & 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[6]~DUPLICATE_q\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000001111111110000000011111111000000011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(7),
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling[6]~DUPLICATE_q\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(5),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_fsync_temp~combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_LessThan0~0_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[4]~0_combout\);

-- Location: FF_X37_Y38_N59
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rsync2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~5_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[4]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[6]~DUPLICATE_q\);

-- Location: FF_X37_Y38_N58
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rsync2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Add0~5_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling[4]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(6));

-- Location: LABCELL_X36_Y38_N0
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~1_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(0) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(1) ) + ( !VCC ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~2\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(0) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\(1),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\(0),
	cin => GND,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~1_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~2\);

-- Location: FF_X36_Y38_N32
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~1_sumout\,
	clrn => \Inst_edge_detection|vsync_dummy~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(1));

-- Location: LABCELL_X36_Y38_N3
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~25_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(2) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~2\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~26\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(2) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\(2),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~2\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~25_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~26\);

-- Location: FF_X36_Y38_N25
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~25_sumout\,
	clrn => \Inst_edge_detection|vsync_dummy~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(2));

-- Location: LABCELL_X36_Y38_N6
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~21_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(3) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~26\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~22\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(3) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\(3),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~26\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~21_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~22\);

-- Location: FF_X36_Y38_N23
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~21_sumout\,
	clrn => \Inst_edge_detection|vsync_dummy~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(3));

-- Location: LABCELL_X36_Y38_N9
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~17_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(4) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~22\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~18\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(4) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\(4),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~22\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~17_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~18\);

-- Location: LABCELL_X36_Y38_N54
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[4]~feeder_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_Add0~17_sumout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[4]~feeder_combout\);

-- Location: FF_X36_Y38_N55
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[4]~feeder_combout\,
	clrn => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(4));

-- Location: LABCELL_X36_Y38_N12
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~13_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(5) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~18\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~14\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(5) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\(5),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~18\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~13_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~14\);

-- Location: LABCELL_X36_Y38_N57
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[5]~feeder_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_Add0~13_sumout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[5]~feeder_combout\);

-- Location: FF_X36_Y38_N59
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[5]~feeder_combout\,
	clrn => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(5));

-- Location: LABCELL_X36_Y38_N15
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~9_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(6) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~14\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~10\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(6) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\(6),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~14\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~9_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~10\);

-- Location: FF_X36_Y38_N29
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~9_sumout\,
	clrn => \Inst_edge_detection|vsync_dummy~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(6));

-- Location: LABCELL_X36_Y38_N18
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~5_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(7) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\(7),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~10\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~5_sumout\);

-- Location: FF_X36_Y38_N35
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|Add0~5_sumout\,
	clrn => \Inst_edge_detection|vsync_dummy~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(7));

-- Location: LABCELL_X36_Y38_N24
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Equal0~0_combout\ = ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(2) & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(7) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(3) & 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(5) & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(6) & 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\(3),
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\(5),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\(6),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\(4),
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\(2),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\(7),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Equal0~0_combout\);

-- Location: LABCELL_X37_Y38_N24
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|comb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|comb~0_combout\ = ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(4) & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(7) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(0) & 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(5) & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(3) & 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(0),
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(5),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(3),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(2),
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(4),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(7),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|comb~0_combout\);

-- Location: LABCELL_X36_Y38_N30
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|comb~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|comb~1_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(1) & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(1) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(6) & 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|comb~0_combout\ & ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Equal0~0_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(0))))) ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(1) & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(1) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rowsDelayCounterFalling\(6) & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|comb~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\(0),
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(6),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_Equal0~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_comb~0_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\(1),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rowsDelayCounterFalling\(1),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|comb~1_combout\);

-- Location: LABCELL_X36_Y38_N36
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Equal0~1_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(1) & ( 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Equal0~0_combout\ & !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|num\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_Equal0~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\(0),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|RowsCounterComp|ALT_INV_num\(1),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Equal0~1_combout\);

-- Location: LABCELL_X36_Y38_N39
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|fsync_temp\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|fsync_temp~combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|fsync_temp~combout\ & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|comb~1_combout\ ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|fsync_temp~combout\ & ( 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|comb~1_combout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|Equal0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_comb~1_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_Equal0~1_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_fsync_temp~combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|fsync_temp~combout\);

-- Location: FF_X36_Y39_N11
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[0]~0_combout\,
	clrn => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|fsync_temp~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(0));

-- Location: LABCELL_X36_Y39_N30
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~13_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(1) ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(0) ) 
-- + ( !VCC ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~14\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(1) ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(0) ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(1),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(0),
	cin => GND,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~13_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~14\);

-- Location: FF_X36_Y39_N14
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~13_sumout\,
	clrn => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|fsync_temp~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(1));

-- Location: LABCELL_X36_Y39_N12
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~1_combout\ = ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(0) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(1),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(0),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~1_combout\);

-- Location: LABCELL_X36_Y39_N33
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~9_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(2) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~14\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~10\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(2) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(2),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~14\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~9_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~10\);

-- Location: FF_X36_Y39_N20
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~9_sumout\,
	clrn => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|fsync_temp~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(2));

-- Location: LABCELL_X36_Y39_N36
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~5_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(3) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~10\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~6\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(3) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(3),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~10\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~5_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~6\);

-- Location: FF_X36_Y39_N29
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~5_sumout\,
	clrn => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|fsync_temp~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(3));

-- Location: LABCELL_X36_Y39_N39
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~1_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(4) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~6\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~2\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(4) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(4),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~6\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~1_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~2\);

-- Location: FF_X36_Y39_N23
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~1_sumout\,
	clrn => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|fsync_temp~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(4));

-- Location: LABCELL_X36_Y39_N42
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~25_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(5) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~2\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~26\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(5) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(5),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~2\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~25_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~26\);

-- Location: FF_X36_Y39_N8
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~25_sumout\,
	clrn => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|fsync_temp~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(5));

-- Location: LABCELL_X36_Y39_N45
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~21_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(6) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~26\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~22\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(6) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(6),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~26\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~21_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~22\);

-- Location: FF_X36_Y39_N59
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~21_sumout\,
	clrn => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|fsync_temp~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(6));

-- Location: LABCELL_X36_Y39_N48
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~17_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(7) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(7),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~22\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~17_sumout\);

-- Location: FF_X36_Y39_N17
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|Add0~17_sumout\,
	clrn => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|fsync_temp~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(7));

-- Location: LABCELL_X36_Y39_N15
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~0_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(5) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(6) & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(6),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(7),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(5),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~0_combout\);

-- Location: LABCELL_X36_Y39_N18
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~0_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(2) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(1) & ( 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(4) & ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(3)) # (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(0)))) ) ) ) # ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(2) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(1) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(4) ) ) ) # ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(2) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(1) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(4) ) ) ) # ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(2) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(1) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(4),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(3),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(0),
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(2),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(1),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~0_combout\);

-- Location: LABCELL_X36_Y39_N24
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~0_combout\ = ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(6) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(2) & ( 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(3) & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(5) & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(4) & 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(3),
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(5),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(4),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(7),
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(6),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(2),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~0_combout\);

-- Location: LABCELL_X35_Y39_N48
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~0_combout\ & ( ((\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~0_combout\ & 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~0_combout\)) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~1_combout\) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~0_combout\ & ( 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~0_combout\ & !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000111111001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~1_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal2~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~0_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~0_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\);

-- Location: LABCELL_X36_Y39_N9
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~1_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(2) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(3) & 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(1) & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(3),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(1),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(0),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(2),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~1_combout\);

-- Location: LABCELL_X36_Y39_N6
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~2_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(7) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(6) & 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(4) & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|num\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(6),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(4),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(5),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|RowsCounter|ALT_INV_num\(7),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~2_combout\);

-- Location: LABCELL_X35_Y39_N9
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~3_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~2_combout\ & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal2~1_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal2~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~3_combout\);

-- Location: LABCELL_X35_Y39_N12
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~1_combout\ & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~0_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~1_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\);

-- Location: MLABCELL_X34_Y41_N27
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num[0]~0_combout\ = ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(0),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num[0]~0_combout\);

-- Location: FF_X37_Y39_N56
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num[0]~0_combout\,
	clrn => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(0));

-- Location: LABCELL_X37_Y39_N30
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~17_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(0) ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(1) ) 
-- + ( !VCC ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~18\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(0) ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(1) ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(1),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(0),
	cin => GND,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~17_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~18\);

-- Location: FF_X37_Y39_N17
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~17_sumout\,
	clrn => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(1));

-- Location: LABCELL_X37_Y39_N33
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~13_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(2) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~18\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~14\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(2) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(2),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~18\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~13_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~14\);

-- Location: FF_X37_Y39_N2
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~13_sumout\,
	clrn => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(2));

-- Location: LABCELL_X37_Y39_N36
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~9_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(3) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~14\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~10\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(3) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(3),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~14\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~9_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~10\);

-- Location: FF_X37_Y39_N8
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~9_sumout\,
	clrn => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(3));

-- Location: LABCELL_X37_Y39_N39
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~5_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(4) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~10\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~6\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(4) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(4),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~10\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~5_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~6\);

-- Location: FF_X37_Y39_N11
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~5_sumout\,
	clrn => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(4));

-- Location: LABCELL_X37_Y39_N42
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~1_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(5) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~6\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~2\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(5) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(5),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~6\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~1_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~2\);

-- Location: FF_X37_Y39_N59
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~1_sumout\,
	clrn => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(5));

-- Location: LABCELL_X37_Y39_N45
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~29_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(6) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~2\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~30\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(6) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(6),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~2\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~29_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~30\);

-- Location: FF_X37_Y39_N23
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~29_sumout\,
	clrn => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(6));

-- Location: LABCELL_X37_Y39_N48
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~25_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(7) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~30\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~26\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(7) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(7),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~30\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~25_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~26\);

-- Location: FF_X37_Y39_N26
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~25_sumout\,
	clrn => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(7));

-- Location: LABCELL_X37_Y39_N24
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~2_combout\ = ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(6) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(7),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(6),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~2_combout\);

-- Location: LABCELL_X37_Y39_N6
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~0_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(3) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(4) & ( 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(2) & (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(1) & (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(0) & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(2),
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(1),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(0),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(5),
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(3),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(4),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~0_combout\);

-- Location: LABCELL_X37_Y39_N51
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~21_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(8) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(8),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~26\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~21_sumout\);

-- Location: FF_X37_Y39_N5
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|Add0~21_sumout\,
	clrn => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(8));

-- Location: LABCELL_X37_Y39_N12
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\ = (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(8) & ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001111000000001100111100000000110011110000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~2_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(8),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\);

-- Location: LABCELL_X37_Y39_N21
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~1_combout\ = ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(0) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(7) & 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(7),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(6),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(0),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~1_combout\);

-- Location: LABCELL_X37_Y39_N18
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~0_combout\ = ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(3) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(2) & 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(4) & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(8) & !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(2),
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(4),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(8),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(5),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(3),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~0_combout\);

-- Location: LABCELL_X37_Y39_N15
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~0_combout\ & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~1_combout\ & 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~1_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(1),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~0_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\);

-- Location: LABCELL_X35_Y39_N15
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[5]~0_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\ & 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~3_combout\ & !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\)) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( 
-- ((\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\ & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~3_combout\ & !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\))) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000011111111010000001111111101000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~2_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal2~3_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~2_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_LessThan1~0_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[5]~0_combout\);

-- Location: LABCELL_X36_Y37_N12
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~23_combout\ = ( \Inst_edge_detection|vsync_dummy~q\ & ( \Inst_edge_detection|hsync_dummy~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_hsync_dummy~DUPLICATE_q\,
	dataf => \Inst_edge_detection|ALT_INV_vsync_dummy~q\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~23_combout\);

-- Location: FF_X46_Y18_N50
\Inst_ov7670_capture|address[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~1_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(16));

-- Location: IOIBUF_X72_Y0_N18
\ov7670_href~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_href,
	o => \ov7670_href~input_o\);

-- Location: MLABCELL_X65_Y12_N3
\Inst_ov7670_capture|latched_href~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_href~feeder_combout\ = ( \ov7670_href~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_ov7670_href~input_o\,
	combout => \Inst_ov7670_capture|latched_href~feeder_combout\);

-- Location: FF_X65_Y12_N5
\Inst_ov7670_capture|latched_href\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|latched_href~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_href~q\);

-- Location: FF_X45_Y18_N41
\Inst_ov7670_capture|href_hold\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|latched_href~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_hold~q\);

-- Location: LABCELL_X45_Y18_N33
\Inst_ov7670_capture|line~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|line~1_combout\ = !\Inst_ov7670_capture|line\(0) $ (((!\Inst_ov7670_capture|latched_href~q\) # (\Inst_ov7670_capture|href_hold~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010010111011010001001011101101000100101110110100010010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_latched_href~q\,
	datab => \Inst_ov7670_capture|ALT_INV_href_hold~q\,
	datad => \Inst_ov7670_capture|ALT_INV_line\(0),
	combout => \Inst_ov7670_capture|line~1_combout\);

-- Location: FF_X45_Y18_N35
\Inst_ov7670_capture|line[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|line~1_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|line\(0));

-- Location: LABCELL_X45_Y18_N30
\Inst_ov7670_capture|line~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|line~0_combout\ = !\Inst_ov7670_capture|line\(1) $ (((!\Inst_ov7670_capture|latched_href~q\) # ((!\Inst_ov7670_capture|line\(0)) # (\Inst_ov7670_capture|href_hold~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011111011000001001111101100000100111110110000010011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_latched_href~q\,
	datab => \Inst_ov7670_capture|ALT_INV_href_hold~q\,
	datac => \Inst_ov7670_capture|ALT_INV_line\(0),
	datad => \Inst_ov7670_capture|ALT_INV_line\(1),
	combout => \Inst_ov7670_capture|line~0_combout\);

-- Location: FF_X45_Y18_N32
\Inst_ov7670_capture|line[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|line~0_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|line\(1));

-- Location: LABCELL_X43_Y20_N12
\Inst_ov7670_capture|href_last~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_last~2_combout\ = (!\Inst_ov7670_capture|latched_vsync~q\ & (!\Inst_ov7670_capture|href_last\(2) & \Inst_ov7670_capture|latched_href~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000000000100010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_latched_vsync~q\,
	datab => \Inst_ov7670_capture|ALT_INV_href_last\(2),
	datad => \Inst_ov7670_capture|ALT_INV_latched_href~q\,
	combout => \Inst_ov7670_capture|href_last~2_combout\);

-- Location: FF_X43_Y20_N14
\Inst_ov7670_capture|href_last[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|href_last~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_last\(0));

-- Location: LABCELL_X43_Y20_N15
\Inst_ov7670_capture|href_last~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_last~1_combout\ = (!\Inst_ov7670_capture|latched_vsync~q\ & (!\Inst_ov7670_capture|href_last\(2) & \Inst_ov7670_capture|href_last\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_latched_vsync~q\,
	datab => \Inst_ov7670_capture|ALT_INV_href_last\(2),
	datac => \Inst_ov7670_capture|ALT_INV_href_last\(0),
	combout => \Inst_ov7670_capture|href_last~1_combout\);

-- Location: FF_X43_Y20_N17
\Inst_ov7670_capture|href_last[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|href_last~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_last\(1));

-- Location: LABCELL_X43_Y20_N36
\Inst_ov7670_capture|href_last~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_last~0_combout\ = ( !\Inst_ov7670_capture|href_last\(2) & ( (\Inst_ov7670_capture|href_last\(1) & !\Inst_ov7670_capture|latched_vsync~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000000000000000000110000001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_href_last\(1),
	datac => \Inst_ov7670_capture|ALT_INV_latched_vsync~q\,
	datae => \Inst_ov7670_capture|ALT_INV_href_last\(2),
	combout => \Inst_ov7670_capture|href_last~0_combout\);

-- Location: FF_X43_Y20_N37
\Inst_ov7670_capture|href_last[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|href_last~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_last\(2));

-- Location: LABCELL_X45_Y18_N36
\Inst_ov7670_capture|we_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|we_reg~0_combout\ = (\Inst_ov7670_capture|line\(1) & \Inst_ov7670_capture|href_last\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_line\(1),
	datac => \Inst_ov7670_capture|ALT_INV_href_last\(2),
	combout => \Inst_ov7670_capture|we_reg~0_combout\);

-- Location: FF_X45_Y18_N37
\Inst_ov7670_capture|we_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|we_reg~0_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|we_reg~q\);

-- Location: LABCELL_X46_Y18_N0
\Inst_ov7670_capture|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~17_sumout\ = SUM(( \Inst_ov7670_capture|we_reg~q\ ) + ( \Inst_ov7670_capture|address\(0) ) + ( !VCC ))
-- \Inst_ov7670_capture|Add0~18\ = CARRY(( \Inst_ov7670_capture|we_reg~q\ ) + ( \Inst_ov7670_capture|address\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_address\(0),
	datac => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	cin => GND,
	sumout => \Inst_ov7670_capture|Add0~17_sumout\,
	cout => \Inst_ov7670_capture|Add0~18\);

-- Location: FF_X46_Y18_N2
\Inst_ov7670_capture|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~17_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(0));

-- Location: LABCELL_X46_Y18_N3
\Inst_ov7670_capture|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~21_sumout\ = SUM(( \Inst_ov7670_capture|address\(1) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~18\ ))
-- \Inst_ov7670_capture|Add0~22\ = CARRY(( \Inst_ov7670_capture|address\(1) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|ALT_INV_address\(1),
	cin => \Inst_ov7670_capture|Add0~18\,
	sumout => \Inst_ov7670_capture|Add0~21_sumout\,
	cout => \Inst_ov7670_capture|Add0~22\);

-- Location: FF_X46_Y18_N5
\Inst_ov7670_capture|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~21_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(1));

-- Location: LABCELL_X46_Y18_N6
\Inst_ov7670_capture|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~25_sumout\ = SUM(( \Inst_ov7670_capture|address\(2) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~22\ ))
-- \Inst_ov7670_capture|Add0~26\ = CARRY(( \Inst_ov7670_capture|address\(2) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address\(2),
	cin => \Inst_ov7670_capture|Add0~22\,
	sumout => \Inst_ov7670_capture|Add0~25_sumout\,
	cout => \Inst_ov7670_capture|Add0~26\);

-- Location: FF_X46_Y18_N8
\Inst_ov7670_capture|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~25_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(2));

-- Location: LABCELL_X46_Y18_N9
\Inst_ov7670_capture|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~29_sumout\ = SUM(( \Inst_ov7670_capture|address\(3) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~26\ ))
-- \Inst_ov7670_capture|Add0~30\ = CARRY(( \Inst_ov7670_capture|address\(3) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_address\(3),
	cin => \Inst_ov7670_capture|Add0~26\,
	sumout => \Inst_ov7670_capture|Add0~29_sumout\,
	cout => \Inst_ov7670_capture|Add0~30\);

-- Location: FF_X46_Y18_N10
\Inst_ov7670_capture|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~29_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(3));

-- Location: LABCELL_X46_Y18_N12
\Inst_ov7670_capture|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~33_sumout\ = SUM(( \Inst_ov7670_capture|address\(4) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~30\ ))
-- \Inst_ov7670_capture|Add0~34\ = CARRY(( \Inst_ov7670_capture|address\(4) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address\(4),
	cin => \Inst_ov7670_capture|Add0~30\,
	sumout => \Inst_ov7670_capture|Add0~33_sumout\,
	cout => \Inst_ov7670_capture|Add0~34\);

-- Location: FF_X46_Y18_N13
\Inst_ov7670_capture|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~33_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(4));

-- Location: LABCELL_X46_Y18_N15
\Inst_ov7670_capture|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~37_sumout\ = SUM(( \Inst_ov7670_capture|address\(5) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~34\ ))
-- \Inst_ov7670_capture|Add0~38\ = CARRY(( \Inst_ov7670_capture|address\(5) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(5),
	cin => \Inst_ov7670_capture|Add0~34\,
	sumout => \Inst_ov7670_capture|Add0~37_sumout\,
	cout => \Inst_ov7670_capture|Add0~38\);

-- Location: FF_X46_Y18_N17
\Inst_ov7670_capture|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~37_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(5));

-- Location: LABCELL_X46_Y18_N18
\Inst_ov7670_capture|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~41_sumout\ = SUM(( \Inst_ov7670_capture|address\(6) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~38\ ))
-- \Inst_ov7670_capture|Add0~42\ = CARRY(( \Inst_ov7670_capture|address\(6) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(6),
	cin => \Inst_ov7670_capture|Add0~38\,
	sumout => \Inst_ov7670_capture|Add0~41_sumout\,
	cout => \Inst_ov7670_capture|Add0~42\);

-- Location: FF_X46_Y18_N20
\Inst_ov7670_capture|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~41_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(6));

-- Location: LABCELL_X46_Y18_N21
\Inst_ov7670_capture|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~45_sumout\ = SUM(( \Inst_ov7670_capture|address\(7) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~42\ ))
-- \Inst_ov7670_capture|Add0~46\ = CARRY(( \Inst_ov7670_capture|address\(7) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(7),
	cin => \Inst_ov7670_capture|Add0~42\,
	sumout => \Inst_ov7670_capture|Add0~45_sumout\,
	cout => \Inst_ov7670_capture|Add0~46\);

-- Location: FF_X46_Y18_N22
\Inst_ov7670_capture|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~45_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(7));

-- Location: LABCELL_X46_Y18_N24
\Inst_ov7670_capture|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~49_sumout\ = SUM(( \Inst_ov7670_capture|address\(8) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~46\ ))
-- \Inst_ov7670_capture|Add0~50\ = CARRY(( \Inst_ov7670_capture|address\(8) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address\(8),
	cin => \Inst_ov7670_capture|Add0~46\,
	sumout => \Inst_ov7670_capture|Add0~49_sumout\,
	cout => \Inst_ov7670_capture|Add0~50\);

-- Location: FF_X46_Y18_N25
\Inst_ov7670_capture|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~49_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(8));

-- Location: LABCELL_X46_Y18_N27
\Inst_ov7670_capture|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~53_sumout\ = SUM(( \Inst_ov7670_capture|address\(9) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~50\ ))
-- \Inst_ov7670_capture|Add0~54\ = CARRY(( \Inst_ov7670_capture|address\(9) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(9),
	cin => \Inst_ov7670_capture|Add0~50\,
	sumout => \Inst_ov7670_capture|Add0~53_sumout\,
	cout => \Inst_ov7670_capture|Add0~54\);

-- Location: FF_X46_Y18_N28
\Inst_ov7670_capture|address[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~53_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(9));

-- Location: LABCELL_X46_Y18_N30
\Inst_ov7670_capture|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~57_sumout\ = SUM(( \Inst_ov7670_capture|address\(10) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~54\ ))
-- \Inst_ov7670_capture|Add0~58\ = CARRY(( \Inst_ov7670_capture|address\(10) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(10),
	cin => \Inst_ov7670_capture|Add0~54\,
	sumout => \Inst_ov7670_capture|Add0~57_sumout\,
	cout => \Inst_ov7670_capture|Add0~58\);

-- Location: FF_X46_Y18_N31
\Inst_ov7670_capture|address[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~57_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(10));

-- Location: LABCELL_X46_Y18_N33
\Inst_ov7670_capture|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~61_sumout\ = SUM(( \Inst_ov7670_capture|address\(11) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~58\ ))
-- \Inst_ov7670_capture|Add0~62\ = CARRY(( \Inst_ov7670_capture|address\(11) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(11),
	cin => \Inst_ov7670_capture|Add0~58\,
	sumout => \Inst_ov7670_capture|Add0~61_sumout\,
	cout => \Inst_ov7670_capture|Add0~62\);

-- Location: FF_X46_Y18_N34
\Inst_ov7670_capture|address[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~61_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(11));

-- Location: LABCELL_X46_Y18_N36
\Inst_ov7670_capture|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~65_sumout\ = SUM(( \Inst_ov7670_capture|address\(12) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~62\ ))
-- \Inst_ov7670_capture|Add0~66\ = CARRY(( \Inst_ov7670_capture|address\(12) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address\(12),
	cin => \Inst_ov7670_capture|Add0~62\,
	sumout => \Inst_ov7670_capture|Add0~65_sumout\,
	cout => \Inst_ov7670_capture|Add0~66\);

-- Location: FF_X46_Y18_N37
\Inst_ov7670_capture|address[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~65_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(12));

-- Location: LABCELL_X46_Y18_N39
\Inst_ov7670_capture|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~13_sumout\ = SUM(( \Inst_ov7670_capture|address\(13) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~66\ ))
-- \Inst_ov7670_capture|Add0~14\ = CARRY(( \Inst_ov7670_capture|address\(13) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(13),
	cin => \Inst_ov7670_capture|Add0~66\,
	sumout => \Inst_ov7670_capture|Add0~13_sumout\,
	cout => \Inst_ov7670_capture|Add0~14\);

-- Location: FF_X46_Y18_N40
\Inst_ov7670_capture|address[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~13_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(13));

-- Location: LABCELL_X46_Y18_N42
\Inst_ov7670_capture|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~9_sumout\ = SUM(( \Inst_ov7670_capture|address\(14) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~14\ ))
-- \Inst_ov7670_capture|Add0~10\ = CARRY(( \Inst_ov7670_capture|address\(14) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address\(14),
	cin => \Inst_ov7670_capture|Add0~14\,
	sumout => \Inst_ov7670_capture|Add0~9_sumout\,
	cout => \Inst_ov7670_capture|Add0~10\);

-- Location: FF_X46_Y18_N44
\Inst_ov7670_capture|address[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~9_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(14));

-- Location: LABCELL_X46_Y18_N45
\Inst_ov7670_capture|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~5_sumout\ = SUM(( \Inst_ov7670_capture|address\(15) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~10\ ))
-- \Inst_ov7670_capture|Add0~6\ = CARRY(( \Inst_ov7670_capture|address\(15) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(15),
	cin => \Inst_ov7670_capture|Add0~10\,
	sumout => \Inst_ov7670_capture|Add0~5_sumout\,
	cout => \Inst_ov7670_capture|Add0~6\);

-- Location: FF_X46_Y18_N46
\Inst_ov7670_capture|address[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~5_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(15));

-- Location: LABCELL_X46_Y18_N48
\Inst_ov7670_capture|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~1_sumout\ = SUM(( \Inst_ov7670_capture|address\(16) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(16),
	cin => \Inst_ov7670_capture|Add0~6\,
	sumout => \Inst_ov7670_capture|Add0~1_sumout\);

-- Location: FF_X46_Y18_N49
\Inst_ov7670_capture|address[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~1_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address[16]~DUPLICATE_q\);

-- Location: MLABCELL_X47_Y18_N0
\Inst_black_white|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add3~17_sumout\ = SUM(( \Inst_black_white|wraddr_buf1_r\(0) ) + ( VCC ) + ( !VCC ))
-- \Inst_black_white|Add3~18\ = CARRY(( \Inst_black_white|wraddr_buf1_r\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|ALT_INV_wraddr_buf1_r\(0),
	cin => GND,
	sumout => \Inst_black_white|Add3~17_sumout\,
	cout => \Inst_black_white|Add3~18\);

-- Location: LABCELL_X42_Y22_N18
\Inst_black_white|wraddr_buf1_r[16]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|wraddr_buf1_r[16]~0_combout\ = ( \state_current.S2_PROCESS_BW~q\ & ( (!\Inst_black_white|state\(1) & (((!\Inst_VGA|Vsync~q\ & !\Inst_black_white|state\(2))) # (\Inst_black_white|state[0]~DUPLICATE_q\))) ) ) # ( 
-- !\state_current.S2_PROCESS_BW~q\ & ( (!\Inst_black_white|state\(1) & \Inst_black_white|state[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001010100010001000101010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_state\(1),
	datab => \Inst_black_white|ALT_INV_state[0]~DUPLICATE_q\,
	datac => \Inst_VGA|ALT_INV_Vsync~q\,
	datad => \Inst_black_white|ALT_INV_state\(2),
	dataf => \ALT_INV_state_current.S2_PROCESS_BW~q\,
	combout => \Inst_black_white|wraddr_buf1_r[16]~0_combout\);

-- Location: LABCELL_X42_Y22_N21
\Inst_black_white|wraddr_buf1_r[16]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|wraddr_buf1_r[16]~1_combout\ = ( \WideOr0~combout\ & ( ((\Inst_black_white|state\(2) & ((!\Inst_black_white|state\(1)) # (\Inst_black_white|state[0]~DUPLICATE_q\)))) # (\Inst_black_white|process_0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001011111111110000101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_state\(1),
	datab => \Inst_black_white|ALT_INV_state[0]~DUPLICATE_q\,
	datac => \Inst_black_white|ALT_INV_state\(2),
	datad => \Inst_black_white|ALT_INV_process_0~0_combout\,
	dataf => \ALT_INV_WideOr0~combout\,
	combout => \Inst_black_white|wraddr_buf1_r[16]~1_combout\);

-- Location: FF_X47_Y18_N1
\Inst_black_white|wraddr_buf1_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add3~17_sumout\,
	sclr => \Inst_black_white|wraddr_buf1_r[16]~0_combout\,
	ena => \Inst_black_white|wraddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|wraddr_buf1_r\(0));

-- Location: MLABCELL_X47_Y18_N3
\Inst_black_white|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add3~21_sumout\ = SUM(( \Inst_black_white|wraddr_buf1_r\(1) ) + ( GND ) + ( \Inst_black_white|Add3~18\ ))
-- \Inst_black_white|Add3~22\ = CARRY(( \Inst_black_white|wraddr_buf1_r\(1) ) + ( GND ) + ( \Inst_black_white|Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|ALT_INV_wraddr_buf1_r\(1),
	cin => \Inst_black_white|Add3~18\,
	sumout => \Inst_black_white|Add3~21_sumout\,
	cout => \Inst_black_white|Add3~22\);

-- Location: FF_X47_Y18_N4
\Inst_black_white|wraddr_buf1_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add3~21_sumout\,
	sclr => \Inst_black_white|wraddr_buf1_r[16]~0_combout\,
	ena => \Inst_black_white|wraddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|wraddr_buf1_r\(1));

-- Location: MLABCELL_X47_Y18_N6
\Inst_black_white|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add3~25_sumout\ = SUM(( \Inst_black_white|wraddr_buf1_r\(2) ) + ( GND ) + ( \Inst_black_white|Add3~22\ ))
-- \Inst_black_white|Add3~26\ = CARRY(( \Inst_black_white|wraddr_buf1_r\(2) ) + ( GND ) + ( \Inst_black_white|Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|ALT_INV_wraddr_buf1_r\(2),
	cin => \Inst_black_white|Add3~22\,
	sumout => \Inst_black_white|Add3~25_sumout\,
	cout => \Inst_black_white|Add3~26\);

-- Location: FF_X47_Y18_N7
\Inst_black_white|wraddr_buf1_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add3~25_sumout\,
	sclr => \Inst_black_white|wraddr_buf1_r[16]~0_combout\,
	ena => \Inst_black_white|wraddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|wraddr_buf1_r\(2));

-- Location: MLABCELL_X47_Y18_N9
\Inst_black_white|Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add3~29_sumout\ = SUM(( \Inst_black_white|wraddr_buf1_r\(3) ) + ( GND ) + ( \Inst_black_white|Add3~26\ ))
-- \Inst_black_white|Add3~30\ = CARRY(( \Inst_black_white|wraddr_buf1_r\(3) ) + ( GND ) + ( \Inst_black_white|Add3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_wraddr_buf1_r\(3),
	cin => \Inst_black_white|Add3~26\,
	sumout => \Inst_black_white|Add3~29_sumout\,
	cout => \Inst_black_white|Add3~30\);

-- Location: FF_X47_Y18_N10
\Inst_black_white|wraddr_buf1_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add3~29_sumout\,
	sclr => \Inst_black_white|wraddr_buf1_r[16]~0_combout\,
	ena => \Inst_black_white|wraddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|wraddr_buf1_r\(3));

-- Location: MLABCELL_X47_Y18_N12
\Inst_black_white|Add3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add3~33_sumout\ = SUM(( \Inst_black_white|wraddr_buf1_r\(4) ) + ( GND ) + ( \Inst_black_white|Add3~30\ ))
-- \Inst_black_white|Add3~34\ = CARRY(( \Inst_black_white|wraddr_buf1_r\(4) ) + ( GND ) + ( \Inst_black_white|Add3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_black_white|ALT_INV_wraddr_buf1_r\(4),
	cin => \Inst_black_white|Add3~30\,
	sumout => \Inst_black_white|Add3~33_sumout\,
	cout => \Inst_black_white|Add3~34\);

-- Location: FF_X47_Y18_N13
\Inst_black_white|wraddr_buf1_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add3~33_sumout\,
	sclr => \Inst_black_white|wraddr_buf1_r[16]~0_combout\,
	ena => \Inst_black_white|wraddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|wraddr_buf1_r\(4));

-- Location: MLABCELL_X47_Y18_N15
\Inst_black_white|Add3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add3~37_sumout\ = SUM(( \Inst_black_white|wraddr_buf1_r\(5) ) + ( GND ) + ( \Inst_black_white|Add3~34\ ))
-- \Inst_black_white|Add3~38\ = CARRY(( \Inst_black_white|wraddr_buf1_r\(5) ) + ( GND ) + ( \Inst_black_white|Add3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|ALT_INV_wraddr_buf1_r\(5),
	cin => \Inst_black_white|Add3~34\,
	sumout => \Inst_black_white|Add3~37_sumout\,
	cout => \Inst_black_white|Add3~38\);

-- Location: FF_X47_Y18_N16
\Inst_black_white|wraddr_buf1_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add3~37_sumout\,
	sclr => \Inst_black_white|wraddr_buf1_r[16]~0_combout\,
	ena => \Inst_black_white|wraddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|wraddr_buf1_r\(5));

-- Location: MLABCELL_X47_Y18_N18
\Inst_black_white|Add3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add3~41_sumout\ = SUM(( \Inst_black_white|wraddr_buf1_r\(6) ) + ( GND ) + ( \Inst_black_white|Add3~38\ ))
-- \Inst_black_white|Add3~42\ = CARRY(( \Inst_black_white|wraddr_buf1_r\(6) ) + ( GND ) + ( \Inst_black_white|Add3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_black_white|ALT_INV_wraddr_buf1_r\(6),
	cin => \Inst_black_white|Add3~38\,
	sumout => \Inst_black_white|Add3~41_sumout\,
	cout => \Inst_black_white|Add3~42\);

-- Location: FF_X47_Y18_N19
\Inst_black_white|wraddr_buf1_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add3~41_sumout\,
	sclr => \Inst_black_white|wraddr_buf1_r[16]~0_combout\,
	ena => \Inst_black_white|wraddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|wraddr_buf1_r\(6));

-- Location: MLABCELL_X47_Y18_N21
\Inst_black_white|Add3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add3~45_sumout\ = SUM(( \Inst_black_white|wraddr_buf1_r\(7) ) + ( GND ) + ( \Inst_black_white|Add3~42\ ))
-- \Inst_black_white|Add3~46\ = CARRY(( \Inst_black_white|wraddr_buf1_r\(7) ) + ( GND ) + ( \Inst_black_white|Add3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_wraddr_buf1_r\(7),
	cin => \Inst_black_white|Add3~42\,
	sumout => \Inst_black_white|Add3~45_sumout\,
	cout => \Inst_black_white|Add3~46\);

-- Location: FF_X47_Y18_N22
\Inst_black_white|wraddr_buf1_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add3~45_sumout\,
	sclr => \Inst_black_white|wraddr_buf1_r[16]~0_combout\,
	ena => \Inst_black_white|wraddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|wraddr_buf1_r\(7));

-- Location: MLABCELL_X47_Y18_N24
\Inst_black_white|Add3~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add3~49_sumout\ = SUM(( \Inst_black_white|wraddr_buf1_r\(8) ) + ( GND ) + ( \Inst_black_white|Add3~46\ ))
-- \Inst_black_white|Add3~50\ = CARRY(( \Inst_black_white|wraddr_buf1_r\(8) ) + ( GND ) + ( \Inst_black_white|Add3~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_black_white|ALT_INV_wraddr_buf1_r\(8),
	cin => \Inst_black_white|Add3~46\,
	sumout => \Inst_black_white|Add3~49_sumout\,
	cout => \Inst_black_white|Add3~50\);

-- Location: FF_X47_Y18_N25
\Inst_black_white|wraddr_buf1_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add3~49_sumout\,
	sclr => \Inst_black_white|wraddr_buf1_r[16]~0_combout\,
	ena => \Inst_black_white|wraddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|wraddr_buf1_r\(8));

-- Location: MLABCELL_X47_Y18_N27
\Inst_black_white|Add3~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add3~53_sumout\ = SUM(( \Inst_black_white|wraddr_buf1_r\(9) ) + ( GND ) + ( \Inst_black_white|Add3~50\ ))
-- \Inst_black_white|Add3~54\ = CARRY(( \Inst_black_white|wraddr_buf1_r\(9) ) + ( GND ) + ( \Inst_black_white|Add3~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|ALT_INV_wraddr_buf1_r\(9),
	cin => \Inst_black_white|Add3~50\,
	sumout => \Inst_black_white|Add3~53_sumout\,
	cout => \Inst_black_white|Add3~54\);

-- Location: FF_X47_Y18_N28
\Inst_black_white|wraddr_buf1_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add3~53_sumout\,
	sclr => \Inst_black_white|wraddr_buf1_r[16]~0_combout\,
	ena => \Inst_black_white|wraddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|wraddr_buf1_r\(9));

-- Location: MLABCELL_X47_Y18_N30
\Inst_black_white|Add3~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add3~57_sumout\ = SUM(( \Inst_black_white|wraddr_buf1_r\(10) ) + ( GND ) + ( \Inst_black_white|Add3~54\ ))
-- \Inst_black_white|Add3~58\ = CARRY(( \Inst_black_white|wraddr_buf1_r\(10) ) + ( GND ) + ( \Inst_black_white|Add3~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|ALT_INV_wraddr_buf1_r\(10),
	cin => \Inst_black_white|Add3~54\,
	sumout => \Inst_black_white|Add3~57_sumout\,
	cout => \Inst_black_white|Add3~58\);

-- Location: FF_X47_Y18_N31
\Inst_black_white|wraddr_buf1_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add3~57_sumout\,
	sclr => \Inst_black_white|wraddr_buf1_r[16]~0_combout\,
	ena => \Inst_black_white|wraddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|wraddr_buf1_r\(10));

-- Location: MLABCELL_X47_Y18_N33
\Inst_black_white|Add3~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add3~61_sumout\ = SUM(( \Inst_black_white|wraddr_buf1_r\(11) ) + ( GND ) + ( \Inst_black_white|Add3~58\ ))
-- \Inst_black_white|Add3~62\ = CARRY(( \Inst_black_white|wraddr_buf1_r\(11) ) + ( GND ) + ( \Inst_black_white|Add3~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|ALT_INV_wraddr_buf1_r\(11),
	cin => \Inst_black_white|Add3~58\,
	sumout => \Inst_black_white|Add3~61_sumout\,
	cout => \Inst_black_white|Add3~62\);

-- Location: FF_X47_Y18_N34
\Inst_black_white|wraddr_buf1_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add3~61_sumout\,
	sclr => \Inst_black_white|wraddr_buf1_r[16]~0_combout\,
	ena => \Inst_black_white|wraddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|wraddr_buf1_r\(11));

-- Location: MLABCELL_X47_Y18_N36
\Inst_black_white|Add3~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add3~65_sumout\ = SUM(( \Inst_black_white|wraddr_buf1_r\(12) ) + ( GND ) + ( \Inst_black_white|Add3~62\ ))
-- \Inst_black_white|Add3~66\ = CARRY(( \Inst_black_white|wraddr_buf1_r\(12) ) + ( GND ) + ( \Inst_black_white|Add3~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|ALT_INV_wraddr_buf1_r\(12),
	cin => \Inst_black_white|Add3~62\,
	sumout => \Inst_black_white|Add3~65_sumout\,
	cout => \Inst_black_white|Add3~66\);

-- Location: FF_X47_Y18_N37
\Inst_black_white|wraddr_buf1_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add3~65_sumout\,
	sclr => \Inst_black_white|wraddr_buf1_r[16]~0_combout\,
	ena => \Inst_black_white|wraddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|wraddr_buf1_r\(12));

-- Location: MLABCELL_X47_Y18_N39
\Inst_black_white|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add3~13_sumout\ = SUM(( \Inst_black_white|wraddr_buf1_r\(13) ) + ( GND ) + ( \Inst_black_white|Add3~66\ ))
-- \Inst_black_white|Add3~14\ = CARRY(( \Inst_black_white|wraddr_buf1_r\(13) ) + ( GND ) + ( \Inst_black_white|Add3~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|ALT_INV_wraddr_buf1_r\(13),
	cin => \Inst_black_white|Add3~66\,
	sumout => \Inst_black_white|Add3~13_sumout\,
	cout => \Inst_black_white|Add3~14\);

-- Location: FF_X47_Y18_N40
\Inst_black_white|wraddr_buf1_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add3~13_sumout\,
	sclr => \Inst_black_white|wraddr_buf1_r[16]~0_combout\,
	ena => \Inst_black_white|wraddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|wraddr_buf1_r\(13));

-- Location: MLABCELL_X47_Y18_N42
\Inst_black_white|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add3~9_sumout\ = SUM(( \Inst_black_white|wraddr_buf1_r\(14) ) + ( GND ) + ( \Inst_black_white|Add3~14\ ))
-- \Inst_black_white|Add3~10\ = CARRY(( \Inst_black_white|wraddr_buf1_r\(14) ) + ( GND ) + ( \Inst_black_white|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_black_white|ALT_INV_wraddr_buf1_r\(14),
	cin => \Inst_black_white|Add3~14\,
	sumout => \Inst_black_white|Add3~9_sumout\,
	cout => \Inst_black_white|Add3~10\);

-- Location: FF_X47_Y18_N43
\Inst_black_white|wraddr_buf1_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add3~9_sumout\,
	sclr => \Inst_black_white|wraddr_buf1_r[16]~0_combout\,
	ena => \Inst_black_white|wraddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|wraddr_buf1_r\(14));

-- Location: MLABCELL_X47_Y18_N45
\Inst_black_white|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add3~5_sumout\ = SUM(( \Inst_black_white|wraddr_buf1_r\(15) ) + ( GND ) + ( \Inst_black_white|Add3~10\ ))
-- \Inst_black_white|Add3~6\ = CARRY(( \Inst_black_white|wraddr_buf1_r\(15) ) + ( GND ) + ( \Inst_black_white|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_wraddr_buf1_r\(15),
	cin => \Inst_black_white|Add3~10\,
	sumout => \Inst_black_white|Add3~5_sumout\,
	cout => \Inst_black_white|Add3~6\);

-- Location: FF_X47_Y18_N46
\Inst_black_white|wraddr_buf1_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add3~5_sumout\,
	sclr => \Inst_black_white|wraddr_buf1_r[16]~0_combout\,
	ena => \Inst_black_white|wraddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|wraddr_buf1_r\(15));

-- Location: MLABCELL_X47_Y18_N48
\Inst_black_white|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add3~1_sumout\ = SUM(( \Inst_black_white|wraddr_buf1_r\(16) ) + ( GND ) + ( \Inst_black_white|Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_black_white|ALT_INV_wraddr_buf1_r\(16),
	cin => \Inst_black_white|Add3~6\,
	sumout => \Inst_black_white|Add3~1_sumout\);

-- Location: FF_X47_Y18_N49
\Inst_black_white|wraddr_buf1_r[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add3~1_sumout\,
	sclr => \Inst_black_white|wraddr_buf1_r[16]~0_combout\,
	ena => \Inst_black_white|wraddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|wraddr_buf1_r\(16));

-- Location: LABCELL_X45_Y18_N6
\Selector16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector16~0_combout\ = ( \Inst_black_white|wraddr_buf1_r\(16) & ( ((!\state_current.S0_RESET~q\ & ((\Inst_debounce_normal_or_edgedetect|WideOr0~combout\))) # (\state_current.S0_RESET~q\ & (!\state_current.S7_NORMAL_VIDEO_MODE~q\))) # 
-- (\Inst_ov7670_capture|address[16]~DUPLICATE_q\) ) ) # ( !\Inst_black_white|wraddr_buf1_r\(16) & ( (\Inst_ov7670_capture|address[16]~DUPLICATE_q\ & ((!\state_current.S0_RESET~q\ & ((!\Inst_debounce_normal_or_edgedetect|WideOr0~combout\))) # 
-- (\state_current.S0_RESET~q\ & (\state_current.S7_NORMAL_VIDEO_MODE~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100000001000010110000000101001111111011110100111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state_current.S0_RESET~q\,
	datab => \ALT_INV_state_current.S7_NORMAL_VIDEO_MODE~q\,
	datac => \Inst_ov7670_capture|ALT_INV_address[16]~DUPLICATE_q\,
	datad => \Inst_debounce_normal_or_edgedetect|ALT_INV_WideOr0~combout\,
	dataf => \Inst_black_white|ALT_INV_wraddr_buf1_r\(16),
	combout => \Selector16~0_combout\);

-- Location: LABCELL_X45_Y18_N9
\Selector18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector18~0_combout\ = ( \Inst_black_white|wraddr_buf1_r\(14) & ( ((!\state_current.S0_RESET~q\ & ((\Inst_debounce_normal_or_edgedetect|WideOr0~combout\))) # (\state_current.S0_RESET~q\ & (!\state_current.S7_NORMAL_VIDEO_MODE~q\))) # 
-- (\Inst_ov7670_capture|address\(14)) ) ) # ( !\Inst_black_white|wraddr_buf1_r\(14) & ( (\Inst_ov7670_capture|address\(14) & ((!\state_current.S0_RESET~q\ & ((!\Inst_debounce_normal_or_edgedetect|WideOr0~combout\))) # (\state_current.S0_RESET~q\ & 
-- (\state_current.S7_NORMAL_VIDEO_MODE~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100000001000010110000000101001111111011110100111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state_current.S0_RESET~q\,
	datab => \ALT_INV_state_current.S7_NORMAL_VIDEO_MODE~q\,
	datac => \Inst_ov7670_capture|ALT_INV_address\(14),
	datad => \Inst_debounce_normal_or_edgedetect|ALT_INV_WideOr0~combout\,
	dataf => \Inst_black_white|ALT_INV_wraddr_buf1_r\(14),
	combout => \Selector18~0_combout\);

-- Location: LABCELL_X42_Y22_N24
\Inst_black_white|we_buf1_r~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|we_buf1_r~0_combout\ = ( \Inst_black_white|we_buf1_r~q\ & ( \WideOr0~combout\ & ( (\Inst_black_white|state\(2)) # (\Inst_black_white|process_0~0_combout\) ) ) ) # ( !\Inst_black_white|we_buf1_r~q\ & ( \WideOr0~combout\ & ( 
-- ((\Inst_black_white|state\(2) & (!\Inst_black_white|state\(1) & \Inst_black_white|state\(0)))) # (\Inst_black_white|process_0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101011101010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_process_0~0_combout\,
	datab => \Inst_black_white|ALT_INV_state\(2),
	datac => \Inst_black_white|ALT_INV_state\(1),
	datad => \Inst_black_white|ALT_INV_state\(0),
	datae => \Inst_black_white|ALT_INV_we_buf1_r~q\,
	dataf => \ALT_INV_WideOr0~combout\,
	combout => \Inst_black_white|we_buf1_r~0_combout\);

-- Location: FF_X42_Y22_N25
\Inst_black_white|we_buf1_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|we_buf1_r~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|we_buf1_r~q\);

-- Location: LABCELL_X42_Y22_N45
\Selector48~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector48~2_combout\ = ( !\state_current.S2_PROCESS_BW~q\ & ( !\state_current.S1_RESET_BW~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state_current.S1_RESET_BW~q\,
	dataf => \ALT_INV_state_current.S2_PROCESS_BW~q\,
	combout => \Selector48~2_combout\);

-- Location: LABCELL_X42_Y22_N54
\Selector15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector15~0_combout\ = ( \Selector48~2_combout\ & ( \state_current.S0_RESET~q\ & ( (!\state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\) # (!\Inst_ov7670_capture|we_reg~q\) ) ) ) # ( !\Selector48~2_combout\ & ( \state_current.S0_RESET~q\ & ( 
-- (!\Inst_black_white|we_buf1_r~q\ & ((!\state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\) # (!\Inst_ov7670_capture|we_reg~q\))) ) ) ) # ( \Selector48~2_combout\ & ( !\state_current.S0_RESET~q\ & ( (!\Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & 
-- (((!\Inst_ov7670_capture|we_reg~q\)))) # (\Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & (!\Inst_black_white|we_buf1_r~q\ & ((!\state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\) # (!\Inst_ov7670_capture|we_reg~q\)))) ) ) ) # ( 
-- !\Selector48~2_combout\ & ( !\state_current.S0_RESET~q\ & ( (!\Inst_black_white|we_buf1_r~q\ & ((!\Inst_ov7670_capture|we_reg~q\) # ((!\state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\ & \Inst_debounce_normal_or_edgedetect|WideOr0~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011001000111100001100100011001000110010001111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\,
	datab => \Inst_black_white|ALT_INV_we_buf1_r~q\,
	datac => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	datad => \Inst_debounce_normal_or_edgedetect|ALT_INV_WideOr0~combout\,
	datae => \ALT_INV_Selector48~2_combout\,
	dataf => \ALT_INV_state_current.S0_RESET~q\,
	combout => \Selector15~0_combout\);

-- Location: LABCELL_X45_Y18_N24
\Selector17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector17~0_combout\ = ( \Inst_black_white|wraddr_buf1_r\(15) & ( ((!\state_current.S0_RESET~q\ & ((\Inst_debounce_normal_or_edgedetect|WideOr0~combout\))) # (\state_current.S0_RESET~q\ & (!\state_current.S7_NORMAL_VIDEO_MODE~q\))) # 
-- (\Inst_ov7670_capture|address\(15)) ) ) # ( !\Inst_black_white|wraddr_buf1_r\(15) & ( (\Inst_ov7670_capture|address\(15) & ((!\state_current.S0_RESET~q\ & ((!\Inst_debounce_normal_or_edgedetect|WideOr0~combout\))) # (\state_current.S0_RESET~q\ & 
-- (\state_current.S7_NORMAL_VIDEO_MODE~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110001000000001011000101001110111111110100111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state_current.S0_RESET~q\,
	datab => \ALT_INV_state_current.S7_NORMAL_VIDEO_MODE~q\,
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_WideOr0~combout\,
	datad => \Inst_ov7670_capture|ALT_INV_address\(15),
	dataf => \Inst_black_white|ALT_INV_wraddr_buf1_r\(15),
	combout => \Selector17~0_combout\);

-- Location: LABCELL_X45_Y17_N39
\Selector19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector19~0_combout\ = ( \state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\ & ( \Inst_ov7670_capture|address\(13) & ( (!\Inst_debounce_normal_or_edgedetect|WideOr0~combout\) # ((\state_current.S0_RESET~q\) # (\Inst_black_white|wraddr_buf1_r\(13))) ) ) ) # 
-- ( !\state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\ & ( \Inst_ov7670_capture|address\(13) & ( ((!\Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & !\state_current.S0_RESET~q\)) # (\Inst_black_white|wraddr_buf1_r\(13)) ) ) ) # ( 
-- \state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\ & ( !\Inst_ov7670_capture|address\(13) & ( (\Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & (\Inst_black_white|wraddr_buf1_r\(13) & !\state_current.S0_RESET~q\)) ) ) ) # ( 
-- !\state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\ & ( !\Inst_ov7670_capture|address\(13) & ( (\Inst_black_white|wraddr_buf1_r\(13) & ((\state_current.S0_RESET~q\) # (\Inst_debounce_normal_or_edgedetect|WideOr0~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100000001000010110011101100111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_normal_or_edgedetect|ALT_INV_WideOr0~combout\,
	datab => \Inst_black_white|ALT_INV_wraddr_buf1_r\(13),
	datac => \ALT_INV_state_current.S0_RESET~q\,
	datae => \ALT_INV_state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\,
	dataf => \Inst_ov7670_capture|ALT_INV_address\(13),
	combout => \Selector19~0_combout\);

-- Location: LABCELL_X45_Y17_N6
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3) = ( !\Selector19~0_combout\ & ( (!\Selector16~0_combout\ & (\Selector18~0_combout\ & (!\Selector15~0_combout\ & \Selector17~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector16~0_combout\,
	datab => \ALT_INV_Selector18~0_combout\,
	datac => \ALT_INV_Selector15~0_combout\,
	datad => \ALT_INV_Selector17~0_combout\,
	dataf => \ALT_INV_Selector19~0_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3));

-- Location: LABCELL_X45_Y24_N0
\Inst_black_white|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add2~17_sumout\ = SUM(( \Inst_black_white|rdaddr_buf1_r\(0) ) + ( VCC ) + ( !VCC ))
-- \Inst_black_white|Add2~18\ = CARRY(( \Inst_black_white|rdaddr_buf1_r\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(0),
	cin => GND,
	sumout => \Inst_black_white|Add2~17_sumout\,
	cout => \Inst_black_white|Add2~18\);

-- Location: LABCELL_X42_Y22_N30
\Inst_black_white|rdaddr_buf1_r[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|rdaddr_buf1_r[0]~0_combout\ = ( \Inst_VGA|Vsync~q\ & ( \Inst_black_white|state[0]~DUPLICATE_q\ ) ) # ( !\Inst_VGA|Vsync~q\ & ( ((!\Inst_black_white|state\(2) & (!\Inst_black_white|state\(1) & \state_current.S2_PROCESS_BW~q\))) # 
-- (\Inst_black_white|state[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001110110011001100111011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_state\(2),
	datab => \Inst_black_white|ALT_INV_state[0]~DUPLICATE_q\,
	datac => \Inst_black_white|ALT_INV_state\(1),
	datad => \ALT_INV_state_current.S2_PROCESS_BW~q\,
	dataf => \Inst_VGA|ALT_INV_Vsync~q\,
	combout => \Inst_black_white|rdaddr_buf1_r[0]~0_combout\);

-- Location: LABCELL_X42_Y22_N51
\Inst_black_white|rdaddr_buf1_r[16]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|rdaddr_buf1_r[16]~1_combout\ = ( \Inst_black_white|state\(1) & ( (\WideOr0~combout\ & \Inst_black_white|process_0~0_combout\) ) ) # ( !\Inst_black_white|state\(1) & ( (\WideOr0~combout\ & ((\Inst_black_white|process_0~0_combout\) # 
-- (\Inst_black_white|state\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WideOr0~combout\,
	datac => \Inst_black_white|ALT_INV_state\(2),
	datad => \Inst_black_white|ALT_INV_process_0~0_combout\,
	dataf => \Inst_black_white|ALT_INV_state\(1),
	combout => \Inst_black_white|rdaddr_buf1_r[16]~1_combout\);

-- Location: FF_X45_Y24_N2
\Inst_black_white|rdaddr_buf1_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add2~17_sumout\,
	sclr => \Inst_black_white|rdaddr_buf1_r[0]~0_combout\,
	ena => \Inst_black_white|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rdaddr_buf1_r\(0));

-- Location: LABCELL_X45_Y24_N3
\Inst_black_white|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add2~21_sumout\ = SUM(( \Inst_black_white|rdaddr_buf1_r\(1) ) + ( GND ) + ( \Inst_black_white|Add2~18\ ))
-- \Inst_black_white|Add2~22\ = CARRY(( \Inst_black_white|rdaddr_buf1_r\(1) ) + ( GND ) + ( \Inst_black_white|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(1),
	cin => \Inst_black_white|Add2~18\,
	sumout => \Inst_black_white|Add2~21_sumout\,
	cout => \Inst_black_white|Add2~22\);

-- Location: FF_X45_Y24_N5
\Inst_black_white|rdaddr_buf1_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add2~21_sumout\,
	sclr => \Inst_black_white|rdaddr_buf1_r[0]~0_combout\,
	ena => \Inst_black_white|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rdaddr_buf1_r\(1));

-- Location: LABCELL_X45_Y24_N6
\Inst_black_white|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add2~25_sumout\ = SUM(( \Inst_black_white|rdaddr_buf1_r\(2) ) + ( GND ) + ( \Inst_black_white|Add2~22\ ))
-- \Inst_black_white|Add2~26\ = CARRY(( \Inst_black_white|rdaddr_buf1_r\(2) ) + ( GND ) + ( \Inst_black_white|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(2),
	cin => \Inst_black_white|Add2~22\,
	sumout => \Inst_black_white|Add2~25_sumout\,
	cout => \Inst_black_white|Add2~26\);

-- Location: FF_X45_Y24_N8
\Inst_black_white|rdaddr_buf1_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add2~25_sumout\,
	sclr => \Inst_black_white|rdaddr_buf1_r[0]~0_combout\,
	ena => \Inst_black_white|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rdaddr_buf1_r\(2));

-- Location: LABCELL_X45_Y24_N9
\Inst_black_white|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add2~29_sumout\ = SUM(( \Inst_black_white|rdaddr_buf1_r\(3) ) + ( GND ) + ( \Inst_black_white|Add2~26\ ))
-- \Inst_black_white|Add2~30\ = CARRY(( \Inst_black_white|rdaddr_buf1_r\(3) ) + ( GND ) + ( \Inst_black_white|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(3),
	cin => \Inst_black_white|Add2~26\,
	sumout => \Inst_black_white|Add2~29_sumout\,
	cout => \Inst_black_white|Add2~30\);

-- Location: FF_X45_Y24_N10
\Inst_black_white|rdaddr_buf1_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add2~29_sumout\,
	sclr => \Inst_black_white|rdaddr_buf1_r[0]~0_combout\,
	ena => \Inst_black_white|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rdaddr_buf1_r\(3));

-- Location: LABCELL_X45_Y24_N12
\Inst_black_white|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add2~33_sumout\ = SUM(( \Inst_black_white|rdaddr_buf1_r\(4) ) + ( GND ) + ( \Inst_black_white|Add2~30\ ))
-- \Inst_black_white|Add2~34\ = CARRY(( \Inst_black_white|rdaddr_buf1_r\(4) ) + ( GND ) + ( \Inst_black_white|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(4),
	cin => \Inst_black_white|Add2~30\,
	sumout => \Inst_black_white|Add2~33_sumout\,
	cout => \Inst_black_white|Add2~34\);

-- Location: FF_X45_Y24_N14
\Inst_black_white|rdaddr_buf1_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add2~33_sumout\,
	sclr => \Inst_black_white|rdaddr_buf1_r[0]~0_combout\,
	ena => \Inst_black_white|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rdaddr_buf1_r\(4));

-- Location: LABCELL_X45_Y24_N15
\Inst_black_white|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add2~37_sumout\ = SUM(( \Inst_black_white|rdaddr_buf1_r\(5) ) + ( GND ) + ( \Inst_black_white|Add2~34\ ))
-- \Inst_black_white|Add2~38\ = CARRY(( \Inst_black_white|rdaddr_buf1_r\(5) ) + ( GND ) + ( \Inst_black_white|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(5),
	cin => \Inst_black_white|Add2~34\,
	sumout => \Inst_black_white|Add2~37_sumout\,
	cout => \Inst_black_white|Add2~38\);

-- Location: FF_X45_Y24_N16
\Inst_black_white|rdaddr_buf1_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add2~37_sumout\,
	sclr => \Inst_black_white|rdaddr_buf1_r[0]~0_combout\,
	ena => \Inst_black_white|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rdaddr_buf1_r\(5));

-- Location: LABCELL_X45_Y24_N18
\Inst_black_white|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add2~41_sumout\ = SUM(( \Inst_black_white|rdaddr_buf1_r\(6) ) + ( GND ) + ( \Inst_black_white|Add2~38\ ))
-- \Inst_black_white|Add2~42\ = CARRY(( \Inst_black_white|rdaddr_buf1_r\(6) ) + ( GND ) + ( \Inst_black_white|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(6),
	cin => \Inst_black_white|Add2~38\,
	sumout => \Inst_black_white|Add2~41_sumout\,
	cout => \Inst_black_white|Add2~42\);

-- Location: FF_X45_Y24_N19
\Inst_black_white|rdaddr_buf1_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add2~41_sumout\,
	sclr => \Inst_black_white|rdaddr_buf1_r[0]~0_combout\,
	ena => \Inst_black_white|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rdaddr_buf1_r\(6));

-- Location: LABCELL_X45_Y24_N21
\Inst_black_white|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add2~45_sumout\ = SUM(( \Inst_black_white|rdaddr_buf1_r\(7) ) + ( GND ) + ( \Inst_black_white|Add2~42\ ))
-- \Inst_black_white|Add2~46\ = CARRY(( \Inst_black_white|rdaddr_buf1_r\(7) ) + ( GND ) + ( \Inst_black_white|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(7),
	cin => \Inst_black_white|Add2~42\,
	sumout => \Inst_black_white|Add2~45_sumout\,
	cout => \Inst_black_white|Add2~46\);

-- Location: FF_X45_Y24_N23
\Inst_black_white|rdaddr_buf1_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add2~45_sumout\,
	sclr => \Inst_black_white|rdaddr_buf1_r[0]~0_combout\,
	ena => \Inst_black_white|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rdaddr_buf1_r\(7));

-- Location: LABCELL_X45_Y24_N24
\Inst_black_white|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add2~49_sumout\ = SUM(( \Inst_black_white|rdaddr_buf1_r\(8) ) + ( GND ) + ( \Inst_black_white|Add2~46\ ))
-- \Inst_black_white|Add2~50\ = CARRY(( \Inst_black_white|rdaddr_buf1_r\(8) ) + ( GND ) + ( \Inst_black_white|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(8),
	cin => \Inst_black_white|Add2~46\,
	sumout => \Inst_black_white|Add2~49_sumout\,
	cout => \Inst_black_white|Add2~50\);

-- Location: FF_X45_Y24_N26
\Inst_black_white|rdaddr_buf1_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add2~49_sumout\,
	sclr => \Inst_black_white|rdaddr_buf1_r[0]~0_combout\,
	ena => \Inst_black_white|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rdaddr_buf1_r\(8));

-- Location: LABCELL_X45_Y24_N27
\Inst_black_white|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add2~53_sumout\ = SUM(( \Inst_black_white|rdaddr_buf1_r\(9) ) + ( GND ) + ( \Inst_black_white|Add2~50\ ))
-- \Inst_black_white|Add2~54\ = CARRY(( \Inst_black_white|rdaddr_buf1_r\(9) ) + ( GND ) + ( \Inst_black_white|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(9),
	cin => \Inst_black_white|Add2~50\,
	sumout => \Inst_black_white|Add2~53_sumout\,
	cout => \Inst_black_white|Add2~54\);

-- Location: FF_X45_Y24_N28
\Inst_black_white|rdaddr_buf1_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add2~53_sumout\,
	sclr => \Inst_black_white|rdaddr_buf1_r[0]~0_combout\,
	ena => \Inst_black_white|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rdaddr_buf1_r\(9));

-- Location: LABCELL_X45_Y24_N30
\Inst_black_white|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add2~57_sumout\ = SUM(( \Inst_black_white|rdaddr_buf1_r\(10) ) + ( GND ) + ( \Inst_black_white|Add2~54\ ))
-- \Inst_black_white|Add2~58\ = CARRY(( \Inst_black_white|rdaddr_buf1_r\(10) ) + ( GND ) + ( \Inst_black_white|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(10),
	cin => \Inst_black_white|Add2~54\,
	sumout => \Inst_black_white|Add2~57_sumout\,
	cout => \Inst_black_white|Add2~58\);

-- Location: FF_X45_Y24_N31
\Inst_black_white|rdaddr_buf1_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add2~57_sumout\,
	sclr => \Inst_black_white|rdaddr_buf1_r[0]~0_combout\,
	ena => \Inst_black_white|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rdaddr_buf1_r\(10));

-- Location: LABCELL_X45_Y24_N33
\Inst_black_white|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add2~61_sumout\ = SUM(( \Inst_black_white|rdaddr_buf1_r\(11) ) + ( GND ) + ( \Inst_black_white|Add2~58\ ))
-- \Inst_black_white|Add2~62\ = CARRY(( \Inst_black_white|rdaddr_buf1_r\(11) ) + ( GND ) + ( \Inst_black_white|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(11),
	cin => \Inst_black_white|Add2~58\,
	sumout => \Inst_black_white|Add2~61_sumout\,
	cout => \Inst_black_white|Add2~62\);

-- Location: FF_X45_Y24_N35
\Inst_black_white|rdaddr_buf1_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add2~61_sumout\,
	sclr => \Inst_black_white|rdaddr_buf1_r[0]~0_combout\,
	ena => \Inst_black_white|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rdaddr_buf1_r\(11));

-- Location: LABCELL_X45_Y24_N36
\Inst_black_white|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add2~65_sumout\ = SUM(( \Inst_black_white|rdaddr_buf1_r\(12) ) + ( GND ) + ( \Inst_black_white|Add2~62\ ))
-- \Inst_black_white|Add2~66\ = CARRY(( \Inst_black_white|rdaddr_buf1_r\(12) ) + ( GND ) + ( \Inst_black_white|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(12),
	cin => \Inst_black_white|Add2~62\,
	sumout => \Inst_black_white|Add2~65_sumout\,
	cout => \Inst_black_white|Add2~66\);

-- Location: FF_X45_Y24_N37
\Inst_black_white|rdaddr_buf1_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add2~65_sumout\,
	sclr => \Inst_black_white|rdaddr_buf1_r[0]~0_combout\,
	ena => \Inst_black_white|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rdaddr_buf1_r\(12));

-- Location: LABCELL_X45_Y24_N39
\Inst_black_white|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add2~9_sumout\ = SUM(( \Inst_black_white|rdaddr_buf1_r\(13) ) + ( GND ) + ( \Inst_black_white|Add2~66\ ))
-- \Inst_black_white|Add2~10\ = CARRY(( \Inst_black_white|rdaddr_buf1_r\(13) ) + ( GND ) + ( \Inst_black_white|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(13),
	cin => \Inst_black_white|Add2~66\,
	sumout => \Inst_black_white|Add2~9_sumout\,
	cout => \Inst_black_white|Add2~10\);

-- Location: FF_X45_Y24_N40
\Inst_black_white|rdaddr_buf1_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add2~9_sumout\,
	sclr => \Inst_black_white|rdaddr_buf1_r[0]~0_combout\,
	ena => \Inst_black_white|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rdaddr_buf1_r\(13));

-- Location: LABCELL_X45_Y24_N42
\Inst_black_white|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add2~13_sumout\ = SUM(( \Inst_black_white|rdaddr_buf1_r\(14) ) + ( GND ) + ( \Inst_black_white|Add2~10\ ))
-- \Inst_black_white|Add2~14\ = CARRY(( \Inst_black_white|rdaddr_buf1_r\(14) ) + ( GND ) + ( \Inst_black_white|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(14),
	cin => \Inst_black_white|Add2~10\,
	sumout => \Inst_black_white|Add2~13_sumout\,
	cout => \Inst_black_white|Add2~14\);

-- Location: FF_X45_Y24_N43
\Inst_black_white|rdaddr_buf1_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add2~13_sumout\,
	sclr => \Inst_black_white|rdaddr_buf1_r[0]~0_combout\,
	ena => \Inst_black_white|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rdaddr_buf1_r\(14));

-- Location: LABCELL_X45_Y24_N45
\Inst_black_white|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add2~5_sumout\ = SUM(( \Inst_black_white|rdaddr_buf1_r\(15) ) + ( GND ) + ( \Inst_black_white|Add2~14\ ))
-- \Inst_black_white|Add2~6\ = CARRY(( \Inst_black_white|rdaddr_buf1_r\(15) ) + ( GND ) + ( \Inst_black_white|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(15),
	cin => \Inst_black_white|Add2~14\,
	sumout => \Inst_black_white|Add2~5_sumout\,
	cout => \Inst_black_white|Add2~6\);

-- Location: FF_X45_Y24_N47
\Inst_black_white|rdaddr_buf1_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add2~5_sumout\,
	sclr => \Inst_black_white|rdaddr_buf1_r[0]~0_combout\,
	ena => \Inst_black_white|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rdaddr_buf1_r\(15));

-- Location: LABCELL_X46_Y24_N0
\Inst_edge_detection|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add0~17_sumout\ = SUM(( \Inst_edge_detection|rdaddr_buf1_r\(0) ) + ( VCC ) + ( !VCC ))
-- \Inst_edge_detection|Add0~18\ = CARRY(( \Inst_edge_detection|rdaddr_buf1_r\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(0),
	cin => GND,
	sumout => \Inst_edge_detection|Add0~17_sumout\,
	cout => \Inst_edge_detection|Add0~18\);

-- Location: FF_X46_Y24_N2
\Inst_edge_detection|rdaddr_buf1_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add0~17_sumout\,
	sclr => \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rdaddr_buf1_r\(0));

-- Location: LABCELL_X46_Y24_N3
\Inst_edge_detection|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add0~21_sumout\ = SUM(( \Inst_edge_detection|rdaddr_buf1_r\(1) ) + ( GND ) + ( \Inst_edge_detection|Add0~18\ ))
-- \Inst_edge_detection|Add0~22\ = CARRY(( \Inst_edge_detection|rdaddr_buf1_r\(1) ) + ( GND ) + ( \Inst_edge_detection|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(1),
	cin => \Inst_edge_detection|Add0~18\,
	sumout => \Inst_edge_detection|Add0~21_sumout\,
	cout => \Inst_edge_detection|Add0~22\);

-- Location: FF_X46_Y24_N4
\Inst_edge_detection|rdaddr_buf1_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add0~21_sumout\,
	sclr => \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rdaddr_buf1_r\(1));

-- Location: LABCELL_X46_Y24_N6
\Inst_edge_detection|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add0~25_sumout\ = SUM(( \Inst_edge_detection|rdaddr_buf1_r\(2) ) + ( GND ) + ( \Inst_edge_detection|Add0~22\ ))
-- \Inst_edge_detection|Add0~26\ = CARRY(( \Inst_edge_detection|rdaddr_buf1_r\(2) ) + ( GND ) + ( \Inst_edge_detection|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(2),
	cin => \Inst_edge_detection|Add0~22\,
	sumout => \Inst_edge_detection|Add0~25_sumout\,
	cout => \Inst_edge_detection|Add0~26\);

-- Location: FF_X46_Y24_N7
\Inst_edge_detection|rdaddr_buf1_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add0~25_sumout\,
	sclr => \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rdaddr_buf1_r\(2));

-- Location: LABCELL_X46_Y24_N9
\Inst_edge_detection|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add0~29_sumout\ = SUM(( \Inst_edge_detection|rdaddr_buf1_r[3]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_edge_detection|Add0~26\ ))
-- \Inst_edge_detection|Add0~30\ = CARRY(( \Inst_edge_detection|rdaddr_buf1_r[3]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_edge_detection|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r[3]~DUPLICATE_q\,
	cin => \Inst_edge_detection|Add0~26\,
	sumout => \Inst_edge_detection|Add0~29_sumout\,
	cout => \Inst_edge_detection|Add0~30\);

-- Location: FF_X46_Y24_N11
\Inst_edge_detection|rdaddr_buf1_r[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add0~29_sumout\,
	sclr => \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rdaddr_buf1_r[3]~DUPLICATE_q\);

-- Location: LABCELL_X46_Y24_N12
\Inst_edge_detection|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add0~33_sumout\ = SUM(( \Inst_edge_detection|rdaddr_buf1_r\(4) ) + ( GND ) + ( \Inst_edge_detection|Add0~30\ ))
-- \Inst_edge_detection|Add0~34\ = CARRY(( \Inst_edge_detection|rdaddr_buf1_r\(4) ) + ( GND ) + ( \Inst_edge_detection|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(4),
	cin => \Inst_edge_detection|Add0~30\,
	sumout => \Inst_edge_detection|Add0~33_sumout\,
	cout => \Inst_edge_detection|Add0~34\);

-- Location: FF_X46_Y24_N14
\Inst_edge_detection|rdaddr_buf1_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add0~33_sumout\,
	sclr => \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rdaddr_buf1_r\(4));

-- Location: LABCELL_X46_Y24_N15
\Inst_edge_detection|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add0~37_sumout\ = SUM(( \Inst_edge_detection|rdaddr_buf1_r\(5) ) + ( GND ) + ( \Inst_edge_detection|Add0~34\ ))
-- \Inst_edge_detection|Add0~38\ = CARRY(( \Inst_edge_detection|rdaddr_buf1_r\(5) ) + ( GND ) + ( \Inst_edge_detection|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(5),
	cin => \Inst_edge_detection|Add0~34\,
	sumout => \Inst_edge_detection|Add0~37_sumout\,
	cout => \Inst_edge_detection|Add0~38\);

-- Location: FF_X46_Y24_N16
\Inst_edge_detection|rdaddr_buf1_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add0~37_sumout\,
	sclr => \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rdaddr_buf1_r\(5));

-- Location: LABCELL_X46_Y24_N18
\Inst_edge_detection|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add0~41_sumout\ = SUM(( \Inst_edge_detection|rdaddr_buf1_r\(6) ) + ( GND ) + ( \Inst_edge_detection|Add0~38\ ))
-- \Inst_edge_detection|Add0~42\ = CARRY(( \Inst_edge_detection|rdaddr_buf1_r\(6) ) + ( GND ) + ( \Inst_edge_detection|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(6),
	cin => \Inst_edge_detection|Add0~38\,
	sumout => \Inst_edge_detection|Add0~41_sumout\,
	cout => \Inst_edge_detection|Add0~42\);

-- Location: FF_X46_Y24_N19
\Inst_edge_detection|rdaddr_buf1_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add0~41_sumout\,
	sclr => \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rdaddr_buf1_r\(6));

-- Location: LABCELL_X46_Y24_N21
\Inst_edge_detection|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add0~45_sumout\ = SUM(( \Inst_edge_detection|rdaddr_buf1_r\(7) ) + ( GND ) + ( \Inst_edge_detection|Add0~42\ ))
-- \Inst_edge_detection|Add0~46\ = CARRY(( \Inst_edge_detection|rdaddr_buf1_r\(7) ) + ( GND ) + ( \Inst_edge_detection|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(7),
	cin => \Inst_edge_detection|Add0~42\,
	sumout => \Inst_edge_detection|Add0~45_sumout\,
	cout => \Inst_edge_detection|Add0~46\);

-- Location: FF_X46_Y24_N23
\Inst_edge_detection|rdaddr_buf1_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add0~45_sumout\,
	sclr => \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rdaddr_buf1_r\(7));

-- Location: LABCELL_X46_Y24_N24
\Inst_edge_detection|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add0~49_sumout\ = SUM(( \Inst_edge_detection|rdaddr_buf1_r\(8) ) + ( GND ) + ( \Inst_edge_detection|Add0~46\ ))
-- \Inst_edge_detection|Add0~50\ = CARRY(( \Inst_edge_detection|rdaddr_buf1_r\(8) ) + ( GND ) + ( \Inst_edge_detection|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(8),
	cin => \Inst_edge_detection|Add0~46\,
	sumout => \Inst_edge_detection|Add0~49_sumout\,
	cout => \Inst_edge_detection|Add0~50\);

-- Location: FF_X46_Y24_N26
\Inst_edge_detection|rdaddr_buf1_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add0~49_sumout\,
	sclr => \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rdaddr_buf1_r\(8));

-- Location: LABCELL_X46_Y24_N27
\Inst_edge_detection|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add0~53_sumout\ = SUM(( \Inst_edge_detection|rdaddr_buf1_r\(9) ) + ( GND ) + ( \Inst_edge_detection|Add0~50\ ))
-- \Inst_edge_detection|Add0~54\ = CARRY(( \Inst_edge_detection|rdaddr_buf1_r\(9) ) + ( GND ) + ( \Inst_edge_detection|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(9),
	cin => \Inst_edge_detection|Add0~50\,
	sumout => \Inst_edge_detection|Add0~53_sumout\,
	cout => \Inst_edge_detection|Add0~54\);

-- Location: FF_X46_Y24_N28
\Inst_edge_detection|rdaddr_buf1_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add0~53_sumout\,
	sclr => \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rdaddr_buf1_r\(9));

-- Location: LABCELL_X46_Y24_N30
\Inst_edge_detection|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add0~57_sumout\ = SUM(( \Inst_edge_detection|rdaddr_buf1_r\(10) ) + ( GND ) + ( \Inst_edge_detection|Add0~54\ ))
-- \Inst_edge_detection|Add0~58\ = CARRY(( \Inst_edge_detection|rdaddr_buf1_r\(10) ) + ( GND ) + ( \Inst_edge_detection|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(10),
	cin => \Inst_edge_detection|Add0~54\,
	sumout => \Inst_edge_detection|Add0~57_sumout\,
	cout => \Inst_edge_detection|Add0~58\);

-- Location: FF_X46_Y24_N31
\Inst_edge_detection|rdaddr_buf1_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add0~57_sumout\,
	sclr => \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rdaddr_buf1_r\(10));

-- Location: LABCELL_X46_Y24_N33
\Inst_edge_detection|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add0~61_sumout\ = SUM(( \Inst_edge_detection|rdaddr_buf1_r\(11) ) + ( GND ) + ( \Inst_edge_detection|Add0~58\ ))
-- \Inst_edge_detection|Add0~62\ = CARRY(( \Inst_edge_detection|rdaddr_buf1_r\(11) ) + ( GND ) + ( \Inst_edge_detection|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(11),
	cin => \Inst_edge_detection|Add0~58\,
	sumout => \Inst_edge_detection|Add0~61_sumout\,
	cout => \Inst_edge_detection|Add0~62\);

-- Location: FF_X46_Y24_N34
\Inst_edge_detection|rdaddr_buf1_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add0~61_sumout\,
	sclr => \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rdaddr_buf1_r\(11));

-- Location: LABCELL_X46_Y24_N36
\Inst_edge_detection|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add0~65_sumout\ = SUM(( \Inst_edge_detection|rdaddr_buf1_r\(12) ) + ( GND ) + ( \Inst_edge_detection|Add0~62\ ))
-- \Inst_edge_detection|Add0~66\ = CARRY(( \Inst_edge_detection|rdaddr_buf1_r\(12) ) + ( GND ) + ( \Inst_edge_detection|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(12),
	cin => \Inst_edge_detection|Add0~62\,
	sumout => \Inst_edge_detection|Add0~65_sumout\,
	cout => \Inst_edge_detection|Add0~66\);

-- Location: FF_X46_Y24_N38
\Inst_edge_detection|rdaddr_buf1_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add0~65_sumout\,
	sclr => \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rdaddr_buf1_r\(12));

-- Location: LABCELL_X46_Y24_N39
\Inst_edge_detection|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add0~9_sumout\ = SUM(( \Inst_edge_detection|rdaddr_buf1_r\(13) ) + ( GND ) + ( \Inst_edge_detection|Add0~66\ ))
-- \Inst_edge_detection|Add0~10\ = CARRY(( \Inst_edge_detection|rdaddr_buf1_r\(13) ) + ( GND ) + ( \Inst_edge_detection|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(13),
	cin => \Inst_edge_detection|Add0~66\,
	sumout => \Inst_edge_detection|Add0~9_sumout\,
	cout => \Inst_edge_detection|Add0~10\);

-- Location: FF_X46_Y24_N40
\Inst_edge_detection|rdaddr_buf1_r[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add0~9_sumout\,
	sclr => \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rdaddr_buf1_r\(13));

-- Location: LABCELL_X46_Y24_N42
\Inst_edge_detection|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add0~13_sumout\ = SUM(( \Inst_edge_detection|rdaddr_buf1_r\(14) ) + ( GND ) + ( \Inst_edge_detection|Add0~10\ ))
-- \Inst_edge_detection|Add0~14\ = CARRY(( \Inst_edge_detection|rdaddr_buf1_r\(14) ) + ( GND ) + ( \Inst_edge_detection|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(14),
	cin => \Inst_edge_detection|Add0~10\,
	sumout => \Inst_edge_detection|Add0~13_sumout\,
	cout => \Inst_edge_detection|Add0~14\);

-- Location: FF_X46_Y24_N44
\Inst_edge_detection|rdaddr_buf1_r[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add0~13_sumout\,
	sclr => \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rdaddr_buf1_r\(14));

-- Location: LABCELL_X46_Y24_N45
\Inst_edge_detection|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add0~5_sumout\ = SUM(( \Inst_edge_detection|rdaddr_buf1_r\(15) ) + ( GND ) + ( \Inst_edge_detection|Add0~14\ ))
-- \Inst_edge_detection|Add0~6\ = CARRY(( \Inst_edge_detection|rdaddr_buf1_r\(15) ) + ( GND ) + ( \Inst_edge_detection|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(15),
	cin => \Inst_edge_detection|Add0~14\,
	sumout => \Inst_edge_detection|Add0~5_sumout\,
	cout => \Inst_edge_detection|Add0~6\);

-- Location: FF_X46_Y24_N46
\Inst_edge_detection|rdaddr_buf1_r[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add0~5_sumout\,
	sclr => \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rdaddr_buf1_r\(15));

-- Location: LABCELL_X46_Y21_N42
\Selector48~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector48~0_combout\ = ( \Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & ( (!\state_current.S3_DONE_BW~q\ & (!\state_current.S2_PROCESS_BW~q\ & (!\state_current.S1_RESET_BW~q\ & \state_current.S0_RESET~q\))) ) ) # ( 
-- !\Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & ( (!\state_current.S3_DONE_BW~q\ & (!\state_current.S2_PROCESS_BW~q\ & !\state_current.S1_RESET_BW~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state_current.S3_DONE_BW~q\,
	datab => \ALT_INV_state_current.S2_PROCESS_BW~q\,
	datac => \ALT_INV_state_current.S1_RESET_BW~q\,
	datad => \ALT_INV_state_current.S0_RESET~q\,
	dataf => \Inst_debounce_normal_or_edgedetect|ALT_INV_WideOr0~combout\,
	combout => \Selector48~0_combout\);

-- Location: LABCELL_X45_Y20_N30
\Selector46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector46~0_combout\ = ( \Selector48~0_combout\ & ( \Inst_Address_Generator|val\(15) & ( (\Inst_edge_detection|rdaddr_buf1_r\(15)) # (\rdaddress_buf_1~0_combout\) ) ) ) # ( !\Selector48~0_combout\ & ( \Inst_Address_Generator|val\(15) & ( 
-- (!\rdaddress_buf_1~0_combout\ & ((\Inst_edge_detection|rdaddr_buf1_r\(15)))) # (\rdaddress_buf_1~0_combout\ & (\Inst_black_white|rdaddr_buf1_r\(15))) ) ) ) # ( \Selector48~0_combout\ & ( !\Inst_Address_Generator|val\(15) & ( (!\rdaddress_buf_1~0_combout\ 
-- & \Inst_edge_detection|rdaddr_buf1_r\(15)) ) ) ) # ( !\Selector48~0_combout\ & ( !\Inst_Address_Generator|val\(15) & ( (!\rdaddress_buf_1~0_combout\ & ((\Inst_edge_detection|rdaddr_buf1_r\(15)))) # (\rdaddress_buf_1~0_combout\ & 
-- (\Inst_black_white|rdaddr_buf1_r\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000011000000110000011101000111010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(15),
	datab => \ALT_INV_rdaddress_buf_1~0_combout\,
	datac => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(15),
	datae => \ALT_INV_Selector48~0_combout\,
	dataf => \Inst_Address_Generator|ALT_INV_val\(15),
	combout => \Selector46~0_combout\);

-- Location: LABCELL_X45_Y20_N12
\Selector48~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector48~3_combout\ = ( \Selector48~0_combout\ & ( \Inst_black_white|rdaddr_buf1_r\(13) & ( (!\rdaddress_buf_1~0_combout\ & (\Inst_edge_detection|rdaddr_buf1_r\(13))) # (\rdaddress_buf_1~0_combout\ & ((\Inst_Address_Generator|val\(13)))) ) ) ) # ( 
-- !\Selector48~0_combout\ & ( \Inst_black_white|rdaddr_buf1_r\(13) & ( (\rdaddress_buf_1~0_combout\) # (\Inst_edge_detection|rdaddr_buf1_r\(13)) ) ) ) # ( \Selector48~0_combout\ & ( !\Inst_black_white|rdaddr_buf1_r\(13) & ( (!\rdaddress_buf_1~0_combout\ & 
-- (\Inst_edge_detection|rdaddr_buf1_r\(13))) # (\rdaddress_buf_1~0_combout\ & ((\Inst_Address_Generator|val\(13)))) ) ) ) # ( !\Selector48~0_combout\ & ( !\Inst_black_white|rdaddr_buf1_r\(13) & ( (\Inst_edge_detection|rdaddr_buf1_r\(13) & 
-- !\rdaddress_buf_1~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001110100011101110111011101110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(13),
	datab => \ALT_INV_rdaddress_buf_1~0_combout\,
	datac => \Inst_Address_Generator|ALT_INV_val\(13),
	datae => \ALT_INV_Selector48~0_combout\,
	dataf => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(13),
	combout => \Selector48~3_combout\);

-- Location: FF_X46_Y24_N43
\Inst_edge_detection|rdaddr_buf1_r[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add0~13_sumout\,
	sclr => \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rdaddr_buf1_r[14]~DUPLICATE_q\);

-- Location: MLABCELL_X47_Y24_N0
\Selector47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector47~0_combout\ = ( \rdaddress_buf_1~0_combout\ & ( \Selector48~0_combout\ & ( \Inst_Address_Generator|val[14]~DUPLICATE_q\ ) ) ) # ( !\rdaddress_buf_1~0_combout\ & ( \Selector48~0_combout\ & ( \Inst_edge_detection|rdaddr_buf1_r[14]~DUPLICATE_q\ ) 
-- ) ) # ( \rdaddress_buf_1~0_combout\ & ( !\Selector48~0_combout\ & ( \Inst_black_white|rdaddr_buf1_r\(14) ) ) ) # ( !\rdaddress_buf_1~0_combout\ & ( !\Selector48~0_combout\ & ( \Inst_edge_detection|rdaddr_buf1_r[14]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val[14]~DUPLICATE_q\,
	datab => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r[14]~DUPLICATE_q\,
	datac => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(14),
	datae => \ALT_INV_rdaddress_buf_1~0_combout\,
	dataf => \ALT_INV_Selector48~0_combout\,
	combout => \Selector47~0_combout\);

-- Location: LABCELL_X45_Y20_N18
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\ = ( \Selector47~0_combout\ & ( (\Selector46~0_combout\ & !\Selector48~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector46~0_combout\,
	datab => \ALT_INV_Selector48~3_combout\,
	dataf => \ALT_INV_Selector47~0_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\);

-- Location: LABCELL_X48_Y21_N15
\WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WideOr5~0_combout\ = ( \state_current.S0_RESET~q\ & ( !\state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_state_current.S0_RESET~q\,
	dataf => \ALT_INV_state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\,
	combout => \WideOr5~0_combout\);

-- Location: LABCELL_X48_Y21_N30
\Selector23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector23~0_combout\ = ( !\Selector48~1_combout\ & ( !\WideOr5~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_WideOr5~0_combout\,
	dataf => \ALT_INV_Selector48~1_combout\,
	combout => \Selector23~0_combout\);

-- Location: IOIBUF_X68_Y0_N1
\ov7670_data[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(1),
	o => \ov7670_data[1]~input_o\);

-- Location: LABCELL_X42_Y11_N39
\Inst_ov7670_capture|latched_d[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[1]~feeder_combout\ = ( \ov7670_data[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_ov7670_data[1]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[1]~feeder_combout\);

-- Location: FF_X42_Y11_N40
\Inst_ov7670_capture|latched_d[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|latched_d[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(1));

-- Location: FF_X42_Y19_N44
\Inst_ov7670_capture|d_latch[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|latched_d\(1),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(1));

-- Location: LABCELL_X45_Y20_N42
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout\ = ( \Selector47~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Selector47~0_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout\);

-- Location: FF_X45_Y20_N43
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\);

-- Location: LABCELL_X45_Y17_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3) = ( !\Selector19~0_combout\ & ( (\Selector16~0_combout\ & (!\Selector18~0_combout\ & (!\Selector15~0_combout\ & \Selector17~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector16~0_combout\,
	datab => \ALT_INV_Selector18~0_combout\,
	datac => \ALT_INV_Selector15~0_combout\,
	datad => \ALT_INV_Selector17~0_combout\,
	dataf => \ALT_INV_Selector19~0_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3));

-- Location: LABCELL_X45_Y20_N27
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\ = ( !\Selector47~0_combout\ & ( (\Selector46~0_combout\ & !\Selector48~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Selector46~0_combout\,
	datac => \ALT_INV_Selector48~3_combout\,
	dataf => \ALT_INV_Selector47~0_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\);

-- Location: IOIBUF_X60_Y0_N35
\ov7670_data[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(7),
	o => \ov7670_data[7]~input_o\);

-- Location: LABCELL_X53_Y7_N15
\Inst_ov7670_capture|latched_d[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[7]~feeder_combout\ = ( \ov7670_data[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_ov7670_data[7]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[7]~feeder_combout\);

-- Location: FF_X53_Y7_N16
\Inst_ov7670_capture|latched_d[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|latched_d[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(7));

-- Location: FF_X43_Y19_N55
\Inst_ov7670_capture|d_latch[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|latched_d\(7),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(7));

-- Location: FF_X48_Y8_N29
\Inst_ov7670_capture|d_latch[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|d_latch\(7),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(15));

-- Location: LABCELL_X48_Y8_N27
\Selector33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector33~0_combout\ = ( \Inst_ov7670_capture|d_latch\(15) & ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \Selector23~0_combout\ ) ) ) # ( \Inst_ov7670_capture|d_latch\(15) & ( 
-- !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) ) # ( !\Inst_ov7670_capture|d_latch\(15) & ( !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( !\Selector23~0_combout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Selector23~0_combout\,
	datae => \Inst_ov7670_capture|ALT_INV_d_latch\(15),
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Selector33~0_combout\);

-- Location: LABCELL_X43_Y18_N51
\Selector32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector32~0_combout\ = ( \state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\ & ( (!\state_current.S0_RESET~q\ & ((!\Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & ((\Inst_ov7670_capture|address\(0)))) # 
-- (\Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & (\Inst_black_white|wraddr_buf1_r\(0))))) # (\state_current.S0_RESET~q\ & (((\Inst_ov7670_capture|address\(0))))) ) ) # ( !\state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\ & ( 
-- (!\state_current.S0_RESET~q\ & ((!\Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & ((\Inst_ov7670_capture|address\(0)))) # (\Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & (\Inst_black_white|wraddr_buf1_r\(0))))) # (\state_current.S0_RESET~q\ 
-- & (\Inst_black_white|wraddr_buf1_r\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010101010101001100110101001100110101010101010011001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_wraddr_buf1_r\(0),
	datab => \Inst_ov7670_capture|ALT_INV_address\(0),
	datac => \ALT_INV_state_current.S0_RESET~q\,
	datad => \Inst_debounce_normal_or_edgedetect|ALT_INV_WideOr0~combout\,
	datae => \ALT_INV_state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\,
	combout => \Selector32~0_combout\);

-- Location: LABCELL_X45_Y18_N18
\Selector31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector31~0_combout\ = ( \Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & ( \state_current.S0_RESET~q\ & ( (!\state_current.S7_NORMAL_VIDEO_MODE~q\ & ((\Inst_black_white|wraddr_buf1_r\(1)))) # (\state_current.S7_NORMAL_VIDEO_MODE~q\ & 
-- (\Inst_ov7670_capture|address\(1))) ) ) ) # ( !\Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & ( \state_current.S0_RESET~q\ & ( (!\state_current.S7_NORMAL_VIDEO_MODE~q\ & ((\Inst_black_white|wraddr_buf1_r\(1)))) # 
-- (\state_current.S7_NORMAL_VIDEO_MODE~q\ & (\Inst_ov7670_capture|address\(1))) ) ) ) # ( \Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & ( !\state_current.S0_RESET~q\ & ( \Inst_black_white|wraddr_buf1_r\(1) ) ) ) # ( 
-- !\Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & ( !\state_current.S0_RESET~q\ & ( \Inst_ov7670_capture|address\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_address\(1),
	datab => \ALT_INV_state_current.S7_NORMAL_VIDEO_MODE~q\,
	datac => \Inst_black_white|ALT_INV_wraddr_buf1_r\(1),
	datae => \Inst_debounce_normal_or_edgedetect|ALT_INV_WideOr0~combout\,
	dataf => \ALT_INV_state_current.S0_RESET~q\,
	combout => \Selector31~0_combout\);

-- Location: LABCELL_X45_Y18_N0
\Selector30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector30~0_combout\ = ( \Inst_black_white|wraddr_buf1_r\(2) & ( ((!\state_current.S0_RESET~q\ & ((\Inst_debounce_normal_or_edgedetect|WideOr0~combout\))) # (\state_current.S0_RESET~q\ & (!\state_current.S7_NORMAL_VIDEO_MODE~q\))) # 
-- (\Inst_ov7670_capture|address\(2)) ) ) # ( !\Inst_black_white|wraddr_buf1_r\(2) & ( (\Inst_ov7670_capture|address\(2) & ((!\state_current.S0_RESET~q\ & ((!\Inst_debounce_normal_or_edgedetect|WideOr0~combout\))) # (\state_current.S0_RESET~q\ & 
-- (\state_current.S7_NORMAL_VIDEO_MODE~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000010001010111111101110101010000000100010101111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_address\(2),
	datab => \ALT_INV_state_current.S7_NORMAL_VIDEO_MODE~q\,
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_WideOr0~combout\,
	datad => \ALT_INV_state_current.S0_RESET~q\,
	datae => \Inst_black_white|ALT_INV_wraddr_buf1_r\(2),
	combout => \Selector30~0_combout\);

-- Location: LABCELL_X45_Y22_N36
\Selector29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector29~0_combout\ = ( \Inst_black_white|wraddr_buf1_r\(3) & ( \state_current.S0_RESET~q\ & ( (!\state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\) # (\Inst_ov7670_capture|address\(3)) ) ) ) # ( !\Inst_black_white|wraddr_buf1_r\(3) & ( 
-- \state_current.S0_RESET~q\ & ( (\state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\ & \Inst_ov7670_capture|address\(3)) ) ) ) # ( \Inst_black_white|wraddr_buf1_r\(3) & ( !\state_current.S0_RESET~q\ & ( (\Inst_ov7670_capture|address\(3)) # 
-- (\Inst_debounce_normal_or_edgedetect|WideOr0~combout\) ) ) ) # ( !\Inst_black_white|wraddr_buf1_r\(3) & ( !\state_current.S0_RESET~q\ & ( (!\Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & \Inst_ov7670_capture|address\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_normal_or_edgedetect|ALT_INV_WideOr0~combout\,
	datab => \ALT_INV_state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\,
	datac => \Inst_ov7670_capture|ALT_INV_address\(3),
	datae => \Inst_black_white|ALT_INV_wraddr_buf1_r\(3),
	dataf => \ALT_INV_state_current.S0_RESET~q\,
	combout => \Selector29~0_combout\);

-- Location: LABCELL_X45_Y18_N57
\Selector28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector28~0_combout\ = ( \state_current.S0_RESET~q\ & ( \Inst_ov7670_capture|address\(4) & ( (\Inst_black_white|wraddr_buf1_r\(4)) # (\state_current.S7_NORMAL_VIDEO_MODE~q\) ) ) ) # ( !\state_current.S0_RESET~q\ & ( \Inst_ov7670_capture|address\(4) & ( 
-- (!\Inst_debounce_normal_or_edgedetect|WideOr0~combout\) # (\Inst_black_white|wraddr_buf1_r\(4)) ) ) ) # ( \state_current.S0_RESET~q\ & ( !\Inst_ov7670_capture|address\(4) & ( (!\state_current.S7_NORMAL_VIDEO_MODE~q\ & \Inst_black_white|wraddr_buf1_r\(4)) 
-- ) ) ) # ( !\state_current.S0_RESET~q\ & ( !\Inst_ov7670_capture|address\(4) & ( (\Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & \Inst_black_white|wraddr_buf1_r\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000011000000110010101111101011110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_normal_or_edgedetect|ALT_INV_WideOr0~combout\,
	datab => \ALT_INV_state_current.S7_NORMAL_VIDEO_MODE~q\,
	datac => \Inst_black_white|ALT_INV_wraddr_buf1_r\(4),
	datae => \ALT_INV_state_current.S0_RESET~q\,
	dataf => \Inst_ov7670_capture|ALT_INV_address\(4),
	combout => \Selector28~0_combout\);

-- Location: LABCELL_X45_Y18_N27
\Selector27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector27~0_combout\ = ( \Inst_black_white|wraddr_buf1_r\(5) & ( ((!\state_current.S0_RESET~q\ & ((\Inst_debounce_normal_or_edgedetect|WideOr0~combout\))) # (\state_current.S0_RESET~q\ & (!\state_current.S7_NORMAL_VIDEO_MODE~q\))) # 
-- (\Inst_ov7670_capture|address\(5)) ) ) # ( !\Inst_black_white|wraddr_buf1_r\(5) & ( (\Inst_ov7670_capture|address\(5) & ((!\state_current.S0_RESET~q\ & ((!\Inst_debounce_normal_or_edgedetect|WideOr0~combout\))) # (\state_current.S0_RESET~q\ & 
-- (\state_current.S7_NORMAL_VIDEO_MODE~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010110001000000001011000101001110111111110100111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state_current.S0_RESET~q\,
	datab => \ALT_INV_state_current.S7_NORMAL_VIDEO_MODE~q\,
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_WideOr0~combout\,
	datad => \Inst_ov7670_capture|ALT_INV_address\(5),
	dataf => \Inst_black_white|ALT_INV_wraddr_buf1_r\(5),
	combout => \Selector27~0_combout\);

-- Location: LABCELL_X43_Y18_N6
\Selector26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector26~0_combout\ = ( \Inst_black_white|wraddr_buf1_r\(6) & ( \Inst_ov7670_capture|address\(6) ) ) # ( !\Inst_black_white|wraddr_buf1_r\(6) & ( \Inst_ov7670_capture|address\(6) & ( (!\state_current.S0_RESET~q\ & 
-- (!\Inst_debounce_normal_or_edgedetect|WideOr0~combout\)) # (\state_current.S0_RESET~q\ & ((\state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\))) ) ) ) # ( \Inst_black_white|wraddr_buf1_r\(6) & ( !\Inst_ov7670_capture|address\(6) & ( 
-- (!\state_current.S0_RESET~q\ & (\Inst_debounce_normal_or_edgedetect|WideOr0~combout\)) # (\state_current.S0_RESET~q\ & ((!\state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011101000111010010001011100010111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_normal_or_edgedetect|ALT_INV_WideOr0~combout\,
	datab => \ALT_INV_state_current.S0_RESET~q\,
	datac => \ALT_INV_state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\,
	datae => \Inst_black_white|ALT_INV_wraddr_buf1_r\(6),
	dataf => \Inst_ov7670_capture|ALT_INV_address\(6),
	combout => \Selector26~0_combout\);

-- Location: LABCELL_X43_Y18_N27
\Selector25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector25~0_combout\ = ( \Inst_ov7670_capture|address\(7) & ( \Inst_black_white|wraddr_buf1_r\(7) ) ) # ( !\Inst_ov7670_capture|address\(7) & ( \Inst_black_white|wraddr_buf1_r\(7) & ( (!\state_current.S0_RESET~q\ & 
-- (\Inst_debounce_normal_or_edgedetect|WideOr0~combout\)) # (\state_current.S0_RESET~q\ & ((!\state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\))) ) ) ) # ( \Inst_ov7670_capture|address\(7) & ( !\Inst_black_white|wraddr_buf1_r\(7) & ( 
-- (!\state_current.S0_RESET~q\ & (!\Inst_debounce_normal_or_edgedetect|WideOr0~combout\)) # (\state_current.S0_RESET~q\ & ((\state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010111101011111010100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_normal_or_edgedetect|ALT_INV_WideOr0~combout\,
	datac => \ALT_INV_state_current.S0_RESET~q\,
	datad => \ALT_INV_state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\,
	datae => \Inst_ov7670_capture|ALT_INV_address\(7),
	dataf => \Inst_black_white|ALT_INV_wraddr_buf1_r\(7),
	combout => \Selector25~0_combout\);

-- Location: LABCELL_X45_Y18_N48
\Selector24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector24~0_combout\ = ( \Inst_black_white|wraddr_buf1_r\(8) & ( \state_current.S0_RESET~q\ & ( (!\state_current.S7_NORMAL_VIDEO_MODE~q\) # (\Inst_ov7670_capture|address\(8)) ) ) ) # ( !\Inst_black_white|wraddr_buf1_r\(8) & ( \state_current.S0_RESET~q\ 
-- & ( (\Inst_ov7670_capture|address\(8) & \state_current.S7_NORMAL_VIDEO_MODE~q\) ) ) ) # ( \Inst_black_white|wraddr_buf1_r\(8) & ( !\state_current.S0_RESET~q\ & ( (\Inst_debounce_normal_or_edgedetect|WideOr0~combout\) # (\Inst_ov7670_capture|address\(8)) ) 
-- ) ) # ( !\Inst_black_white|wraddr_buf1_r\(8) & ( !\state_current.S0_RESET~q\ & ( (\Inst_ov7670_capture|address\(8) & !\Inst_debounce_normal_or_edgedetect|WideOr0~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_address\(8),
	datab => \ALT_INV_state_current.S7_NORMAL_VIDEO_MODE~q\,
	datac => \Inst_debounce_normal_or_edgedetect|ALT_INV_WideOr0~combout\,
	datae => \Inst_black_white|ALT_INV_wraddr_buf1_r\(8),
	dataf => \ALT_INV_state_current.S0_RESET~q\,
	combout => \Selector24~0_combout\);

-- Location: LABCELL_X43_Y18_N57
\Selector23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector23~1_combout\ = ( \state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\ & ( \Inst_ov7670_capture|address\(9) & ( ((!\Inst_debounce_normal_or_edgedetect|WideOr0~combout\) # (\state_current.S0_RESET~q\)) # (\Inst_black_white|wraddr_buf1_r\(9)) ) ) ) # ( 
-- !\state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\ & ( \Inst_ov7670_capture|address\(9) & ( ((!\state_current.S0_RESET~q\ & !\Inst_debounce_normal_or_edgedetect|WideOr0~combout\)) # (\Inst_black_white|wraddr_buf1_r\(9)) ) ) ) # ( 
-- \state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\ & ( !\Inst_ov7670_capture|address\(9) & ( (\Inst_black_white|wraddr_buf1_r\(9) & (!\state_current.S0_RESET~q\ & \Inst_debounce_normal_or_edgedetect|WideOr0~combout\)) ) ) ) # ( 
-- !\state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\ & ( !\Inst_ov7670_capture|address\(9) & ( (\Inst_black_white|wraddr_buf1_r\(9) & ((\Inst_debounce_normal_or_edgedetect|WideOr0~combout\) # (\state_current.S0_RESET~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000000000101000011110101010101011111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_wraddr_buf1_r\(9),
	datac => \ALT_INV_state_current.S0_RESET~q\,
	datad => \Inst_debounce_normal_or_edgedetect|ALT_INV_WideOr0~combout\,
	datae => \ALT_INV_state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\,
	dataf => \Inst_ov7670_capture|ALT_INV_address\(9),
	combout => \Selector23~1_combout\);

-- Location: LABCELL_X43_Y18_N3
\Selector22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector22~0_combout\ = ( \state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\ & ( (!\state_current.S0_RESET~q\ & ((!\Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & (\Inst_ov7670_capture|address\(10))) # 
-- (\Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & ((\Inst_black_white|wraddr_buf1_r\(10)))))) # (\state_current.S0_RESET~q\ & (\Inst_ov7670_capture|address\(10))) ) ) # ( !\state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\ & ( 
-- (!\state_current.S0_RESET~q\ & ((!\Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & (\Inst_ov7670_capture|address\(10))) # (\Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & ((\Inst_black_white|wraddr_buf1_r\(10)))))) # 
-- (\state_current.S0_RESET~q\ & (((\Inst_black_white|wraddr_buf1_r\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100110011010101010011010101010011001100110101010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_address\(10),
	datab => \Inst_black_white|ALT_INV_wraddr_buf1_r\(10),
	datac => \ALT_INV_state_current.S0_RESET~q\,
	datad => \Inst_debounce_normal_or_edgedetect|ALT_INV_WideOr0~combout\,
	datae => \ALT_INV_state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\,
	combout => \Selector22~0_combout\);

-- Location: LABCELL_X45_Y18_N45
\Selector21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector21~0_combout\ = ( \Inst_black_white|wraddr_buf1_r\(11) & ( \state_current.S0_RESET~q\ & ( (!\state_current.S7_NORMAL_VIDEO_MODE~q\) # (\Inst_ov7670_capture|address\(11)) ) ) ) # ( !\Inst_black_white|wraddr_buf1_r\(11) & ( 
-- \state_current.S0_RESET~q\ & ( (\state_current.S7_NORMAL_VIDEO_MODE~q\ & \Inst_ov7670_capture|address\(11)) ) ) ) # ( \Inst_black_white|wraddr_buf1_r\(11) & ( !\state_current.S0_RESET~q\ & ( (\Inst_ov7670_capture|address\(11)) # 
-- (\Inst_debounce_normal_or_edgedetect|WideOr0~combout\) ) ) ) # ( !\Inst_black_white|wraddr_buf1_r\(11) & ( !\state_current.S0_RESET~q\ & ( (!\Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & \Inst_ov7670_capture|address\(11)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_debounce_normal_or_edgedetect|ALT_INV_WideOr0~combout\,
	datab => \ALT_INV_state_current.S7_NORMAL_VIDEO_MODE~q\,
	datac => \Inst_ov7670_capture|ALT_INV_address\(11),
	datae => \Inst_black_white|ALT_INV_wraddr_buf1_r\(11),
	dataf => \ALT_INV_state_current.S0_RESET~q\,
	combout => \Selector21~0_combout\);

-- Location: LABCELL_X43_Y18_N21
\Selector20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector20~0_combout\ = ( \Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & ( \Inst_black_white|wraddr_buf1_r\(12) & ( (!\state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\) # ((!\state_current.S0_RESET~q\) # (\Inst_ov7670_capture|address\(12))) ) ) ) 
-- # ( !\Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & ( \Inst_black_white|wraddr_buf1_r\(12) & ( ((!\state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\ & \state_current.S0_RESET~q\)) # (\Inst_ov7670_capture|address\(12)) ) ) ) # ( 
-- \Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & ( !\Inst_black_white|wraddr_buf1_r\(12) & ( (\state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\ & (\Inst_ov7670_capture|address\(12) & \state_current.S0_RESET~q\)) ) ) ) # ( 
-- !\Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & ( !\Inst_black_white|wraddr_buf1_r\(12) & ( (\Inst_ov7670_capture|address\(12) & ((!\state_current.S0_RESET~q\) # (\state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100110001000000010000000100111011001110111111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state_current.S7_NORMAL_VIDEO_MODE~DUPLICATE_q\,
	datab => \Inst_ov7670_capture|ALT_INV_address\(12),
	datac => \ALT_INV_state_current.S0_RESET~q\,
	datae => \Inst_debounce_normal_or_edgedetect|ALT_INV_WideOr0~combout\,
	dataf => \Inst_black_white|ALT_INV_wraddr_buf1_r\(12),
	combout => \Selector20~0_combout\);

-- Location: FF_X46_Y24_N1
\Inst_edge_detection|rdaddr_buf1_r[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add0~17_sumout\,
	sclr => \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rdaddr_buf1_r[0]~DUPLICATE_q\);

-- Location: LABCELL_X45_Y31_N27
\Selector61~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector61~0_combout\ = ( \Inst_Address_Generator|val\(0) & ( \Inst_black_white|rdaddr_buf1_r\(0) & ( (\rdaddress_buf_1~0_combout\) # (\Inst_edge_detection|rdaddr_buf1_r[0]~DUPLICATE_q\) ) ) ) # ( !\Inst_Address_Generator|val\(0) & ( 
-- \Inst_black_white|rdaddr_buf1_r\(0) & ( (!\rdaddress_buf_1~0_combout\ & (\Inst_edge_detection|rdaddr_buf1_r[0]~DUPLICATE_q\)) # (\rdaddress_buf_1~0_combout\ & ((!\Selector48~0_combout\))) ) ) ) # ( \Inst_Address_Generator|val\(0) & ( 
-- !\Inst_black_white|rdaddr_buf1_r\(0) & ( (!\rdaddress_buf_1~0_combout\ & (\Inst_edge_detection|rdaddr_buf1_r[0]~DUPLICATE_q\)) # (\rdaddress_buf_1~0_combout\ & ((\Selector48~0_combout\))) ) ) ) # ( !\Inst_Address_Generator|val\(0) & ( 
-- !\Inst_black_white|rdaddr_buf1_r\(0) & ( (\Inst_edge_detection|rdaddr_buf1_r[0]~DUPLICATE_q\ & !\rdaddress_buf_1~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000111101010101111100000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r[0]~DUPLICATE_q\,
	datac => \ALT_INV_Selector48~0_combout\,
	datad => \ALT_INV_rdaddress_buf_1~0_combout\,
	datae => \Inst_Address_Generator|ALT_INV_val\(0),
	dataf => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(0),
	combout => \Selector61~0_combout\);

-- Location: FF_X45_Y24_N4
\Inst_black_white|rdaddr_buf1_r[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add2~21_sumout\,
	sclr => \Inst_black_white|rdaddr_buf1_r[0]~0_combout\,
	ena => \Inst_black_white|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rdaddr_buf1_r[1]~DUPLICATE_q\);

-- Location: LABCELL_X45_Y31_N54
\Selector60~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector60~0_combout\ = ( \Inst_edge_detection|rdaddr_buf1_r\(1) & ( (!\rdaddress_buf_1~0_combout\) # ((!\Selector48~0_combout\ & (\Inst_black_white|rdaddr_buf1_r[1]~DUPLICATE_q\)) # (\Selector48~0_combout\ & ((\Inst_Address_Generator|val\(1))))) ) ) # ( 
-- !\Inst_edge_detection|rdaddr_buf1_r\(1) & ( (\rdaddress_buf_1~0_combout\ & ((!\Selector48~0_combout\ & (\Inst_black_white|rdaddr_buf1_r[1]~DUPLICATE_q\)) # (\Selector48~0_combout\ & ((\Inst_Address_Generator|val\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101011111001100000101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_rdaddr_buf1_r[1]~DUPLICATE_q\,
	datab => \Inst_Address_Generator|ALT_INV_val\(1),
	datac => \ALT_INV_rdaddress_buf_1~0_combout\,
	datad => \ALT_INV_Selector48~0_combout\,
	datae => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(1),
	combout => \Selector60~0_combout\);

-- Location: FF_X34_Y52_N7
\Inst_Address_Generator|val[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~37_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val[2]~DUPLICATE_q\);

-- Location: LABCELL_X45_Y31_N51
\Selector59~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector59~0_combout\ = ( \Inst_black_white|rdaddr_buf1_r\(2) & ( \Inst_Address_Generator|val[2]~DUPLICATE_q\ & ( (\Inst_edge_detection|rdaddr_buf1_r\(2)) # (\rdaddress_buf_1~0_combout\) ) ) ) # ( !\Inst_black_white|rdaddr_buf1_r\(2) & ( 
-- \Inst_Address_Generator|val[2]~DUPLICATE_q\ & ( (!\rdaddress_buf_1~0_combout\ & (\Inst_edge_detection|rdaddr_buf1_r\(2))) # (\rdaddress_buf_1~0_combout\ & ((\Selector48~0_combout\))) ) ) ) # ( \Inst_black_white|rdaddr_buf1_r\(2) & ( 
-- !\Inst_Address_Generator|val[2]~DUPLICATE_q\ & ( (!\rdaddress_buf_1~0_combout\ & (\Inst_edge_detection|rdaddr_buf1_r\(2))) # (\rdaddress_buf_1~0_combout\ & ((!\Selector48~0_combout\))) ) ) ) # ( !\Inst_black_white|rdaddr_buf1_r\(2) & ( 
-- !\Inst_Address_Generator|val[2]~DUPLICATE_q\ & ( (!\rdaddress_buf_1~0_combout\ & \Inst_edge_detection|rdaddr_buf1_r\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011100100111001000100111001001110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rdaddress_buf_1~0_combout\,
	datab => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(2),
	datac => \ALT_INV_Selector48~0_combout\,
	datae => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(2),
	dataf => \Inst_Address_Generator|ALT_INV_val[2]~DUPLICATE_q\,
	combout => \Selector59~0_combout\);

-- Location: FF_X46_Y24_N10
\Inst_edge_detection|rdaddr_buf1_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add0~29_sumout\,
	sclr => \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rdaddr_buf1_r\(3));

-- Location: LABCELL_X46_Y24_N54
\Selector58~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector58~0_combout\ = ( \Inst_edge_detection|rdaddr_buf1_r\(3) & ( (!\rdaddress_buf_1~0_combout\) # ((!\Selector48~0_combout\ & ((\Inst_black_white|rdaddr_buf1_r\(3)))) # (\Selector48~0_combout\ & (\Inst_Address_Generator|val\(3)))) ) ) # ( 
-- !\Inst_edge_detection|rdaddr_buf1_r\(3) & ( (\rdaddress_buf_1~0_combout\ & ((!\Selector48~0_combout\ & ((\Inst_black_white|rdaddr_buf1_r\(3)))) # (\Selector48~0_combout\ & (\Inst_Address_Generator|val\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector48~0_combout\,
	datab => \ALT_INV_rdaddress_buf_1~0_combout\,
	datac => \Inst_Address_Generator|ALT_INV_val\(3),
	datad => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(3),
	dataf => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(3),
	combout => \Selector58~0_combout\);

-- Location: FF_X45_Y24_N13
\Inst_black_white|rdaddr_buf1_r[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add2~33_sumout\,
	sclr => \Inst_black_white|rdaddr_buf1_r[0]~0_combout\,
	ena => \Inst_black_white|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rdaddr_buf1_r[4]~DUPLICATE_q\);

-- Location: FF_X46_Y24_N13
\Inst_edge_detection|rdaddr_buf1_r[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add0~33_sumout\,
	sclr => \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rdaddr_buf1_r[4]~DUPLICATE_q\);

-- Location: LABCELL_X46_Y26_N51
\Selector57~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector57~0_combout\ = ( \Selector48~0_combout\ & ( \Inst_edge_detection|rdaddr_buf1_r[4]~DUPLICATE_q\ & ( (!\rdaddress_buf_1~0_combout\) # (\Inst_Address_Generator|val\(4)) ) ) ) # ( !\Selector48~0_combout\ & ( 
-- \Inst_edge_detection|rdaddr_buf1_r[4]~DUPLICATE_q\ & ( (!\rdaddress_buf_1~0_combout\) # (\Inst_black_white|rdaddr_buf1_r[4]~DUPLICATE_q\) ) ) ) # ( \Selector48~0_combout\ & ( !\Inst_edge_detection|rdaddr_buf1_r[4]~DUPLICATE_q\ & ( 
-- (\rdaddress_buf_1~0_combout\ & \Inst_Address_Generator|val\(4)) ) ) ) # ( !\Selector48~0_combout\ & ( !\Inst_edge_detection|rdaddr_buf1_r[4]~DUPLICATE_q\ & ( (\Inst_black_white|rdaddr_buf1_r[4]~DUPLICATE_q\ & \rdaddress_buf_1~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000110000001111011101110111011100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_rdaddr_buf1_r[4]~DUPLICATE_q\,
	datab => \ALT_INV_rdaddress_buf_1~0_combout\,
	datac => \Inst_Address_Generator|ALT_INV_val\(4),
	datae => \ALT_INV_Selector48~0_combout\,
	dataf => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r[4]~DUPLICATE_q\,
	combout => \Selector57~0_combout\);

-- Location: LABCELL_X46_Y26_N54
\Selector56~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector56~0_combout\ = ( \Selector48~0_combout\ & ( \Inst_Address_Generator|val\(5) & ( (\rdaddress_buf_1~0_combout\) # (\Inst_edge_detection|rdaddr_buf1_r\(5)) ) ) ) # ( !\Selector48~0_combout\ & ( \Inst_Address_Generator|val\(5) & ( 
-- (!\rdaddress_buf_1~0_combout\ & ((\Inst_edge_detection|rdaddr_buf1_r\(5)))) # (\rdaddress_buf_1~0_combout\ & (\Inst_black_white|rdaddr_buf1_r\(5))) ) ) ) # ( \Selector48~0_combout\ & ( !\Inst_Address_Generator|val\(5) & ( 
-- (\Inst_edge_detection|rdaddr_buf1_r\(5) & !\rdaddress_buf_1~0_combout\) ) ) ) # ( !\Selector48~0_combout\ & ( !\Inst_Address_Generator|val\(5) & ( (!\rdaddress_buf_1~0_combout\ & ((\Inst_edge_detection|rdaddr_buf1_r\(5)))) # (\rdaddress_buf_1~0_combout\ & 
-- (\Inst_black_white|rdaddr_buf1_r\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110000000000110011010101010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(5),
	datab => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(5),
	datad => \ALT_INV_rdaddress_buf_1~0_combout\,
	datae => \ALT_INV_Selector48~0_combout\,
	dataf => \Inst_Address_Generator|ALT_INV_val\(5),
	combout => \Selector56~0_combout\);

-- Location: MLABCELL_X47_Y23_N48
\Selector55~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector55~0_combout\ = ( \Inst_edge_detection|rdaddr_buf1_r\(6) & ( \Inst_black_white|rdaddr_buf1_r\(6) & ( (!\rdaddress_buf_1~0_combout\) # ((!\Selector48~0_combout\) # (\Inst_Address_Generator|val\(6))) ) ) ) # ( 
-- !\Inst_edge_detection|rdaddr_buf1_r\(6) & ( \Inst_black_white|rdaddr_buf1_r\(6) & ( (\rdaddress_buf_1~0_combout\ & ((!\Selector48~0_combout\) # (\Inst_Address_Generator|val\(6)))) ) ) ) # ( \Inst_edge_detection|rdaddr_buf1_r\(6) & ( 
-- !\Inst_black_white|rdaddr_buf1_r\(6) & ( (!\rdaddress_buf_1~0_combout\) # ((\Inst_Address_Generator|val\(6) & \Selector48~0_combout\)) ) ) ) # ( !\Inst_edge_detection|rdaddr_buf1_r\(6) & ( !\Inst_black_white|rdaddr_buf1_r\(6) & ( 
-- (\rdaddress_buf_1~0_combout\ & (\Inst_Address_Generator|val\(6) & \Selector48~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001101010111010101101010001010100011111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rdaddress_buf_1~0_combout\,
	datab => \Inst_Address_Generator|ALT_INV_val\(6),
	datac => \ALT_INV_Selector48~0_combout\,
	datae => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(6),
	dataf => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(6),
	combout => \Selector55~0_combout\);

-- Location: FF_X46_Y24_N22
\Inst_edge_detection|rdaddr_buf1_r[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add0~45_sumout\,
	sclr => \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rdaddr_buf1_r[7]~DUPLICATE_q\);

-- Location: FF_X45_Y24_N22
\Inst_black_white|rdaddr_buf1_r[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add2~45_sumout\,
	sclr => \Inst_black_white|rdaddr_buf1_r[0]~0_combout\,
	ena => \Inst_black_white|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rdaddr_buf1_r[7]~DUPLICATE_q\);

-- Location: LABCELL_X46_Y26_N24
\Selector54~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector54~0_combout\ = ( \Selector48~0_combout\ & ( \rdaddress_buf_1~0_combout\ & ( \Inst_Address_Generator|val\(7) ) ) ) # ( !\Selector48~0_combout\ & ( \rdaddress_buf_1~0_combout\ & ( \Inst_black_white|rdaddr_buf1_r[7]~DUPLICATE_q\ ) ) ) # ( 
-- \Selector48~0_combout\ & ( !\rdaddress_buf_1~0_combout\ & ( \Inst_edge_detection|rdaddr_buf1_r[7]~DUPLICATE_q\ ) ) ) # ( !\Selector48~0_combout\ & ( !\rdaddress_buf_1~0_combout\ & ( \Inst_edge_detection|rdaddr_buf1_r[7]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(7),
	datab => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r[7]~DUPLICATE_q\,
	datac => \Inst_black_white|ALT_INV_rdaddr_buf1_r[7]~DUPLICATE_q\,
	datae => \ALT_INV_Selector48~0_combout\,
	dataf => \ALT_INV_rdaddress_buf_1~0_combout\,
	combout => \Selector54~0_combout\);

-- Location: LABCELL_X46_Y32_N24
\Selector53~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector53~0_combout\ = ( \Inst_edge_detection|rdaddr_buf1_r\(8) & ( \Inst_black_white|rdaddr_buf1_r\(8) & ( ((!\rdaddress_buf_1~0_combout\) # (!\Selector48~0_combout\)) # (\Inst_Address_Generator|val\(8)) ) ) ) # ( 
-- !\Inst_edge_detection|rdaddr_buf1_r\(8) & ( \Inst_black_white|rdaddr_buf1_r\(8) & ( (\rdaddress_buf_1~0_combout\ & ((!\Selector48~0_combout\) # (\Inst_Address_Generator|val\(8)))) ) ) ) # ( \Inst_edge_detection|rdaddr_buf1_r\(8) & ( 
-- !\Inst_black_white|rdaddr_buf1_r\(8) & ( (!\rdaddress_buf_1~0_combout\) # ((\Inst_Address_Generator|val\(8) & \Selector48~0_combout\)) ) ) ) # ( !\Inst_edge_detection|rdaddr_buf1_r\(8) & ( !\Inst_black_white|rdaddr_buf1_r\(8) & ( 
-- (\Inst_Address_Generator|val\(8) & (\rdaddress_buf_1~0_combout\ & \Selector48~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001110011001101110100110011000100011111111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(8),
	datab => \ALT_INV_rdaddress_buf_1~0_combout\,
	datad => \ALT_INV_Selector48~0_combout\,
	datae => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(8),
	dataf => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(8),
	combout => \Selector53~0_combout\);

-- Location: LABCELL_X46_Y32_N21
\Selector52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector52~0_combout\ = ( \Inst_black_white|rdaddr_buf1_r\(9) & ( \Selector48~0_combout\ & ( (!\rdaddress_buf_1~0_combout\ & (\Inst_edge_detection|rdaddr_buf1_r\(9))) # (\rdaddress_buf_1~0_combout\ & ((\Inst_Address_Generator|val\(9)))) ) ) ) # ( 
-- !\Inst_black_white|rdaddr_buf1_r\(9) & ( \Selector48~0_combout\ & ( (!\rdaddress_buf_1~0_combout\ & (\Inst_edge_detection|rdaddr_buf1_r\(9))) # (\rdaddress_buf_1~0_combout\ & ((\Inst_Address_Generator|val\(9)))) ) ) ) # ( 
-- \Inst_black_white|rdaddr_buf1_r\(9) & ( !\Selector48~0_combout\ & ( (\rdaddress_buf_1~0_combout\) # (\Inst_edge_detection|rdaddr_buf1_r\(9)) ) ) ) # ( !\Inst_black_white|rdaddr_buf1_r\(9) & ( !\Selector48~0_combout\ & ( 
-- (\Inst_edge_detection|rdaddr_buf1_r\(9) & !\rdaddress_buf_1~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(9),
	datab => \Inst_Address_Generator|ALT_INV_val\(9),
	datac => \ALT_INV_rdaddress_buf_1~0_combout\,
	datae => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(9),
	dataf => \ALT_INV_Selector48~0_combout\,
	combout => \Selector52~0_combout\);

-- Location: LABCELL_X45_Y27_N27
\Selector51~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector51~0_combout\ = ( \Inst_black_white|rdaddr_buf1_r\(10) & ( \Inst_edge_detection|rdaddr_buf1_r\(10) & ( (!\rdaddress_buf_1~0_combout\) # ((!\Selector48~0_combout\) # (\Inst_Address_Generator|val\(10))) ) ) ) # ( 
-- !\Inst_black_white|rdaddr_buf1_r\(10) & ( \Inst_edge_detection|rdaddr_buf1_r\(10) & ( (!\rdaddress_buf_1~0_combout\) # ((\Inst_Address_Generator|val\(10) & \Selector48~0_combout\)) ) ) ) # ( \Inst_black_white|rdaddr_buf1_r\(10) & ( 
-- !\Inst_edge_detection|rdaddr_buf1_r\(10) & ( (\rdaddress_buf_1~0_combout\ & ((!\Selector48~0_combout\) # (\Inst_Address_Generator|val\(10)))) ) ) ) # ( !\Inst_black_white|rdaddr_buf1_r\(10) & ( !\Inst_edge_detection|rdaddr_buf1_r\(10) & ( 
-- (\rdaddress_buf_1~0_combout\ & (\Inst_Address_Generator|val\(10) & \Selector48~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001010100010101000110101011101010111111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rdaddress_buf_1~0_combout\,
	datab => \Inst_Address_Generator|ALT_INV_val\(10),
	datac => \ALT_INV_Selector48~0_combout\,
	datae => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(10),
	dataf => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(10),
	combout => \Selector51~0_combout\);

-- Location: FF_X45_Y24_N34
\Inst_black_white|rdaddr_buf1_r[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add2~61_sumout\,
	sclr => \Inst_black_white|rdaddr_buf1_r[0]~0_combout\,
	ena => \Inst_black_white|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rdaddr_buf1_r[11]~DUPLICATE_q\);

-- Location: LABCELL_X46_Y24_N57
\Selector50~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector50~0_combout\ = ( \Inst_edge_detection|rdaddr_buf1_r\(11) & ( (!\rdaddress_buf_1~0_combout\) # ((!\Selector48~0_combout\ & (\Inst_black_white|rdaddr_buf1_r[11]~DUPLICATE_q\)) # (\Selector48~0_combout\ & ((\Inst_Address_Generator|val\(11))))) ) ) 
-- # ( !\Inst_edge_detection|rdaddr_buf1_r\(11) & ( (\rdaddress_buf_1~0_combout\ & ((!\Selector48~0_combout\ & (\Inst_black_white|rdaddr_buf1_r[11]~DUPLICATE_q\)) # (\Selector48~0_combout\ & ((\Inst_Address_Generator|val\(11)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector48~0_combout\,
	datab => \ALT_INV_rdaddress_buf_1~0_combout\,
	datac => \Inst_black_white|ALT_INV_rdaddr_buf1_r[11]~DUPLICATE_q\,
	datad => \Inst_Address_Generator|ALT_INV_val\(11),
	dataf => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(11),
	combout => \Selector50~0_combout\);

-- Location: FF_X46_Y24_N37
\Inst_edge_detection|rdaddr_buf1_r[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add0~65_sumout\,
	sclr => \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rdaddr_buf1_r[12]~DUPLICATE_q\);

-- Location: LABCELL_X46_Y27_N24
\Selector49~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector49~0_combout\ = ( \Inst_Address_Generator|val[12]~DUPLICATE_q\ & ( \Inst_edge_detection|rdaddr_buf1_r[12]~DUPLICATE_q\ & ( ((!\rdaddress_buf_1~0_combout\) # (\Selector48~0_combout\)) # (\Inst_black_white|rdaddr_buf1_r\(12)) ) ) ) # ( 
-- !\Inst_Address_Generator|val[12]~DUPLICATE_q\ & ( \Inst_edge_detection|rdaddr_buf1_r[12]~DUPLICATE_q\ & ( (!\rdaddress_buf_1~0_combout\) # ((\Inst_black_white|rdaddr_buf1_r\(12) & !\Selector48~0_combout\)) ) ) ) # ( 
-- \Inst_Address_Generator|val[12]~DUPLICATE_q\ & ( !\Inst_edge_detection|rdaddr_buf1_r[12]~DUPLICATE_q\ & ( (\rdaddress_buf_1~0_combout\ & ((\Selector48~0_combout\) # (\Inst_black_white|rdaddr_buf1_r\(12)))) ) ) ) # ( 
-- !\Inst_Address_Generator|val[12]~DUPLICATE_q\ & ( !\Inst_edge_detection|rdaddr_buf1_r[12]~DUPLICATE_q\ & ( (\Inst_black_white|rdaddr_buf1_r\(12) & (\rdaddress_buf_1~0_combout\ & !\Selector48~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100110001001111011100110111001101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(12),
	datab => \ALT_INV_rdaddress_buf_1~0_combout\,
	datac => \ALT_INV_Selector48~0_combout\,
	datae => \Inst_Address_Generator|ALT_INV_val[12]~DUPLICATE_q\,
	dataf => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r[12]~DUPLICATE_q\,
	combout => \Selector49~0_combout\);

-- Location: M10K_X49_Y7_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: LABCELL_X45_Y20_N36
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\ = \Selector48~3_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Selector48~3_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\);

-- Location: FF_X45_Y20_N38
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0));

-- Location: LABCELL_X45_Y17_N3
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3) = ( !\Selector15~0_combout\ & ( (\Selector16~0_combout\ & (!\Selector18~0_combout\ & (\Selector19~0_combout\ & \Selector17~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector16~0_combout\,
	datab => \ALT_INV_Selector18~0_combout\,
	datac => \ALT_INV_Selector19~0_combout\,
	datad => \ALT_INV_Selector17~0_combout\,
	dataf => \ALT_INV_Selector15~0_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3));

-- Location: LABCELL_X45_Y20_N21
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\ = ( !\Selector47~0_combout\ & ( (\Selector48~3_combout\ & \Selector46~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Selector48~3_combout\,
	datac => \ALT_INV_Selector46~0_combout\,
	dataf => \ALT_INV_Selector47~0_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\);

-- Location: M10K_X49_Y5_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: LABCELL_X45_Y17_N57
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3) = ( !\Selector15~0_combout\ & ( (\Selector16~0_combout\ & (\Selector18~0_combout\ & (\Selector19~0_combout\ & \Selector17~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector16~0_combout\,
	datab => \ALT_INV_Selector18~0_combout\,
	datac => \ALT_INV_Selector19~0_combout\,
	datad => \ALT_INV_Selector17~0_combout\,
	dataf => \ALT_INV_Selector15~0_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3));

-- Location: LABCELL_X45_Y20_N9
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\ = ( \Selector47~0_combout\ & ( (\Selector46~0_combout\ & \Selector48~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector46~0_combout\,
	datac => \ALT_INV_Selector48~3_combout\,
	dataf => \ALT_INV_Selector47~0_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\);

-- Location: M10K_X49_Y10_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: LABCELL_X45_Y17_N54
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3) = ( !\Selector19~0_combout\ & ( (\Selector16~0_combout\ & (\Selector18~0_combout\ & (!\Selector15~0_combout\ & \Selector17~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector16~0_combout\,
	datab => \ALT_INV_Selector18~0_combout\,
	datac => \ALT_INV_Selector15~0_combout\,
	datad => \ALT_INV_Selector17~0_combout\,
	dataf => \ALT_INV_Selector19~0_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3));

-- Location: M10K_X49_Y9_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X52_Y7_N12
\Inst_frame_buf_1|q[11]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[11]~3_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ & ( 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\)))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\) ) ) ) # ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ & ( 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\))))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\))))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ & ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\,
	dataf => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\,
	combout => \Inst_frame_buf_1|q[11]~3_combout\);

-- Location: LABCELL_X45_Y17_N33
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3) = ( !\Selector17~0_combout\ & ( !\Selector16~0_combout\ & ( (!\Selector15~0_combout\ & (!\Selector18~0_combout\ & !\Selector19~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector15~0_combout\,
	datab => \ALT_INV_Selector18~0_combout\,
	datac => \ALT_INV_Selector19~0_combout\,
	datae => \ALT_INV_Selector17~0_combout\,
	dataf => \ALT_INV_Selector16~0_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3));

-- Location: LABCELL_X45_Y20_N54
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3) = ( !\Selector47~0_combout\ & ( (!\Selector46~0_combout\ & !\Selector48~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector46~0_combout\,
	datab => \ALT_INV_Selector48~3_combout\,
	dataf => \ALT_INV_Selector47~0_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3));

-- Location: M10K_X58_Y6_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LABCELL_X45_Y17_N18
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3) = ( \Selector19~0_combout\ & ( (!\Selector16~0_combout\ & (\Selector18~0_combout\ & (!\Selector15~0_combout\ & !\Selector17~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector16~0_combout\,
	datab => \ALT_INV_Selector18~0_combout\,
	datac => \ALT_INV_Selector15~0_combout\,
	datad => \ALT_INV_Selector17~0_combout\,
	dataf => \ALT_INV_Selector19~0_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3));

-- Location: LABCELL_X45_Y20_N6
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\ = ( \Selector47~0_combout\ & ( (!\Selector46~0_combout\ & \Selector48~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector46~0_combout\,
	datab => \ALT_INV_Selector48~3_combout\,
	dataf => \ALT_INV_Selector47~0_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\);

-- Location: M10K_X58_Y4_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: LABCELL_X45_Y17_N12
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3) = ( \Selector19~0_combout\ & ( (!\Selector16~0_combout\ & (!\Selector18~0_combout\ & (!\Selector15~0_combout\ & !\Selector17~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector16~0_combout\,
	datab => \ALT_INV_Selector18~0_combout\,
	datac => \ALT_INV_Selector15~0_combout\,
	datad => \ALT_INV_Selector17~0_combout\,
	dataf => \ALT_INV_Selector19~0_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3));

-- Location: LABCELL_X45_Y20_N57
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\ = ( !\Selector47~0_combout\ & ( (!\Selector46~0_combout\ & \Selector48~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector46~0_combout\,
	datac => \ALT_INV_Selector48~3_combout\,
	dataf => \ALT_INV_Selector47~0_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\);

-- Location: M10K_X49_Y4_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: LABCELL_X45_Y17_N15
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3) = ( !\Selector15~0_combout\ & ( (!\Selector16~0_combout\ & (\Selector18~0_combout\ & (!\Selector19~0_combout\ & !\Selector17~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector16~0_combout\,
	datab => \ALT_INV_Selector18~0_combout\,
	datac => \ALT_INV_Selector19~0_combout\,
	datad => \ALT_INV_Selector17~0_combout\,
	dataf => \ALT_INV_Selector15~0_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3));

-- Location: LABCELL_X45_Y20_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\ = ( \Selector47~0_combout\ & ( (!\Selector48~3_combout\ & !\Selector46~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Selector48~3_combout\,
	datac => \ALT_INV_Selector46~0_combout\,
	dataf => \ALT_INV_Selector47~0_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\);

-- Location: M10K_X58_Y7_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y8_N36
\Inst_frame_buf_1|q[11]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[11]~0_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ & ( 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\) # (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\) ) ) ) # ( 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ & ( 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ & !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000111100111101110111011101110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\,
	combout => \Inst_frame_buf_1|q[11]~0_combout\);

-- Location: LABCELL_X45_Y17_N9
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3) = ( !\Selector15~0_combout\ & ( (!\Selector16~0_combout\ & (\Selector18~0_combout\ & (\Selector19~0_combout\ & \Selector17~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector16~0_combout\,
	datab => \ALT_INV_Selector18~0_combout\,
	datac => \ALT_INV_Selector19~0_combout\,
	datad => \ALT_INV_Selector17~0_combout\,
	dataf => \ALT_INV_Selector15~0_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3));

-- Location: M10K_X58_Y11_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: LABCELL_X45_Y17_N48
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3) = ( !\Selector18~0_combout\ & ( !\Selector16~0_combout\ & ( (!\Selector19~0_combout\ & (!\Selector15~0_combout\ & \Selector17~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Selector19~0_combout\,
	datac => \ALT_INV_Selector15~0_combout\,
	datad => \ALT_INV_Selector17~0_combout\,
	datae => \ALT_INV_Selector18~0_combout\,
	dataf => \ALT_INV_Selector16~0_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3));

-- Location: M10K_X58_Y8_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y9_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: LABCELL_X45_Y17_N21
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3) = ( !\Selector15~0_combout\ & ( (!\Selector16~0_combout\ & (!\Selector18~0_combout\ & (\Selector19~0_combout\ & \Selector17~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector16~0_combout\,
	datab => \ALT_INV_Selector18~0_combout\,
	datac => \ALT_INV_Selector19~0_combout\,
	datad => \ALT_INV_Selector17~0_combout\,
	dataf => \ALT_INV_Selector15~0_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3));

-- Location: M10K_X49_Y6_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y8_N42
\Inst_frame_buf_1|q[11]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[11]~1_combout\ = ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\)))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\)))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ & 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ & 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\,
	dataf => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\,
	combout => \Inst_frame_buf_1|q[11]~1_combout\);

-- Location: LABCELL_X45_Y17_N27
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3) = ( !\Selector15~0_combout\ & ( (\Selector16~0_combout\ & (!\Selector18~0_combout\ & (\Selector19~0_combout\ & !\Selector17~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector16~0_combout\,
	datab => \ALT_INV_Selector18~0_combout\,
	datac => \ALT_INV_Selector19~0_combout\,
	datad => \ALT_INV_Selector17~0_combout\,
	dataf => \ALT_INV_Selector15~0_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3));

-- Location: M10K_X49_Y3_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: LABCELL_X45_Y17_N24
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3) = ( !\Selector19~0_combout\ & ( (\Selector16~0_combout\ & (!\Selector18~0_combout\ & (!\Selector15~0_combout\ & !\Selector17~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector16~0_combout\,
	datab => \ALT_INV_Selector18~0_combout\,
	datac => \ALT_INV_Selector15~0_combout\,
	datad => \ALT_INV_Selector17~0_combout\,
	dataf => \ALT_INV_Selector19~0_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3));

-- Location: M10K_X58_Y10_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LABCELL_X45_Y17_N42
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3) = ( !\Selector19~0_combout\ & ( (\Selector16~0_combout\ & (\Selector18~0_combout\ & (!\Selector15~0_combout\ & !\Selector17~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector16~0_combout\,
	datab => \ALT_INV_Selector18~0_combout\,
	datac => \ALT_INV_Selector15~0_combout\,
	datad => \ALT_INV_Selector17~0_combout\,
	dataf => \ALT_INV_Selector19~0_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3));

-- Location: M10K_X49_Y8_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: LABCELL_X45_Y17_N45
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3) = ( !\Selector15~0_combout\ & ( (\Selector16~0_combout\ & (\Selector18~0_combout\ & (\Selector19~0_combout\ & !\Selector17~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector16~0_combout\,
	datab => \ALT_INV_Selector18~0_combout\,
	datac => \ALT_INV_Selector19~0_combout\,
	datad => \ALT_INV_Selector17~0_combout\,
	dataf => \ALT_INV_Selector15~0_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3));

-- Location: M10K_X58_Y5_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y8_N12
\Inst_frame_buf_1|q[11]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[11]~2_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ & ( 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\))) ) ) ) # ( 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111001000100010001000001010010111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\,
	combout => \Inst_frame_buf_1|q[11]~2_combout\);

-- Location: LABCELL_X45_Y20_N48
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout\ = \Selector46~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Selector46~0_combout\,
	combout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout\);

-- Location: FF_X45_Y20_N49
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2));

-- Location: LABCELL_X46_Y24_N48
\Inst_edge_detection|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Add0~1_sumout\ = SUM(( \Inst_edge_detection|rdaddr_buf1_r\(16) ) + ( GND ) + ( \Inst_edge_detection|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(16),
	cin => \Inst_edge_detection|Add0~6\,
	sumout => \Inst_edge_detection|Add0~1_sumout\);

-- Location: FF_X46_Y24_N49
\Inst_edge_detection|rdaddr_buf1_r[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_edge_detection|Add0~1_sumout\,
	sclr => \Inst_edge_detection|rdaddr_buf1_r[16]~0_combout\,
	ena => \Inst_edge_detection|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|rdaddr_buf1_r\(16));

-- Location: LABCELL_X45_Y24_N48
\Inst_black_white|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add2~1_sumout\ = SUM(( \Inst_black_white|rdaddr_buf1_r\(16) ) + ( GND ) + ( \Inst_black_white|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(16),
	cin => \Inst_black_white|Add2~6\,
	sumout => \Inst_black_white|Add2~1_sumout\);

-- Location: FF_X45_Y24_N49
\Inst_black_white|rdaddr_buf1_r[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_black_white|Add2~1_sumout\,
	sclr => \Inst_black_white|rdaddr_buf1_r[0]~0_combout\,
	ena => \Inst_black_white|rdaddr_buf1_r[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_black_white|rdaddr_buf1_r\(16));

-- Location: LABCELL_X46_Y21_N12
\Selector45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector45~0_combout\ = ( \Selector48~0_combout\ & ( (!\rdaddress_buf_1~0_combout\ & ((\Inst_edge_detection|rdaddr_buf1_r\(16)))) # (\rdaddress_buf_1~0_combout\ & (\Inst_Address_Generator|val\(16))) ) ) # ( !\Selector48~0_combout\ & ( 
-- (!\rdaddress_buf_1~0_combout\ & (\Inst_edge_detection|rdaddr_buf1_r\(16))) # (\rdaddress_buf_1~0_combout\ & ((\Inst_black_white|rdaddr_buf1_r\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(16),
	datab => \Inst_edge_detection|ALT_INV_rdaddr_buf1_r\(16),
	datac => \Inst_black_white|ALT_INV_rdaddr_buf1_r\(16),
	datad => \ALT_INV_rdaddress_buf_1~0_combout\,
	dataf => \ALT_INV_Selector48~0_combout\,
	combout => \Selector45~0_combout\);

-- Location: LABCELL_X43_Y21_N18
\Inst_frame_buf_1|q[11]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[11]~4_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( \Selector45~0_combout\ & ( \Inst_frame_buf_1|q[11]~3_combout\ ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( \Selector45~0_combout\ & ( \Inst_frame_buf_1|q[11]~2_combout\ ) ) ) # ( 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( !\Selector45~0_combout\ & ( \Inst_frame_buf_1|q[11]~1_combout\ ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( !\Selector45~0_combout\ & ( \Inst_frame_buf_1|q[11]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|ALT_INV_q[11]~3_combout\,
	datab => \Inst_frame_buf_1|ALT_INV_q[11]~0_combout\,
	datac => \Inst_frame_buf_1|ALT_INV_q[11]~1_combout\,
	datad => \Inst_frame_buf_1|ALT_INV_q[11]~2_combout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[11]~4_combout\);

-- Location: IOIBUF_X64_Y0_N18
\ov7670_data[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(2),
	o => \ov7670_data[2]~input_o\);

-- Location: FF_X42_Y11_N56
\Inst_ov7670_capture|latched_d[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \ov7670_data[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(2));

-- Location: FF_X42_Y11_N25
\Inst_ov7670_capture|d_latch[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|latched_d\(2),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(2));

-- Location: FF_X27_Y8_N17
\Inst_ov7670_capture|d_latch[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|d_latch\(2),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(10));

-- Location: LABCELL_X27_Y8_N15
\Selector37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector37~0_combout\ = ( \Inst_ov7670_capture|d_latch\(10) & ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \Selector23~0_combout\ ) ) ) # ( \Inst_ov7670_capture|d_latch\(10) & ( 
-- !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) ) # ( !\Inst_ov7670_capture|d_latch\(10) & ( !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( !\Selector23~0_combout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector23~0_combout\,
	datae => \Inst_ov7670_capture|ALT_INV_d_latch\(10),
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Selector37~0_combout\);

-- Location: M10K_X26_Y11_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y13_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y7_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y10_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LABCELL_X43_Y13_N39
\Inst_frame_buf_1|q[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[7]~7_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\))) ) ) ) # ( 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ( 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\,
	dataf => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	combout => \Inst_frame_buf_1|q[7]~7_combout\);

-- Location: M10K_X26_Y5_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y10_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: FF_X45_Y20_N37
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\);

-- Location: M10K_X26_Y9_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y12_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: LABCELL_X50_Y17_N48
\Inst_frame_buf_1|q[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[7]~6_combout\ = ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\) # ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\ & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\))) ) ) ) # ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ & ( 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\)))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\ & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\ & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\)))) ) ) ) # ( 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\)))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\ & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\)))) ) ) ) # ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ & ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ & ( (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\ & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\ & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[0]~DUPLICATE_q\,
	datae => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\,
	dataf => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\,
	combout => \Inst_frame_buf_1|q[7]~6_combout\);

-- Location: M10K_X14_Y8_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y4_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y8_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y7_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X52_Y7_N9
\Inst_frame_buf_1|q[7]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[7]~8_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\)) ) ) ) # ( 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ( 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\,
	dataf => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	combout => \Inst_frame_buf_1|q[7]~8_combout\);

-- Location: M10K_X26_Y3_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y7_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y4_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y6_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LABCELL_X43_Y7_N15
\Inst_frame_buf_1|q[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[7]~5_combout\ = ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\) # ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\))) ) ) ) # ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ & ( 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\)))) ) ) ) # ( 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\)))) ) ) ) # ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ & ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ & ( (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\,
	dataf => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\,
	combout => \Inst_frame_buf_1|q[7]~5_combout\);

-- Location: LABCELL_X43_Y21_N42
\Inst_frame_buf_1|q[7]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[7]~9_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( \Selector45~0_combout\ & ( \Inst_frame_buf_1|q[7]~8_combout\ ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( \Selector45~0_combout\ & ( \Inst_frame_buf_1|q[7]~7_combout\ ) ) ) # ( 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( !\Selector45~0_combout\ & ( \Inst_frame_buf_1|q[7]~6_combout\ ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( !\Selector45~0_combout\ & ( \Inst_frame_buf_1|q[7]~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|ALT_INV_q[7]~7_combout\,
	datab => \Inst_frame_buf_1|ALT_INV_q[7]~6_combout\,
	datac => \Inst_frame_buf_1|ALT_INV_q[7]~8_combout\,
	datad => \Inst_frame_buf_1|ALT_INV_q[7]~5_combout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[7]~9_combout\);

-- Location: IOIBUF_X54_Y0_N52
\ov7670_data[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(4),
	o => \ov7670_data[4]~input_o\);

-- Location: LABCELL_X40_Y21_N36
\Inst_ov7670_capture|latched_d[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[4]~feeder_combout\ = ( \ov7670_data[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_ov7670_data[4]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[4]~feeder_combout\);

-- Location: FF_X40_Y21_N38
\Inst_ov7670_capture|latched_d[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|latched_d[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(4));

-- Location: FF_X40_Y21_N55
\Inst_ov7670_capture|d_latch[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|latched_d\(4),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(4));

-- Location: LABCELL_X40_Y21_N54
\Selector41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector41~0_combout\ = ( \Inst_ov7670_capture|d_latch\(4) & ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \Selector23~0_combout\ ) ) ) # ( \Inst_ov7670_capture|d_latch\(4) & ( 
-- !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) ) # ( !\Inst_ov7670_capture|d_latch\(4) & ( !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( !\Selector23~0_combout\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Selector23~0_combout\,
	datae => \Inst_ov7670_capture|ALT_INV_d_latch\(4),
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Selector41~0_combout\);

-- Location: M10K_X58_Y29_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y15_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y27_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y14_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: LABCELL_X43_Y21_N54
\Inst_frame_buf_1|q[3]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[3]~42_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ & ( \Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ & ( \Selector45~0_combout\ & ( (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\) ) ) ) # ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ & ( !\Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ & ( !\Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datab => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portbdataout\,
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[3]~42_combout\);

-- Location: M10K_X26_Y26_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y28_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y5_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y19_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: LABCELL_X43_Y21_N24
\Inst_frame_buf_1|q[3]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[3]~43_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ & ( \Selector45~0_combout\ & ( 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ & ( \Selector45~0_combout\ & ( (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ & 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) ) ) ) # ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ & ( !\Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ & ( !\Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portbdataout\,
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[3]~43_combout\);

-- Location: M10K_X49_Y12_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y30_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y20_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y27_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: LABCELL_X45_Y21_N54
\Inst_frame_buf_1|q[3]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[3]~41_combout\ = ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ & ( \Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ & ( \Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\)) ) ) ) # ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ & ( !\Selector45~0_combout\ & ( 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ & ( !\Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portbdataout\,
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[3]~41_combout\);

-- Location: M10K_X38_Y6_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y28_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y23_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y29_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: LABCELL_X45_Y21_N30
\Inst_frame_buf_1|q[3]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[3]~40_combout\ = ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ & ( \Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ & ( \Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\)) ) ) ) # ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ & ( !\Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ & ( !\Selector45~0_combout\ & ( (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portbdataout\,
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[3]~40_combout\);

-- Location: LABCELL_X43_Y21_N48
\Inst_frame_buf_1|q[3]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[3]~44_combout\ = ( \Inst_frame_buf_1|q[3]~41_combout\ & ( \Inst_frame_buf_1|q[3]~40_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\) # 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|q[3]~42_combout\)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_1|q[3]~43_combout\)))) ) ) ) # ( !\Inst_frame_buf_1|q[3]~41_combout\ & ( \Inst_frame_buf_1|q[3]~40_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|q[3]~42_combout\)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_1|q[3]~43_combout\))))) ) ) ) # ( \Inst_frame_buf_1|q[3]~41_combout\ & ( !\Inst_frame_buf_1|q[3]~40_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|q[3]~42_combout\)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_1|q[3]~43_combout\))))) ) ) ) # ( !\Inst_frame_buf_1|q[3]~41_combout\ & ( !\Inst_frame_buf_1|q[3]~40_combout\ & ( (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|q[3]~42_combout\)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_1|q[3]~43_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|ALT_INV_q[3]~42_combout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datac => \Inst_frame_buf_1|ALT_INV_q[3]~43_combout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \Inst_frame_buf_1|ALT_INV_q[3]~41_combout\,
	dataf => \Inst_frame_buf_1|ALT_INV_q[3]~40_combout\,
	combout => \Inst_frame_buf_1|q[3]~44_combout\);

-- Location: IOIBUF_X60_Y0_N52
\ov7670_data[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(6),
	o => \ov7670_data[6]~input_o\);

-- Location: LABCELL_X53_Y7_N33
\Inst_ov7670_capture|latched_d[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[6]~feeder_combout\ = ( \ov7670_data[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_ov7670_data[6]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[6]~feeder_combout\);

-- Location: FF_X53_Y7_N34
\Inst_ov7670_capture|latched_d[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|latched_d[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(6));

-- Location: FF_X43_Y31_N17
\Inst_ov7670_capture|d_latch[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|latched_d\(6),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(6));

-- Location: FF_X43_Y31_N14
\Inst_ov7670_capture|d_latch[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|d_latch\(6),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(14));

-- Location: LABCELL_X43_Y31_N12
\Selector34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector34~0_combout\ = ( \Inst_ov7670_capture|d_latch\(14) & ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Selector23~0_combout\ ) ) ) # ( \Inst_ov7670_capture|d_latch\(14) & ( 
-- !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) ) # ( !\Inst_ov7670_capture|d_latch\(14) & ( !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( !\Selector23~0_combout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Selector23~0_combout\,
	datae => \Inst_ov7670_capture|ALT_INV_d_latch\(14),
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Selector34~0_combout\);

-- Location: M10K_X49_Y33_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y31_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y33_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y29_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X47_Y21_N24
\Inst_frame_buf_1|q[10]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[10]~13_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ & ( \Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ & ( \Selector45~0_combout\ & ( (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\) ) ) ) # ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ & ( !\Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ & ( !\Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\,
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[10]~13_combout\);

-- Location: M10K_X49_Y30_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y30_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y35_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y33_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X47_Y21_N12
\Inst_frame_buf_1|q[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[10]~10_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( \Selector45~0_combout\ & ( 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ ) ) ) # ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( \Selector45~0_combout\ & ( 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ ) ) ) # ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( !\Selector45~0_combout\ & ( 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ ) ) ) # ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( !\Selector45~0_combout\ & ( 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[10]~10_combout\);

-- Location: M10K_X49_Y32_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y34_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y31_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y34_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X47_Y21_N0
\Inst_frame_buf_1|q[10]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[10]~12_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ & ( \Selector45~0_combout\ & ( 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ & ( \Selector45~0_combout\ & ( (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ & 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) ) ) ) # ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ & ( !\Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ & ( !\Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\,
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[10]~12_combout\);

-- Location: M10K_X38_Y30_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y32_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y29_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y31_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X47_Y21_N42
\Inst_frame_buf_1|q[10]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[10]~11_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ & ( \Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ & ( \Selector45~0_combout\ & ( (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\) ) ) ) # ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ & ( !\Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ & ( !\Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\,
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[10]~11_combout\);

-- Location: MLABCELL_X47_Y21_N54
\Inst_frame_buf_1|q[10]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[10]~14_combout\ = ( \Inst_frame_buf_1|q[10]~12_combout\ & ( \Inst_frame_buf_1|q[10]~11_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (((\Inst_frame_buf_1|q[10]~10_combout\)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # ((\Inst_frame_buf_1|q[10]~13_combout\)))) ) ) ) # ( !\Inst_frame_buf_1|q[10]~12_combout\ & ( \Inst_frame_buf_1|q[10]~11_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((\Inst_frame_buf_1|q[10]~10_combout\)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|q[10]~13_combout\))) ) ) ) # ( 
-- \Inst_frame_buf_1|q[10]~12_combout\ & ( !\Inst_frame_buf_1|q[10]~11_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[10]~10_combout\)))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # ((\Inst_frame_buf_1|q[10]~13_combout\)))) ) ) ) # ( !\Inst_frame_buf_1|q[10]~12_combout\ & ( !\Inst_frame_buf_1|q[10]~11_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[10]~10_combout\)))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|q[10]~13_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buf_1|ALT_INV_q[10]~13_combout\,
	datad => \Inst_frame_buf_1|ALT_INV_q[10]~10_combout\,
	datae => \Inst_frame_buf_1|ALT_INV_q[10]~12_combout\,
	dataf => \Inst_frame_buf_1|ALT_INV_q[10]~11_combout\,
	combout => \Inst_frame_buf_1|q[10]~14_combout\);

-- Location: IOIBUF_X72_Y0_N1
\ov7670_data[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(3),
	o => \ov7670_data[3]~input_o\);

-- Location: LABCELL_X70_Y8_N42
\Inst_ov7670_capture|latched_d[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[3]~feeder_combout\ = ( \ov7670_data[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_ov7670_data[3]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[3]~feeder_combout\);

-- Location: FF_X70_Y8_N44
\Inst_ov7670_capture|latched_d[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|latched_d[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(3));

-- Location: FF_X70_Y8_N14
\Inst_ov7670_capture|d_latch[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|latched_d\(3),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(3));

-- Location: LABCELL_X70_Y8_N12
\Selector42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector42~0_combout\ = ( \Inst_ov7670_capture|d_latch\(3) & ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Selector23~0_combout\ ) ) ) # ( \Inst_ov7670_capture|d_latch\(3) & ( 
-- !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) ) # ( !\Inst_ov7670_capture|d_latch\(3) & ( !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( !\Selector23~0_combout\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Selector23~0_combout\,
	datae => \Inst_ov7670_capture|ALT_INV_d_latch\(3),
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Selector42~0_combout\);

-- Location: M10K_X69_Y11_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y5_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y7_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y9_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: LABCELL_X66_Y7_N36
\Inst_frame_buf_1|q[2]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[2]~48_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ & ( 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\) ) ) ) # ( 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000111010001110100110011111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portbdataout\,
	combout => \Inst_frame_buf_1|q[2]~48_combout\);

-- Location: M10K_X69_Y9_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y5_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y8_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y10_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: LABCELL_X70_Y17_N12
\Inst_frame_buf_1|q[2]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[2]~46_combout\ = ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\) # (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\)))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\) # (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\)))) ) ) ) # ( 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ & !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\)))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ & !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datae => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portbdataout\,
	dataf => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portbdataout\,
	combout => \Inst_frame_buf_1|q[2]~46_combout\);

-- Location: M10K_X69_Y10_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y12_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y3_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y8_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: LABCELL_X67_Y12_N12
\Inst_frame_buf_1|q[2]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[2]~47_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\)))) ) ) ) # ( 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portbdataout\,
	dataf => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portbdataout\,
	combout => \Inst_frame_buf_1|q[2]~47_combout\);

-- Location: M10K_X69_Y7_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y6_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y4_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y6_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X65_Y4_N12
\Inst_frame_buf_1|q[2]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[2]~45_combout\ = ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\) # ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\)))) ) ) ) # ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ & ( 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\))))) ) ) ) # ( 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\))))) ) ) ) # ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ & ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & ( (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portbdataout\,
	dataf => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portbdataout\,
	combout => \Inst_frame_buf_1|q[2]~45_combout\);

-- Location: LABCELL_X45_Y21_N12
\Inst_frame_buf_1|q[2]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[2]~49_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( \Selector45~0_combout\ & ( \Inst_frame_buf_1|q[2]~48_combout\ ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( \Selector45~0_combout\ & ( \Inst_frame_buf_1|q[2]~47_combout\ ) ) ) # ( 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( !\Selector45~0_combout\ & ( \Inst_frame_buf_1|q[2]~46_combout\ ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( !\Selector45~0_combout\ & ( \Inst_frame_buf_1|q[2]~45_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|ALT_INV_q[2]~48_combout\,
	datab => \Inst_frame_buf_1|ALT_INV_q[2]~46_combout\,
	datac => \Inst_frame_buf_1|ALT_INV_q[2]~47_combout\,
	datad => \Inst_frame_buf_1|ALT_INV_q[2]~45_combout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[2]~49_combout\);

-- Location: FF_X40_Y21_N29
\Inst_ov7670_capture|d_latch[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|d_latch\(1),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(9));

-- Location: LABCELL_X40_Y21_N27
\Selector38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector38~0_combout\ = ( \Inst_ov7670_capture|d_latch\(9) & ( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\) # (\Selector23~0_combout\) ) ) # ( !\Inst_ov7670_capture|d_latch\(9) & ( (!\Selector23~0_combout\ & 
-- !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000111101011111010110100000101000001111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector23~0_combout\,
	datac => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datae => \Inst_ov7670_capture|ALT_INV_d_latch\(9),
	combout => \Selector38~0_combout\);

-- Location: M10K_X26_Y24_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y21_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y32_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y17_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X47_Y21_N48
\Inst_frame_buf_1|q[6]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[6]~18_combout\ = ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ & ( \Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ & ( \Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\))) ) ) ) # ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ & ( !\Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ & ( !\Selector45~0_combout\ & ( (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\,
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[6]~18_combout\);

-- Location: M10K_X38_Y34_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y28_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y27_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y27_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X47_Y21_N30
\Inst_frame_buf_1|q[6]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[6]~17_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & ( \Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & ( \Selector45~0_combout\ & ( (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\) ) ) ) # ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & ( !\Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & ( !\Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\,
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[6]~17_combout\);

-- Location: M10K_X26_Y23_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y22_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y26_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y28_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X47_Y21_N36
\Inst_frame_buf_1|q[6]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[6]~16_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ & ( \Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ & ( \Selector45~0_combout\ & ( (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ & 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) ) ) ) # ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ & ( !\Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ & ( !\Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\,
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[6]~16_combout\);

-- Location: M10K_X26_Y25_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y35_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y16_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y22_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X47_Y21_N18
\Inst_frame_buf_1|q[6]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[6]~15_combout\ = ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ & ( \Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ & ( \Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\))) ) ) ) # ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ & ( !\Selector45~0_combout\ & ( 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ & ( !\Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\,
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[6]~15_combout\);

-- Location: MLABCELL_X47_Y21_N6
\Inst_frame_buf_1|q[6]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[6]~19_combout\ = ( \Inst_frame_buf_1|q[6]~16_combout\ & ( \Inst_frame_buf_1|q[6]~15_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\) # 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[6]~17_combout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_1|q[6]~18_combout\))) ) ) ) # ( !\Inst_frame_buf_1|q[6]~16_combout\ & ( \Inst_frame_buf_1|q[6]~15_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[6]~17_combout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_1|q[6]~18_combout\)))) ) ) ) # ( \Inst_frame_buf_1|q[6]~16_combout\ & ( !\Inst_frame_buf_1|q[6]~15_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[6]~17_combout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_1|q[6]~18_combout\)))) ) ) ) # ( !\Inst_frame_buf_1|q[6]~16_combout\ & ( !\Inst_frame_buf_1|q[6]~15_combout\ & ( (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[6]~17_combout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_1|q[6]~18_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buf_1|ALT_INV_q[6]~18_combout\,
	datad => \Inst_frame_buf_1|ALT_INV_q[6]~17_combout\,
	datae => \Inst_frame_buf_1|ALT_INV_q[6]~16_combout\,
	dataf => \Inst_frame_buf_1|ALT_INV_q[6]~15_combout\,
	combout => \Inst_frame_buf_1|q[6]~19_combout\);

-- Location: IOIBUF_X58_Y0_N41
\ov7670_data[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(0),
	o => \ov7670_data[0]~input_o\);

-- Location: LABCELL_X57_Y1_N39
\Inst_ov7670_capture|latched_d[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[0]~feeder_combout\ = ( \ov7670_data[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_ov7670_data[0]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[0]~feeder_combout\);

-- Location: FF_X57_Y1_N40
\Inst_ov7670_capture|latched_d[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|latched_d[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(0));

-- Location: LABCELL_X61_Y13_N12
\Inst_ov7670_capture|d_latch[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[0]~feeder_combout\ = ( \Inst_ov7670_capture|latched_d\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_ov7670_capture|ALT_INV_latched_d\(0),
	combout => \Inst_ov7670_capture|d_latch[0]~feeder_combout\);

-- Location: FF_X61_Y13_N13
\Inst_ov7670_capture|d_latch[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|d_latch[0]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(0));

-- Location: FF_X70_Y19_N14
\Inst_ov7670_capture|d_latch[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|d_latch\(0),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(8));

-- Location: LABCELL_X42_Y21_N42
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~10\ ))
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~6\ = CARRY(( VCC ) + ( GND ) + ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~10\,
	sumout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X43_Y21_N36
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~10\ ))
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~6\ = CARRY(( VCC ) + ( GND ) + ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~10\,
	sumout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~6\);

-- Location: IOIBUF_X58_Y0_N58
\ov7670_data[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(5),
	o => \ov7670_data[5]~input_o\);

-- Location: MLABCELL_X52_Y16_N15
\Inst_ov7670_capture|latched_d[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[5]~feeder_combout\ = ( \ov7670_data[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_ov7670_data[5]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[5]~feeder_combout\);

-- Location: FF_X52_Y16_N16
\Inst_ov7670_capture|latched_d[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|latched_d[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(5));

-- Location: LABCELL_X53_Y16_N39
\Inst_ov7670_capture|d_latch[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|d_latch[5]~feeder_combout\ = ( \Inst_ov7670_capture|latched_d\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_ov7670_capture|ALT_INV_latched_d\(5),
	combout => \Inst_ov7670_capture|d_latch[5]~feeder_combout\);

-- Location: FF_X53_Y16_N40
\Inst_ov7670_capture|d_latch[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|d_latch[5]~feeder_combout\,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(5));

-- Location: FF_X57_Y19_N50
\Inst_ov7670_capture|d_latch[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|d_latch\(5),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(13));

-- Location: LABCELL_X57_Y19_N48
\Selector35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector35~0_combout\ = ( \Inst_ov7670_capture|d_latch\(13) & ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \Selector23~0_combout\ ) ) ) # ( \Inst_ov7670_capture|d_latch\(13) & ( 
-- !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) ) # ( !\Inst_ov7670_capture|d_latch\(13) & ( !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( !\Selector23~0_combout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Selector23~0_combout\,
	datae => \Inst_ov7670_capture|ALT_INV_d_latch\(13),
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Selector35~0_combout\);

-- Location: M10K_X58_Y17_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y13_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y19_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y21_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y17_N12
\Inst_frame_buf_1|q[9]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[9]~36_combout\ = ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\) # 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\)))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\)) # (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ & 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\)))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\)) # (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\))) ) ) ) # ( 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\) # 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\)))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ & ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ & 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\)))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ & ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[0]~DUPLICATE_q\,
	datae => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\,
	dataf => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\,
	combout => \Inst_frame_buf_1|q[9]~36_combout\);

-- Location: M10K_X58_Y14_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y15_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y12_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y18_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y14_N12
\Inst_frame_buf_1|q[9]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[9]~35_combout\ = ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ & ( 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\) ) ) ) # ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ & ( 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\)))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\)))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ & ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\,
	dataf => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\,
	combout => \Inst_frame_buf_1|q[9]~35_combout\);

-- Location: M10K_X58_Y23_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y25_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y16_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y26_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: LABCELL_X53_Y19_N48
\Inst_frame_buf_1|q[9]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[9]~37_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ & ( 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\)))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\) ) ) ) # ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ & ( 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\ & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\))))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\ & (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\ & ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\))))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\ & 
-- (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\)))) ) ) ) # ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ & ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\ & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[0]~DUPLICATE_q\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\,
	dataf => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\,
	combout => \Inst_frame_buf_1|q[9]~37_combout\);

-- Location: M10K_X58_Y20_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y24_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y22_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y22_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: LABCELL_X53_Y20_N0
\Inst_frame_buf_1|q[9]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[9]~38_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\) # ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\))) ) ) ) # ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ & ( 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\) # ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\)))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\))) ) ) ) # ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ & ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\)))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\) # 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\)))) ) ) ) # ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ & ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ & ( (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\,
	dataf => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\,
	combout => \Inst_frame_buf_1|q[9]~38_combout\);

-- Location: LABCELL_X45_Y21_N6
\Inst_frame_buf_1|q[9]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[9]~39_combout\ = ( \Inst_frame_buf_1|q[9]~38_combout\ & ( \Selector45~0_combout\ & ( (\Inst_frame_buf_1|q[9]~37_combout\) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) ) ) ) # ( 
-- !\Inst_frame_buf_1|q[9]~38_combout\ & ( \Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & \Inst_frame_buf_1|q[9]~37_combout\) ) ) ) # ( \Inst_frame_buf_1|q[9]~38_combout\ & ( 
-- !\Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|q[9]~35_combout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|q[9]~36_combout\)) ) ) ) # ( !\Inst_frame_buf_1|q[9]~38_combout\ & ( !\Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|q[9]~35_combout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buf_1|q[9]~36_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|ALT_INV_q[9]~36_combout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datac => \Inst_frame_buf_1|ALT_INV_q[9]~35_combout\,
	datad => \Inst_frame_buf_1|ALT_INV_q[9]~37_combout\,
	datae => \Inst_frame_buf_1|ALT_INV_q[9]~38_combout\,
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[9]~39_combout\);

-- Location: LABCELL_X42_Y11_N24
\Selector43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector43~0_combout\ = ( \Inst_ov7670_capture|d_latch\(2) & ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \Selector23~0_combout\ ) ) ) # ( \Inst_ov7670_capture|d_latch\(2) & ( 
-- !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) ) # ( !\Inst_ov7670_capture|d_latch\(2) & ( !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( !\Selector23~0_combout\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Selector23~0_combout\,
	datae => \Inst_ov7670_capture|ALT_INV_d_latch\(2),
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Selector43~0_combout\);

-- Location: M10K_X49_Y11_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y7_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y11_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y9_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: LABCELL_X43_Y22_N0
\Inst_frame_buf_1|q[1]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[1]~55_combout\ = ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ & ( \Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ & ( \Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\)) ) ) ) # ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ & ( !\Selector45~0_combout\ & ( 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ & ( !\Selector45~0_combout\ & ( (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ & 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datae => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portbdataout\,
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[1]~55_combout\);

-- Location: M10K_X38_Y9_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y4_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y13_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y8_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: LABCELL_X43_Y22_N39
\Inst_frame_buf_1|q[1]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[1]~58_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( \Selector45~0_combout\ & ( 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ ) ) ) # ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( \Selector45~0_combout\ & ( 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ ) ) ) # ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( !\Selector45~0_combout\ & ( 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ ) ) ) # ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( !\Selector45~0_combout\ & ( 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[1]~58_combout\);

-- Location: M10K_X41_Y5_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y11_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y10_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y6_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: LABCELL_X43_Y22_N45
\Inst_frame_buf_1|q[1]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[1]~56_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ & ( \Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ & ( \Selector45~0_combout\ & ( (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ & 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) ) ) ) # ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ & ( !\Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ & ( !\Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portbdataout\,
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[1]~56_combout\);

-- Location: M10K_X41_Y12_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y8_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y10_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y12_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: LABCELL_X43_Y22_N48
\Inst_frame_buf_1|q[1]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[1]~57_combout\ = ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ & ( \Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ & ( \Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\))) ) ) ) # ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ & ( !\Selector45~0_combout\ & ( 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ & ( !\Selector45~0_combout\ & ( (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ & 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datae => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portbdataout\,
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[1]~57_combout\);

-- Location: LABCELL_X43_Y22_N24
\Inst_frame_buf_1|q[1]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[1]~59_combout\ = ( \Inst_frame_buf_1|q[1]~56_combout\ & ( \Inst_frame_buf_1|q[1]~57_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (((\Inst_frame_buf_1|q[1]~55_combout\)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # ((\Inst_frame_buf_1|q[1]~58_combout\)))) ) ) ) # ( !\Inst_frame_buf_1|q[1]~56_combout\ & ( \Inst_frame_buf_1|q[1]~57_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|q[1]~55_combout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # ((\Inst_frame_buf_1|q[1]~58_combout\)))) ) ) ) # ( 
-- \Inst_frame_buf_1|q[1]~56_combout\ & ( !\Inst_frame_buf_1|q[1]~57_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((\Inst_frame_buf_1|q[1]~55_combout\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[1]~58_combout\)))) ) ) ) # ( !\Inst_frame_buf_1|q[1]~56_combout\ & ( !\Inst_frame_buf_1|q[1]~57_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|q[1]~55_combout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[1]~58_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buf_1|ALT_INV_q[1]~55_combout\,
	datad => \Inst_frame_buf_1|ALT_INV_q[1]~58_combout\,
	datae => \Inst_frame_buf_1|ALT_INV_q[1]~56_combout\,
	dataf => \Inst_frame_buf_1|ALT_INV_q[1]~57_combout\,
	combout => \Inst_frame_buf_1|q[1]~59_combout\);

-- Location: FF_X43_Y19_N26
\Inst_ov7670_capture|d_latch[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|d_latch\(4),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(12));

-- Location: LABCELL_X43_Y19_N24
\Selector36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector36~0_combout\ = ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\Selector23~0_combout\ & \Inst_ov7670_capture|d_latch\(12)) ) ) # ( 
-- !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (!\Selector23~0_combout\) # (\Inst_ov7670_capture|d_latch\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Selector23~0_combout\,
	datad => \Inst_ov7670_capture|ALT_INV_d_latch\(12),
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Selector36~0_combout\);

-- Location: M10K_X49_Y13_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y17_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y21_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y19_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y21_N3
\Inst_frame_buf_1|q[8]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[8]~28_combout\ = ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ & ( \Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ & ( \Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\)) ) ) ) # ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ & ( !\Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ & ( !\Selector45~0_combout\ & ( (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\,
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[8]~28_combout\);

-- Location: FF_X45_Y20_N44
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1));

-- Location: M10K_X49_Y15_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y17_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y17_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y24_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y21_N33
\Inst_frame_buf_1|q[8]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[8]~27_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ & ( \Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ & ( \Selector45~0_combout\ & ( (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\) ) ) ) # ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ & ( !\Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ & ( !\Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datab => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\,
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[8]~27_combout\);

-- Location: M10K_X38_Y15_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y18_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y21_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y19_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y21_N57
\Inst_frame_buf_1|q[8]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[8]~26_combout\ = ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ & ( \Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ & ( \Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\)) ) ) ) # ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ & ( !\Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ & ( !\Selector45~0_combout\ & ( (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\,
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[8]~26_combout\);

-- Location: M10K_X49_Y14_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y25_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y19_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y14_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y21_N24
\Inst_frame_buf_1|q[8]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[8]~25_combout\ = ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ & ( \Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ & ( \Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\)) ) ) ) # ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ & ( !\Selector45~0_combout\ & ( 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ & ( !\Selector45~0_combout\ & ( (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ & 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\,
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[8]~25_combout\);

-- Location: LABCELL_X46_Y21_N51
\Inst_frame_buf_1|q[8]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[8]~29_combout\ = ( \Inst_frame_buf_1|q[8]~26_combout\ & ( \Inst_frame_buf_1|q[8]~25_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[8]~27_combout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_1|q[8]~28_combout\))) ) ) ) # ( !\Inst_frame_buf_1|q[8]~26_combout\ & ( \Inst_frame_buf_1|q[8]~25_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[8]~27_combout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_1|q[8]~28_combout\)))) ) ) ) # ( \Inst_frame_buf_1|q[8]~26_combout\ & ( !\Inst_frame_buf_1|q[8]~25_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[8]~27_combout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_1|q[8]~28_combout\)))) ) ) ) # ( !\Inst_frame_buf_1|q[8]~26_combout\ & ( !\Inst_frame_buf_1|q[8]~25_combout\ & ( (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[8]~27_combout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_1|q[8]~28_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|ALT_INV_q[8]~28_combout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buf_1|ALT_INV_q[8]~27_combout\,
	datae => \Inst_frame_buf_1|ALT_INV_q[8]~26_combout\,
	dataf => \Inst_frame_buf_1|ALT_INV_q[8]~25_combout\,
	combout => \Inst_frame_buf_1|q[8]~29_combout\);

-- Location: LABCELL_X43_Y19_N54
\Selector40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector40~0_combout\ = ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\Selector23~0_combout\ & \Inst_ov7670_capture|d_latch\(7)) ) ) # ( 
-- !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (!\Selector23~0_combout\) # (\Inst_ov7670_capture|d_latch\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Selector23~0_combout\,
	datad => \Inst_ov7670_capture|ALT_INV_d_latch\(7),
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Selector40~0_combout\);

-- Location: M10K_X38_Y23_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y24_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y18_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y20_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: LABCELL_X45_Y22_N0
\Inst_frame_buf_1|q[4]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[4]~23_combout\ = ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ & ( \Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ & ( \Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\))) ) ) ) # ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ & ( !\Selector45~0_combout\ & ( 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ & ( !\Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datab => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\,
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[4]~23_combout\);

-- Location: M10K_X49_Y25_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y21_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y24_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y19_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: LABCELL_X45_Y22_N30
\Inst_frame_buf_1|q[4]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[4]~22_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ & ( \Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ & ( \Selector45~0_combout\ & ( (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\) ) ) ) # ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ & ( !\Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ & ( !\Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\,
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[4]~22_combout\);

-- Location: M10K_X49_Y23_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y25_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y22_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y20_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LABCELL_X45_Y22_N54
\Inst_frame_buf_1|q[4]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[4]~20_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ & ( \Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ & ( \Selector45~0_combout\ & ( (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\) ) ) ) # ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ & ( !\Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ & ( !\Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[4]~20_combout\);

-- Location: M10K_X41_Y22_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y16_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y18_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y26_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: LABCELL_X45_Y22_N42
\Inst_frame_buf_1|q[4]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[4]~21_combout\ = ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ & ( \Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ & ( \Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\))) ) ) ) # ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ & ( !\Selector45~0_combout\ & ( 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ & ( !\Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datab => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\,
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[4]~21_combout\);

-- Location: LABCELL_X45_Y22_N48
\Inst_frame_buf_1|q[4]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[4]~24_combout\ = ( \Inst_frame_buf_1|q[4]~20_combout\ & ( \Inst_frame_buf_1|q[4]~21_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\) # 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[4]~22_combout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_1|q[4]~23_combout\))) ) ) ) # ( !\Inst_frame_buf_1|q[4]~20_combout\ & ( \Inst_frame_buf_1|q[4]~21_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ((\Inst_frame_buf_1|q[4]~22_combout\)))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\) # ((\Inst_frame_buf_1|q[4]~23_combout\)))) ) ) ) # ( \Inst_frame_buf_1|q[4]~20_combout\ & ( !\Inst_frame_buf_1|q[4]~21_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\) # ((\Inst_frame_buf_1|q[4]~22_combout\)))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (\Inst_frame_buf_1|q[4]~23_combout\))) ) ) ) # ( 
-- !\Inst_frame_buf_1|q[4]~20_combout\ & ( !\Inst_frame_buf_1|q[4]~21_combout\ & ( (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|q[4]~22_combout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_1|q[4]~23_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datac => \Inst_frame_buf_1|ALT_INV_q[4]~23_combout\,
	datad => \Inst_frame_buf_1|ALT_INV_q[4]~22_combout\,
	datae => \Inst_frame_buf_1|ALT_INV_q[4]~20_combout\,
	dataf => \Inst_frame_buf_1|ALT_INV_q[4]~21_combout\,
	combout => \Inst_frame_buf_1|q[4]~24_combout\);

-- Location: LABCELL_X43_Y21_N0
\Inst_black_white|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add1~21_sumout\ = SUM(( !\Inst_frame_buf_1|q[0]~54_combout\ $ (!\Inst_frame_buf_1|q[8]~29_combout\ $ (\Inst_frame_buf_1|q[4]~24_combout\)) ) + ( !VCC ) + ( !VCC ))
-- \Inst_black_white|Add1~22\ = CARRY(( !\Inst_frame_buf_1|q[0]~54_combout\ $ (!\Inst_frame_buf_1|q[8]~29_combout\ $ (\Inst_frame_buf_1|q[4]~24_combout\)) ) + ( !VCC ) + ( !VCC ))
-- \Inst_black_white|Add1~23\ = SHARE((!\Inst_frame_buf_1|q[0]~54_combout\ & (\Inst_frame_buf_1|q[8]~29_combout\ & \Inst_frame_buf_1|q[4]~24_combout\)) # (\Inst_frame_buf_1|q[0]~54_combout\ & ((\Inst_frame_buf_1|q[4]~24_combout\) # 
-- (\Inst_frame_buf_1|q[8]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \Inst_frame_buf_1|ALT_INV_q[0]~54_combout\,
	datac => \Inst_frame_buf_1|ALT_INV_q[8]~29_combout\,
	datad => \Inst_frame_buf_1|ALT_INV_q[4]~24_combout\,
	cin => GND,
	sharein => GND,
	sumout => \Inst_black_white|Add1~21_sumout\,
	cout => \Inst_black_white|Add1~22\,
	shareout => \Inst_black_white|Add1~23\);

-- Location: LABCELL_X43_Y21_N3
\Inst_black_white|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add1~17_sumout\ = SUM(( !\Inst_frame_buf_1|q[5]~34_combout\ $ (!\Inst_frame_buf_1|q[9]~39_combout\ $ (\Inst_frame_buf_1|q[1]~59_combout\)) ) + ( \Inst_black_white|Add1~23\ ) + ( \Inst_black_white|Add1~22\ ))
-- \Inst_black_white|Add1~18\ = CARRY(( !\Inst_frame_buf_1|q[5]~34_combout\ $ (!\Inst_frame_buf_1|q[9]~39_combout\ $ (\Inst_frame_buf_1|q[1]~59_combout\)) ) + ( \Inst_black_white|Add1~23\ ) + ( \Inst_black_white|Add1~22\ ))
-- \Inst_black_white|Add1~19\ = SHARE((!\Inst_frame_buf_1|q[5]~34_combout\ & (\Inst_frame_buf_1|q[9]~39_combout\ & \Inst_frame_buf_1|q[1]~59_combout\)) # (\Inst_frame_buf_1|q[5]~34_combout\ & ((\Inst_frame_buf_1|q[1]~59_combout\) # 
-- (\Inst_frame_buf_1|q[9]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|ALT_INV_q[5]~34_combout\,
	datac => \Inst_frame_buf_1|ALT_INV_q[9]~39_combout\,
	datad => \Inst_frame_buf_1|ALT_INV_q[1]~59_combout\,
	cin => \Inst_black_white|Add1~22\,
	sharein => \Inst_black_white|Add1~23\,
	sumout => \Inst_black_white|Add1~17_sumout\,
	cout => \Inst_black_white|Add1~18\,
	shareout => \Inst_black_white|Add1~19\);

-- Location: LABCELL_X43_Y21_N6
\Inst_black_white|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add1~13_sumout\ = SUM(( !\Inst_frame_buf_1|q[10]~14_combout\ $ (!\Inst_frame_buf_1|q[2]~49_combout\ $ (\Inst_frame_buf_1|q[6]~19_combout\)) ) + ( \Inst_black_white|Add1~19\ ) + ( \Inst_black_white|Add1~18\ ))
-- \Inst_black_white|Add1~14\ = CARRY(( !\Inst_frame_buf_1|q[10]~14_combout\ $ (!\Inst_frame_buf_1|q[2]~49_combout\ $ (\Inst_frame_buf_1|q[6]~19_combout\)) ) + ( \Inst_black_white|Add1~19\ ) + ( \Inst_black_white|Add1~18\ ))
-- \Inst_black_white|Add1~15\ = SHARE((!\Inst_frame_buf_1|q[10]~14_combout\ & (\Inst_frame_buf_1|q[2]~49_combout\ & \Inst_frame_buf_1|q[6]~19_combout\)) # (\Inst_frame_buf_1|q[10]~14_combout\ & ((\Inst_frame_buf_1|q[6]~19_combout\) # 
-- (\Inst_frame_buf_1|q[2]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \Inst_frame_buf_1|ALT_INV_q[10]~14_combout\,
	datac => \Inst_frame_buf_1|ALT_INV_q[2]~49_combout\,
	datad => \Inst_frame_buf_1|ALT_INV_q[6]~19_combout\,
	cin => \Inst_black_white|Add1~18\,
	sharein => \Inst_black_white|Add1~19\,
	sumout => \Inst_black_white|Add1~13_sumout\,
	cout => \Inst_black_white|Add1~14\,
	shareout => \Inst_black_white|Add1~15\);

-- Location: LABCELL_X43_Y21_N9
\Inst_black_white|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add1~9_sumout\ = SUM(( !\Inst_frame_buf_1|q[11]~4_combout\ $ (!\Inst_frame_buf_1|q[7]~9_combout\ $ (\Inst_frame_buf_1|q[3]~44_combout\)) ) + ( \Inst_black_white|Add1~15\ ) + ( \Inst_black_white|Add1~14\ ))
-- \Inst_black_white|Add1~10\ = CARRY(( !\Inst_frame_buf_1|q[11]~4_combout\ $ (!\Inst_frame_buf_1|q[7]~9_combout\ $ (\Inst_frame_buf_1|q[3]~44_combout\)) ) + ( \Inst_black_white|Add1~15\ ) + ( \Inst_black_white|Add1~14\ ))
-- \Inst_black_white|Add1~11\ = SHARE((!\Inst_frame_buf_1|q[11]~4_combout\ & (\Inst_frame_buf_1|q[7]~9_combout\ & \Inst_frame_buf_1|q[3]~44_combout\)) # (\Inst_frame_buf_1|q[11]~4_combout\ & ((\Inst_frame_buf_1|q[3]~44_combout\) # 
-- (\Inst_frame_buf_1|q[7]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|ALT_INV_q[11]~4_combout\,
	datac => \Inst_frame_buf_1|ALT_INV_q[7]~9_combout\,
	datad => \Inst_frame_buf_1|ALT_INV_q[3]~44_combout\,
	cin => \Inst_black_white|Add1~14\,
	sharein => \Inst_black_white|Add1~15\,
	sumout => \Inst_black_white|Add1~9_sumout\,
	cout => \Inst_black_white|Add1~10\,
	shareout => \Inst_black_white|Add1~11\);

-- Location: LABCELL_X43_Y21_N12
\Inst_black_white|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add1~5_sumout\ = SUM(( GND ) + ( \Inst_black_white|Add1~11\ ) + ( \Inst_black_white|Add1~10\ ))
-- \Inst_black_white|Add1~6\ = CARRY(( GND ) + ( \Inst_black_white|Add1~11\ ) + ( \Inst_black_white|Add1~10\ ))
-- \Inst_black_white|Add1~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Inst_black_white|Add1~10\,
	sharein => \Inst_black_white|Add1~11\,
	sumout => \Inst_black_white|Add1~5_sumout\,
	cout => \Inst_black_white|Add1~6\,
	shareout => \Inst_black_white|Add1~7\);

-- Location: LABCELL_X43_Y21_N30
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( \Inst_black_white|Add1~5_sumout\ ) + ( VCC ) + ( !VCC ))
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~14\ = CARRY(( \Inst_black_white|Add1~5_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_black_white|ALT_INV_Add1~5_sumout\,
	cin => GND,
	sumout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X43_Y21_N33
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( \Inst_black_white|Add1~1_sumout\ ) + ( GND ) + ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~14\ ))
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~10\ = CARRY(( \Inst_black_white|Add1~1_sumout\ ) + ( GND ) + ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|ALT_INV_Add1~1_sumout\,
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~14\,
	sumout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X42_Y21_N30
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( \Inst_black_white|Add1~9_sumout\ ) + ( VCC ) + ( !VCC ))
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~22\ = CARRY(( \Inst_black_white|Add1~9_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_black_white|ALT_INV_Add1~9_sumout\,
	cin => GND,
	sumout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X42_Y21_N33
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~13_sumout\))) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\Inst_black_white|Add1~5_sumout\)) ) + ( GND ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~22\ ))
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~13_sumout\))) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\Inst_black_white|Add1~5_sumout\)) ) + ( GND ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Inst_black_white|ALT_INV_Add1~5_sumout\,
	datad => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~22\,
	sumout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X42_Y21_N36
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~9_sumout\))) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\Inst_black_white|Add1~1_sumout\)) ) + ( VCC ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~18\ ))
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~9_sumout\))) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\Inst_black_white|Add1~1_sumout\)) ) + ( VCC ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Inst_black_white|ALT_INV_Add1~1_sumout\,
	datac => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~18\,
	sumout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X42_Y21_N39
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~5_sumout\) ) + ( VCC ) + ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~14\ ))
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~5_sumout\) ) + ( VCC ) + ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~14\,
	sumout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X42_Y21_N54
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[25]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[25]~6_combout\ = ( !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[25]~6_combout\);

-- Location: LABCELL_X43_Y20_N27
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[25]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[25]~7_combout\ = ( \Inst_black_white|Add1~1_sumout\ & ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_black_white|ALT_INV_Add1~1_sumout\,
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[25]~7_combout\);

-- Location: LABCELL_X42_Y21_N27
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[33]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[33]~10_combout\ = ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~17_sumout\ & ( 
-- (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\) # ((!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~13_sumout\))) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\Inst_black_white|Add1~5_sumout\))) ) ) # ( 
-- !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~17_sumout\ & ( (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~13_sumout\))) # 
-- (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\Inst_black_white|Add1~5_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101111111111000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Inst_black_white|ALT_INV_Add1~5_sumout\,
	datac => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datad => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	combout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[33]~10_combout\);

-- Location: LABCELL_X42_Y21_N0
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( \Inst_black_white|Add1~13_sumout\ ) + ( VCC ) + ( !VCC ))
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~26\ = CARRY(( \Inst_black_white|Add1~13_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_black_white|ALT_INV_Add1~13_sumout\,
	cin => GND,
	sumout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X42_Y21_N3
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~21_sumout\))) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\Inst_black_white|Add1~9_sumout\)) ) + ( GND ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~26\ ))
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~22\ = CARRY(( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~21_sumout\))) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\Inst_black_white|Add1~9_sumout\)) ) + ( GND ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_Add1~9_sumout\,
	datab => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	datac => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~26\,
	sumout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X42_Y21_N6
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[33]~10_combout\ ) + ( VCC ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~22\ ))
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~18\ = CARRY(( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[33]~10_combout\ ) + ( VCC ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~10_combout\,
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~22\,
	sumout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X42_Y21_N9
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( VCC ) + ( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~13_sumout\)) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[25]~7_combout\) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[25]~6_combout\)))) ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~18\ ))
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~14\ = CARRY(( VCC ) + ( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~13_sumout\)) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[25]~7_combout\) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[25]~6_combout\)))) ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	datab => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~6_combout\,
	datac => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~7_combout\,
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~18\,
	sumout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X42_Y21_N12
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~9_sumout\)))) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~5_sumout\))) ) + ( VCC ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~14\ ))
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~9_sumout\)))) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~5_sumout\))) ) + ( VCC ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datad => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~14\,
	sumout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X42_Y21_N15
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~5_sumout\) ) + ( VCC ) + ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~10\ ))
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~6\ = CARRY(( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~5_sumout\) ) + ( VCC ) + ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~10\,
	sumout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X42_Y21_N57
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[35]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[35]~3_combout\ = ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~9_sumout\ & ( 
-- !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	combout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[35]~3_combout\);

-- Location: LABCELL_X42_Y19_N33
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[35]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[35]~4_combout\ = ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~5_sumout\ & ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datae => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[35]~4_combout\);

-- Location: LABCELL_X42_Y21_N48
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[43]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[43]~8_combout\ = ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~13_sumout\ & ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~13_sumout\)) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[25]~6_combout\) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[25]~7_combout\)))) ) ) ) # ( 
-- !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~13_sumout\ & ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~13_sumout\)) # 
-- (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[25]~6_combout\) # 
-- (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[25]~7_combout\)))) ) ) ) # ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~13_sumout\ & ( 
-- !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101001111110101010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	datab => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~7_combout\,
	datac => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[25]~6_combout\,
	datad => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datae => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[43]~8_combout\);

-- Location: LABCELL_X42_Y19_N39
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[33]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[33]~13_combout\ = ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~17_sumout\ & ( 
-- !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[33]~13_combout\);

-- Location: LABCELL_X42_Y19_N48
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[33]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[33]~14_combout\ = ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~13_sumout\ & ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~1_sumout\) # (\Inst_black_white|Add1~5_sumout\) ) ) ) # ( 
-- !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~13_sumout\ & ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( (\Inst_black_white|Add1~5_sumout\ & 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_Add1~5_sumout\,
	datac => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datae => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[33]~14_combout\);

-- Location: LABCELL_X42_Y19_N21
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[41]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[41]~15_combout\ = ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~21_sumout\ & ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~21_sumout\))) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\Inst_black_white|Add1~9_sumout\)) ) ) ) # ( 
-- !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~21_sumout\ & ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~21_sumout\))) # 
-- (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\Inst_black_white|Add1~9_sumout\)) ) ) ) # ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~21_sumout\ & ( 
-- !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|ALT_INV_Add1~9_sumout\,
	datac => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	datad => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datae => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[41]~15_combout\);

-- Location: LABCELL_X43_Y19_N30
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~29_sumout\ = SUM(( \Inst_black_white|Add1~17_sumout\ ) + ( VCC ) + ( !VCC ))
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~30\ = CARRY(( \Inst_black_white|Add1~17_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|ALT_INV_Add1~17_sumout\,
	cin => GND,
	sumout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~29_sumout\,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~30\);

-- Location: LABCELL_X43_Y19_N33
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~25_sumout\))) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Inst_black_white|Add1~13_sumout\)) ) + ( GND ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~30\ ))
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~26\ = CARRY(( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~25_sumout\))) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Inst_black_white|Add1~13_sumout\)) ) + ( GND ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_black_white|ALT_INV_Add1~13_sumout\,
	datac => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~30\,
	sumout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~26\);

-- Location: LABCELL_X43_Y19_N36
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[41]~15_combout\ ) + ( VCC ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~26\ ))
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~22\ = CARRY(( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[41]~15_combout\ ) + ( VCC ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[41]~15_combout\,
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~26\,
	sumout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~22\);

-- Location: LABCELL_X43_Y19_N39
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~17_sumout\)))) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[33]~14_combout\)) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[33]~13_combout\))) ) + ( VCC ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~22\ ))
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~18\ = CARRY(( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~17_sumout\)))) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[33]~14_combout\)) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[33]~13_combout\))) ) + ( VCC ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~13_combout\,
	datab => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datac => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~14_combout\,
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~22\,
	sumout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X43_Y19_N42
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[43]~8_combout\ ) + ( VCC ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~18\ ))
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~14\ = CARRY(( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[43]~8_combout\ ) + ( VCC ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[43]~8_combout\,
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~18\,
	sumout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~14\);

-- Location: LABCELL_X43_Y19_N45
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~9_sumout\)))) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[35]~4_combout\)) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[35]~3_combout\))) ) + ( VCC ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~14\ ))
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~10\ = CARRY(( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~9_sumout\)))) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[35]~4_combout\)) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[35]~3_combout\))) ) + ( VCC ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~3_combout\,
	datab => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datac => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~4_combout\,
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~14\,
	sumout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X43_Y19_N48
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~5_sumout\)))) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~5_sumout\))) ) + ( VCC ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~10\ ))
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~6\ = CARRY(( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~5_sumout\)))) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~5_sumout\))) ) + ( VCC ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datad => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~10\,
	sumout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~6\);

-- Location: LABCELL_X43_Y19_N51
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~6\,
	sumout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X70_Y19_N12
\Selector39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector39~0_combout\ = ( \Inst_ov7670_capture|d_latch\(8) & ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \Selector23~0_combout\ ) ) ) # ( \Inst_ov7670_capture|d_latch\(8) & ( 
-- !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) ) # ( !\Inst_ov7670_capture|d_latch\(8) & ( !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( !\Selector23~0_combout\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Selector23~0_combout\,
	datae => \Inst_ov7670_capture|ALT_INV_d_latch\(8),
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Selector39~0_combout\);

-- Location: M10K_X69_Y20_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y23_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y22_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y21_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: LABCELL_X68_Y20_N18
\Inst_frame_buf_1|q[5]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[5]~32_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\))) ) ) ) # ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ & ( 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\)))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\))) ) ) ) # ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ & ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\)))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))) ) ) ) # ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ & ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ & ( (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	dataf => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\,
	combout => \Inst_frame_buf_1|q[5]~32_combout\);

-- Location: M10K_X69_Y13_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y24_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y21_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y20_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: LABCELL_X68_Y20_N0
\Inst_frame_buf_1|q[5]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[5]~30_combout\ = ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\)))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\))) ) ) ) # ( 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\)))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\,
	dataf => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\,
	combout => \Inst_frame_buf_1|q[5]~30_combout\);

-- Location: M10K_X76_Y18_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y17_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y17_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y19_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: LABCELL_X70_Y17_N30
\Inst_frame_buf_1|q[5]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[5]~33_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\)))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\)))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ & (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))) ) ) ) # ( 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\)))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\)))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ & (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\,
	dataf => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\,
	combout => \Inst_frame_buf_1|q[5]~33_combout\);

-- Location: M10K_X69_Y16_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y18_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y14_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y15_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: LABCELL_X70_Y17_N36
\Inst_frame_buf_1|q[5]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[5]~31_combout\ = ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\))) ) ) ) # ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ & ( 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\)))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))) ) ) ) # ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ & ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\)))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\))) ) ) ) # ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ & ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ & ( (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\,
	dataf => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\,
	combout => \Inst_frame_buf_1|q[5]~31_combout\);

-- Location: LABCELL_X45_Y21_N27
\Inst_frame_buf_1|q[5]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[5]~34_combout\ = ( \Inst_frame_buf_1|q[5]~31_combout\ & ( \Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|q[5]~32_combout\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_frame_buf_1|q[5]~33_combout\))) ) ) ) # ( !\Inst_frame_buf_1|q[5]~31_combout\ & ( \Selector45~0_combout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_frame_buf_1|q[5]~32_combout\)) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_frame_buf_1|q[5]~33_combout\))) ) ) ) # ( \Inst_frame_buf_1|q[5]~31_combout\ & ( !\Selector45~0_combout\ & ( (\Inst_frame_buf_1|q[5]~30_combout\) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) ) ) ) 
-- # ( !\Inst_frame_buf_1|q[5]~31_combout\ & ( !\Selector45~0_combout\ & ( (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & \Inst_frame_buf_1|q[5]~30_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datab => \Inst_frame_buf_1|ALT_INV_q[5]~32_combout\,
	datac => \Inst_frame_buf_1|ALT_INV_q[5]~30_combout\,
	datad => \Inst_frame_buf_1|ALT_INV_q[5]~33_combout\,
	datae => \Inst_frame_buf_1|ALT_INV_q[5]~31_combout\,
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[5]~34_combout\);

-- Location: LABCELL_X43_Y21_N15
\Inst_black_white|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Add1~1_sumout\ = SUM(( GND ) + ( \Inst_black_white|Add1~7\ ) + ( \Inst_black_white|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Inst_black_white|Add1~6\,
	sharein => \Inst_black_white|Add1~7\,
	sumout => \Inst_black_white|Add1~1_sumout\);

-- Location: LABCELL_X43_Y21_N39
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~6\,
	sumout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X42_Y21_N45
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~6\,
	sumout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X42_Y21_N18
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~6\,
	sumout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X42_Y21_N24
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[45]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[45]~0_combout\ = ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~5_sumout\ & ( 
-- !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	combout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[45]~0_combout\);

-- Location: LABCELL_X42_Y19_N12
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[45]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[45]~1_combout\ = ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~5_sumout\ & !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_5~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datac => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[45]~1_combout\);

-- Location: LABCELL_X43_Y20_N45
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[44]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[44]~2_combout\ = ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~9_sumout\ & ( 
-- !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[44]~2_combout\);

-- Location: LABCELL_X42_Y19_N0
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[44]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[44]~5_combout\ = ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[35]~3_combout\ & ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) ) # ( !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[35]~3_combout\ & ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[35]~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~4_combout\,
	datae => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[35]~3_combout\,
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[44]~5_combout\);

-- Location: LABCELL_X43_Y19_N57
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[52]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[52]~9_combout\ = ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[43]~8_combout\ ) ) # ( !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	datad => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[43]~8_combout\,
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[52]~9_combout\);

-- Location: LABCELL_X42_Y19_N24
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[42]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[42]~11_combout\ = ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~17_sumout\ & ( 
-- !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[42]~11_combout\);

-- Location: LABCELL_X42_Y19_N54
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[42]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[42]~12_combout\ = ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[33]~10_combout\ & ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[33]~10_combout\,
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[42]~12_combout\);

-- Location: LABCELL_X43_Y19_N27
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[50]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[50]~16_combout\ = ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[41]~15_combout\ ) ) # ( !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[41]~15_combout\,
	datad => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[50]~16_combout\);

-- Location: LABCELL_X43_Y20_N33
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[40]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[40]~17_combout\ = ( !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[40]~17_combout\);

-- Location: LABCELL_X42_Y19_N9
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[40]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[40]~18_combout\ = ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \Inst_black_white|Add1~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_black_white|ALT_INV_Add1~13_sumout\,
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[40]~18_combout\);

-- Location: LABCELL_X42_Y19_N6
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[48]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[48]~19_combout\ = ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \Inst_black_white|Add1~17_sumout\ ) ) # ( 
-- !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	datad => \Inst_black_white|ALT_INV_Add1~17_sumout\,
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[48]~19_combout\);

-- Location: LABCELL_X43_Y19_N0
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~30_cout\ = CARRY(( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[48]~19_combout\ ) + ( \Inst_black_white|Add1~21_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_black_white|ALT_INV_Add1~21_sumout\,
	datad => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[48]~19_combout\,
	cin => GND,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~30_cout\);

-- Location: LABCELL_X43_Y19_N3
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~26_cout\ = CARRY(( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~25_sumout\)) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[40]~18_combout\) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[40]~17_combout\)))) ) + ( VCC ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	datab => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[40]~17_combout\,
	datac => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[40]~18_combout\,
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~30_cout\,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~26_cout\);

-- Location: LABCELL_X43_Y19_N6
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~22_cout\ = CARRY(( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[50]~16_combout\ ) + ( VCC ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[50]~16_combout\,
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~26_cout\,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~22_cout\);

-- Location: LABCELL_X43_Y19_N9
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~18_cout\ = CARRY(( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~17_sumout\)))) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[42]~12_combout\)) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[42]~11_combout\))) ) + ( VCC ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~11_combout\,
	datac => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datad => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[42]~12_combout\,
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~22_cout\,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~18_cout\);

-- Location: LABCELL_X43_Y19_N12
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~14_cout\ = CARRY(( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[52]~9_combout\ ) + ( VCC ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[52]~9_combout\,
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~18_cout\,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~14_cout\);

-- Location: LABCELL_X43_Y19_N15
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~10_cout\ = CARRY(( VCC ) + ( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~9_sumout\)))) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[44]~5_combout\)) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[44]~2_combout\))) ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[44]~2_combout\,
	datab => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[44]~5_combout\,
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~14_cout\,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~10_cout\);

-- Location: LABCELL_X43_Y19_N18
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( VCC ) + ( (!\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~5_sumout\)))) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[45]~1_combout\)) # (\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|StageOut[45]~0_combout\))) ) + ( 
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~0_combout\,
	datab => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_StageOut[45]~1_combout\,
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~10_cout\,
	cout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~6_cout\);

-- Location: LABCELL_X43_Y19_N21
\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X42_Y19_N42
\Selector44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector44~0_combout\ = ( \Inst_ov7670_capture|d_latch\(1) & ( \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \Selector23~0_combout\ ) ) ) # ( \Inst_ov7670_capture|d_latch\(1) & ( 
-- !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) ) # ( !\Inst_ov7670_capture|d_latch\(1) & ( !\Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( !\Selector23~0_combout\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Selector23~0_combout\,
	datae => \Inst_ov7670_capture|ALT_INV_d_latch\(1),
	dataf => \Inst_black_white|Inst_binary_divider|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Selector44~0_combout\);

-- Location: M10K_X26_Y21_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y19_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y22_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y20_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: LABCELL_X45_Y22_N12
\Inst_frame_buf_1|q[0]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[0]~51_combout\ = ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\) # (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ & !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\)))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\) # (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ & 
-- ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\)))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ & !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datae => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portbdataout\,
	dataf => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portbdataout\,
	combout => \Inst_frame_buf_1|q[0]~51_combout\);

-- Location: M10K_X41_Y15_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y29_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y13_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y14_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: LABCELL_X45_Y21_N42
\Inst_frame_buf_1|q[0]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[0]~53_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\))) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\)) ) ) ) # ( 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portbdataout\,
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portbdataout\,
	dataf => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	combout => \Inst_frame_buf_1|q[0]~53_combout\);

-- Location: M10K_X26_Y18_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y23_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y20_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y26_N0
\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: LABCELL_X45_Y22_N6
\Inst_frame_buf_1|q[0]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[0]~52_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ & ( 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & ( !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portbdataout\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	dataf => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portbdataout\,
	combout => \Inst_frame_buf_1|q[0]~52_combout\);

-- Location: M10K_X38_Y16_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y16_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y27_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y28_N0
\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: LABCELL_X43_Y16_N39
\Inst_frame_buf_1|q[0]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[0]~50_combout\ = ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ & ( \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (((\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\)))) ) ) ) # ( 
-- \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\)) # 
-- (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\ & \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ & ( !\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ & ( 
-- (!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & (\Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ & 
-- (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\))) # (\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]~DUPLICATE_q\ & 
-- (((!\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~DUPLICATE_q\ & \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portbdataout\,
	datab => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[1]~DUPLICATE_q\,
	datac => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b[0]~DUPLICATE_q\,
	datad => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portbdataout\,
	datae => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	dataf => \Inst_frame_buf_1|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portbdataout\,
	combout => \Inst_frame_buf_1|q[0]~50_combout\);

-- Location: LABCELL_X45_Y21_N36
\Inst_frame_buf_1|q[0]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_1|q[0]~54_combout\ = ( \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( \Selector45~0_combout\ & ( \Inst_frame_buf_1|q[0]~53_combout\ ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( \Selector45~0_combout\ & ( \Inst_frame_buf_1|q[0]~52_combout\ ) ) ) # ( 
-- \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( !\Selector45~0_combout\ & ( \Inst_frame_buf_1|q[0]~51_combout\ ) ) ) # ( 
-- !\Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ( !\Selector45~0_combout\ & ( \Inst_frame_buf_1|q[0]~50_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_1|ALT_INV_q[0]~51_combout\,
	datab => \Inst_frame_buf_1|ALT_INV_q[0]~53_combout\,
	datac => \Inst_frame_buf_1|ALT_INV_q[0]~52_combout\,
	datad => \Inst_frame_buf_1|ALT_INV_q[0]~50_combout\,
	datae => \Inst_frame_buf_1|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	dataf => \ALT_INV_Selector45~0_combout\,
	combout => \Inst_frame_buf_1|q[0]~54_combout\);

-- Location: LABCELL_X35_Y37_N0
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~17_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(0) ) + ( VCC ) + ( !VCC ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~18\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(0),
	cin => GND,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~17_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~18\);

-- Location: LABCELL_X35_Y37_N3
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~21_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(1) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~18\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~22\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(1) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(1),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~18\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~21_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~22\);

-- Location: FF_X36_Y37_N53
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~21_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	sload => VCC,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(1));

-- Location: LABCELL_X35_Y37_N6
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~25_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter[2]~DUPLICATE_q\ ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~22\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~26\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter[2]~DUPLICATE_q\ ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter[2]~DUPLICATE_q\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~22\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~25_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~26\);

-- Location: FF_X36_Y37_N7
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~25_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	sload => VCC,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter[2]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y37_N9
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~29_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(3) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~26\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~30\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(3) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(3),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~26\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~29_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~30\);

-- Location: FF_X36_Y37_N2
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~29_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	sload => VCC,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(3));

-- Location: LABCELL_X35_Y37_N12
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~33_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(4) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~30\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~34\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(4) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(4),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~30\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~33_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~34\);

-- Location: FF_X35_Y37_N8
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~33_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	sload => VCC,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(4));

-- Location: LABCELL_X35_Y37_N15
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~5_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(5) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~34\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~6\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(5) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(5),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~34\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~5_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~6\);

-- Location: FF_X35_Y37_N56
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~5_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	sload => VCC,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(5));

-- Location: LABCELL_X35_Y37_N18
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~9_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(6) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~6\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~10\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(6) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(6),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~6\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~9_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~10\);

-- Location: FF_X36_Y37_N35
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~9_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	sload => VCC,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(6));

-- Location: LABCELL_X35_Y37_N21
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~13_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(7) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~10\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~14\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(7) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(7),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~10\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~13_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~14\);

-- Location: FF_X36_Y37_N26
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~13_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	sload => VCC,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(7));

-- Location: LABCELL_X35_Y37_N24
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~1_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(8) ) + ( GND ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(8),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~14\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~1_sumout\);

-- Location: FF_X35_Y37_N14
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~1_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	sload => VCC,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(8));

-- Location: FF_X35_Y37_N55
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~5_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	sload => VCC,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter[5]~DUPLICATE_q\);

-- Location: FF_X36_Y37_N8
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~25_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	sload => VCC,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(2));

-- Location: LABCELL_X36_Y37_N51
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~0_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(1) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(0) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(4) & 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter[5]~DUPLICATE_q\ & (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(2) & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(4),
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter[5]~DUPLICATE_q\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(2),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(3),
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(1),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(0),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~0_combout\);

-- Location: LABCELL_X36_Y37_N15
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~0_combout\ & ( 
-- (!\Inst_edge_detection|hsync_dummy~DUPLICATE_q\) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(8)) ) ) # ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~0_combout\ & ( (!\Inst_edge_detection|hsync_dummy~DUPLICATE_q\) # 
-- ((\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(8) & ((\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(6)) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010111111101010101011111110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_hsync_dummy~DUPLICATE_q\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(7),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(6),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(8),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter~0_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\);

-- Location: FF_X35_Y37_N52
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~17_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	sload => VCC,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(0));

-- Location: LABCELL_X36_Y37_N45
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~2_combout\ = ( \Inst_edge_detection|hsync_dummy~DUPLICATE_q\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~0_combout\ & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(8) & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~17_sumout\) ) ) ) # ( \Inst_edge_detection|hsync_dummy~DUPLICATE_q\ & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~0_combout\ & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~17_sumout\ & 
-- ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(8)) # ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(6) & 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100100010001000000000000000000010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(8),
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~17_sumout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(6),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(7),
	datae => \Inst_edge_detection|ALT_INV_hsync_dummy~DUPLICATE_q\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter~0_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~2_combout\);

-- Location: LABCELL_X36_Y37_N57
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~3_combout\ = ( \Inst_edge_detection|hsync_dummy~DUPLICATE_q\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~21_sumout\ & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(8)) # 
-- ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~0_combout\ & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(7) & 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter~0_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(7),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(6),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(8),
	datae => \Inst_edge_detection|ALT_INV_hsync_dummy~DUPLICATE_q\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~21_sumout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~3_combout\);

-- Location: LABCELL_X36_Y37_N54
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~4_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~25_sumout\ & ( 
-- \Inst_edge_detection|hsync_dummy~DUPLICATE_q\ & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(8)) # 
-- ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~0_combout\ & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(7) & 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111100011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter~0_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(7),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(8),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(6),
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~25_sumout\,
	dataf => \Inst_edge_detection|ALT_INV_hsync_dummy~DUPLICATE_q\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~4_combout\);

-- Location: LABCELL_X36_Y37_N0
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~5_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(8) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~29_sumout\ & ( (\Inst_edge_detection|hsync_dummy~DUPLICATE_q\ & 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(6) & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~0_combout\ & 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(7)))) ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(8) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~29_sumout\ & ( \Inst_edge_detection|hsync_dummy~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_hsync_dummy~DUPLICATE_q\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(6),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(7),
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(8),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~29_sumout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~5_combout\);

-- Location: LABCELL_X36_Y37_N27
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~6_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(7) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~33_sumout\ & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(8) & 
-- \Inst_edge_detection|hsync_dummy~DUPLICATE_q\) ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(7) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~33_sumout\ & ( (\Inst_edge_detection|hsync_dummy~DUPLICATE_q\ & 
-- ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(8)) # ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(6) & 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(8),
	datab => \Inst_edge_detection|ALT_INV_hsync_dummy~DUPLICATE_q\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(6),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter~0_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(7),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~33_sumout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~6_combout\);

-- Location: LABCELL_X36_Y37_N30
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~7_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(6) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~5_sumout\ & ( (\Inst_edge_detection|hsync_dummy~DUPLICATE_q\ & 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(8)) ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(6) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~5_sumout\ & ( (\Inst_edge_detection|hsync_dummy~DUPLICATE_q\ & 
-- ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(8)) # ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~0_combout\ & 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110010001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter~0_combout\,
	datab => \Inst_edge_detection|ALT_INV_hsync_dummy~DUPLICATE_q\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(8),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(7),
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(6),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~5_sumout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~7_combout\);

-- Location: LABCELL_X36_Y37_N9
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~8_combout\ = ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(8) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(7) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~9_sumout\ & 
-- \Inst_edge_detection|hsync_dummy~DUPLICATE_q\) ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(8) & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(7) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~9_sumout\ & 
-- (\Inst_edge_detection|hsync_dummy~DUPLICATE_q\ & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(6) & 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~0_combout\))) ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(8) & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(7) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~9_sumout\ & 
-- \Inst_edge_detection|hsync_dummy~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100000000000000010001000100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~9_sumout\,
	datab => \Inst_edge_detection|ALT_INV_hsync_dummy~DUPLICATE_q\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(6),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter~0_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(8),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(7),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~8_combout\);

-- Location: LABCELL_X36_Y37_N33
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~9_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(6) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~13_sumout\ & ( (\Inst_edge_detection|hsync_dummy~DUPLICATE_q\ & 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(8)) ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(6) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~13_sumout\ & ( (\Inst_edge_detection|hsync_dummy~DUPLICATE_q\ & 
-- ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(8)) # ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~0_combout\ & 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter~0_combout\,
	datab => \Inst_edge_detection|ALT_INV_hsync_dummy~DUPLICATE_q\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(7),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(8),
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(6),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~13_sumout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~9_combout\);

-- Location: LABCELL_X36_Y37_N24
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~10_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(7) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~1_sumout\ & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(8) & 
-- \Inst_edge_detection|hsync_dummy~DUPLICATE_q\) ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(7) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~1_sumout\ & ( (\Inst_edge_detection|hsync_dummy~DUPLICATE_q\ & 
-- ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(8)) # ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~0_combout\ & 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(8),
	datab => \Inst_edge_detection|ALT_INV_hsync_dummy~DUPLICATE_q\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(6),
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(7),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~1_sumout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~10_combout\);

-- Location: FF_X33_Y38_N16
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~23_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(0));

-- Location: FF_X35_Y37_N40
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~17_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	sload => VCC,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(2));

-- Location: FF_X34_Y37_N17
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(1));

-- Location: FF_X34_Y37_N23
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(3));

-- Location: FF_X35_Y37_N58
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~21_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	sload => VCC,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(4));

-- Location: MLABCELL_X34_Y37_N21
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~20_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(3) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(4) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(0) & 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(2) $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(1)))) ) ) ) # ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(3) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(4) & ( 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(0) & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(2) $ 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000101000001000000000000000000000000000000000100000101000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(0),
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(2),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(1),
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(3),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(4),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~20_combout\);

-- Location: FF_X36_Y36_N44
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(17));

-- Location: LABCELL_X35_Y37_N36
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[18]~feeder_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~1_sumout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[18]~feeder_combout\);

-- Location: FF_X35_Y37_N37
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[18]~feeder_combout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(18));

-- Location: LABCELL_X36_Y36_N42
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~18_combout\ = ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(17) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(18) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(17) & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(17),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(18),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~18_combout\);

-- Location: FF_X35_Y37_N23
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~13_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(16));

-- Location: FF_X35_Y38_N22
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(13));

-- Location: FF_X35_Y37_N17
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~5_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(12));

-- Location: FF_X36_Y37_N14
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter[5]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(11));

-- Location: FF_X35_Y37_N47
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(15));

-- Location: FF_X35_Y37_N20
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~9_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(14));

-- Location: LABCELL_X35_Y37_N45
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~19_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(15) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(14) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(16) & 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(13) & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(12) $ 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(11))))) ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(15) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(14) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(16) & 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(13) & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(12) $ 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(11))))) ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(15) & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(14) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(16) & 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(13) & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(12) $ 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(11))))) ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(15) & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(14) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(16) & 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(13) & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(12) $ 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000010000000000010000100000000000100001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(16),
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(13),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(12),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(11),
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(15),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(14),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~19_combout\);

-- Location: FF_X35_Y37_N26
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~33_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	sload => VCC,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(10));

-- Location: FF_X36_Y36_N32
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter[2]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(5));

-- Location: LABCELL_X35_Y38_N3
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[9]~feeder_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(4),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[9]~feeder_combout\);

-- Location: FF_X35_Y38_N4
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(9));

-- Location: LABCELL_X35_Y38_N0
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[7]~feeder_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(3),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[7]~feeder_combout\);

-- Location: FF_X35_Y38_N1
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(7));

-- Location: FF_X36_Y37_N10
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~25_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	sload => VCC,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(6));

-- Location: FF_X36_Y37_N4
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~29_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	sload => VCC,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(8));

-- Location: LABCELL_X36_Y36_N12
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~21_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(6) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(8) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(5) & 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(7) & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(10) $ 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(9))))) ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(6) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(8) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(5) & 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(7) & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(10) $ 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(9))))) ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(6) & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(8) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(5) & 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(7) & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(10) $ 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(9))))) ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(6) & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(8) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(5) & 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(7) & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(10) $ 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000000000001000010000000000000000100001000000000000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(10),
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(5),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(9),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(7),
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(6),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(8),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~21_combout\);

-- Location: M10K_X38_Y37_N0
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "do_edge_detection:Inst_edge_detection|edge_sobel_wrapper:Inst_edge_sobel_wrapper|CacheSystem:CacheSystem|DoubleFiFOLineBuffer:DoubleLineBuffer|FIFOLineBuffer:LineBuffer1|altsyncram:ram_array_rtl_0|altsyncram_bio1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 320,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 9,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 20,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 320,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~23_combout\,
	portbre => VCC,
	portbaddrstall => \Inst_edge_detection|ALT_INV_vsync_dummy~q\,
	clk0 => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	portadatain => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X36_Y36_N56
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_frame_buf_1|q[2]~49_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(21));

-- Location: LABCELL_X36_Y36_N48
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~23_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(21) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~21_combout\ & ( ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~18_combout\ & 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~19_combout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~20_combout\))) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a2\) ) ) ) # ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(21) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~21_combout\ & ( 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a2\ & (((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~19_combout\) # 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~20_combout\)) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~18_combout\))) ) ) ) # ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(21) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~21_combout\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a2\ ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(21) 
-- & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~21_combout\ & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a2\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010100010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ALT_INV_ram_block1a2\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array~18_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array~19_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array~20_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(21),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array~21_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~23_combout\);

-- Location: FF_X36_Y36_N49
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|pdata_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~23_combout\,
	ena => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|pdata_out\(6));

-- Location: FF_X36_Y36_N17
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_frame_buf_1|q[1]~59_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(20));

-- Location: LABCELL_X36_Y36_N0
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~25_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a1\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(20) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a1\ & 
-- ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(20) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~20_combout\ & 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~18_combout\ & (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~19_combout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~21_combout\))) ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a1\ & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(20) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~20_combout\) # 
-- (((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~19_combout\) # (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~21_combout\)) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~18_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111101100000000000001001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array~20_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array~18_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array~19_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array~21_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ALT_INV_ram_block1a1\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(20),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~25_combout\);

-- Location: FF_X36_Y36_N1
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|pdata_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~25_combout\,
	ena => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|pdata_out\(5));

-- Location: LABCELL_X36_Y36_N57
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[19]~feeder_combout\ = ( \Inst_frame_buf_1|q[0]~54_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_frame_buf_1|ALT_INV_q[0]~54_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[19]~feeder_combout\);

-- Location: FF_X36_Y36_N59
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(19));

-- Location: LABCELL_X36_Y36_N21
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~24_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(19) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~20_combout\ & ( ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~18_combout\ & 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~21_combout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~19_combout\))) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a0~portbdataout\) ) ) ) # ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(19) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~20_combout\ & ( 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a0~portbdataout\ & 
-- (((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~21_combout\) # (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~19_combout\)) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~18_combout\))) ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(19) & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~20_combout\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a0~portbdataout\ ) ) ) # ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(19) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~20_combout\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a0~portbdataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010100010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array~18_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array~21_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array~19_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(19),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array~20_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~24_combout\);

-- Location: FF_X36_Y36_N22
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|pdata_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~24_combout\,
	ena => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|pdata_out\(4));

-- Location: FF_X36_Y36_N40
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_frame_buf_1|q[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(22));

-- Location: LABCELL_X36_Y36_N9
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~22_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(22) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~18_combout\ & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a3\ ) ) ) # ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(22) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~18_combout\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a3\ ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(22) 
-- & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~18_combout\ & ( ((\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~20_combout\ & 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~21_combout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~19_combout\))) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a3\) ) ) ) # ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0_bypass\(22) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~18_combout\ & ( 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ram_block1a3\ & ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~20_combout\) # 
-- ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~21_combout\) # (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~19_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010100010101010101011101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array~20_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array~21_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array~19_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array_rtl_0_bypass\(22),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ram_array~18_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~22_combout\);

-- Location: FF_X36_Y36_N10
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|pdata_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ram_array~22_combout\,
	ena => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|pdata_out\(7));

-- Location: FF_X34_Y38_N50
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|pdata_out\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(23));

-- Location: MLABCELL_X34_Y38_N48
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[7]~2_combout\ = (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[5]~0_combout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(23))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6[5]~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache2\(23),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[7]~2_combout\);

-- Location: LABCELL_X37_Y39_N27
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~1_combout\ = ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(7) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(6) & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(6),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(8),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(7),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~1_combout\);

-- Location: LABCELL_X36_Y39_N0
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~1_combout\ = ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~1_combout\ & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~0_combout\ & ( 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~1_combout\ & (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~0_combout\ & ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~0_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~0_combout\)))) ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~1_combout\ & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~0_combout\ & 
-- ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~1_combout\ & (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~0_combout\ & ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~0_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~0_combout\)))) ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~1_combout\ & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~0_combout\ 
-- & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~1_combout\ & (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~0_combout\ & ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~0_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000101000001000000010100000100000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~1_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal2~0_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~0_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~1_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~0_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~1_combout\);

-- Location: LABCELL_X36_Y39_N54
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[7]~0_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~1_combout\ & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\ & ( 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~0_combout\ & ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~0_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~0_combout\)))) ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~1_combout\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\ & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~0_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~0_combout\))) ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~1_combout\ & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\ 
-- & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~0_combout\ & ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~0_combout\) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~0_combout\))) ) ) 
-- ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~1_combout\ & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\ & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~0_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111110000001111000001000100010101010100000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal2~0_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~0_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~1_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_LessThan1~0_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[7]~0_combout\);

-- Location: LABCELL_X35_Y39_N18
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~0_combout\ & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~1_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~0_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3_combout\);

-- Location: LABCELL_X35_Y39_N6
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]~0_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~1_combout\ & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~0_combout\ & 
-- (((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\)) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011000100110011001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~3_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~0_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_LessThan1~0_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~1_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]~0_combout\);

-- Location: LABCELL_X37_Y39_N54
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~0_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(0) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~2_combout\ & ( 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(8) & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~0_combout\) ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(0) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~2_combout\ & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(8) & (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~0_combout\ & 
-- ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~0_combout\) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(1))))) ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(0) & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~2_combout\ & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(8) ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(0) & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~2_combout\ & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000100000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(8),
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~0_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(1),
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(0),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~0_combout\);

-- Location: LABCELL_X35_Y39_N51
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~1_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3_combout\ & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~2_combout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~1_combout\) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3_combout\ & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~2_combout\ & 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~0_combout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal2~2_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal2~1_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~3_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~1_combout\);

-- Location: MLABCELL_X34_Y39_N45
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~1_combout\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|fsync_temp~combout\ ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~1_combout\ & ( 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|fsync_temp~combout\ & (((\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]~0_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[7]~0_combout\)) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100110011000100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~1_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_fsync_temp~combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3[7]~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2[4]~0_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~1_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\);

-- Location: MLABCELL_X34_Y38_N51
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\(7) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\(7) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[7]~2_combout\) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\(7) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[7]~2_combout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6[7]~2_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6\(7),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\(7));

-- Location: FF_X36_Y37_N23
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter[5]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(11));

-- Location: FF_X35_Y37_N43
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(13));

-- Location: LABCELL_X36_Y37_N36
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[12]~feeder_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~5_sumout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[12]~feeder_combout\);

-- Location: FF_X36_Y37_N38
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[12]~feeder_combout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(12));

-- Location: FF_X36_Y37_N41
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~9_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	sload => VCC,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(14));

-- Location: FF_X36_Y37_N20
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(15));

-- Location: FF_X36_Y37_N44
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~13_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	sload => VCC,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(16));

-- Location: LABCELL_X36_Y37_N18
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~19_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(15) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(16) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(11) & 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(12) & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(13) $ 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(14))))) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(11) & 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(12) & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(13) $ 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(14))))) ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(15) & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(16) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(11) & 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(12) & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(13) $ 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(14))))) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(11) & 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(12) & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(13) $ 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000100001000000000000000000000000000000001000010000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(11),
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(13),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(12),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(14),
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(15),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(16),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~19_combout\);

-- Location: LABCELL_X35_Y37_N30
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[18]~feeder_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~1_sumout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[18]~feeder_combout\);

-- Location: FF_X35_Y37_N31
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[18]~feeder_combout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(18));

-- Location: FF_X34_Y37_N14
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(17));

-- Location: MLABCELL_X34_Y37_N12
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~18_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(17) & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(18) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(17) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111100001111000000001111000011111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(18),
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(17),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~18_combout\);

-- Location: FF_X34_Y37_N20
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|pdata_out\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(22));

-- Location: MLABCELL_X34_Y37_N3
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[7]~feeder_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter\(3),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[7]~feeder_combout\);

-- Location: FF_X34_Y37_N5
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(7));

-- Location: LABCELL_X35_Y37_N48
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[10]~feeder_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~33_sumout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[10]~feeder_combout\);

-- Location: FF_X35_Y37_N50
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[10]~feeder_combout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(10));

-- Location: MLABCELL_X34_Y37_N0
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[5]~feeder_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter[2]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_ColsCounter[2]~DUPLICATE_q\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[5]~feeder_combout\);

-- Location: FF_X34_Y37_N2
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(5));

-- Location: LABCELL_X35_Y37_N33
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[8]~feeder_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_Add0~29_sumout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[8]~feeder_combout\);

-- Location: FF_X35_Y37_N34
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[8]~feeder_combout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(8));

-- Location: FF_X34_Y37_N8
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(9));

-- Location: FF_X35_Y37_N10
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~25_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	sload => VCC,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(6));

-- Location: MLABCELL_X34_Y37_N6
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~21_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(9) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(6) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(10) & 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(5) & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(7) $ 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(8))))) ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(9) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(6) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(10) & 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(5) & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(7) $ 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(8))))) ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(9) & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(6) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(10) & 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(5) & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(7) $ 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(8))))) ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(9) & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(6) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(10) & 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(5) & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(7) $ 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001000000001000000001000000001000000001000000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(7),
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(10),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(5),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(8),
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(9),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(6),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~21_combout\);

-- Location: FF_X35_Y37_N28
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~17_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	sload => VCC,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(2));

-- Location: FF_X34_Y37_N41
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~23_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(0));

-- Location: FF_X36_Y37_N49
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|Add0~21_sumout\,
	sclr => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter~1_combout\,
	sload => VCC,
	ena => \Inst_edge_detection|vsync_dummy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(4));

-- Location: FF_X34_Y37_N38
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(3));

-- Location: FF_X34_Y37_N11
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ColsCounter\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(1));

-- Location: MLABCELL_X34_Y37_N36
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~20_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(3) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(1) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(2) & 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(0) & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(4))) ) ) ) # ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(3) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(1) & ( 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(2) & (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(0) & 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(4))) ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(3) & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(1) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(2) & 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(0) & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(4))) ) ) ) # ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(3) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(1) & ( 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(2) & (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(0) & 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000000000100000001000010000000100000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(2),
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(0),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(4),
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(3),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(1),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~20_combout\);

-- Location: MLABCELL_X34_Y37_N24
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~22_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~20_combout\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ram_block1a3\ & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~19_combout\) # 
-- (((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~21_combout\) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(22))) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~18_combout\)) ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~20_combout\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ram_block1a3\ ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~20_combout\ & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ram_block1a3\ & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~19_combout\ & 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~18_combout\ & (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(22) & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~21_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010011111111111111111111111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array~19_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array~18_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(22),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array~21_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array~20_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~22_combout\);

-- Location: FF_X34_Y37_N25
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|pdata_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~22_combout\,
	ena => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|pdata_out\(7));

-- Location: FF_X35_Y39_N38
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|pdata_out\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(23));

-- Location: LABCELL_X35_Y39_N36
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[7]~1_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(23) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]~0_combout\ & ( 
-- ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~1_combout\ & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~0_combout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~3_combout\))) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[7]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~1_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~0_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3[7]~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal2~3_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache3\(23),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2[4]~0_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[7]~1_combout\);

-- Location: LABCELL_X33_Y39_N42
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(7) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[7]~1_combout\ ) ) # ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3[7]~1_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3\(7),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(7));

-- Location: MLABCELL_X34_Y36_N3
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2[22]~feeder_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|pdata_out\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_pdata_out\(6),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2[22]~feeder_combout\);

-- Location: FF_X34_Y36_N4
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(22));

-- Location: MLABCELL_X34_Y38_N3
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[6]~1_combout\ = ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[5]~0_combout\ & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(22) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache2\(22),
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6[5]~0_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[6]~1_combout\);

-- Location: MLABCELL_X34_Y39_N27
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\(6) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\(6) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[6]~1_combout\) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\(6) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[6]~1_combout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6[6]~1_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6\(6),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\(6));

-- Location: MLABCELL_X34_Y37_N45
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[21]~feeder_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|pdata_out\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|ALT_INV_pdata_out\(6),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[21]~feeder_combout\);

-- Location: FF_X34_Y37_N47
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(21));

-- Location: MLABCELL_X34_Y37_N57
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~24_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(21) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~19_combout\ & ( ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~18_combout\ & 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~21_combout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~20_combout\))) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ram_block1a2\) ) ) ) # ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(21) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~19_combout\ & ( 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ram_block1a2\ & (((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~21_combout\) # 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~20_combout\)) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~18_combout\))) ) ) ) # ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(21) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~19_combout\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ram_block1a2\ ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(21) 
-- & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~19_combout\ & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ram_block1a2\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010100010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ALT_INV_ram_block1a2\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array~18_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array~21_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array~20_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(21),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array~19_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~24_combout\);

-- Location: FF_X34_Y37_N58
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|pdata_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~24_combout\,
	ena => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|pdata_out\(6));

-- Location: FF_X35_Y39_N40
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|pdata_out\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(22));

-- Location: LABCELL_X35_Y39_N39
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[6]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[6]~2_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(22) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]~0_combout\ & ( 
-- ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~1_combout\ & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~0_combout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~3_combout\))) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[7]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~1_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~0_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal2~3_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3[7]~0_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache3\(22),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2[4]~0_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[6]~2_combout\);

-- Location: MLABCELL_X34_Y39_N24
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(6) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(6) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[6]~2_combout\) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(6) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[6]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3[6]~2_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3\(6),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(6));

-- Location: FF_X34_Y38_N55
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|pdata_out\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(21));

-- Location: MLABCELL_X34_Y38_N54
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[5]~3_combout\ = (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[5]~0_combout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(21))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6[5]~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache2\(21),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[5]~3_combout\);

-- Location: MLABCELL_X34_Y38_N57
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\(5) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[5]~3_combout\ ) ) # ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6[5]~3_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6\(5),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\(5));

-- Location: FF_X33_Y38_N46
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|pdata_out\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(20));

-- Location: MLABCELL_X34_Y37_N33
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~26_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ram_block1a1\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(20) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ram_block1a1\ & 
-- ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(20) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~19_combout\ & 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~21_combout\ & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~18_combout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~20_combout\))) ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ram_block1a1\ & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(20) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~19_combout\) # 
-- ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~21_combout\) # ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~20_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111110111100000000000100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array~19_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array~21_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array~18_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array~20_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ALT_INV_ram_block1a1\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(20),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~26_combout\);

-- Location: FF_X34_Y37_N34
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|pdata_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~26_combout\,
	ena => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|pdata_out\(5));

-- Location: FF_X35_Y39_N47
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|pdata_out\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(21));

-- Location: LABCELL_X35_Y39_N45
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[5]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[5]~4_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(21) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]~0_combout\ & ( 
-- ((\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~3_combout\ & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~0_combout\ & !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~1_combout\))) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[7]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3[7]~0_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal2~3_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~1_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache3\(21),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2[4]~0_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[5]~4_combout\);

-- Location: LABCELL_X33_Y39_N21
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(5) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(5) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[5]~4_combout\ ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(5) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[5]~4_combout\ ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(5) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3[5]~4_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3\(5),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(5));

-- Location: FF_X34_Y38_N16
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|pdata_out\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(20));

-- Location: MLABCELL_X34_Y38_N15
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[4]~4_combout\ = (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[5]~0_combout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(20))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6[5]~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache2\(20),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[4]~4_combout\);

-- Location: LABCELL_X33_Y38_N21
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\(4) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\(4) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[4]~4_combout\) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\(4) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6[4]~4_combout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6[4]~4_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6\(4),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\(4));

-- Location: MLABCELL_X34_Y38_N30
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~17_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(5) ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\(4) ) + ( !VCC ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~18\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(5) ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\(4) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3\(5),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6\(4),
	cin => GND,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~17_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~18\);

-- Location: MLABCELL_X34_Y38_N33
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~13_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(6) ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\(5) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~18\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~14\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(6) ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\(5) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3\(6),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6\(5),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~18\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~13_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~14\);

-- Location: MLABCELL_X34_Y38_N36
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~1_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(7) ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\(6) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~14\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~2\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(7) ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\(6) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3\(7),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6\(6),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~14\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~1_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~2\);

-- Location: MLABCELL_X34_Y38_N39
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~5_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\(7) ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~2\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~6\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out6\(7) ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out6\(7),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~2\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~5_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~6\);

-- Location: MLABCELL_X34_Y38_N42
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~9_sumout\ = SUM(( GND ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~6\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~9_sumout\);

-- Location: FF_X35_Y39_N22
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_frame_buf_1|q[3]~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(23));

-- Location: LABCELL_X35_Y39_N21
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[7]~0_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\ & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\ & 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(23) & ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\)))) ) ) # ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\ & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(23) & ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101111000000001010111100000000001000110000000000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_LessThan1~0_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~2_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache1\(23),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[7]~0_combout\);

-- Location: MLABCELL_X34_Y39_N30
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(7) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(7) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[7]~0_combout\) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(7) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[7]~0_combout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9[7]~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9\(7),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(7));

-- Location: FF_X34_Y38_N32
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_frame_buf_1|q[2]~49_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(22));

-- Location: LABCELL_X33_Y39_N3
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[6]~1_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\ & ( 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(22)) ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\ & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\ & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(22))) ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(22) ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\ & ( 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011110000111100000100000001000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~2_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_LessThan1~0_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache1\(22),
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[6]~1_combout\);

-- Location: MLABCELL_X34_Y39_N18
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(6) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(6) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[6]~1_combout\) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(6) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[6]~1_combout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9[6]~1_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9\(6),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(6));

-- Location: FF_X34_Y38_N13
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_frame_buf_1|q[1]~59_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(21));

-- Location: MLABCELL_X34_Y38_N12
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[5]~3_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(21) & 
-- ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\))) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & 
-- ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\ & (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(21) & ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001010000000001000101000000000110011110000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_LessThan1~0_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~2_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~2_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache1\(21),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[5]~3_combout\);

-- Location: MLABCELL_X34_Y39_N42
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(5) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(5) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[5]~3_combout\) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(5) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[5]~3_combout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9[5]~3_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9\(5),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(5));

-- Location: FF_X35_Y38_N31
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|ALT_INV_clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer1|pdata_out\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(19));

-- Location: MLABCELL_X34_Y37_N48
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~25_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(19) & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ram_block1a0\ ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(19) & 
-- ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ram_block1a0\ & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~19_combout\) # 
-- (((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~20_combout\) # (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~21_combout\)) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~18_combout\)) ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0_bypass\(19) & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ram_block1a0\ & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~19_combout\ & 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~18_combout\ & (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~20_combout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~21_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010011111111111110111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array~19_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array~18_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array~20_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array~21_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ALT_INV_ram_array_rtl_0_bypass\(19),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array_rtl_0|auto_generated|ALT_INV_ram_block1a0\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~25_combout\);

-- Location: FF_X34_Y37_N49
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|pdata_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~25_combout\,
	ena => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|ram_array~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|pdata_out\(4));

-- Location: FF_X35_Y39_N43
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|DoubleLineBuffer|LineBuffer2|pdata_out\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(20));

-- Location: LABCELL_X35_Y39_N42
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[4]~3_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(20) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]~0_combout\ & ( 
-- ((\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~3_combout\ & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~1_combout\ & !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~0_combout\))) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[7]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3[7]~0_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal2~3_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~1_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~0_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache3\(20),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2[4]~0_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[4]~3_combout\);

-- Location: MLABCELL_X34_Y39_N15
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(4) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(4) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[4]~3_combout\) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(4) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3[4]~3_combout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3[4]~3_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3\(4),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(4));

-- Location: FF_X34_Y39_N22
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_frame_buf_1|q[0]~54_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(20));

-- Location: MLABCELL_X34_Y39_N21
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[4]~2_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\ & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(20) & 
-- ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\))) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\ & ( 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\ & (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(20) & ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001010000000001000101000000000110011110000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~2_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_LessThan1~0_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache1\(20),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[4]~2_combout\);

-- Location: MLABCELL_X34_Y39_N36
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(4) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9[4]~2_combout\ ) ) # ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9[4]~2_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9\(4),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(4));

-- Location: LABCELL_X33_Y38_N30
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~17_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(4) ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(4) ) + ( !VCC ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~18\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(4) ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(4) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3\(4),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9\(4),
	cin => GND,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~17_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~18\);

-- Location: LABCELL_X33_Y38_N33
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~21_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~17_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(5) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~18\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~22\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~17_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(5) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9\(5),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add0~17_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~18\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~21_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~22\);

-- Location: LABCELL_X33_Y38_N36
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~13_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~13_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(6) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~22\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~14\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~13_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(6) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add0~13_sumout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9\(6),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~22\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~13_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~14\);

-- Location: LABCELL_X33_Y38_N39
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~1_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~1_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(7) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~14\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~2\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~1_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(7) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add0~1_sumout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9\(7),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~14\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~1_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~2\);

-- Location: LABCELL_X33_Y38_N42
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~5_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~5_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~2\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~6\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~5_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add0~5_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~2\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~5_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~6\);

-- Location: LABCELL_X33_Y38_N45
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~9_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add0~9_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add0~9_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~6\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~9_sumout\);

-- Location: FF_X35_Y39_N59
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(15));

-- Location: FF_X35_Y39_N32
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(7));

-- Location: LABCELL_X35_Y39_N30
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~4_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\ & 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~3_combout\ & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]~0_combout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(7)))) ) ) # ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]~0_combout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~2_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal2~3_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2[4]~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache3\(7),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~4_combout\);

-- Location: MLABCELL_X34_Y39_N12
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(7) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(7) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~4_combout\) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(7) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~4_combout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~4_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1\(7),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(7));

-- Location: FF_X35_Y39_N56
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(14));

-- Location: FF_X35_Y39_N35
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(6));

-- Location: LABCELL_X35_Y39_N33
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[6]~5_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\ & 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~3_combout\ & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]~0_combout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(6)))) ) ) # ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]~0_combout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~2_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal2~3_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2[4]~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache3\(6),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[6]~5_combout\);

-- Location: LABCELL_X33_Y39_N30
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(6) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[6]~5_combout\ ) ) # ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[6]~5_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1\(6),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(6));

-- Location: FF_X35_Y39_N29
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(13));

-- Location: FF_X35_Y39_N5
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(5));

-- Location: LABCELL_X35_Y39_N3
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[5]~7_combout\ = ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]~0_combout\ & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(5) & 
-- ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\) # ((\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\ & !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011011100000000001101110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~2_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal2~3_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache3\(5),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2[4]~0_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[5]~7_combout\);

-- Location: LABCELL_X33_Y39_N15
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(5) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(5) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[5]~7_combout\) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(5) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[5]~7_combout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[5]~7_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1\(5),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(5));

-- Location: FF_X35_Y39_N25
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(12));

-- Location: FF_X35_Y39_N2
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(4));

-- Location: LABCELL_X35_Y39_N0
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[4]~6_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~3_combout\ & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]~0_combout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(4))) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~3_combout\ & ( 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]~0_combout\ & (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(4) & ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011010000000000001101000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~2_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2[4]~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache3\(4),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal2~3_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[4]~6_combout\);

-- Location: MLABCELL_X34_Y41_N54
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(4) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(4) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[4]~6_combout\ ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(4) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[4]~6_combout\ ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(4) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[4]~6_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1\(4),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(4));

-- Location: MLABCELL_X34_Y41_N0
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~21_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~17_sumout\ $ (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(4)) ) + ( !VCC ) + ( !VCC ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~22\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~17_sumout\ $ (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(4)) ) + ( !VCC ) + ( !VCC ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~23\ = SHARE((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(4)) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~17_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000011001111001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add1~17_sumout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1\(4),
	cin => GND,
	sharein => GND,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~21_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~22\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~23\);

-- Location: MLABCELL_X34_Y41_N3
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~25_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(5) $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~21_sumout\) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~23\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~22\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~26\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(5) $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~21_sumout\) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~23\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~22\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~27\ = SHARE((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(5) & \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~21_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1\(5),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add1~21_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~22\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~23\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~25_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~26\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~27\);

-- Location: MLABCELL_X34_Y41_N6
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~17_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~13_sumout\ $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(6)) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~27\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~26\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~18\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~13_sumout\ $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(6)) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~27\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~26\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~19\ = SHARE((\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~13_sumout\ & !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add1~13_sumout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1\(6),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~26\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~27\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~17_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~18\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~19\);

-- Location: MLABCELL_X34_Y41_N9
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~5_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(7) $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~1_sumout\) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~19\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~18\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~6\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(7) $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~1_sumout\) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~19\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~18\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~7\ = SHARE((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(7) & \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1\(7),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add1~1_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~18\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~19\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~5_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~6\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~7\);

-- Location: MLABCELL_X34_Y41_N12
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~9_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~5_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~7\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~6\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~10\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~5_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~7\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~6\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~11\ = SHARE(\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add1~5_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~6\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~7\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~9_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~10\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~11\);

-- Location: MLABCELL_X34_Y41_N15
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~13_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~9_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~11\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~10\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~14\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~9_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~11\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~10\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~15\ = SHARE(\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add1~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add1~9_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~10\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~11\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~13_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~14\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~15\);

-- Location: MLABCELL_X34_Y41_N18
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~1_sumout\ = SUM(( VCC ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~15\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~14\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~15\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~1_sumout\);

-- Location: FF_X34_Y38_N46
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(15));

-- Location: FF_X34_Y39_N5
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(7));

-- Location: LABCELL_X37_Y39_N0
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\ & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal2~3_combout\ & 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~1_combout\ & (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~0_combout\ & !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(1)))) ) ) # ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\ & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~1_combout\ & (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~0_combout\ & 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|num\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000010000000000000011000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal2~3_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~1_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ColsCounter|ALT_INV_num\(1),
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3_combout\);

-- Location: MLABCELL_X34_Y39_N3
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[7]~1_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(7) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3_combout\ & ( 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\ & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3_combout\)))) ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(7) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3_combout\ & ( 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\) # (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000100000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~2_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_LessThan1~0_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~3_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache2\(7),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~3_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[7]~1_combout\);

-- Location: MLABCELL_X34_Y39_N51
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(7) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(7) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[7]~1_combout\) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(7) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[7]~1_combout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out4[7]~1_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out4\(7),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(7));

-- Location: FF_X36_Y38_N46
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(14));

-- Location: FF_X34_Y39_N2
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(6));

-- Location: MLABCELL_X34_Y39_N0
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[6]~0_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(6) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3_combout\ & ( 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\ & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3_combout\)))) ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(6) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3_combout\ & ( 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\) # (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000100010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~2_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_LessThan1~0_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~3_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache2\(6),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~3_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[6]~0_combout\);

-- Location: MLABCELL_X34_Y39_N9
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(6) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(6) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[6]~0_combout\) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(6) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[6]~0_combout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out4[6]~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out4\(6),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(6));

-- Location: FF_X36_Y39_N4
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(13));

-- Location: FF_X35_Y39_N10
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(5));

-- Location: MLABCELL_X34_Y39_N54
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[5]~2_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(5) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3_combout\ & ( 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\ & ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3_combout\)))) ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(5) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3_combout\ & ( 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\) # (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000110000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~3_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~2_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_LessThan1~0_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache2\(5),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~3_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[5]~2_combout\);

-- Location: MLABCELL_X34_Y39_N6
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(5) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(5) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[5]~2_combout\) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(5) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[5]~2_combout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out4[5]~2_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out4\(5),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(5));

-- Location: FF_X34_Y39_N25
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(12));

-- Location: FF_X34_Y39_N59
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(4));

-- Location: MLABCELL_X34_Y39_N57
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[4]~3_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(4) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3_combout\ & ( 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\ & ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3_combout\)))) ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache2\(4) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~3_combout\ & ( 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\) # (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~3_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_LessThan1~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~2_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache2\(4),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~3_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[4]~3_combout\);

-- Location: MLABCELL_X34_Y39_N48
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(4) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(4) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[4]~3_combout\) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(4) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4[4]~3_combout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out4[4]~3_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out4\(4),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(4));

-- Location: MLABCELL_X34_Y41_N30
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~30_cout\ = CARRY(( VCC ) + ( !VCC ) + ( !VCC ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~31\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sharein => GND,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~30_cout\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~31\);

-- Location: MLABCELL_X34_Y41_N33
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~21_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~21_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~31\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~30_cout\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~22\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~21_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~31\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~30_cout\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~23\ = SHARE(\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add2~21_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~30_cout\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~31\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~21_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~22\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~23\);

-- Location: MLABCELL_X34_Y41_N36
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~25_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(4) $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~25_sumout\) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~23\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~22\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~26\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(4) $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~25_sumout\) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~23\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~22\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~27\ = SHARE((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(4) & \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~25_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out4\(4),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add2~25_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~22\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~23\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~25_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~26\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~27\);

-- Location: MLABCELL_X34_Y41_N39
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~17_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(5) $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~17_sumout\) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~27\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~26\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~18\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(5) $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~17_sumout\) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~27\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~26\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~19\ = SHARE((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(5) & \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~17_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out4\(5),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add2~17_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~26\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~27\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~17_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~18\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~19\);

-- Location: MLABCELL_X34_Y41_N42
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~5_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~5_sumout\ $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(6)) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~19\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~18\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~6\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~5_sumout\ $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(6)) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~19\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~18\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~7\ = SHARE((\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~5_sumout\ & !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add2~5_sumout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out4\(6),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~18\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~19\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~5_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~6\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~7\);

-- Location: MLABCELL_X34_Y41_N45
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~9_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~9_sumout\ $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(7)) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~7\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~6\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~10\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~9_sumout\ $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(7)) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~7\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~6\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~11\ = SHARE((\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~9_sumout\ & !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out4\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add2~9_sumout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out4\(7),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~6\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~7\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~9_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~10\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~11\);

-- Location: MLABCELL_X34_Y41_N48
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~13_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~13_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~11\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~10\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~14\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~13_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~11\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~10\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~15\ = SHARE(\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000001100110011001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add2~13_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~10\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~11\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~13_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~14\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~15\);

-- Location: MLABCELL_X34_Y41_N51
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~1_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add2~1_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~15\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add2~1_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~14\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~15\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~1_sumout\);

-- Location: FF_X34_Y38_N2
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(15));

-- Location: FF_X34_Y38_N26
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(7));

-- Location: MLABCELL_X34_Y38_N24
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[7]~0_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(7) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\ & ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\) # ((\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\)))) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\ & (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3_combout\ & ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010101100111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_LessThan1~0_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~2_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~2_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~3_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache1\(7),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[7]~0_combout\);

-- Location: MLABCELL_X34_Y39_N39
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(7) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(7) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[7]~0_combout\) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(7) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[7]~0_combout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7[7]~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7\(7),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(7));

-- Location: FF_X34_Y38_N38
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(14));

-- Location: FF_X34_Y38_N23
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(6));

-- Location: MLABCELL_X34_Y38_N21
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[6]~1_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(6) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\ & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\ & ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3_combout\)))) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\ & (((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111010000110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~2_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~2_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~3_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_LessThan1~0_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache1\(6),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[6]~1_combout\);

-- Location: LABCELL_X33_Y38_N51
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(6) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(6) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[6]~1_combout\) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(6) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[6]~1_combout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7[6]~1_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7\(6),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(6));

-- Location: FF_X34_Y38_N8
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(13));

-- Location: FF_X34_Y38_N5
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(5));

-- Location: MLABCELL_X34_Y38_N18
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[5]~3_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(5) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\ & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\ & ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3_combout\)))) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\ & (((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110100001101110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~2_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~2_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_LessThan1~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~3_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache1\(5),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[5]~3_combout\);

-- Location: LABCELL_X33_Y38_N27
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(5) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(5) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[5]~3_combout\) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(5) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[5]~3_combout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7[5]~3_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7\(5),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(5));

-- Location: FF_X34_Y38_N41
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(12));

-- Location: FF_X34_Y38_N29
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	asdata => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(4));

-- Location: MLABCELL_X34_Y38_N27
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[4]~2_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(4) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\ & ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\) # ((\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\)))) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\ & (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3_combout\ & ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100011001010111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_LessThan1~0_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~2_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~3_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~2_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache1\(4),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[4]~2_combout\);

-- Location: LABCELL_X33_Y39_N27
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(4) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(4) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[4]~2_combout\ ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(4) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7[4]~2_combout\ ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(4) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7[4]~2_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7\(4),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(4));

-- Location: LABCELL_X33_Y41_N30
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~21_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~21_sumout\ $ (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(4)) ) + ( !VCC ) + ( !VCC ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~22\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~21_sumout\ $ (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(4)) ) + ( !VCC ) + ( !VCC ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~23\ = SHARE((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(4)) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~21_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add3~21_sumout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7\(4),
	cin => GND,
	sharein => GND,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~21_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~22\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~23\);

-- Location: LABCELL_X33_Y41_N33
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~25_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(5) $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~25_sumout\) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~23\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~22\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~26\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(5) $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~25_sumout\) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~23\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~22\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~27\ = SHARE((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(5) & \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~25_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7\(5),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add3~25_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~22\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~23\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~25_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~26\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~27\);

-- Location: LABCELL_X33_Y41_N36
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~17_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(6) $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~17_sumout\) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~27\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~26\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~18\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(6) $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~17_sumout\) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~27\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~26\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~19\ = SHARE((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(6) & \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~17_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7\(6),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add3~17_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~26\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~27\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~17_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~18\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~19\);

-- Location: LABCELL_X33_Y41_N39
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~5_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~5_sumout\ $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(7)) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~19\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~18\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~6\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~5_sumout\ $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(7)) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~19\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~18\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~7\ = SHARE((\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~5_sumout\ & !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add3~5_sumout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7\(7),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~18\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~19\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~5_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~6\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~7\);

-- Location: LABCELL_X33_Y41_N42
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~9_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~9_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~7\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~6\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~10\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~9_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~7\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~6\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~11\ = SHARE(\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add3~9_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~6\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~7\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~9_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~10\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~11\);

-- Location: LABCELL_X33_Y41_N45
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~13_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~13_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~11\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~10\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~14\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~13_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~11\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~10\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~15\ = SHARE(\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add3~13_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~10\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~11\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~13_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~14\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~15\);

-- Location: LABCELL_X33_Y41_N48
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~1_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add3~1_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~15\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add3~1_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~14\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~15\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~1_sumout\);

-- Location: MLABCELL_X34_Y38_N9
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[7]~1_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(15) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\) ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(15) & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\ & (((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\)))) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\ & (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3_combout\ & 
-- ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101100001011101100000000000000001111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_LessThan1~0_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~3_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~2_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~2_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache1\(15),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[7]~1_combout\);

-- Location: LABCELL_X33_Y38_N18
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(7) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(7) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[7]~1_combout\) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(7) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[7]~1_combout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out8[7]~1_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out8\(7),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(7));

-- Location: LABCELL_X33_Y38_N54
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[6]~0_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(14) & ( 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\) ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(14) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3_combout\ & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\ & 
-- ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\)))) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3_combout\ & 
-- ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\) # ((\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001111010001011100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~3_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~2_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~2_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_LessThan1~0_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache1\(14),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[6]~0_combout\);

-- Location: MLABCELL_X34_Y39_N33
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(6) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(6) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[6]~0_combout\) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(6) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[6]~0_combout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out8[6]~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out8\(6),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(6));

-- Location: MLABCELL_X34_Y38_N6
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[5]~2_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(13) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\) ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(13) & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\ & (((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\)))) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\ & (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3_combout\ & 
-- ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110110000101100000000000000001111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_LessThan1~0_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~3_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~2_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~2_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache1\(13),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[5]~2_combout\);

-- Location: LABCELL_X33_Y38_N48
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(5) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(5) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[5]~2_combout\) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(5) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[5]~2_combout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out8[5]~2_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out8\(5),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(5));

-- Location: LABCELL_X33_Y38_N57
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[4]~3_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(12) & ( 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\) ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache1\(12) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3_combout\ & (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\ & 
-- ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\)))) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3_combout\ & 
-- ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|EmittingProcess~2_combout\) # ((\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000100111101011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~3_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_EmittingProcess~2_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_LessThan1~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~2_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache1\(12),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[4]~3_combout\);

-- Location: LABCELL_X33_Y38_N24
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(4) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(4) & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[4]~3_combout\) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(4) & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8[4]~3_combout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out8[4]~3_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out8\(4),
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(4));

-- Location: LABCELL_X33_Y38_N0
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~17_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(5) ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(4) ) + ( !VCC ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~18\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(5) ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(4) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7\(5),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out8\(4),
	cin => GND,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~17_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~18\);

-- Location: LABCELL_X33_Y38_N3
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~13_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(5) ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(6) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~18\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~14\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(5) ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(6) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out8\(5),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7\(6),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~18\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~13_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~14\);

-- Location: LABCELL_X33_Y38_N6
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~1_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(7) ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(6) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~14\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~2\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(7) ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(6) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out8\(6),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7\(7),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~14\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~1_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~2\);

-- Location: LABCELL_X33_Y38_N9
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~5_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(7) ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~2\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~6\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out8\(7) ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out8\(7),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~2\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~5_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~6\);

-- Location: LABCELL_X33_Y38_N12
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~9_sumout\ = SUM(( GND ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~6\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~9_sumout\);

-- Location: LABCELL_X33_Y40_N0
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~17_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(4) ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(4) ) + ( !VCC ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~18\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out7\(4) ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(4) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out7\(4),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9\(4),
	cin => GND,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~17_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~18\);

-- Location: LABCELL_X33_Y40_N3
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~21_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~17_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(5) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~18\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~22\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~17_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(5) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9\(5),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add5~17_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~18\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~21_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~22\);

-- Location: LABCELL_X33_Y40_N6
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~13_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~13_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(6) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~22\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~14\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~13_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(6) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add5~13_sumout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9\(6),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~22\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~13_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~14\);

-- Location: LABCELL_X33_Y40_N9
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~1_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~1_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(7) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~14\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~2\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~1_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out9\(7) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add5~1_sumout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out9\(7),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~14\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~1_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~2\);

-- Location: LABCELL_X33_Y40_N12
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~5_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~5_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~2\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~6\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~5_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add5~5_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~2\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~5_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~6\);

-- Location: LABCELL_X33_Y40_N15
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~9_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add5~9_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add5~9_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~6\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~9_sumout\);

-- Location: LABCELL_X33_Y40_N30
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~21_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(4) $ (!\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~17_sumout\) ) + ( !VCC ) + ( !VCC ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~22\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(4) $ (!\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~17_sumout\) ) + ( !VCC ) + ( !VCC ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~23\ = SHARE((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(4)) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~17_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011111100111100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1\(4),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add6~17_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~21_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~22\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~23\);

-- Location: LABCELL_X33_Y40_N33
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~25_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(5) $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~21_sumout\) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~23\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~22\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~26\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(5) $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~21_sumout\) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~23\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~22\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~27\ = SHARE((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(5) & \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~21_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1\(5),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add6~21_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~22\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~23\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~25_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~26\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~27\);

-- Location: LABCELL_X33_Y40_N36
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~17_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~13_sumout\ $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(6)) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~27\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~26\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~18\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~13_sumout\ $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(6)) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~27\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~26\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~19\ = SHARE((\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~13_sumout\ & !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add6~13_sumout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1\(6),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~26\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~27\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~17_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~18\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~19\);

-- Location: LABCELL_X33_Y40_N39
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~5_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(7) $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~1_sumout\) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~19\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~18\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~6\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(7) $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~1_sumout\) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~19\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~18\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~7\ = SHARE((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1\(7) & \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1\(7),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add6~1_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~18\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~19\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~5_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~6\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~7\);

-- Location: LABCELL_X33_Y40_N42
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~9_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~5_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~7\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~6\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~10\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~5_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~7\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~6\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~11\ = SHARE(\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000001100110011001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add6~5_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~6\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~7\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~9_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~10\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~11\);

-- Location: LABCELL_X33_Y40_N45
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~13_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~9_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~11\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~10\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~14\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~9_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~11\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~10\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~15\ = SHARE(\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add6~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add6~9_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~10\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~11\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~13_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~14\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~15\);

-- Location: LABCELL_X33_Y40_N48
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~1_sumout\ = SUM(( VCC ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~15\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~14\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~15\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~1_sumout\);

-- Location: LABCELL_X35_Y39_N57
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[7]~2_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(15) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~1_combout\) # (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~0_combout\) ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(15) & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~1_combout\) # ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~0_combout\) # 
-- ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3_combout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111111000000000000000001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~3_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~1_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_LessThan1~0_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache3\(15),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[7]~2_combout\);

-- Location: LABCELL_X33_Y39_N36
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(7) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(7) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[7]~2_combout\ ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(7) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[7]~2_combout\ ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(7) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2[7]~2_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2\(7),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(7));

-- Location: LABCELL_X35_Y39_N54
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[6]~1_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(14) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~1_combout\) # (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~0_combout\) ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(14) & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~1_combout\) # ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~0_combout\) # 
-- ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3_combout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100111000000000000000001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~3_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~1_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_LessThan1~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~0_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache3\(14),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[6]~1_combout\);

-- Location: MLABCELL_X34_Y40_N57
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(6) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(6) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[6]~1_combout\ ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(6) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[6]~1_combout\ ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(6) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2[6]~1_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2\(6),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(6));

-- Location: LABCELL_X35_Y39_N27
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[5]~3_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(13) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~0_combout\) # (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~1_combout\) ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(13) & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~0_combout\) # ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~1_combout\) # 
-- ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3_combout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111111000000000000000001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~3_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~0_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~1_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_LessThan1~0_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache3\(13),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[5]~3_combout\);

-- Location: LABCELL_X33_Y39_N54
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(5) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(5) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[5]~3_combout\ ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(5) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[5]~3_combout\ ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(5) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2[5]~3_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2\(5),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(5));

-- Location: LABCELL_X35_Y39_N24
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]~4_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(12) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( 
-- (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~0_combout\) # (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~1_combout\) ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|cache3\(12) & ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal3~2_combout\ & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~0_combout\) # ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal0~1_combout\) # 
-- ((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Equal1~3_combout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|LessThan1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100111000000000000000001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal1~3_combout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~0_combout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_LessThan1~0_combout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal0~1_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_cache3\(12),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_Equal3~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]~4_combout\);

-- Location: LABCELL_X33_Y39_N51
\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(4) = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(4) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]~4_combout\ ) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(4) & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ & ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2[4]~4_combout\ ) ) ) # ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(4) & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out1[7]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2[4]~4_combout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2\(4),
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out1[7]~2_combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(4));

-- Location: MLABCELL_X34_Y40_N0
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~30_cout\ = CARRY(( VCC ) + ( !VCC ) + ( !VCC ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~31\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sharein => GND,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~30_cout\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~31\);

-- Location: MLABCELL_X34_Y40_N3
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~21_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~21_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~31\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~30_cout\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~22\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~21_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~31\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~30_cout\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~23\ = SHARE(\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add7~21_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~30_cout\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~31\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~21_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~22\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~23\);

-- Location: MLABCELL_X34_Y40_N6
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~25_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~25_sumout\ $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(4)) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~23\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~22\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~26\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~25_sumout\ $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(4)) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~23\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~22\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~27\ = SHARE((\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~25_sumout\ & !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add7~25_sumout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2\(4),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~22\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~23\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~25_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~26\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~27\);

-- Location: MLABCELL_X34_Y40_N9
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~17_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~17_sumout\ $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(5)) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~27\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~26\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~18\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~17_sumout\ $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(5)) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~27\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~26\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~19\ = SHARE((\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~17_sumout\ & !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add7~17_sumout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2\(5),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~26\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~27\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~17_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~18\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~19\);

-- Location: MLABCELL_X34_Y40_N12
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~5_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(6) $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~5_sumout\) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~19\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~18\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~6\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(6) $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~5_sumout\) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~19\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~18\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~7\ = SHARE((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(6) & \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~5_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2\(6),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add7~5_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~18\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~19\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~5_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~6\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~7\);

-- Location: MLABCELL_X34_Y40_N15
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~9_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(7) $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~9_sumout\) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~7\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~6\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~10\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(7) $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~9_sumout\) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~7\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~6\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~11\ = SHARE((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out2\(7) & \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~9_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out2\(7),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add7~9_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~6\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~7\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~9_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~10\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~11\);

-- Location: MLABCELL_X34_Y40_N18
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~13_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~13_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~11\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~10\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~14\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~13_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~11\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~10\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~15\ = SHARE(\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add7~13_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~10\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~11\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~13_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~14\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~15\);

-- Location: MLABCELL_X34_Y40_N21
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~1_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add7~1_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~15\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add7~1_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~14\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~15\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~1_sumout\);

-- Location: MLABCELL_X34_Y40_N30
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~21_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(4) $ (!\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~21_sumout\) ) + ( !VCC ) + ( !VCC ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~22\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(4) $ (!\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~21_sumout\) ) + ( !VCC ) + ( !VCC ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~23\ = SHARE((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(4)) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~21_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001111111100000000000000000011001111001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3\(4),
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add8~21_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~21_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~22\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~23\);

-- Location: MLABCELL_X34_Y40_N33
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~25_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(5) $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~25_sumout\) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~23\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~22\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~26\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(5) $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~25_sumout\) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~23\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~22\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~27\ = SHARE((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(5) & \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~25_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3\(5),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add8~25_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~22\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~23\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~25_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~26\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~27\);

-- Location: MLABCELL_X34_Y40_N36
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~17_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~17_sumout\ $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(6)) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~27\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~26\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~18\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~17_sumout\ $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(6)) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~27\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~26\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~19\ = SHARE((\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~17_sumout\ & !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add8~17_sumout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3\(6),
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~26\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~27\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~17_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~18\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~19\);

-- Location: MLABCELL_X34_Y40_N39
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~5_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(7) $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~5_sumout\) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~19\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~18\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~6\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(7) $ (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~5_sumout\) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~19\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~18\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~7\ = SHARE((!\Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|pdata_out3\(7) & \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~5_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|ALT_INV_pdata_out3\(7),
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add8~5_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~18\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~19\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~5_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~6\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~7\);

-- Location: MLABCELL_X34_Y40_N42
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~9_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~9_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~7\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~6\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~10\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~9_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~7\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~6\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~11\ = SHARE(\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000001100110011001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add8~9_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~6\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~7\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~9_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~10\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~11\);

-- Location: MLABCELL_X34_Y40_N45
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~13_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~13_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~11\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~10\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~14\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~13_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~11\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~10\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~15\ = SHARE(\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add8~13_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~10\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~11\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~13_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~14\,
	shareout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~15\);

-- Location: MLABCELL_X34_Y40_N48
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add8~1_sumout\ ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~15\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add8~1_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~14\,
	sharein => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~15\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\);

-- Location: LABCELL_X35_Y40_N0
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~21_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~21_sumout\ ) + ( VCC ) + ( !VCC ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~22\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~21_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~21_sumout\,
	cin => GND,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~21_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~22\);

-- Location: LABCELL_X35_Y40_N3
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~25_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~25_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~22\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~26\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~25_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~25_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~22\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~25_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~26\);

-- Location: LABCELL_X35_Y40_N6
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~17_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~17_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~26\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~18\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~17_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~17_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~26\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~17_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~18\);

-- Location: LABCELL_X35_Y40_N9
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~1_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~5_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~18\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~2\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~5_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~5_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~18\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~1_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~2\);

-- Location: LABCELL_X35_Y40_N12
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~5_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~9_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~2\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~6\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~9_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~9_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~2\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~5_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~6\);

-- Location: LABCELL_X35_Y40_N15
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~9_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~13_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~6\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~10\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~13_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~13_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~6\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~9_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~10\);

-- Location: LABCELL_X35_Y40_N18
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~13_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~1_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~10\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~13_sumout\);

-- Location: LABCELL_X33_Y41_N0
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~21_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~21_sumout\ ) + ( VCC ) + ( !VCC ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~22\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~21_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~21_sumout\,
	cin => GND,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~21_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~22\);

-- Location: LABCELL_X33_Y41_N3
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~25_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~25_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~22\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~26\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~25_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~25_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~22\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~25_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~26\);

-- Location: LABCELL_X33_Y41_N6
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~17_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~17_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~26\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~18\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~17_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~17_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~26\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~17_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~18\);

-- Location: LABCELL_X33_Y41_N9
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~1_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~5_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~18\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~2\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~5_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~5_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~18\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~1_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~2\);

-- Location: LABCELL_X33_Y41_N12
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~5_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~9_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~2\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~6\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~9_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~9_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~2\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~5_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~6\);

-- Location: LABCELL_X33_Y41_N15
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~9_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~13_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~6\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~10\ = CARRY(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~13_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~13_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~6\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~9_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~10\);

-- Location: LABCELL_X33_Y41_N18
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~13_sumout\ = SUM(( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~1_sumout\ ) + ( GND ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~1_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~10\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~13_sumout\);

-- Location: LABCELL_X33_Y41_N27
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~2_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~9_sumout\ & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~13_sumout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~1_sumout\) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~9_sumout\ & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~1_sumout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~13_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~1_sumout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~13_sumout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add10~9_sumout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~2_combout\);

-- Location: LABCELL_X33_Y40_N27
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~1_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~5_sumout\ & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~1_sumout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~9_sumout\) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~5_sumout\ & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~9_sumout\ & 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~9_sumout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~1_sumout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add10~5_sumout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~1_combout\);

-- Location: LABCELL_X33_Y40_N57
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~0_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~1_sumout\ & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~1_sumout\ ) ) # ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~1_sumout\ & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~1_sumout\ & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~5_sumout\ ) ) ) # ( 
-- !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~1_sumout\ & ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~1_sumout\ & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~5_sumout\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add10~1_sumout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~1_sumout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~0_combout\);

-- Location: LABCELL_X33_Y41_N57
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~3_combout\ = (!\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~1_sumout\ & ((\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~17_sumout\))) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~1_sumout\ & (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~17_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~1_sumout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add10~17_sumout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~17_sumout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~3_combout\);

-- Location: LABCELL_X33_Y41_N24
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~5_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~25_sumout\ & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~1_sumout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~25_sumout\) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~25_sumout\ & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~1_sumout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~25_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~1_sumout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add10~25_sumout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~25_sumout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~5_combout\);

-- Location: LABCELL_X33_Y41_N54
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~4_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~21_sumout\ & ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~1_sumout\) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~21_sumout\) ) ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~21_sumout\ & ( (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~1_sumout\ & 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~21_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~1_sumout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add10~21_sumout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~21_sumout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~4_combout\);

-- Location: LABCELL_X35_Y40_N30
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~21_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~4_combout\ ) + ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ & 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~21_sumout\)) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ & ((\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~21_sumout\))) ) + ( !VCC ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~22\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~4_combout\ ) + ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ & 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~21_sumout\)) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ & ((\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~21_sumout\))) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001011100000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~21_sumout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~1_sumout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add11~21_sumout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_summa1~4_combout\,
	cin => GND,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~21_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~22\);

-- Location: LABCELL_X35_Y40_N33
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~25_sumout\ = SUM(( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ & (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~25_sumout\)) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ & ((\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~25_sumout\))) ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~5_combout\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~22\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~26\ = CARRY(( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ & (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~25_sumout\)) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ & ((\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~25_sumout\))) ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~5_combout\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~1_sumout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~25_sumout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add11~25_sumout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_summa1~5_combout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~22\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~25_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~26\);

-- Location: LABCELL_X35_Y40_N36
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~17_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~3_combout\ ) + ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ & 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~17_sumout\)) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ & ((\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~17_sumout\))) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~26\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~18\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~3_combout\ ) + ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ & 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~17_sumout\)) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ & ((\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~17_sumout\))) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~1_sumout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~17_sumout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_summa1~3_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add11~17_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~26\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~17_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~18\);

-- Location: LABCELL_X35_Y40_N39
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~1_sumout\ = SUM(( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ & (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~5_sumout\)) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ & ((\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~1_sumout\))) ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~0_combout\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~18\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~2\ = CARRY(( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ & (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~5_sumout\)) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ & ((\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~1_sumout\))) ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~0_combout\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~5_sumout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~1_sumout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add11~1_sumout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_summa1~0_combout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~18\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~1_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~2\);

-- Location: LABCELL_X35_Y40_N42
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~5_sumout\ = SUM(( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~1_combout\ ) + ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ & 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~9_sumout\)) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ & ((\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~5_sumout\))) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~2\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~6\ = CARRY(( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~1_combout\ ) + ( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ & 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~9_sumout\)) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ & ((\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~5_sumout\))) ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~1_sumout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~9_sumout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_summa1~1_combout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add11~5_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~2\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~5_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~6\);

-- Location: LABCELL_X35_Y40_N45
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~9_sumout\ = SUM(( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ & (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~13_sumout\)) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ & ((\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~9_sumout\))) ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~2_combout\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~6\ ))
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~10\ = CARRY(( (!\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ & (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~13_sumout\)) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ & ((\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~9_sumout\))) ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|summa1~2_combout\ ) + ( 
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~13_sumout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~1_sumout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add11~9_sumout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_summa1~2_combout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~6\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~9_sumout\,
	cout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~10\);

-- Location: LABCELL_X35_Y40_N48
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~13_sumout\ = SUM(( (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add9~1_sumout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add11~13_sumout\) ) + ( 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add4~1_sumout\ & \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add10~13_sumout\) ) + ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add4~1_sumout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add9~1_sumout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add11~13_sumout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add10~13_sumout\,
	cin => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~10\,
	sumout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~13_sumout\);

-- Location: LABCELL_X35_Y40_N27
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|LessThan0~0_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~5_sumout\ ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~5_sumout\ & ( 
-- ((\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~9_sumout\) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~1_sumout\)) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~13_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111111010111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~13_sumout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~1_sumout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~9_sumout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~5_sumout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|LessThan0~0_combout\);

-- Location: MLABCELL_X34_Y40_N27
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o[7]~0_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|fsync_temp~combout\ & ( \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|rsync2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_rsync2~q\,
	datae => \Inst_edge_detection|Inst_edge_sobel_wrapper|CacheSystem|Delayer|ALT_INV_fsync_temp~combout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o[7]~0_combout\);

-- Location: FF_X35_Y40_N29
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|LessThan0~0_combout\,
	ena => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(7));

-- Location: M10K_X14_Y43_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: FF_X33_Y51_N22
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	asdata => \Inst_Address_Generator|val[14]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1));

-- Location: FF_X33_Y51_N1
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	asdata => \Inst_Address_Generator|val\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0));

-- Location: LABCELL_X36_Y48_N21
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3) = ( \Inst_edge_detection|wr_cntr\(13) & ( (!\Inst_edge_detection|wr_cntr\(15) & (\Inst_frame_buf_2|wren_bottom~0_combout\ & 
-- \Inst_edge_detection|wr_cntr\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_wr_cntr\(15),
	datab => \Inst_frame_buf_2|ALT_INV_wren_bottom~0_combout\,
	datad => \Inst_edge_detection|ALT_INV_wr_cntr\(14),
	dataf => \Inst_edge_detection|ALT_INV_wr_cntr\(13),
	combout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3));

-- Location: LABCELL_X35_Y38_N33
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\ = ( !\Inst_Address_Generator|val\(15) & ( (\Inst_Address_Generator|val[14]~DUPLICATE_q\ & \Inst_Address_Generator|val\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000000000000000000101000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val[14]~DUPLICATE_q\,
	datac => \Inst_Address_Generator|ALT_INV_val\(13),
	datae => \Inst_Address_Generator|ALT_INV_val\(15),
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\);

-- Location: M10K_X14_Y38_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: LABCELL_X36_Y48_N18
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3) = ( !\Inst_edge_detection|wr_cntr\(13) & ( (\Inst_frame_buf_2|wren_bottom~0_combout\ & (!\Inst_edge_detection|wr_cntr\(15) & 
-- \Inst_edge_detection|wr_cntr\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_frame_buf_2|ALT_INV_wren_bottom~0_combout\,
	datac => \Inst_edge_detection|ALT_INV_wr_cntr\(15),
	datad => \Inst_edge_detection|ALT_INV_wr_cntr\(14),
	dataf => \Inst_edge_detection|ALT_INV_wr_cntr\(13),
	combout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3));

-- Location: LABCELL_X35_Y38_N45
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\ = (\Inst_Address_Generator|val[14]~DUPLICATE_q\ & (!\Inst_Address_Generator|val\(13) & !\Inst_Address_Generator|val\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val[14]~DUPLICATE_q\,
	datab => \Inst_Address_Generator|ALT_INV_val\(13),
	datac => \Inst_Address_Generator|ALT_INV_val\(15),
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\);

-- Location: M10K_X14_Y41_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: LABCELL_X36_Y48_N48
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3) = ( !\Inst_edge_detection|wr_cntr\(13) & ( (\Inst_frame_buf_2|wren_bottom~0_combout\ & (!\Inst_edge_detection|wr_cntr\(15) & 
-- !\Inst_edge_detection|wr_cntr\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_frame_buf_2|ALT_INV_wren_bottom~0_combout\,
	datac => \Inst_edge_detection|ALT_INV_wr_cntr\(15),
	datad => \Inst_edge_detection|ALT_INV_wr_cntr\(14),
	dataf => \Inst_edge_detection|ALT_INV_wr_cntr\(13),
	combout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3));

-- Location: LABCELL_X35_Y38_N9
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3) = (!\Inst_Address_Generator|val[14]~DUPLICATE_q\ & (!\Inst_Address_Generator|val\(13) & !\Inst_Address_Generator|val\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val[14]~DUPLICATE_q\,
	datab => \Inst_Address_Generator|ALT_INV_val\(13),
	datac => \Inst_Address_Generator|ALT_INV_val\(15),
	combout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3));

-- Location: M10K_X14_Y39_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LABCELL_X19_Y45_N12
\Inst_RGB|R[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[7]~4_combout\ = ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\)) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\)))) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ & ( 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\)))) ) ) ) # ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ & ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\)))) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ & ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ & ( (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\,
	datae => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\,
	combout => \Inst_RGB|R[7]~4_combout\);

-- Location: FF_X31_Y49_N37
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	asdata => \Inst_Address_Generator|val\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2));

-- Location: LABCELL_X36_Y48_N12
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3) = ( !\Inst_edge_detection|wr_cntr\(14) & ( \Inst_edge_detection|wr_cntr\(13) & ( (\Inst_frame_buf_2|wren_bottom~0_combout\ & 
-- \Inst_edge_detection|wr_cntr\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_frame_buf_2|ALT_INV_wren_bottom~0_combout\,
	datac => \Inst_edge_detection|ALT_INV_wr_cntr\(15),
	datae => \Inst_edge_detection|ALT_INV_wr_cntr\(14),
	dataf => \Inst_edge_detection|ALT_INV_wr_cntr\(13),
	combout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3));

-- Location: LABCELL_X35_Y38_N48
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\ = (!\Inst_Address_Generator|val[14]~DUPLICATE_q\ & (\Inst_Address_Generator|val\(13) & \Inst_Address_Generator|val\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val[14]~DUPLICATE_q\,
	datab => \Inst_Address_Generator|ALT_INV_val\(13),
	datad => \Inst_Address_Generator|ALT_INV_val\(15),
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\);

-- Location: M10K_X26_Y53_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: LABCELL_X36_Y48_N57
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3) = ( \Inst_edge_detection|wr_cntr\(13) & ( (\Inst_edge_detection|wr_cntr\(15) & (\Inst_frame_buf_2|wren_bottom~0_combout\ & \Inst_edge_detection|wr_cntr\(14))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_wr_cntr\(15),
	datac => \Inst_frame_buf_2|ALT_INV_wren_bottom~0_combout\,
	datad => \Inst_edge_detection|ALT_INV_wr_cntr\(14),
	dataf => \Inst_edge_detection|ALT_INV_wr_cntr\(13),
	combout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3));

-- Location: LABCELL_X35_Y38_N6
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\ = (\Inst_Address_Generator|val\(13) & (\Inst_Address_Generator|val[14]~DUPLICATE_q\ & \Inst_Address_Generator|val\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val\(13),
	datac => \Inst_Address_Generator|ALT_INV_val[14]~DUPLICATE_q\,
	datad => \Inst_Address_Generator|ALT_INV_val\(15),
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\);

-- Location: M10K_X41_Y57_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: LABCELL_X36_Y48_N9
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3) = ( \Inst_edge_detection|wr_cntr\(15) & ( !\Inst_edge_detection|wr_cntr\(13) & ( (!\Inst_edge_detection|wr_cntr\(14) & 
-- \Inst_frame_buf_2|wren_bottom~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_edge_detection|ALT_INV_wr_cntr\(14),
	datac => \Inst_frame_buf_2|ALT_INV_wren_bottom~0_combout\,
	datae => \Inst_edge_detection|ALT_INV_wr_cntr\(15),
	dataf => \Inst_edge_detection|ALT_INV_wr_cntr\(13),
	combout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3));

-- Location: LABCELL_X33_Y51_N54
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\ = ( !\Inst_Address_Generator|val[14]~DUPLICATE_q\ & ( \Inst_Address_Generator|val\(15) & ( !\Inst_Address_Generator|val\(13) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(13),
	datae => \Inst_Address_Generator|ALT_INV_val[14]~DUPLICATE_q\,
	dataf => \Inst_Address_Generator|ALT_INV_val\(15),
	combout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\);

-- Location: M10K_X41_Y56_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: LABCELL_X36_Y48_N54
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3) = ( !\Inst_edge_detection|wr_cntr\(13) & ( (\Inst_edge_detection|wr_cntr\(15) & (\Inst_frame_buf_2|wren_bottom~0_combout\ & 
-- \Inst_edge_detection|wr_cntr\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_wr_cntr\(15),
	datab => \Inst_frame_buf_2|ALT_INV_wren_bottom~0_combout\,
	datad => \Inst_edge_detection|ALT_INV_wr_cntr\(14),
	dataf => \Inst_edge_detection|ALT_INV_wr_cntr\(13),
	combout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3));

-- Location: LABCELL_X35_Y38_N51
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\ = (\Inst_Address_Generator|val[14]~DUPLICATE_q\ & (!\Inst_Address_Generator|val\(13) & \Inst_Address_Generator|val\(15)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val[14]~DUPLICATE_q\,
	datab => \Inst_Address_Generator|ALT_INV_val\(13),
	datac => \Inst_Address_Generator|ALT_INV_val\(15),
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\);

-- Location: M10K_X38_Y51_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: LABCELL_X33_Y53_N48
\Inst_RGB|R[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[7]~0_combout\ = ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\)) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\)))) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ & ( 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\)))) ) ) ) # ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ & ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\)))) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ & ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ & ( (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\,
	datae => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\,
	combout => \Inst_RGB|R[7]~0_combout\);

-- Location: LABCELL_X35_Y38_N15
\Inst_frame_buf_2|wren_top~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|wren_top~0_combout\ = ( \Inst_edge_detection|we_buf2_r~q\ & ( (!\rdaddress_buf_1~0_combout\ & !\Inst_edge_detection|wr_cntr\(16)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_rdaddress_buf_1~0_combout\,
	datad => \Inst_edge_detection|ALT_INV_wr_cntr\(16),
	dataf => \Inst_edge_detection|ALT_INV_we_buf2_r~q\,
	combout => \Inst_frame_buf_2|wren_top~0_combout\);

-- Location: LABCELL_X36_Y48_N30
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3) = (\Inst_edge_detection|wr_cntr\(15) & (!\Inst_edge_detection|wr_cntr\(14) & (\Inst_edge_detection|wr_cntr\(13) & \Inst_frame_buf_2|wren_top~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_wr_cntr\(15),
	datab => \Inst_edge_detection|ALT_INV_wr_cntr\(14),
	datac => \Inst_edge_detection|ALT_INV_wr_cntr\(13),
	datad => \Inst_frame_buf_2|ALT_INV_wren_top~0_combout\,
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3));

-- Location: M10K_X41_Y40_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: LABCELL_X36_Y48_N39
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3) = ( !\Inst_edge_detection|wr_cntr\(13) & ( (\Inst_edge_detection|wr_cntr\(15) & (\Inst_edge_detection|wr_cntr\(14) & \Inst_frame_buf_2|wren_top~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_wr_cntr\(15),
	datab => \Inst_edge_detection|ALT_INV_wr_cntr\(14),
	datac => \Inst_frame_buf_2|ALT_INV_wren_top~0_combout\,
	dataf => \Inst_edge_detection|ALT_INV_wr_cntr\(13),
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3));

-- Location: M10K_X14_Y50_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: LABCELL_X36_Y48_N24
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3) = (\Inst_edge_detection|wr_cntr\(15) & (\Inst_edge_detection|wr_cntr\(14) & (\Inst_edge_detection|wr_cntr\(13) & \Inst_frame_buf_2|wren_top~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_wr_cntr\(15),
	datab => \Inst_edge_detection|ALT_INV_wr_cntr\(14),
	datac => \Inst_edge_detection|ALT_INV_wr_cntr\(13),
	datad => \Inst_frame_buf_2|ALT_INV_wren_top~0_combout\,
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3));

-- Location: M10K_X26_Y38_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: LABCELL_X36_Y48_N36
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3) = (\Inst_edge_detection|wr_cntr\(15) & (!\Inst_edge_detection|wr_cntr\(14) & (!\Inst_edge_detection|wr_cntr\(13) & \Inst_frame_buf_2|wren_top~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_wr_cntr\(15),
	datab => \Inst_edge_detection|ALT_INV_wr_cntr\(14),
	datac => \Inst_edge_detection|ALT_INV_wr_cntr\(13),
	datad => \Inst_frame_buf_2|ALT_INV_wren_top~0_combout\,
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3));

-- Location: M10K_X26_Y56_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: LABCELL_X30_Y52_N36
\Inst_RGB|R[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[7]~1_combout\ = ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\)))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\)))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ & ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( 
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ & 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ & 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ & ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\,
	combout => \Inst_RGB|R[7]~1_combout\);

-- Location: LABCELL_X36_Y48_N42
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3) = (!\Inst_edge_detection|wr_cntr\(15) & (!\Inst_edge_detection|wr_cntr\(14) & (\Inst_edge_detection|wr_cntr\(13) & \Inst_frame_buf_2|wren_top~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_wr_cntr\(15),
	datab => \Inst_edge_detection|ALT_INV_wr_cntr\(14),
	datac => \Inst_edge_detection|ALT_INV_wr_cntr\(13),
	datad => \Inst_frame_buf_2|ALT_INV_wren_top~0_combout\,
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3));

-- Location: M10K_X38_Y44_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: LABCELL_X36_Y48_N27
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3) = ( \Inst_edge_detection|wr_cntr\(13) & ( (!\Inst_edge_detection|wr_cntr\(15) & (\Inst_edge_detection|wr_cntr\(14) & \Inst_frame_buf_2|wren_top~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_wr_cntr\(15),
	datab => \Inst_edge_detection|ALT_INV_wr_cntr\(14),
	datac => \Inst_frame_buf_2|ALT_INV_wren_top~0_combout\,
	dataf => \Inst_edge_detection|ALT_INV_wr_cntr\(13),
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3));

-- Location: M10K_X26_Y52_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: LABCELL_X36_Y48_N33
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3) = ( !\Inst_edge_detection|wr_cntr\(13) & ( (!\Inst_edge_detection|wr_cntr\(15) & (!\Inst_edge_detection|wr_cntr\(14) & \Inst_frame_buf_2|wren_top~0_combout\)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_wr_cntr\(15),
	datab => \Inst_edge_detection|ALT_INV_wr_cntr\(14),
	datac => \Inst_frame_buf_2|ALT_INV_wren_top~0_combout\,
	dataf => \Inst_edge_detection|ALT_INV_wr_cntr\(13),
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3));

-- Location: M10K_X38_Y54_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LABCELL_X36_Y48_N45
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3) = ( !\Inst_edge_detection|wr_cntr\(13) & ( (!\Inst_edge_detection|wr_cntr\(15) & (\Inst_edge_detection|wr_cntr\(14) & \Inst_frame_buf_2|wren_top~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_wr_cntr\(15),
	datab => \Inst_edge_detection|ALT_INV_wr_cntr\(14),
	datac => \Inst_frame_buf_2|ALT_INV_wren_top~0_combout\,
	dataf => \Inst_edge_detection|ALT_INV_wr_cntr\(13),
	combout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3));

-- Location: M10K_X38_Y48_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y52_N48
\Inst_RGB|R[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[7]~2_combout\ = ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\) ) ) ) # ( 
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\,
	datae => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	combout => \Inst_RGB|R[7]~2_combout\);

-- Location: LABCELL_X35_Y52_N33
\Inst_RGB|R[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[7]~3_combout\ = ( \Inst_RGB|R[7]~1_combout\ & ( \Inst_RGB|R[7]~2_combout\ & ( (!\Inst_Address_Generator|val\(16)) # (\Inst_RGB|R[7]~0_combout\) ) ) ) # ( !\Inst_RGB|R[7]~1_combout\ & ( \Inst_RGB|R[7]~2_combout\ & ( 
-- (!\Inst_Address_Generator|val\(16) & (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))) # (\Inst_Address_Generator|val\(16) & ((\Inst_RGB|R[7]~0_combout\))) ) ) ) # ( \Inst_RGB|R[7]~1_combout\ & ( 
-- !\Inst_RGB|R[7]~2_combout\ & ( (!\Inst_Address_Generator|val\(16) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))) # (\Inst_Address_Generator|val\(16) & ((\Inst_RGB|R[7]~0_combout\))) ) ) ) # ( 
-- !\Inst_RGB|R[7]~1_combout\ & ( !\Inst_RGB|R[7]~2_combout\ & ( (\Inst_RGB|R[7]~0_combout\ & \Inst_Address_Generator|val\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100110101001110100011101000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datab => \Inst_RGB|ALT_INV_R[7]~0_combout\,
	datac => \Inst_Address_Generator|ALT_INV_val\(16),
	datae => \Inst_RGB|ALT_INV_R[7]~1_combout\,
	dataf => \Inst_RGB|ALT_INV_R[7]~2_combout\,
	combout => \Inst_RGB|R[7]~3_combout\);

-- Location: LABCELL_X31_Y49_N27
\Inst_RGB|G[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[6]~1_combout\ = ( \Inst_VGA|activeArea~q\ & ( \Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & ( (!\Inst_Address_Generator|val\(16)) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) ) ) ) # ( 
-- \Inst_VGA|activeArea~q\ & ( !\Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & ( (!\WideOr5~0_combout\) # ((!\Inst_Address_Generator|val\(16)) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010111100000000000000001111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_WideOr5~0_combout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datad => \Inst_Address_Generator|ALT_INV_val\(16),
	datae => \Inst_VGA|ALT_INV_activeArea~q\,
	dataf => \Inst_debounce_normal_or_edgedetect|ALT_INV_WideOr0~combout\,
	combout => \Inst_RGB|G[6]~1_combout\);

-- Location: LABCELL_X31_Y49_N18
\Inst_RGB|G[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[6]~0_combout\ = ( \Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & ( (\Inst_Address_Generator|val\(16) & (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & \Inst_VGA|activeArea~q\)) ) ) # ( 
-- !\Inst_debounce_normal_or_edgedetect|WideOr0~combout\ & ( (\Inst_VGA|activeArea~q\ & ((!\WideOr5~0_combout\) # ((\Inst_Address_Generator|val\(16) & !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000100000011110000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(16),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datac => \Inst_VGA|ALT_INV_activeArea~q\,
	datad => \ALT_INV_WideOr5~0_combout\,
	dataf => \Inst_debounce_normal_or_edgedetect|ALT_INV_WideOr0~combout\,
	combout => \Inst_RGB|G[6]~0_combout\);

-- Location: LABCELL_X31_Y49_N33
\Inst_RGB|R[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[7]~5_combout\ = ( \Inst_frame_buf_1|q[11]~4_combout\ & ( \Inst_RGB|G[6]~0_combout\ & ( (\Inst_RGB|G[6]~1_combout\) # (\Inst_RGB|R[7]~4_combout\) ) ) ) # ( !\Inst_frame_buf_1|q[11]~4_combout\ & ( \Inst_RGB|G[6]~0_combout\ & ( 
-- (\Inst_RGB|R[7]~4_combout\ & !\Inst_RGB|G[6]~1_combout\) ) ) ) # ( \Inst_frame_buf_1|q[11]~4_combout\ & ( !\Inst_RGB|G[6]~0_combout\ & ( (\Inst_RGB|R[7]~3_combout\ & \Inst_RGB|G[6]~1_combout\) ) ) ) # ( !\Inst_frame_buf_1|q[11]~4_combout\ & ( 
-- !\Inst_RGB|G[6]~0_combout\ & ( (\Inst_RGB|R[7]~3_combout\ & \Inst_RGB|G[6]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_R[7]~4_combout\,
	datab => \Inst_RGB|ALT_INV_R[7]~3_combout\,
	datac => \Inst_RGB|ALT_INV_G[6]~1_combout\,
	datae => \Inst_frame_buf_1|ALT_INV_q[11]~4_combout\,
	dataf => \Inst_RGB|ALT_INV_G[6]~0_combout\,
	combout => \Inst_RGB|R[7]~5_combout\);

-- Location: M10K_X14_Y47_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y42_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y47_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y44_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X25_Y47_N51
\Inst_RGB|G[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[7]~6_combout\ = ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ & ( 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\)))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ & ( 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ & (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ & ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\)))) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ & ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\,
	datae => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\,
	combout => \Inst_RGB|G[7]~6_combout\);

-- Location: M10K_X38_Y46_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y43_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y58_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y57_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y47_N18
\Inst_RGB|G[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[7]~4_combout\ = ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ & ( 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\)))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ & ( 
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ & 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ & ( 
-- !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ & ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\)))) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ & ( 
-- !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\,
	combout => \Inst_RGB|G[7]~4_combout\);

-- Location: M10K_X14_Y57_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y55_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y48_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y39_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: LABCELL_X33_Y51_N12
\Inst_RGB|G[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[7]~3_combout\ = ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\)))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ & 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\))) ) ) ) # ( 
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\)))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ & ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ & 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ & ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\,
	combout => \Inst_RGB|G[7]~3_combout\);

-- Location: M10K_X49_Y49_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y46_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y45_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y59_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y47_N24
\Inst_RGB|G[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[7]~2_combout\ = ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\)) ) ) ) # ( 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ & \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\,
	datae => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	combout => \Inst_RGB|G[7]~2_combout\);

-- Location: LABCELL_X31_Y49_N3
\Inst_RGB|G[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[7]~5_combout\ = ( \Inst_RGB|G[7]~2_combout\ & ( ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|G[7]~4_combout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|G[7]~3_combout\)))) # (\Inst_Address_Generator|val\(16)) ) ) # ( !\Inst_RGB|G[7]~2_combout\ & ( (!\Inst_Address_Generator|val\(16) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|G[7]~4_combout\)) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|G[7]~3_combout\))))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(16),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datac => \Inst_RGB|ALT_INV_G[7]~4_combout\,
	datad => \Inst_RGB|ALT_INV_G[7]~3_combout\,
	dataf => \Inst_RGB|ALT_INV_G[7]~2_combout\,
	combout => \Inst_RGB|G[7]~5_combout\);

-- Location: LABCELL_X31_Y49_N9
\Inst_RGB|G[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[7]~7_combout\ = ( \Inst_RGB|G[7]~5_combout\ & ( \Inst_frame_buf_1|q[7]~9_combout\ & ( ((\Inst_RGB|G[7]~6_combout\ & \Inst_RGB|G[6]~0_combout\)) # (\Inst_RGB|G[6]~1_combout\) ) ) ) # ( !\Inst_RGB|G[7]~5_combout\ & ( 
-- \Inst_frame_buf_1|q[7]~9_combout\ & ( (\Inst_RGB|G[6]~0_combout\ & ((\Inst_RGB|G[7]~6_combout\) # (\Inst_RGB|G[6]~1_combout\))) ) ) ) # ( \Inst_RGB|G[7]~5_combout\ & ( !\Inst_frame_buf_1|q[7]~9_combout\ & ( (!\Inst_RGB|G[6]~1_combout\ & 
-- (\Inst_RGB|G[7]~6_combout\ & \Inst_RGB|G[6]~0_combout\)) # (\Inst_RGB|G[6]~1_combout\ & ((!\Inst_RGB|G[6]~0_combout\))) ) ) ) # ( !\Inst_RGB|G[7]~5_combout\ & ( !\Inst_frame_buf_1|q[7]~9_combout\ & ( (!\Inst_RGB|G[6]~1_combout\ & 
-- (\Inst_RGB|G[7]~6_combout\ & \Inst_RGB|G[6]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100001100110000110000000000001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_RGB|ALT_INV_G[6]~1_combout\,
	datac => \Inst_RGB|ALT_INV_G[7]~6_combout\,
	datad => \Inst_RGB|ALT_INV_G[6]~0_combout\,
	datae => \Inst_RGB|ALT_INV_G[7]~5_combout\,
	dataf => \Inst_frame_buf_1|ALT_INV_q[7]~9_combout\,
	combout => \Inst_RGB|G[7]~7_combout\);

-- Location: LABCELL_X35_Y40_N54
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o~1_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~5_sumout\ ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~5_sumout\ & ( 
-- (((\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~9_sumout\) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~17_sumout\)) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~1_sumout\)) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~13_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111011111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~13_sumout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~1_sumout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~17_sumout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~9_sumout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~5_sumout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o~1_combout\);

-- Location: FF_X35_Y40_N56
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o~1_combout\,
	ena => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(6));

-- Location: M10K_X26_Y55_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y48_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y67_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y59_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: LABCELL_X30_Y52_N18
\Inst_RGB|G[6]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[6]~8_combout\ = ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ & ( 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\)))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ & ( 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\))))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\)) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\))))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ & ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\,
	combout => \Inst_RGB|G[6]~8_combout\);

-- Location: M10K_X26_Y54_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y66_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y60_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y44_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: LABCELL_X30_Y52_N15
\Inst_RGB|G[6]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[6]~10_combout\ = ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ & ( 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\)))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ & ( 
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\))))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( 
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\)) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\))))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ & ( 
-- !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\,
	datae => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\,
	combout => \Inst_RGB|G[6]~10_combout\);

-- Location: M10K_X41_Y51_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y44_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y50_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y50_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y52_N12
\Inst_RGB|G[6]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[6]~9_combout\ = ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ & 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\)))) ) ) ) # ( 
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ & 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\,
	datae => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\,
	combout => \Inst_RGB|G[6]~9_combout\);

-- Location: LABCELL_X35_Y52_N42
\Inst_RGB|G[6]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[6]~11_combout\ = ( \Inst_RGB|G[6]~10_combout\ & ( \Inst_RGB|G[6]~9_combout\ & ( (!\Inst_Address_Generator|val\(16)) # (\Inst_RGB|G[6]~8_combout\) ) ) ) # ( !\Inst_RGB|G[6]~10_combout\ & ( \Inst_RGB|G[6]~9_combout\ & ( 
-- (!\Inst_Address_Generator|val\(16) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))) # (\Inst_Address_Generator|val\(16) & ((\Inst_RGB|G[6]~8_combout\))) ) ) ) # ( \Inst_RGB|G[6]~10_combout\ & ( 
-- !\Inst_RGB|G[6]~9_combout\ & ( (!\Inst_Address_Generator|val\(16) & (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))) # (\Inst_Address_Generator|val\(16) & ((\Inst_RGB|G[6]~8_combout\))) ) ) ) # ( 
-- !\Inst_RGB|G[6]~10_combout\ & ( !\Inst_RGB|G[6]~9_combout\ & ( (\Inst_RGB|G[6]~8_combout\ & \Inst_Address_Generator|val\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011101010100011001101010101001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datab => \Inst_RGB|ALT_INV_G[6]~8_combout\,
	datad => \Inst_Address_Generator|ALT_INV_val\(16),
	datae => \Inst_RGB|ALT_INV_G[6]~10_combout\,
	dataf => \Inst_RGB|ALT_INV_G[6]~9_combout\,
	combout => \Inst_RGB|G[6]~11_combout\);

-- Location: M10K_X14_Y48_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y44_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y47_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y60_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LABCELL_X19_Y50_N30
\Inst_RGB|G[6]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[6]~12_combout\ = ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\)) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\)))) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & ( 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\))))) ) ) ) # ( 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\)) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\))))) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ & ( (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\,
	datae => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\,
	combout => \Inst_RGB|G[6]~12_combout\);

-- Location: LABCELL_X31_Y49_N39
\Inst_RGB|G[6]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[6]~13_combout\ = ( \Inst_frame_buf_1|q[6]~19_combout\ & ( (!\Inst_RGB|G[6]~1_combout\ & (((\Inst_RGB|G[6]~12_combout\ & \Inst_RGB|G[6]~0_combout\)))) # (\Inst_RGB|G[6]~1_combout\ & (((\Inst_RGB|G[6]~0_combout\)) # 
-- (\Inst_RGB|G[6]~11_combout\))) ) ) # ( !\Inst_frame_buf_1|q[6]~19_combout\ & ( (!\Inst_RGB|G[6]~1_combout\ & (((\Inst_RGB|G[6]~12_combout\ & \Inst_RGB|G[6]~0_combout\)))) # (\Inst_RGB|G[6]~1_combout\ & (\Inst_RGB|G[6]~11_combout\ & 
-- ((!\Inst_RGB|G[6]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011000000000101001111110000010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_G[6]~11_combout\,
	datab => \Inst_RGB|ALT_INV_G[6]~12_combout\,
	datac => \Inst_RGB|ALT_INV_G[6]~1_combout\,
	datad => \Inst_RGB|ALT_INV_G[6]~0_combout\,
	dataf => \Inst_frame_buf_1|ALT_INV_q[6]~19_combout\,
	combout => \Inst_RGB|G[6]~13_combout\);

-- Location: M10K_X14_Y53_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y58_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y51_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y49_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: LABCELL_X33_Y51_N48
\Inst_RGB|R[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[6]~7_combout\ = ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\) ) ) ) # ( 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ & ( 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ & \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000011000011111111011101110111010000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\,
	datae => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\,
	combout => \Inst_RGB|R[6]~7_combout\);

-- Location: M10K_X14_Y46_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y53_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y64_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y58_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: LABCELL_X33_Y51_N42
\Inst_RGB|R[6]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[6]~8_combout\ = ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ & ( 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ & ( 
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ & !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\))) ) ) ) # ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ & ( 
-- !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\)))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ & ( 
-- !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\,
	combout => \Inst_RGB|R[6]~8_combout\);

-- Location: M10K_X14_Y37_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y51_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y49_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y63_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: LABCELL_X33_Y51_N30
\Inst_RGB|R[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[6]~6_combout\ = ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ & ( 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\)))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ & ( 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\))))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\)) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\))))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ & ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\,
	datae => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\,
	combout => \Inst_RGB|R[6]~6_combout\);

-- Location: LABCELL_X33_Y51_N24
\Inst_RGB|R[6]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[6]~9_combout\ = ( \Inst_Address_Generator|val\(16) & ( \Inst_RGB|R[6]~6_combout\ ) ) # ( !\Inst_Address_Generator|val\(16) & ( \Inst_RGB|R[6]~6_combout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|R[6]~8_combout\))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|R[6]~7_combout\)) ) ) 
-- ) # ( !\Inst_Address_Generator|val\(16) & ( !\Inst_RGB|R[6]~6_combout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|R[6]~8_combout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|R[6]~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000000000000000000011110011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datac => \Inst_RGB|ALT_INV_R[6]~7_combout\,
	datad => \Inst_RGB|ALT_INV_R[6]~8_combout\,
	datae => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_RGB|ALT_INV_R[6]~6_combout\,
	combout => \Inst_RGB|R[6]~9_combout\);

-- Location: M10K_X26_Y46_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y48_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y66_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y49_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: LABCELL_X19_Y50_N12
\Inst_RGB|R[6]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[6]~10_combout\ = ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\)) ) ) ) # ( 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ & \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	combout => \Inst_RGB|R[6]~10_combout\);

-- Location: LABCELL_X31_Y49_N51
\Inst_RGB|R[6]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[6]~11_combout\ = ( \Inst_frame_buf_1|q[10]~14_combout\ & ( (!\Inst_RGB|G[6]~0_combout\ & (\Inst_RGB|G[6]~1_combout\ & (\Inst_RGB|R[6]~9_combout\))) # (\Inst_RGB|G[6]~0_combout\ & (((\Inst_RGB|R[6]~10_combout\)) # (\Inst_RGB|G[6]~1_combout\))) 
-- ) ) # ( !\Inst_frame_buf_1|q[10]~14_combout\ & ( (!\Inst_RGB|G[6]~0_combout\ & (\Inst_RGB|G[6]~1_combout\ & (\Inst_RGB|R[6]~9_combout\))) # (\Inst_RGB|G[6]~0_combout\ & (!\Inst_RGB|G[6]~1_combout\ & ((\Inst_RGB|R[6]~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011000010011010101110001001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_G[6]~0_combout\,
	datab => \Inst_RGB|ALT_INV_G[6]~1_combout\,
	datac => \Inst_RGB|ALT_INV_R[6]~9_combout\,
	datad => \Inst_RGB|ALT_INV_R[6]~10_combout\,
	dataf => \Inst_frame_buf_1|ALT_INV_q[10]~14_combout\,
	combout => \Inst_RGB|R[6]~11_combout\);

-- Location: LABCELL_X35_Y40_N24
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o~3_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~5_sumout\ ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~5_sumout\ & ( 
-- (((\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~9_sumout\) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~25_sumout\)) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~1_sumout\)) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~13_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111011111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~13_sumout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~1_sumout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~25_sumout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~9_sumout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~5_sumout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o~3_combout\);

-- Location: FF_X35_Y40_N26
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o~3_combout\,
	ena => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(5));

-- Location: M10K_X38_Y45_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y49_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y45_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y61_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y47_N36
\Inst_RGB|R[5]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[5]~19_combout\ = ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\) ) ) ) # ( 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ & ( 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\,
	datae => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	dataf => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\,
	combout => \Inst_RGB|R[5]~19_combout\);

-- Location: M10K_X26_Y63_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y61_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y65_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y53_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: LABCELL_X33_Y53_N15
\Inst_RGB|R[5]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[5]~18_combout\ = ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\)) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\)))) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ & ( 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\))))) ) ) ) # ( 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\)) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\))))) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ & ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ & ( (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\,
	combout => \Inst_RGB|R[5]~18_combout\);

-- Location: M10K_X38_Y43_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y43_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y59_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y47_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y47_N6
\Inst_RGB|R[5]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[5]~20_combout\ = ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ & !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( 
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ & !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\,
	combout => \Inst_RGB|R[5]~20_combout\);

-- Location: LABCELL_X31_Y49_N0
\Inst_RGB|R[5]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[5]~21_combout\ = ( \Inst_RGB|R[5]~20_combout\ & ( (!\Inst_Address_Generator|val\(16) & ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # ((\Inst_RGB|R[5]~19_combout\)))) # 
-- (\Inst_Address_Generator|val\(16) & (((\Inst_RGB|R[5]~18_combout\)))) ) ) # ( !\Inst_RGB|R[5]~20_combout\ & ( (!\Inst_Address_Generator|val\(16) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_RGB|R[5]~19_combout\))) # (\Inst_Address_Generator|val\(16) & (((\Inst_RGB|R[5]~18_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(16),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datac => \Inst_RGB|ALT_INV_R[5]~19_combout\,
	datad => \Inst_RGB|ALT_INV_R[5]~18_combout\,
	dataf => \Inst_RGB|ALT_INV_R[5]~20_combout\,
	combout => \Inst_RGB|R[5]~21_combout\);

-- Location: M10K_X5_Y39_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y65_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y59_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y42_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: LABCELL_X33_Y51_N36
\Inst_RGB|R[5]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[5]~22_combout\ = ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\)) ) ) ) # ( 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ & ( 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ & \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000100010001000100000011110011111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\,
	datae => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\,
	combout => \Inst_RGB|R[5]~22_combout\);

-- Location: LABCELL_X31_Y49_N48
\Inst_RGB|R[5]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[5]~23_combout\ = ( \Inst_frame_buf_1|q[9]~39_combout\ & ( (!\Inst_RGB|G[6]~0_combout\ & (\Inst_RGB|G[6]~1_combout\ & (\Inst_RGB|R[5]~21_combout\))) # (\Inst_RGB|G[6]~0_combout\ & (((\Inst_RGB|R[5]~22_combout\)) # (\Inst_RGB|G[6]~1_combout\))) 
-- ) ) # ( !\Inst_frame_buf_1|q[9]~39_combout\ & ( (!\Inst_RGB|G[6]~0_combout\ & (\Inst_RGB|G[6]~1_combout\ & (\Inst_RGB|R[5]~21_combout\))) # (\Inst_RGB|G[6]~0_combout\ & (!\Inst_RGB|G[6]~1_combout\ & ((\Inst_RGB|R[5]~22_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011000010011010101110001001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_G[6]~0_combout\,
	datab => \Inst_RGB|ALT_INV_G[6]~1_combout\,
	datac => \Inst_RGB|ALT_INV_R[5]~21_combout\,
	datad => \Inst_RGB|ALT_INV_R[5]~22_combout\,
	dataf => \Inst_frame_buf_1|ALT_INV_q[9]~39_combout\,
	combout => \Inst_RGB|R[5]~23_combout\);

-- Location: M10K_X26_Y40_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y39_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y42_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y45_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: LABCELL_X19_Y45_N36
\Inst_RGB|G[5]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[5]~24_combout\ = ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & ( 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ & ( 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\)))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\)))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ & ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	datae => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\,
	combout => \Inst_RGB|G[5]~24_combout\);

-- Location: M10K_X26_Y66_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y68_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y50_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y60_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: LABCELL_X30_Y52_N33
\Inst_RGB|G[5]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[5]~20_combout\ = ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\)))) ) ) ) # ( 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\,
	datae => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\,
	combout => \Inst_RGB|G[5]~20_combout\);

-- Location: M10K_X38_Y52_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y55_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y58_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y62_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y52_N0
\Inst_RGB|G[5]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[5]~21_combout\ = ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\)) ) ) ) # ( 
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\,
	datae => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	combout => \Inst_RGB|G[5]~21_combout\);

-- Location: M10K_X38_Y57_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y41_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y57_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y60_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y53_N48
\Inst_RGB|G[5]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[5]~22_combout\ = ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & ( 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\)) ) ) ) # ( 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & ( 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ & !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111010001000100010000000011110011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	datae => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	dataf => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\,
	combout => \Inst_RGB|G[5]~22_combout\);

-- Location: LABCELL_X35_Y52_N18
\Inst_RGB|G[5]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[5]~23_combout\ = ( \Inst_RGB|G[5]~21_combout\ & ( \Inst_RGB|G[5]~22_combout\ & ( (!\Inst_Address_Generator|val\(16)) # (\Inst_RGB|G[5]~20_combout\) ) ) ) # ( !\Inst_RGB|G[5]~21_combout\ & ( \Inst_RGB|G[5]~22_combout\ & ( 
-- (!\Inst_Address_Generator|val\(16) & (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))) # (\Inst_Address_Generator|val\(16) & ((\Inst_RGB|G[5]~20_combout\))) ) ) ) # ( \Inst_RGB|G[5]~21_combout\ & ( 
-- !\Inst_RGB|G[5]~22_combout\ & ( (!\Inst_Address_Generator|val\(16) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))) # (\Inst_Address_Generator|val\(16) & ((\Inst_RGB|G[5]~20_combout\))) ) ) ) # ( 
-- !\Inst_RGB|G[5]~21_combout\ & ( !\Inst_RGB|G[5]~22_combout\ & ( (\Inst_Address_Generator|val\(16) & \Inst_RGB|G[5]~20_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001110100011110001011100010111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datab => \Inst_Address_Generator|ALT_INV_val\(16),
	datac => \Inst_RGB|ALT_INV_G[5]~20_combout\,
	datae => \Inst_RGB|ALT_INV_G[5]~21_combout\,
	dataf => \Inst_RGB|ALT_INV_G[5]~22_combout\,
	combout => \Inst_RGB|G[5]~23_combout\);

-- Location: LABCELL_X31_Y49_N54
\Inst_RGB|G[5]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[5]~25_combout\ = ( \Inst_frame_buf_1|q[5]~34_combout\ & ( \Inst_RGB|G[6]~1_combout\ & ( (\Inst_RGB|G[5]~23_combout\) # (\Inst_RGB|G[6]~0_combout\) ) ) ) # ( !\Inst_frame_buf_1|q[5]~34_combout\ & ( \Inst_RGB|G[6]~1_combout\ & ( 
-- (!\Inst_RGB|G[6]~0_combout\ & \Inst_RGB|G[5]~23_combout\) ) ) ) # ( \Inst_frame_buf_1|q[5]~34_combout\ & ( !\Inst_RGB|G[6]~1_combout\ & ( (\Inst_RGB|G[5]~24_combout\ & \Inst_RGB|G[6]~0_combout\) ) ) ) # ( !\Inst_frame_buf_1|q[5]~34_combout\ & ( 
-- !\Inst_RGB|G[6]~1_combout\ & ( (\Inst_RGB|G[5]~24_combout\ & \Inst_RGB|G[6]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_RGB|ALT_INV_G[5]~24_combout\,
	datac => \Inst_RGB|ALT_INV_G[6]~0_combout\,
	datad => \Inst_RGB|ALT_INV_G[5]~23_combout\,
	datae => \Inst_frame_buf_1|ALT_INV_q[5]~34_combout\,
	dataf => \Inst_RGB|ALT_INV_G[6]~1_combout\,
	combout => \Inst_RGB|G[5]~25_combout\);

-- Location: LABCELL_X35_Y40_N57
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o~2_combout\ = ( \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~5_sumout\ ) # ( !\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~5_sumout\ & ( 
-- (((\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~9_sumout\) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~21_sumout\)) # (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~1_sumout\)) # 
-- (\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|Add12~13_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111011111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~13_sumout\,
	datab => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~1_sumout\,
	datac => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~21_sumout\,
	datad => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~9_sumout\,
	dataf => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|ALT_INV_Add12~5_sumout\,
	combout => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o~2_combout\);

-- Location: FF_X35_Y40_N59
\Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_edge_detection|clk_div2~q\,
	d => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o~2_combout\,
	ena => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_edge_detection|Inst_edge_sobel_wrapper|krnl|pdata_o\(4));

-- Location: M10K_X38_Y64_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y45_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y54_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y52_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y52_N36
\Inst_RGB|G[4]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[4]~14_combout\ = ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ & ( 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\)))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ & ( 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ & (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ & ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\)))) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ & ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\,
	datae => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\,
	combout => \Inst_RGB|G[4]~14_combout\);

-- Location: M10K_X49_Y54_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y52_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y62_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y56_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y52_N6
\Inst_RGB|G[4]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[4]~15_combout\ = ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\)) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\)))) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ & ( 
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\))))) ) ) ) # ( 
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\)) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\))))) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ & ( 
-- !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ & ( (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\,
	datae => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\,
	combout => \Inst_RGB|G[4]~15_combout\);

-- Location: M10K_X41_Y42_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y56_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y52_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y47_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y52_N24
\Inst_RGB|G[4]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[4]~16_combout\ = ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\))) ) ) ) # ( 
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\,
	datae => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	combout => \Inst_RGB|G[4]~16_combout\);

-- Location: LABCELL_X35_Y52_N54
\Inst_RGB|G[4]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[4]~17_combout\ = ( \Inst_RGB|G[4]~16_combout\ & ( (!\Inst_Address_Generator|val\(16) & (((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2)) # (\Inst_RGB|G[4]~15_combout\)))) # 
-- (\Inst_Address_Generator|val\(16) & (\Inst_RGB|G[4]~14_combout\)) ) ) # ( !\Inst_RGB|G[4]~16_combout\ & ( (!\Inst_Address_Generator|val\(16) & (((\Inst_RGB|G[4]~15_combout\ & 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2))))) # (\Inst_Address_Generator|val\(16) & (\Inst_RGB|G[4]~14_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010101000000110101010111110011010101011111001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_G[4]~14_combout\,
	datab => \Inst_RGB|ALT_INV_G[4]~15_combout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datad => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_RGB|ALT_INV_G[4]~16_combout\,
	combout => \Inst_RGB|G[4]~17_combout\);

-- Location: M10K_X38_Y39_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y44_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y46_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y48_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: LABCELL_X19_Y45_N30
\Inst_RGB|G[4]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[4]~18_combout\ = ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ & ( 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\)))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ & ( 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\))))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\)) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\))))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ & ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\,
	datae => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\,
	combout => \Inst_RGB|G[4]~18_combout\);

-- Location: LABCELL_X31_Y49_N42
\Inst_RGB|G[4]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[4]~19_combout\ = ( \Inst_frame_buf_1|q[4]~24_combout\ & ( \Inst_RGB|G[6]~1_combout\ & ( (\Inst_RGB|G[4]~17_combout\) # (\Inst_RGB|G[6]~0_combout\) ) ) ) # ( !\Inst_frame_buf_1|q[4]~24_combout\ & ( \Inst_RGB|G[6]~1_combout\ & ( 
-- (!\Inst_RGB|G[6]~0_combout\ & \Inst_RGB|G[4]~17_combout\) ) ) ) # ( \Inst_frame_buf_1|q[4]~24_combout\ & ( !\Inst_RGB|G[6]~1_combout\ & ( (\Inst_RGB|G[6]~0_combout\ & \Inst_RGB|G[4]~18_combout\) ) ) ) # ( !\Inst_frame_buf_1|q[4]~24_combout\ & ( 
-- !\Inst_RGB|G[6]~1_combout\ & ( (\Inst_RGB|G[6]~0_combout\ & \Inst_RGB|G[4]~18_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_G[6]~0_combout\,
	datab => \Inst_RGB|ALT_INV_G[4]~17_combout\,
	datac => \Inst_RGB|ALT_INV_G[4]~18_combout\,
	datae => \Inst_frame_buf_1|ALT_INV_q[4]~24_combout\,
	dataf => \Inst_RGB|ALT_INV_G[6]~1_combout\,
	combout => \Inst_RGB|G[4]~19_combout\);

-- Location: M10K_X26_Y41_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y38_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y40_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y36_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LABCELL_X19_Y46_N12
\Inst_RGB|R[4]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[4]~16_combout\ = ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\)) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\)))) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ & ( 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\))))) ) ) ) # ( 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\)) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\))))) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ & ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ & ( (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\,
	datae => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\,
	combout => \Inst_RGB|R[4]~16_combout\);

-- Location: M10K_X26_Y37_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y40_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y54_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y62_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: LABCELL_X33_Y51_N9
\Inst_RGB|R[4]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[4]~13_combout\ = ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\))) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & ( 
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\)))) ) ) ) # ( 
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\)))) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & ( 
-- !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ & ( (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\,
	datae => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\,
	combout => \Inst_RGB|R[4]~13_combout\);

-- Location: M10K_X41_Y41_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y51_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y64_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y55_N0
\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LABCELL_X33_Y53_N54
\Inst_RGB|R[4]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[4]~14_combout\ = ( \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\)) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\))) ) ) ) # ( 
-- \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\,
	datac => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\,
	datad => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\,
	datae => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	combout => \Inst_RGB|R[4]~14_combout\);

-- Location: M10K_X49_Y47_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y61_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y51_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y49_N0
\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buf_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	clk1 => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	ena0 => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buf_2|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: LABCELL_X33_Y51_N18
\Inst_RGB|R[4]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[4]~12_combout\ = ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ & ( \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\))) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ & ( 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & ( (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\)))) ) ) ) # ( 
-- \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ & ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & ( 
-- (!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\)))) ) ) ) # ( !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ & ( 
-- !\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & ( (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100110000010100000011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\,
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\,
	datac => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\,
	dataf => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\,
	combout => \Inst_RGB|R[4]~12_combout\);

-- Location: LABCELL_X31_Y49_N21
\Inst_RGB|R[4]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[4]~15_combout\ = ( \Inst_RGB|R[4]~12_combout\ & ( ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|R[4]~14_combout\))) # 
-- (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|R[4]~13_combout\))) # (\Inst_Address_Generator|val\(16)) ) ) # ( !\Inst_RGB|R[4]~12_combout\ & ( (!\Inst_Address_Generator|val\(16) & 
-- ((!\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|R[4]~14_combout\))) # (\Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|R[4]~13_combout\)))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(16),
	datab => \Inst_frame_buf_2|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datac => \Inst_RGB|ALT_INV_R[4]~13_combout\,
	datad => \Inst_RGB|ALT_INV_R[4]~14_combout\,
	dataf => \Inst_RGB|ALT_INV_R[4]~12_combout\,
	combout => \Inst_RGB|R[4]~15_combout\);

-- Location: LABCELL_X31_Y49_N15
\Inst_RGB|R[4]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[4]~17_combout\ = ( \Inst_frame_buf_1|q[8]~29_combout\ & ( (!\Inst_RGB|G[6]~0_combout\ & (((\Inst_RGB|G[6]~1_combout\ & \Inst_RGB|R[4]~15_combout\)))) # (\Inst_RGB|G[6]~0_combout\ & (((\Inst_RGB|G[6]~1_combout\)) # 
-- (\Inst_RGB|R[4]~16_combout\))) ) ) # ( !\Inst_frame_buf_1|q[8]~29_combout\ & ( (!\Inst_RGB|G[6]~0_combout\ & (((\Inst_RGB|G[6]~1_combout\ & \Inst_RGB|R[4]~15_combout\)))) # (\Inst_RGB|G[6]~0_combout\ & (\Inst_RGB|R[4]~16_combout\ & 
-- (!\Inst_RGB|G[6]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000100000001101000010101000111110001010100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_G[6]~0_combout\,
	datab => \Inst_RGB|ALT_INV_R[4]~16_combout\,
	datac => \Inst_RGB|ALT_INV_G[6]~1_combout\,
	datad => \Inst_RGB|ALT_INV_R[4]~15_combout\,
	dataf => \Inst_frame_buf_1|ALT_INV_q[8]~29_combout\,
	combout => \Inst_RGB|R[4]~17_combout\);

-- Location: LABCELL_X31_Y53_N6
\Inst_RGBtoYUV|Add0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGBtoYUV|Add0~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Inst_RGBtoYUV|Add0~34_cout\);

-- Location: LABCELL_X31_Y53_N9
\Inst_RGBtoYUV|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGBtoYUV|Add0~17_sumout\ = SUM(( \Inst_RGB|R[4]~17_combout\ ) + ( !\Inst_RGB|G[4]~19_combout\ ) + ( \Inst_RGBtoYUV|Add0~34_cout\ ))
-- \Inst_RGBtoYUV|Add0~18\ = CARRY(( \Inst_RGB|R[4]~17_combout\ ) + ( !\Inst_RGB|G[4]~19_combout\ ) + ( \Inst_RGBtoYUV|Add0~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_G[4]~19_combout\,
	datad => \Inst_RGB|ALT_INV_R[4]~17_combout\,
	cin => \Inst_RGBtoYUV|Add0~34_cout\,
	sumout => \Inst_RGBtoYUV|Add0~17_sumout\,
	cout => \Inst_RGBtoYUV|Add0~18\);

-- Location: LABCELL_X31_Y53_N12
\Inst_RGBtoYUV|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGBtoYUV|Add0~21_sumout\ = SUM(( \Inst_RGB|R[5]~23_combout\ ) + ( !\Inst_RGB|G[5]~25_combout\ ) + ( \Inst_RGBtoYUV|Add0~18\ ))
-- \Inst_RGBtoYUV|Add0~22\ = CARRY(( \Inst_RGB|R[5]~23_combout\ ) + ( !\Inst_RGB|G[5]~25_combout\ ) + ( \Inst_RGBtoYUV|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_R[5]~23_combout\,
	dataf => \Inst_RGB|ALT_INV_G[5]~25_combout\,
	cin => \Inst_RGBtoYUV|Add0~18\,
	sumout => \Inst_RGBtoYUV|Add0~21_sumout\,
	cout => \Inst_RGBtoYUV|Add0~22\);

-- Location: LABCELL_X31_Y53_N15
\Inst_RGBtoYUV|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGBtoYUV|Add0~13_sumout\ = SUM(( \Inst_RGB|R[6]~11_combout\ ) + ( !\Inst_RGB|G[6]~13_combout\ ) + ( \Inst_RGBtoYUV|Add0~22\ ))
-- \Inst_RGBtoYUV|Add0~14\ = CARRY(( \Inst_RGB|R[6]~11_combout\ ) + ( !\Inst_RGB|G[6]~13_combout\ ) + ( \Inst_RGBtoYUV|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_G[6]~13_combout\,
	datac => \Inst_RGB|ALT_INV_R[6]~11_combout\,
	cin => \Inst_RGBtoYUV|Add0~22\,
	sumout => \Inst_RGBtoYUV|Add0~13_sumout\,
	cout => \Inst_RGBtoYUV|Add0~14\);

-- Location: LABCELL_X31_Y53_N18
\Inst_RGBtoYUV|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGBtoYUV|Add0~9_sumout\ = SUM(( !\Inst_RGB|G[7]~7_combout\ ) + ( \Inst_RGB|R[7]~5_combout\ ) + ( \Inst_RGBtoYUV|Add0~14\ ))
-- \Inst_RGBtoYUV|Add0~10\ = CARRY(( !\Inst_RGB|G[7]~7_combout\ ) + ( \Inst_RGB|R[7]~5_combout\ ) + ( \Inst_RGBtoYUV|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_R[7]~5_combout\,
	datad => \Inst_RGB|ALT_INV_G[7]~7_combout\,
	cin => \Inst_RGBtoYUV|Add0~14\,
	sumout => \Inst_RGBtoYUV|Add0~9_sumout\,
	cout => \Inst_RGBtoYUV|Add0~10\);

-- Location: LABCELL_X31_Y53_N21
\Inst_RGBtoYUV|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGBtoYUV|Add0~25_sumout\ = SUM(( \Inst_RGB|R[4]~17_combout\ ) + ( !\Inst_RGB|G[4]~19_combout\ ) + ( \Inst_RGBtoYUV|Add0~10\ ))
-- \Inst_RGBtoYUV|Add0~26\ = CARRY(( \Inst_RGB|R[4]~17_combout\ ) + ( !\Inst_RGB|G[4]~19_combout\ ) + ( \Inst_RGBtoYUV|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_G[4]~19_combout\,
	datad => \Inst_RGB|ALT_INV_R[4]~17_combout\,
	cin => \Inst_RGBtoYUV|Add0~10\,
	sumout => \Inst_RGBtoYUV|Add0~25_sumout\,
	cout => \Inst_RGBtoYUV|Add0~26\);

-- Location: LABCELL_X31_Y53_N24
\Inst_RGBtoYUV|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGBtoYUV|Add0~29_sumout\ = SUM(( \Inst_RGB|R[5]~23_combout\ ) + ( !\Inst_RGB|G[5]~25_combout\ ) + ( \Inst_RGBtoYUV|Add0~26\ ))
-- \Inst_RGBtoYUV|Add0~30\ = CARRY(( \Inst_RGB|R[5]~23_combout\ ) + ( !\Inst_RGB|G[5]~25_combout\ ) + ( \Inst_RGBtoYUV|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_R[5]~23_combout\,
	dataf => \Inst_RGB|ALT_INV_G[5]~25_combout\,
	cin => \Inst_RGBtoYUV|Add0~26\,
	sumout => \Inst_RGBtoYUV|Add0~29_sumout\,
	cout => \Inst_RGBtoYUV|Add0~30\);

-- Location: LABCELL_X31_Y53_N27
\Inst_RGBtoYUV|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGBtoYUV|Add0~5_sumout\ = SUM(( \Inst_RGB|R[6]~11_combout\ ) + ( !\Inst_RGB|G[6]~13_combout\ ) + ( \Inst_RGBtoYUV|Add0~30\ ))
-- \Inst_RGBtoYUV|Add0~6\ = CARRY(( \Inst_RGB|R[6]~11_combout\ ) + ( !\Inst_RGB|G[6]~13_combout\ ) + ( \Inst_RGBtoYUV|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_G[6]~13_combout\,
	datac => \Inst_RGB|ALT_INV_R[6]~11_combout\,
	cin => \Inst_RGBtoYUV|Add0~30\,
	sumout => \Inst_RGBtoYUV|Add0~5_sumout\,
	cout => \Inst_RGBtoYUV|Add0~6\);

-- Location: LABCELL_X31_Y53_N30
\Inst_RGBtoYUV|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGBtoYUV|Add0~1_sumout\ = SUM(( !\Inst_RGB|G[7]~7_combout\ ) + ( \Inst_RGB|R[7]~5_combout\ ) + ( \Inst_RGBtoYUV|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_RGB|ALT_INV_R[7]~5_combout\,
	datad => \Inst_RGB|ALT_INV_G[7]~7_combout\,
	cin => \Inst_RGBtoYUV|Add0~6\,
	sumout => \Inst_RGBtoYUV|Add0~1_sumout\);

-- Location: LABCELL_X31_Y53_N39
\Inst_RGBtoYUV|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGBtoYUV|always0~1_combout\ = ( \Inst_RGBtoYUV|Add0~9_sumout\ & ( (\Inst_RGBtoYUV|Add0~21_sumout\) # (\Inst_RGBtoYUV|Add0~13_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_RGBtoYUV|ALT_INV_Add0~13_sumout\,
	datac => \Inst_RGBtoYUV|ALT_INV_Add0~21_sumout\,
	dataf => \Inst_RGBtoYUV|ALT_INV_Add0~9_sumout\,
	combout => \Inst_RGBtoYUV|always0~1_combout\);

-- Location: LABCELL_X31_Y53_N0
\Inst_RGBtoYUV|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGBtoYUV|always0~0_combout\ = ( \Inst_RGBtoYUV|Add0~21_sumout\ & ( (\Inst_RGBtoYUV|Add0~9_sumout\ & ((\Inst_RGBtoYUV|Add0~17_sumout\) # (\Inst_RGBtoYUV|Add0~13_sumout\))) ) ) # ( !\Inst_RGBtoYUV|Add0~21_sumout\ & ( (\Inst_RGBtoYUV|Add0~13_sumout\ & 
-- \Inst_RGBtoYUV|Add0~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_RGBtoYUV|ALT_INV_Add0~13_sumout\,
	datac => \Inst_RGBtoYUV|ALT_INV_Add0~9_sumout\,
	datad => \Inst_RGBtoYUV|ALT_INV_Add0~17_sumout\,
	dataf => \Inst_RGBtoYUV|ALT_INV_Add0~21_sumout\,
	combout => \Inst_RGBtoYUV|always0~0_combout\);

-- Location: LABCELL_X31_Y69_N24
\Inst_RGBtoYUV|always0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGBtoYUV|always0~2_combout\ = ( \Inst_RGBtoYUV|Add0~29_sumout\ & ( \Inst_RGBtoYUV|always0~0_combout\ & ( (!\Inst_RGBtoYUV|Add0~1_sumout\ & !\Inst_RGBtoYUV|Add0~5_sumout\) ) ) ) # ( !\Inst_RGBtoYUV|Add0~29_sumout\ & ( 
-- \Inst_RGBtoYUV|always0~0_combout\ & ( (!\Inst_RGBtoYUV|Add0~1_sumout\ & ((!\Inst_RGBtoYUV|Add0~5_sumout\) # ((!\Inst_RGBtoYUV|always0~1_combout\ & !\Inst_RGBtoYUV|Add0~25_sumout\)))) ) ) ) # ( \Inst_RGBtoYUV|Add0~29_sumout\ & ( 
-- !\Inst_RGBtoYUV|always0~0_combout\ & ( (!\Inst_RGBtoYUV|Add0~1_sumout\ & !\Inst_RGBtoYUV|Add0~5_sumout\) ) ) ) # ( !\Inst_RGBtoYUV|Add0~29_sumout\ & ( !\Inst_RGBtoYUV|always0~0_combout\ & ( (!\Inst_RGBtoYUV|Add0~1_sumout\ & 
-- ((!\Inst_RGBtoYUV|Add0~25_sumout\ & (!\Inst_RGBtoYUV|always0~1_combout\ & \Inst_RGBtoYUV|Add0~5_sumout\)) # (\Inst_RGBtoYUV|Add0~25_sumout\ & ((!\Inst_RGBtoYUV|Add0~5_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010000000101010100000000010101010100000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGBtoYUV|ALT_INV_Add0~1_sumout\,
	datab => \Inst_RGBtoYUV|ALT_INV_always0~1_combout\,
	datac => \Inst_RGBtoYUV|ALT_INV_Add0~25_sumout\,
	datad => \Inst_RGBtoYUV|ALT_INV_Add0~5_sumout\,
	datae => \Inst_RGBtoYUV|ALT_INV_Add0~29_sumout\,
	dataf => \Inst_RGBtoYUV|ALT_INV_always0~0_combout\,
	combout => \Inst_RGBtoYUV|always0~2_combout\);

-- Location: DDIOOUTCELL_X40_Y81_N61
\Inst_RGBtoYUV|Y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGBtoYUV|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGBtoYUV|Y\(0));

-- Location: DDIOOUTCELL_X38_Y81_N10
\Inst_RGBtoYUV|Y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGBtoYUV|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGBtoYUV|Y\(1));

-- Location: DDIOOUTCELL_X26_Y81_N67
\Inst_RGBtoYUV|Y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGBtoYUV|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGBtoYUV|Y\(2));

-- Location: DDIOOUTCELL_X38_Y81_N27
\Inst_RGBtoYUV|Y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGBtoYUV|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGBtoYUV|Y\(3));

-- Location: DDIOOUTCELL_X36_Y81_N44
\Inst_RGBtoYUV|Y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGBtoYUV|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGBtoYUV|Y\(4));

-- Location: DDIOOUTCELL_X22_Y81_N27
\Inst_RGBtoYUV|Y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGBtoYUV|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGBtoYUV|Y\(5));

-- Location: DDIOOUTCELL_X22_Y81_N10
\Inst_RGBtoYUV|Y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGBtoYUV|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGBtoYUV|Y\(6));

-- Location: DDIOOUTCELL_X26_Y81_N50
\Inst_RGBtoYUV|Y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGBtoYUV|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGBtoYUV|Y\(7));

-- Location: DDIOOUTCELL_X4_Y81_N27
\Inst_RGBtoYUV|U[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGBtoYUV|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGBtoYUV|U\(0));

-- Location: DDIOOUTCELL_X4_Y81_N10
\Inst_RGBtoYUV|U[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGBtoYUV|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGBtoYUV|U\(1));

-- Location: DDIOOUTCELL_X20_Y81_N27
\Inst_RGBtoYUV|U[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGBtoYUV|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGBtoYUV|U\(2));

-- Location: DDIOOUTCELL_X6_Y81_N10
\Inst_RGBtoYUV|U[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGBtoYUV|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGBtoYUV|U\(3));

-- Location: DDIOOUTCELL_X10_Y81_N67
\Inst_RGBtoYUV|U[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGBtoYUV|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGBtoYUV|U\(4));

-- Location: DDIOOUTCELL_X10_Y81_N50
\Inst_RGBtoYUV|U[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGBtoYUV|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGBtoYUV|U\(5));

-- Location: DDIOOUTCELL_X18_Y81_N50
\Inst_RGBtoYUV|U[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGBtoYUV|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGBtoYUV|U\(6));

-- Location: DDIOOUTCELL_X18_Y81_N67
\Inst_RGBtoYUV|U[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGBtoYUV|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGBtoYUV|U\(7));

-- Location: DDIOOUTCELL_X40_Y81_N44
\Inst_RGBtoYUV|V[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGBtoYUV|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGBtoYUV|V\(0));

-- Location: DDIOOUTCELL_X28_Y81_N27
\Inst_RGBtoYUV|V[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGBtoYUV|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGBtoYUV|V\(1));

-- Location: DDIOOUTCELL_X20_Y81_N10
\Inst_RGBtoYUV|V[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGBtoYUV|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGBtoYUV|V\(2));

-- Location: DDIOOUTCELL_X36_Y81_N27
\Inst_RGBtoYUV|V[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGBtoYUV|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGBtoYUV|V\(3));

-- Location: DDIOOUTCELL_X28_Y81_N10
\Inst_RGBtoYUV|V[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGBtoYUV|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGBtoYUV|V\(4));

-- Location: DDIOOUTCELL_X36_Y81_N10
\Inst_RGBtoYUV|V[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGBtoYUV|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGBtoYUV|V\(5));

-- Location: DDIOOUTCELL_X40_Y81_N27
\Inst_RGBtoYUV|V[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGBtoYUV|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGBtoYUV|V\(6));

-- Location: DDIOOUTCELL_X32_Y81_N27
\Inst_RGBtoYUV|V[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk\,
	d => \Inst_RGBtoYUV|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_RGBtoYUV|V\(7));

-- Location: MLABCELL_X6_Y80_N27
\Inst_VGA|Nblank~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Nblank~0_combout\ = ( !\Inst_VGA|process_2~0_combout\ & ( (\Inst_VGA|Vcnt\(9) & ((!\Inst_VGA|Hcnt\(9)) # ((!\Inst_VGA|Hcnt\(8) & !\Inst_VGA|Hcnt\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111000000000001111100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Hcnt\(8),
	datab => \Inst_VGA|ALT_INV_Hcnt\(7),
	datac => \Inst_VGA|ALT_INV_Hcnt\(9),
	datad => \Inst_VGA|ALT_INV_Vcnt\(9),
	dataf => \Inst_VGA|ALT_INV_process_2~0_combout\,
	combout => \Inst_VGA|Nblank~0_combout\);

-- Location: MLABCELL_X47_Y1_N9
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) & 
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(30),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(2),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[29]~DUPLICATE_q\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(1),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\);

-- Location: MLABCELL_X47_Y1_N48
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\ = ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]~DUPLICATE_q\ & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[29]~DUPLICATE_q\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(30),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(2),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(1),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\);

-- Location: MLABCELL_X47_Y1_N54
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) & 
-- ((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7)) # ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]~DUPLICATE_q\)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) & 
-- ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]~DUPLICATE_q\ & ((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]~DUPLICATE_q\ & (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1))))) 
-- ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) & (((\Inst_ov7670_controller|Inst_i2c_sender|divider\(7))))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) & ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]~DUPLICATE_q\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(7)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]~DUPLICATE_q\ & 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1))))) ) ) ) # ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7)) # 
-- ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]~DUPLICATE_q\))) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & ( ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]~DUPLICATE_q\))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|divider\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111100001111111110001111000000001111000111011111100011010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(1),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(2),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[29]~DUPLICATE_q\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(30),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\);

-- Location: MLABCELL_X47_Y1_N0
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\ = ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) $ 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6))) # (\Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (((\Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\)))) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) $ ((((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6))))))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) $ (((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6))))) # (\Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011111001111010101110101011110001011110011111010101110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~0_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~1_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(0),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	datag => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~2_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\);

-- Location: FF_X47_Y1_N1
\Inst_ov7670_controller|Inst_i2c_sender|sioc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_four_clocks_pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\,
	asdata => VCC,
	sload => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|sioc~q\);

-- Location: LABCELL_X42_Y24_N51
\LED_done~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LED_done~0_combout\ = ( \Inst_black_white|led_done_r~q\ ) # ( !\Inst_black_white|led_done_r~q\ & ( \Inst_edge_detection|led_done_r~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_edge_detection|ALT_INV_led_done_r~q\,
	dataf => \Inst_black_white|ALT_INV_led_done_r~q\,
	combout => \LED_done~0_combout\);

-- Location: IOIBUF_X22_Y0_N18
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: IOIBUF_X28_Y0_N35
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X89_Y6_N4
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X40_Y0_N52
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: IOIBUF_X50_Y0_N92
\ov7670_siod~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ov7670_siod,
	o => \ov7670_siod~input_o\);

-- Location: LABCELL_X11_Y20_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 1);
-- pragma translate_on
END structure;


