git clone --depth 1 --no-tags https://github.com/Yashh2385/antim-c.git f:/verilog_sva_gh_scraper/data/full_repos/715487103
git clone --depth 1 --no-tags https://github.com/kevinsjy/FYP_sharing.git f:/verilog_sva_gh_scraper/data/full_repos/712907685
git clone --depth 1 --no-tags https://github.com/hare-care/error-resilient-processor.git f:/verilog_sva_gh_scraper/data/full_repos/711672101
git clone --depth 1 --no-tags https://github.com/erik-persson/oric-ula.git f:/verilog_sva_gh_scraper/data/full_repos/714734730
git clone --depth 1 --no-tags https://github.com/idrizp/alu.git f:/verilog_sva_gh_scraper/data/full_repos/712426731
git clone --depth 1 --no-tags https://github.com/mangakoji/AN_type_guide.git f:/verilog_sva_gh_scraper/data/full_repos/712435778
git clone --depth 1 --no-tags https://github.com/devashish-11/SRAM_BIST_256X4b.git f:/verilog_sva_gh_scraper/data/full_repos/709517444
git clone --depth 1 --no-tags https://github.com/mattvenn/8-bit-asic.git f:/verilog_sva_gh_scraper/data/full_repos/709250970
git clone --depth 1 --no-tags https://github.com/ChengWeiYo/SoC_Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/708335562
git clone --depth 1 --no-tags https://github.com/danielfufu/SoC-lab3.git f:/verilog_sva_gh_scraper/data/full_repos/708432331
git clone --depth 1 --no-tags https://github.com/JiyuanLyu/ECE550_PC4.git f:/verilog_sva_gh_scraper/data/full_repos/710410844
git clone --depth 1 --no-tags https://github.com/SriGayathri06/Implementation-of-RISC-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/709933270
git clone --depth 1 --no-tags https://github.com/swesan123/AdvancedFSM-CombinationLock-A-Hardware-Interfaced-Verilog-Project.git f:/verilog_sva_gh_scraper/data/full_repos/709088072
git clone --depth 1 --no-tags https://github.com/sungsungwu/SOC-Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/709258843
git clone --depth 1 --no-tags https://github.com/swesan123/Verilog-ALU-Design-with-Sequential-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/709089421
git clone --depth 1 --no-tags https://github.com/wxkhturf/boundary_note.git f:/verilog_sva_gh_scraper/data/full_repos/709096534
git clone --depth 1 --no-tags https://github.com/steezyneo/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/709230947
git clone --depth 1 --no-tags https://github.com/yogyachawla/MIPS-5-stage-pipeline-processor-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/710833195
git clone --depth 1 --no-tags https://github.com/HALFPASTEIGHT/cuoter4.git f:/verilog_sva_gh_scraper/data/full_repos/710599097
git clone --depth 1 --no-tags https://github.com/rogeermv/ELECTRONICA_UABC_MEXICALI.git f:/verilog_sva_gh_scraper/data/full_repos/711738930
git clone --depth 1 --no-tags https://github.com/matheus-VBLabs/tty05_test_2.git f:/verilog_sva_gh_scraper/data/full_repos/713101959
git clone --depth 1 --no-tags https://github.com/misuhasowy/caravel.git f:/verilog_sva_gh_scraper/data/full_repos/711035234
git clone --depth 1 --no-tags https://github.com/htfab/cell-tester.git f:/verilog_sva_gh_scraper/data/full_repos/711975235
git clone --depth 1 --no-tags https://github.com/Apoorva0712/FPGA-Smart-TLC.git f:/verilog_sva_gh_scraper/data/full_repos/711786535
git clone --depth 1 --no-tags https://github.com/Aniket-Bodele/Booth_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/714548747
git clone --depth 1 --no-tags https://github.com/srikanth12111/Day-08-Binary-to-gray-Gate-Level-Modelling-.git f:/verilog_sva_gh_scraper/data/full_repos/708281684
git clone --depth 1 --no-tags https://github.com/JaVD054/uart_rx.git f:/verilog_sva_gh_scraper/data/full_repos/708278535
git clone --depth 1 --no-tags https://github.com/hbx1241/SoC_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/708372516
git clone --depth 1 --no-tags https://github.com/Drashti268/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/708676077
git clone --depth 1 --no-tags https://github.com/yousungyeh/course-lab_4-1.git f:/verilog_sva_gh_scraper/data/full_repos/712059783
git clone --depth 1 --no-tags https://github.com/srinidhiporandla/Pattern-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/713730253
git clone --depth 1 --no-tags https://github.com/caravelinamk/caravel_walkthrough.git f:/verilog_sva_gh_scraper/data/full_repos/713927677
git clone --depth 1 --no-tags https://github.com/tmiw/supercon2023-ttl.git f:/verilog_sva_gh_scraper/data/full_repos/714071346
git clone --depth 1 --no-tags https://github.com/honnet/TinyTapeout_tt05-submission-template.git f:/verilog_sva_gh_scraper/data/full_repos/714071408
git clone --depth 1 --no-tags https://github.com/TinyTapeout/tt05-mask-rev-for-tim.git f:/verilog_sva_gh_scraper/data/full_repos/715031648
git clone --depth 1 --no-tags https://github.com/shimulin/Digital_system.git f:/verilog_sva_gh_scraper/data/full_repos/715474848
git clone --depth 1 --no-tags https://github.com/jimmy20000314/lab4-1.git f:/verilog_sva_gh_scraper/data/full_repos/715492094
git clone --depth 1 --no-tags https://github.com/Poorvab2525/Team-4.git f:/verilog_sva_gh_scraper/data/full_repos/708440010
git clone --depth 1 --no-tags https://github.com/aryan-kundu/AutoSensingFireExtinguisher.git f:/verilog_sva_gh_scraper/data/full_repos/712915194
git clone --depth 1 --no-tags https://github.com/rahul-mondal01/S1-T16-Dual-Dice.git f:/verilog_sva_gh_scraper/data/full_repos/709886629
git clone --depth 1 --no-tags https://github.com/nitxir/Divider.git f:/verilog_sva_gh_scraper/data/full_repos/710278307
git clone --depth 1 --no-tags https://github.com/cyberdebb/abajur-automatico.git f:/verilog_sva_gh_scraper/data/full_repos/712636979
git clone --depth 1 --no-tags https://github.com/Abhinay-c/Electricity_Billing_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/712285677
git clone --depth 1 --no-tags https://github.com/halaalfaris/MIPS32_single_cycle_processor.git f:/verilog_sva_gh_scraper/data/full_repos/712475196
git clone --depth 1 --no-tags https://github.com/michael61112/AAML_TPU.git f:/verilog_sva_gh_scraper/data/full_repos/711540721
git clone --depth 1 --no-tags https://github.com/PlutoIsNotDwarf/4-bit-UPCOUNTER-DOWNCOUNTER.git f:/verilog_sva_gh_scraper/data/full_repos/711741185
git clone --depth 1 --no-tags https://github.com/pkn167/RISC-V_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/713749913
git clone --depth 1 --no-tags https://github.com/fpganow/Market.Data.Filter.git f:/verilog_sva_gh_scraper/data/full_repos/711522764
git clone --depth 1 --no-tags https://github.com/claytonfariasEC/RTLs.git f:/verilog_sva_gh_scraper/data/full_repos/713007283
git clone --depth 1 --no-tags https://github.com/srikanth12111/Day-07-Decoder-Gate-Level-Modelling-.git f:/verilog_sva_gh_scraper/data/full_repos/708280188
git clone --depth 1 --no-tags https://github.com/vaishbv/pes_tff.git f:/verilog_sva_gh_scraper/data/full_repos/707944528
git clone --depth 1 --no-tags https://github.com/P-coryan/RISC-V_USM2023.git f:/verilog_sva_gh_scraper/data/full_repos/708580889
git clone --depth 1 --no-tags https://github.com/Wujuichen/SOC-lab3.git f:/verilog_sva_gh_scraper/data/full_repos/709279064
git clone --depth 1 --no-tags https://github.com/kevin127lam/ECE128-Lab6.git f:/verilog_sva_gh_scraper/data/full_repos/709071104
git clone --depth 1 --no-tags https://github.com/PapaDimitr/Computer-Organization-and-Design.git f:/verilog_sva_gh_scraper/data/full_repos/713035016
git clone --depth 1 --no-tags https://github.com/elephish1116/NTUCA.git f:/verilog_sva_gh_scraper/data/full_repos/714555112
git clone --depth 1 --no-tags https://github.com/pyamnihc/tt05-um-ks-pyamnihc.git f:/verilog_sva_gh_scraper/data/full_repos/709437595
git clone --depth 1 --no-tags https://github.com/seba-orellana/UART_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/714480107
git clone --depth 1 --no-tags https://github.com/anthonydotmoe/mda.git f:/verilog_sva_gh_scraper/data/full_repos/714518751
git clone --depth 1 --no-tags https://github.com/MihailoCode/test2.git f:/verilog_sva_gh_scraper/data/full_repos/714663203
git clone --depth 1 --no-tags https://github.com/kskyou/tt05.git f:/verilog_sva_gh_scraper/data/full_repos/712722381
git clone --depth 1 --no-tags https://github.com/kevin861222/VLSI_FIFO-MAC.git f:/verilog_sva_gh_scraper/data/full_repos/712950307
git clone --depth 1 --no-tags https://github.com/PrachiGupta82/matrix_manupulation_ip.git f:/verilog_sva_gh_scraper/data/full_repos/711857653
git clone --depth 1 --no-tags https://github.com/tharencandi/16bit_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/714458512
git clone --depth 1 --no-tags https://github.com/RuthBezabeh/VerilogAudio.git f:/verilog_sva_gh_scraper/data/full_repos/715754369
git clone --depth 1 --no-tags https://github.com/yousungyeh/course-lab_4-0.git f:/verilog_sva_gh_scraper/data/full_repos/709513467
git clone --depth 1 --no-tags https://github.com/tim21525/SOC-lab3.git f:/verilog_sva_gh_scraper/data/full_repos/709872107
git clone --depth 1 --no-tags https://github.com/GauthamMulay/pes_fpmul.git f:/verilog_sva_gh_scraper/data/full_repos/709730174
git clone --depth 1 --no-tags https://github.com/mabhari/tt05-my_simple_timer.git f:/verilog_sva_gh_scraper/data/full_repos/711013485
git clone --depth 1 --no-tags https://github.com/diadatp/tt05_spigot_e.git f:/verilog_sva_gh_scraper/data/full_repos/711143798
git clone --depth 1 --no-tags https://github.com/MorganeLu/Processor-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/710502651
git clone --depth 1 --no-tags https://github.com/RealSilviaZhang/COMPUTER-ARCHITECTURE.git f:/verilog_sva_gh_scraper/data/full_repos/712304833
git clone --depth 1 --no-tags https://github.com/gchenfc/Gerrys-Custom-ASIC-tt05.git f:/verilog_sva_gh_scraper/data/full_repos/711617296
git clone --depth 1 --no-tags https://github.com/ryanayoung/tto5_superconsubmission003.git f:/verilog_sva_gh_scraper/data/full_repos/714090103
git clone --depth 1 --no-tags https://github.com/Niharika-Kummithi/Synthesis_UI_using_TCL.git f:/verilog_sva_gh_scraper/data/full_repos/713431337
git clone --depth 1 --no-tags https://github.com/Rohan-Chandra-04/S2-T-14-DDS-Mini-Project-2023-24.git f:/verilog_sva_gh_scraper/data/full_repos/711935820
git clone --depth 1 --no-tags https://github.com/Ayush-327/Comparch_lab_sol_23-24.git f:/verilog_sva_gh_scraper/data/full_repos/714590258
git clone --depth 1 --no-tags https://github.com/kumaarakg/t21-dds-mini-project.git f:/verilog_sva_gh_scraper/data/full_repos/710334338
git clone --depth 1 --no-tags https://github.com/sangmeshwari/WashingMachine.git f:/verilog_sva_gh_scraper/data/full_repos/709883428
git clone --depth 1 --no-tags https://github.com/ChitteshK139/DDCO_mini_project.git f:/verilog_sva_gh_scraper/data/full_repos/711410224
git clone --depth 1 --no-tags https://github.com/person1163/risc_v_project.git f:/verilog_sva_gh_scraper/data/full_repos/713137278
git clone --depth 1 --no-tags https://github.com/dixit122/cache_controller.git f:/verilog_sva_gh_scraper/data/full_repos/715245895
git clone --depth 1 --no-tags https://github.com/kirsjo/ECE128-Lab8.git f:/verilog_sva_gh_scraper/data/full_repos/712589606
git clone --depth 1 --no-tags https://github.com/efabless/sky130_ef_ip__rc_osc_500k_DI.git f:/verilog_sva_gh_scraper/data/full_repos/715494894
git clone --depth 1 --no-tags https://github.com/huankai0731/soc_lab4-1.git f:/verilog_sva_gh_scraper/data/full_repos/714346740
git clone --depth 1 --no-tags https://github.com/VoltsBD/VirtualMachineBus.git f:/verilog_sva_gh_scraper/data/full_repos/713665288
git clone --depth 1 --no-tags https://github.com/develone/jpeg.git f:/verilog_sva_gh_scraper/data/full_repos/714115651
git clone --depth 1 --no-tags https://github.com/nfjesifb/Leaky_Integrate_Fire_Neuron_Model_test.git f:/verilog_sva_gh_scraper/data/full_repos/714139283
git clone --depth 1 --no-tags https://github.com/asgarisepide/DROICv3_CPLD_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/715364360
git clone --depth 1 --no-tags https://github.com/Ritvik123487/ECE241-LAB6.git f:/verilog_sva_gh_scraper/data/full_repos/712218154
git clone --depth 1 --no-tags https://github.com/SHAHIDMEHMOODS/Serdes.git f:/verilog_sva_gh_scraper/data/full_repos/710872741
git clone --depth 1 --no-tags https://github.com/nelson1216/SoC_fir.git f:/verilog_sva_gh_scraper/data/full_repos/708669503
git clone --depth 1 --no-tags https://github.com/WillArnold1/ECE-123-Lab7.git f:/verilog_sva_gh_scraper/data/full_repos/712677637
git clone --depth 1 --no-tags https://github.com/JENHAOLU/Soc_LAB3.git f:/verilog_sva_gh_scraper/data/full_repos/709859378
git clone --depth 1 --no-tags https://github.com/khaja7289/exam_cocotb.git f:/verilog_sva_gh_scraper/data/full_repos/709781928
git clone --depth 1 --no-tags https://github.com/SungChul-CHA/AddSub_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/714484593
git clone --depth 1 --no-tags https://github.com/naveedabbasi/Chip_1.git f:/verilog_sva_gh_scraper/data/full_repos/714169155
git clone --depth 1 --no-tags https://github.com/Dhruvit62442/Mtech_ADSD.git f:/verilog_sva_gh_scraper/data/full_repos/713735829
git clone --depth 1 --no-tags https://github.com/chloewangmeow/SoC_Lab4-1.git f:/verilog_sva_gh_scraper/data/full_repos/712274072
git clone --depth 1 --no-tags https://github.com/A8stern/cs_itmo_comp_arch.git f:/verilog_sva_gh_scraper/data/full_repos/713312025
