#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2878620 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28787b0 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x2861d50 .functor NOT 1, L_0x28b8180, C4<0>, C4<0>, C4<0>;
L_0x28b7f60 .functor XOR 10, L_0x28b7d60, L_0x28b7e90, C4<0000000000>, C4<0000000000>;
L_0x28b8070 .functor XOR 10, L_0x28b7f60, L_0x28b7fd0, C4<0000000000>, C4<0000000000>;
v0x28b4400_0 .net *"_ivl_11", 9 0, L_0x28b7e90;  1 drivers
v0x28b4500_0 .net *"_ivl_13", 9 0, L_0x28b7f60;  1 drivers
v0x28b45e0_0 .net *"_ivl_15", 9 0, L_0x28b7fd0;  1 drivers
v0x28b46a0_0 .net *"_ivl_17", 9 0, L_0x28b8070;  1 drivers
L_0x7faf9b361018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x28b4780_0 .net *"_ivl_5", 0 0, L_0x7faf9b361018;  1 drivers
v0x28b48b0_0 .net *"_ivl_7", 9 0, L_0x28b7cc0;  1 drivers
v0x28b4990_0 .net *"_ivl_9", 9 0, L_0x28b7d60;  1 drivers
v0x28b4a70_0 .var "clk", 0 0;
v0x28b4b10_0 .net "in", 3 0, v0x28b1f30_0;  1 drivers
v0x28b4bb0_0 .net "out_any_dut", 3 1, L_0x28b7b80;  1 drivers
v0x28b4c90_0 .net "out_any_ref", 3 1, L_0x2862310;  1 drivers
v0x28b4d50_0 .net "out_both_dut", 2 0, L_0x28b6350;  1 drivers
v0x28b4e20_0 .net "out_both_ref", 2 0, L_0x2862040;  1 drivers
v0x28b4ef0_0 .net "out_different_dut", 3 0, L_0x28b76f0;  1 drivers
v0x28b4fc0_0 .net "out_different_ref", 3 0, L_0x2862560;  1 drivers
v0x28b5090_0 .var/2u "stats1", 287 0;
v0x28b5150_0 .var/2u "strobe", 0 0;
v0x28b5320_0 .net "tb_match", 0 0, L_0x28b8180;  1 drivers
v0x28b53f0_0 .net "tb_mismatch", 0 0, L_0x2861d50;  1 drivers
v0x28b5490_0 .net "wavedrom_enable", 0 0, v0x28b2090_0;  1 drivers
v0x28b5560_0 .net "wavedrom_title", 511 0, v0x28b2130_0;  1 drivers
E_0x2872300/0 .event negedge, v0x28b1e70_0;
E_0x2872300/1 .event posedge, v0x28b1e70_0;
E_0x2872300 .event/or E_0x2872300/0, E_0x2872300/1;
L_0x28b7b80 .concat [ 2 1 0 0], L_0x28b6a20, L_0x7faf9b361018;
L_0x28b7cc0 .concat [ 4 3 3 0], L_0x2862560, L_0x2862310, L_0x2862040;
L_0x28b7d60 .concat [ 4 3 3 0], L_0x2862560, L_0x2862310, L_0x2862040;
L_0x28b7e90 .concat [ 4 3 3 0], L_0x28b76f0, L_0x28b7b80, L_0x28b6350;
L_0x28b7fd0 .concat [ 4 3 3 0], L_0x2862560, L_0x2862310, L_0x2862040;
L_0x28b8180 .cmp/eeq 10, L_0x28b7cc0, L_0x28b8070;
S_0x2878940 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x28787b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x2862040 .functor AND 3, L_0x28b5660, L_0x28b5700, C4<111>, C4<111>;
L_0x2862310 .functor OR 3, L_0x28b5890, L_0x28b5930, C4<000>, C4<000>;
L_0x2862560 .functor XOR 4, v0x28b1f30_0, L_0x28b5d80, C4<0000>, C4<0000>;
v0x2861540_0 .net *"_ivl_1", 2 0, L_0x28b5660;  1 drivers
v0x2861880_0 .net *"_ivl_13", 0 0, L_0x28b5af0;  1 drivers
v0x2861b50_0 .net *"_ivl_15", 2 0, L_0x28b5ca0;  1 drivers
v0x2861e60_0 .net *"_ivl_16", 3 0, L_0x28b5d80;  1 drivers
v0x2862150_0 .net *"_ivl_3", 2 0, L_0x28b5700;  1 drivers
v0x2862420_0 .net *"_ivl_7", 2 0, L_0x28b5890;  1 drivers
v0x2862630_0 .net *"_ivl_9", 2 0, L_0x28b5930;  1 drivers
v0x28b1240_0 .net "in", 3 0, v0x28b1f30_0;  alias, 1 drivers
v0x28b1320_0 .net "out_any", 3 1, L_0x2862310;  alias, 1 drivers
v0x28b1490_0 .net "out_both", 2 0, L_0x2862040;  alias, 1 drivers
v0x28b1570_0 .net "out_different", 3 0, L_0x2862560;  alias, 1 drivers
L_0x28b5660 .part v0x28b1f30_0, 0, 3;
L_0x28b5700 .part v0x28b1f30_0, 1, 3;
L_0x28b5890 .part v0x28b1f30_0, 0, 3;
L_0x28b5930 .part v0x28b1f30_0, 1, 3;
L_0x28b5af0 .part v0x28b1f30_0, 0, 1;
L_0x28b5ca0 .part v0x28b1f30_0, 1, 3;
L_0x28b5d80 .concat [ 3 1 0 0], L_0x28b5ca0, L_0x28b5af0;
S_0x28b16d0 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x28787b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x28b1e70_0 .net "clk", 0 0, v0x28b4a70_0;  1 drivers
v0x28b1f30_0 .var "in", 3 0;
v0x28b1ff0_0 .net "tb_match", 0 0, L_0x28b8180;  alias, 1 drivers
v0x28b2090_0 .var "wavedrom_enable", 0 0;
v0x28b2130_0 .var "wavedrom_title", 511 0;
E_0x2871e90 .event posedge, v0x28b1e70_0;
E_0x2872780 .event negedge, v0x28b1e70_0;
S_0x28b1970 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x28b16d0;
 .timescale -12 -12;
v0x28b1b70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28b1c70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x28b16d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28b2300 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x28787b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 2 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x2879580 .functor AND 1, L_0x28b5f60, L_0x28b6000, C4<1>, C4<1>;
L_0x288a070 .functor AND 1, L_0x28b6140, L_0x28b61e0, C4<1>, C4<1>;
L_0x288a0e0 .functor AND 1, L_0x28b64e0, L_0x28b65c0, C4<1>, C4<1>;
L_0x28b68e0 .functor OR 1, L_0x28b6750, L_0x28b6840, C4<0>, C4<0>;
L_0x28b6d20 .functor OR 1, L_0x28b6b70, L_0x28b6c10, C4<0>, C4<0>;
L_0x28b6cb0 .functor XOR 1, L_0x28b6e30, L_0x28b6ed0, C4<0>, C4<0>;
L_0x28b72a0 .functor XOR 1, L_0x28b70d0, L_0x28b7170, C4<0>, C4<0>;
L_0x28b7590 .functor XOR 1, L_0x28b73b0, L_0x28b7450, C4<0>, C4<0>;
L_0x28b7a20 .functor XOR 1, L_0x28b78d0, L_0x28b74f0, C4<0>, C4<0>;
v0x28b2570_0 .net *"_ivl_11", 0 0, L_0x28b6140;  1 drivers
v0x28b2650_0 .net *"_ivl_13", 0 0, L_0x28b61e0;  1 drivers
v0x28b2730_0 .net *"_ivl_14", 0 0, L_0x288a070;  1 drivers
v0x28b2820_0 .net *"_ivl_20", 0 0, L_0x28b64e0;  1 drivers
v0x28b2900_0 .net *"_ivl_22", 0 0, L_0x28b65c0;  1 drivers
v0x28b2a30_0 .net *"_ivl_23", 0 0, L_0x288a0e0;  1 drivers
v0x28b2b10_0 .net *"_ivl_28", 0 0, L_0x28b6750;  1 drivers
v0x28b2bf0_0 .net *"_ivl_3", 0 0, L_0x28b5f60;  1 drivers
v0x28b2cd0_0 .net *"_ivl_30", 0 0, L_0x28b6840;  1 drivers
v0x28b2e40_0 .net *"_ivl_31", 0 0, L_0x28b68e0;  1 drivers
v0x28b2f20_0 .net *"_ivl_37", 0 0, L_0x28b6b70;  1 drivers
v0x28b3000_0 .net *"_ivl_39", 0 0, L_0x28b6c10;  1 drivers
v0x28b30e0_0 .net *"_ivl_40", 0 0, L_0x28b6d20;  1 drivers
v0x28b31c0_0 .net *"_ivl_45", 0 0, L_0x28b6e30;  1 drivers
v0x28b32a0_0 .net *"_ivl_47", 0 0, L_0x28b6ed0;  1 drivers
v0x28b3380_0 .net *"_ivl_48", 0 0, L_0x28b6cb0;  1 drivers
v0x28b3460_0 .net *"_ivl_5", 0 0, L_0x28b6000;  1 drivers
v0x28b3540_0 .net *"_ivl_53", 0 0, L_0x28b70d0;  1 drivers
v0x28b3620_0 .net *"_ivl_55", 0 0, L_0x28b7170;  1 drivers
v0x28b3700_0 .net *"_ivl_56", 0 0, L_0x28b72a0;  1 drivers
v0x28b37e0_0 .net *"_ivl_6", 0 0, L_0x2879580;  1 drivers
v0x28b38c0_0 .net *"_ivl_61", 0 0, L_0x28b73b0;  1 drivers
v0x28b39a0_0 .net *"_ivl_63", 0 0, L_0x28b7450;  1 drivers
v0x28b3a80_0 .net *"_ivl_64", 0 0, L_0x28b7590;  1 drivers
v0x28b3b60_0 .net *"_ivl_70", 0 0, L_0x28b78d0;  1 drivers
v0x28b3c40_0 .net *"_ivl_72", 0 0, L_0x28b74f0;  1 drivers
v0x28b3d20_0 .net *"_ivl_73", 0 0, L_0x28b7a20;  1 drivers
v0x28b3e00_0 .net "in", 3 0, v0x28b1f30_0;  alias, 1 drivers
v0x28b3ec0_0 .net "out_any", 2 1, L_0x28b6a20;  1 drivers
v0x28b3fa0_0 .net "out_both", 2 0, L_0x28b6350;  alias, 1 drivers
v0x28b4080_0 .net "out_different", 3 0, L_0x28b76f0;  alias, 1 drivers
L_0x28b5f60 .part v0x28b1f30_0, 0, 1;
L_0x28b6000 .part v0x28b1f30_0, 1, 1;
L_0x28b6140 .part v0x28b1f30_0, 1, 1;
L_0x28b61e0 .part v0x28b1f30_0, 2, 1;
L_0x28b6350 .concat8 [ 1 1 1 0], L_0x2879580, L_0x288a070, L_0x288a0e0;
L_0x28b64e0 .part v0x28b1f30_0, 2, 1;
L_0x28b65c0 .part v0x28b1f30_0, 3, 1;
L_0x28b6750 .part v0x28b1f30_0, 1, 1;
L_0x28b6840 .part v0x28b1f30_0, 2, 1;
L_0x28b6a20 .concat8 [ 1 1 0 0], L_0x28b68e0, L_0x28b6d20;
L_0x28b6b70 .part v0x28b1f30_0, 2, 1;
L_0x28b6c10 .part v0x28b1f30_0, 3, 1;
L_0x28b6e30 .part v0x28b1f30_0, 0, 1;
L_0x28b6ed0 .part v0x28b1f30_0, 3, 1;
L_0x28b70d0 .part v0x28b1f30_0, 1, 1;
L_0x28b7170 .part v0x28b1f30_0, 0, 1;
L_0x28b73b0 .part v0x28b1f30_0, 2, 1;
L_0x28b7450 .part v0x28b1f30_0, 1, 1;
L_0x28b76f0 .concat8 [ 1 1 1 1], L_0x28b6cb0, L_0x28b72a0, L_0x28b7590, L_0x28b7a20;
L_0x28b78d0 .part v0x28b1f30_0, 3, 1;
L_0x28b74f0 .part v0x28b1f30_0, 2, 1;
S_0x28b41e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x28787b0;
 .timescale -12 -12;
E_0x285aa20 .event anyedge, v0x28b5150_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28b5150_0;
    %nor/r;
    %assign/vec4 v0x28b5150_0, 0;
    %wait E_0x285aa20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28b16d0;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x28b1f30_0, 0;
    %wait E_0x2872780;
    %wait E_0x2871e90;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x28b1f30_0, 0;
    %wait E_0x2871e90;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x28b1f30_0, 0;
    %wait E_0x2871e90;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x28b1f30_0, 0;
    %wait E_0x2871e90;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x28b1f30_0, 0;
    %wait E_0x2871e90;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x28b1f30_0, 0;
    %wait E_0x2872780;
    %fork TD_tb.stim1.wavedrom_stop, S_0x28b1c70;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x28b1f30_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2872780;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x28b1f30_0, 0;
    %wait E_0x2871e90;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x28b1f30_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x28787b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28b4a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28b5150_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x28787b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x28b4a70_0;
    %inv;
    %store/vec4 v0x28b4a70_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x28787b0;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28b1e70_0, v0x28b53f0_0, v0x28b4b10_0, v0x28b4e20_0, v0x28b4d50_0, v0x28b4c90_0, v0x28b4bb0_0, v0x28b4fc0_0, v0x28b4ef0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x28787b0;
T_7 ;
    %load/vec4 v0x28b5090_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x28b5090_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28b5090_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x28b5090_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x28b5090_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28b5090_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x28b5090_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x28b5090_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28b5090_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x28b5090_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x28b5090_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28b5090_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x28b5090_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x28787b0;
T_8 ;
    %wait E_0x2872300;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28b5090_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28b5090_0, 4, 32;
    %load/vec4 v0x28b5320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x28b5090_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28b5090_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28b5090_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28b5090_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x28b4e20_0;
    %load/vec4 v0x28b4e20_0;
    %load/vec4 v0x28b4d50_0;
    %xor;
    %load/vec4 v0x28b4e20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x28b5090_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28b5090_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x28b5090_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28b5090_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x28b4c90_0;
    %load/vec4 v0x28b4c90_0;
    %load/vec4 v0x28b4bb0_0;
    %xor;
    %load/vec4 v0x28b4c90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x28b5090_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28b5090_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x28b5090_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28b5090_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x28b4fc0_0;
    %load/vec4 v0x28b4fc0_0;
    %load/vec4 v0x28b4ef0_0;
    %xor;
    %load/vec4 v0x28b4fc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x28b5090_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28b5090_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x28b5090_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28b5090_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth10/human/gatesv/iter7/response0/top_module.sv";
