

================================================================
== Vivado HLS Report for 'array_io'
================================================================
* Date:           Mon May 15 20:37:44 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        array_io_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      2.39|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  129|  129|  130|  130|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- For_Loop  |  128|  128|         4|          -|          -|    32|    no    |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      57|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|      64|       4|
|Multiplexer      |        -|      -|       -|      10|
|Register         |        -|      -|     138|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     202|      71|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+--------------+---------+----+----+------+-----+------+-------------+
    | Memory|    Module    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------+---------+----+----+------+-----+------+-------------+
    |acc_U  |array_io_acc  |        0|  64|   4|     8|   32|     1|          256|
    +-------+--------------+---------+----+----+------+-----+------+-------------+
    |Total  |              |        0|  64|   4|     8|   32|     1|          256|
    +-------+--------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_85_p2       |     +    |      0|  0|   6|           1|           6|
    |tmp_3_fu_108_p2    |     +    |      0|  0|  32|          32|          32|
    |tmp_4_fu_113_p2    |     +    |      0|  0|  16|          16|          16|
    |exitcond_fu_79_p2  |   icmp   |      0|  0|   3|           6|           7|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  57|          55|          61|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |acc_address0  |   3|          3|    3|          9|
    |ap_NS_fsm     |   1|          6|    1|          6|
    |i_reg_64      |   6|          2|    6|         12|
    +--------------+----+-----------+-----+-----------+
    |Total         |  10|         11|   10|         27|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |acc_addr_reg_125  |   3|   0|    3|          0|
    |acc_load_reg_140  |  32|   0|   32|          0|
    |ap_CS_fsm         |   5|   0|    5|          0|
    |d_i_load_reg_145  |  16|   0|   16|          0|
    |i_1_reg_120       |   6|   0|    6|          0|
    |i_reg_64          |   6|   0|    6|          0|
    |tmp_1_reg_130     |   6|   0|   64|         58|
    |tmp_3_reg_156     |  32|   0|   32|          0|
    |tmp_4_reg_161     |  16|   0|   16|          0|
    |tmp_6_reg_151     |  16|   0|   16|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 138|   0|  196|         58|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   array_io   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   array_io   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   array_io   | return value |
|ap_done       | out |    1| ap_ctrl_hs |   array_io   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   array_io   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   array_io   | return value |
|d_o_address0  | out |    5|  ap_memory |      d_o     |     array    |
|d_o_ce0       | out |    1|  ap_memory |      d_o     |     array    |
|d_o_we0       | out |    1|  ap_memory |      d_o     |     array    |
|d_o_d0        | out |   16|  ap_memory |      d_o     |     array    |
|d_i_address0  | out |    5|  ap_memory |      d_i     |     array    |
|d_i_ce0       | out |    1|  ap_memory |      d_i     |     array    |
|d_i_q0        |  in |   16|  ap_memory |      d_i     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

