
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={8,rS,rT,SIMM}                         Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= PC.Out=>IMem.RAddr                                      Premise(F3)
	S6= IMem.RAddr=addr                                         Path(S4,S5)
	S7= CP0.ASID=>IMem.ASID                                     Premise(F4)
	S8= IMem.ASID=pid                                           Path(S3,S7)
	S9= IMem.Out={8,rS,rT,SIMM}                                 IMem-Read(S8,S6,S2)
	S10= IMem.Out=>FU.IR_IF                                     Premise(F5)
	S11= FU.IR_IF={8,rS,rT,SIMM}                                Path(S9,S10)
	S12= IMem.Out=>IR_ID.In                                     Premise(F6)
	S13= IR_ID.In={8,rS,rT,SIMM}                                Path(S9,S12)
	S14= FU.Halt_IF=>CU_IF.Halt                                 Premise(F7)
	S15= FU.Bub_IF=>CU_IF.Bub                                   Premise(F8)
	S16= IR_ID.Out=>FU.IR_ID                                    Premise(F9)
	S17= IR_ID.Out31_26=>CU_ID.Op                               Premise(F10)
	S18= IR_ID.Out25_21=>GPR.RReg1                              Premise(F11)
	S19= GPR.Rdata1=>FU.InID1                                   Premise(F12)
	S20= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F13)
	S21= FU.OutID1=>A_EX.In                                     Premise(F14)
	S22= IR_ID.Out=>IR_EX.In                                    Premise(F15)
	S23= FU.Halt_ID=>CU_ID.Halt                                 Premise(F16)
	S24= FU.Bub_ID=>CU_ID.Bub                                   Premise(F17)
	S25= IR_EX.Out=>FU.IR_EX                                    Premise(F18)
	S26= IR_EX.Out31_26=>CU_EX.Op                               Premise(F19)
	S27= A_EX.Out=>ALU.A                                        Premise(F20)
	S28= IR_EX.Out15_0=>IMMEXT.In                               Premise(F21)
	S29= IMMEXT.Out=>ALU.B                                      Premise(F22)
	S30= ALU.Out=>ALUOut_MEM.In                                 Premise(F23)
	S31= ALU.Out=>FU.InEX                                       Premise(F24)
	S32= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F25)
	S33= ALU.OV=>OVReg_MEM.In                                   Premise(F26)
	S34= IR_EX.Out=>IR_MEM.In                                   Premise(F27)
	S35= IR_MEM.Out=>FU.IR_MEM                                  Premise(F28)
	S36= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F29)
	S37= IR_MEM.Out=>IR_WB.In                                   Premise(F30)
	S38= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F31)
	S39= ALUOut_MEM.Out=>FU.InMEM                               Premise(F32)
	S40= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F33)
	S41= OVReg_MEM.Out=>OVReg_WB.In                             Premise(F34)
	S42= IR_WB.Out=>FU.IR_WB                                    Premise(F35)
	S43= IR_WB.Out31_26=>CU_WB.Op                               Premise(F36)
	S44= IR_WB.Out20_16=>GPR.WReg                               Premise(F37)
	S45= ALUOut_WB.Out=>GPR.WData                               Premise(F38)
	S46= ALUOut_WB.Out=>FU.InWB                                 Premise(F39)
	S47= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F40)
	S48= OVReg_WB.Out=>CU_WB.OV                                 Premise(F41)
	S49= CtrlPC=0                                               Premise(F42)
	S50= CtrlPCInc=1                                            Premise(F43)
	S51= PC[Out]=addr+4                                         PC-Inc(S1,S49,S50)
	S52= PC[CIA]=addr                                           PC-Inc(S1,S49,S50)
	S53= CtrlIMem=0                                             Premise(F44)
	S54= IMem[{pid,addr}]={8,rS,rT,SIMM}                        IMem-Hold(S2,S53)
	S55= CtrlASIDIn=0                                           Premise(F45)
	S56= CtrlCP0=0                                              Premise(F46)
	S57= CP0[ASID]=pid                                          CP0-Hold(S0,S56)
	S58= CtrlEPCIn=0                                            Premise(F47)
	S59= CtrlExCodeIn=0                                         Premise(F48)
	S60= CtrlIR_ID=1                                            Premise(F49)
	S61= [IR_ID]={8,rS,rT,SIMM}                                 IR_ID-Write(S13,S60)
	S62= CtrlGPR=0                                              Premise(F50)
	S63= CtrlA_EX=0                                             Premise(F51)
	S64= CtrlIR_EX=0                                            Premise(F52)
	S65= CtrlALUOut_MEM=0                                       Premise(F53)
	S66= CtrlOVReg_MEM=0                                        Premise(F54)
	S67= CtrlIR_MEM=0                                           Premise(F55)
	S68= CtrlIR_WB=0                                            Premise(F56)
	S69= CtrlALUOut_WB=0                                        Premise(F57)
	S70= CtrlOVReg_WB=0                                         Premise(F58)
	S71= GPR[rS]=a                                              Premise(F59)

ID	S72= PC.Out=addr+4                                          PC-Out(S51)
	S73= PC.CIA=addr                                            PC-Out(S52)
	S74= PC.CIA31_28=addr[31:28]                                PC-Out(S52)
	S75= CP0.ASID=pid                                           CP0-Read-ASID(S57)
	S76= IR_ID.Out={8,rS,rT,SIMM}                               IR-Out(S61)
	S77= IR_ID.Out31_26=8                                       IR-Out(S61)
	S78= IR_ID.Out25_21=rS                                      IR-Out(S61)
	S79= IR_ID.Out20_16=rT                                      IR-Out(S61)
	S80= IR_ID.Out15_0=SIMM                                     IR-Out(S61)
	S81= PC.Out=>IMem.RAddr                                     Premise(F60)
	S82= IMem.RAddr=addr+4                                      Path(S72,S81)
	S83= CP0.ASID=>IMem.ASID                                    Premise(F61)
	S84= IMem.ASID=pid                                          Path(S75,S83)
	S85= IMem.Out=>FU.IR_IF                                     Premise(F62)
	S86= IMem.Out=>IR_ID.In                                     Premise(F63)
	S87= FU.Halt_IF=>CU_IF.Halt                                 Premise(F64)
	S88= FU.Bub_IF=>CU_IF.Bub                                   Premise(F65)
	S89= IR_ID.Out=>FU.IR_ID                                    Premise(F66)
	S90= FU.IR_ID={8,rS,rT,SIMM}                                Path(S76,S89)
	S91= IR_ID.Out31_26=>CU_ID.Op                               Premise(F67)
	S92= CU_ID.Op=8                                             Path(S77,S91)
	S93= CU_ID.Func=alu_subf                                    CU_ID(S92)
	S94= IR_ID.Out25_21=>GPR.RReg1                              Premise(F68)
	S95= GPR.RReg1=rS                                           Path(S78,S94)
	S96= GPR.Rdata1=a                                           GPR-Read(S95,S71)
	S97= GPR.Rdata1=>FU.InID1                                   Premise(F69)
	S98= FU.InID1=a                                             Path(S96,S97)
	S99= FU.OutID1=FU(a)                                        FU-Forward(S98)
	S100= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F70)
	S101= FU.InID1_RReg=rS                                      Path(S78,S100)
	S102= FU.OutID1=>A_EX.In                                    Premise(F71)
	S103= A_EX.In=FU(a)                                         Path(S99,S102)
	S104= IR_ID.Out=>IR_EX.In                                   Premise(F72)
	S105= IR_EX.In={8,rS,rT,SIMM}                               Path(S76,S104)
	S106= FU.Halt_ID=>CU_ID.Halt                                Premise(F73)
	S107= FU.Bub_ID=>CU_ID.Bub                                  Premise(F74)
	S108= FU.InID2_RReg=5'b00000                                Premise(F75)
	S109= IR_EX.Out=>FU.IR_EX                                   Premise(F76)
	S110= IR_EX.Out31_26=>CU_EX.Op                              Premise(F77)
	S111= A_EX.Out=>ALU.A                                       Premise(F78)
	S112= IR_EX.Out15_0=>IMMEXT.In                              Premise(F79)
	S113= IMMEXT.Out=>ALU.B                                     Premise(F80)
	S114= ALU.Out=>ALUOut_MEM.In                                Premise(F81)
	S115= ALU.Out=>FU.InEX                                      Premise(F82)
	S116= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F83)
	S117= ALU.OV=>OVReg_MEM.In                                  Premise(F84)
	S118= IR_EX.Out=>IR_MEM.In                                  Premise(F85)
	S119= IR_MEM.Out=>FU.IR_MEM                                 Premise(F86)
	S120= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F87)
	S121= IR_MEM.Out=>IR_WB.In                                  Premise(F88)
	S122= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F89)
	S123= ALUOut_MEM.Out=>FU.InMEM                              Premise(F90)
	S124= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F91)
	S125= OVReg_MEM.Out=>OVReg_WB.In                            Premise(F92)
	S126= IR_WB.Out=>FU.IR_WB                                   Premise(F93)
	S127= IR_WB.Out31_26=>CU_WB.Op                              Premise(F94)
	S128= IR_WB.Out20_16=>GPR.WReg                              Premise(F95)
	S129= ALUOut_WB.Out=>GPR.WData                              Premise(F96)
	S130= ALUOut_WB.Out=>FU.InWB                                Premise(F97)
	S131= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F98)
	S132= OVReg_WB.Out=>CU_WB.OV                                Premise(F99)
	S133= CtrlPC=0                                              Premise(F100)
	S134= CtrlPCInc=0                                           Premise(F101)
	S135= PC[CIA]=addr                                          PC-Hold(S52,S134)
	S136= PC[Out]=addr+4                                        PC-Hold(S51,S133,S134)
	S137= CtrlIMem=0                                            Premise(F102)
	S138= IMem[{pid,addr}]={8,rS,rT,SIMM}                       IMem-Hold(S54,S137)
	S139= CtrlASIDIn=0                                          Premise(F103)
	S140= CtrlCP0=0                                             Premise(F104)
	S141= CP0[ASID]=pid                                         CP0-Hold(S57,S140)
	S142= CtrlEPCIn=0                                           Premise(F105)
	S143= CtrlExCodeIn=0                                        Premise(F106)
	S144= CtrlIR_ID=0                                           Premise(F107)
	S145= [IR_ID]={8,rS,rT,SIMM}                                IR_ID-Hold(S61,S144)
	S146= CtrlGPR=0                                             Premise(F108)
	S147= GPR[rS]=a                                             GPR-Hold(S71,S146)
	S148= CtrlA_EX=1                                            Premise(F109)
	S149= [A_EX]=FU(a)                                          A_EX-Write(S103,S148)
	S150= CtrlIR_EX=1                                           Premise(F110)
	S151= [IR_EX]={8,rS,rT,SIMM}                                IR_EX-Write(S105,S150)
	S152= CtrlALUOut_MEM=0                                      Premise(F111)
	S153= CtrlOVReg_MEM=0                                       Premise(F112)
	S154= CtrlIR_MEM=0                                          Premise(F113)
	S155= CtrlIR_WB=0                                           Premise(F114)
	S156= CtrlALUOut_WB=0                                       Premise(F115)
	S157= CtrlOVReg_WB=0                                        Premise(F116)

EX	S158= PC.CIA=addr                                           PC-Out(S135)
	S159= PC.CIA31_28=addr[31:28]                               PC-Out(S135)
	S160= PC.Out=addr+4                                         PC-Out(S136)
	S161= CP0.ASID=pid                                          CP0-Read-ASID(S141)
	S162= IR_ID.Out={8,rS,rT,SIMM}                              IR-Out(S145)
	S163= IR_ID.Out31_26=8                                      IR-Out(S145)
	S164= IR_ID.Out25_21=rS                                     IR-Out(S145)
	S165= IR_ID.Out20_16=rT                                     IR-Out(S145)
	S166= IR_ID.Out15_0=SIMM                                    IR-Out(S145)
	S167= A_EX.Out=FU(a)                                        A_EX-Out(S149)
	S168= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S149)
	S169= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S149)
	S170= IR_EX.Out={8,rS,rT,SIMM}                              IR_EX-Out(S151)
	S171= IR_EX.Out31_26=8                                      IR_EX-Out(S151)
	S172= IR_EX.Out25_21=rS                                     IR_EX-Out(S151)
	S173= IR_EX.Out20_16=rT                                     IR_EX-Out(S151)
	S174= IR_EX.Out15_0=SIMM                                    IR_EX-Out(S151)
	S175= PC.Out=>IMem.RAddr                                    Premise(F117)
	S176= IMem.RAddr=addr+4                                     Path(S160,S175)
	S177= CP0.ASID=>IMem.ASID                                   Premise(F118)
	S178= IMem.ASID=pid                                         Path(S161,S177)
	S179= IMem.Out=>FU.IR_IF                                    Premise(F119)
	S180= IMem.Out=>IR_ID.In                                    Premise(F120)
	S181= FU.Halt_IF=>CU_IF.Halt                                Premise(F121)
	S182= FU.Bub_IF=>CU_IF.Bub                                  Premise(F122)
	S183= IR_ID.Out=>FU.IR_ID                                   Premise(F123)
	S184= FU.IR_ID={8,rS,rT,SIMM}                               Path(S162,S183)
	S185= IR_ID.Out31_26=>CU_ID.Op                              Premise(F124)
	S186= CU_ID.Op=8                                            Path(S163,S185)
	S187= CU_ID.Func=alu_subf                                   CU_ID(S186)
	S188= IR_ID.Out25_21=>GPR.RReg1                             Premise(F125)
	S189= GPR.RReg1=rS                                          Path(S164,S188)
	S190= GPR.Rdata1=a                                          GPR-Read(S189,S147)
	S191= GPR.Rdata1=>FU.InID1                                  Premise(F126)
	S192= FU.InID1=a                                            Path(S190,S191)
	S193= FU.OutID1=FU(a)                                       FU-Forward(S192)
	S194= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F127)
	S195= FU.InID1_RReg=rS                                      Path(S164,S194)
	S196= FU.OutID1=>A_EX.In                                    Premise(F128)
	S197= A_EX.In=FU(a)                                         Path(S193,S196)
	S198= IR_ID.Out=>IR_EX.In                                   Premise(F129)
	S199= IR_EX.In={8,rS,rT,SIMM}                               Path(S162,S198)
	S200= FU.Halt_ID=>CU_ID.Halt                                Premise(F130)
	S201= FU.Bub_ID=>CU_ID.Bub                                  Premise(F131)
	S202= IR_EX.Out=>FU.IR_EX                                   Premise(F132)
	S203= FU.IR_EX={8,rS,rT,SIMM}                               Path(S170,S202)
	S204= IR_EX.Out31_26=>CU_EX.Op                              Premise(F133)
	S205= CU_EX.Op=8                                            Path(S171,S204)
	S206= CU_EX.Func=alu_subf                                   CU_EX(S205)
	S207= A_EX.Out=>ALU.A                                       Premise(F134)
	S208= ALU.A=FU(a)                                           Path(S167,S207)
	S209= IR_EX.Out15_0=>IMMEXT.In                              Premise(F135)
	S210= IMMEXT.In=SIMM                                        Path(S174,S209)
	S211= IMMEXT.Out={16{SIMM[15]},SIMM}                        IMMEXT(S210)
	S212= IMMEXT.Out=>ALU.B                                     Premise(F136)
	S213= ALU.B={16{SIMM[15]},SIMM}                             Path(S211,S212)
	S214= ALU.Func=6'b000010                                    Premise(F137)
	S215= ALU.Out=FU(a)+{16{SIMM[15]},SIMM}                     ALU(S208,S213)
	S216= ALU.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]           ALU(S208,S213)
	S217= ALU.CMP=Compare0(FU(a)+{16{SIMM[15]},SIMM})           ALU(S208,S213)
	S218= ALU.OV=OverFlow(FU(a)+{16{SIMM[15]},SIMM})            ALU(S208,S213)
	S219= ALU.CA=Carry(FU(a)+{16{SIMM[15]},SIMM})               ALU(S208,S213)
	S220= ALU.Out=>ALUOut_MEM.In                                Premise(F138)
	S221= ALUOut_MEM.In=FU(a)+{16{SIMM[15]},SIMM}               Path(S215,S220)
	S222= ALU.Out=>FU.InEX                                      Premise(F139)
	S223= FU.InEX=FU(a)+{16{SIMM[15]},SIMM}                     Path(S215,S222)
	S224= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F140)
	S225= FU.InEX_WReg=rT                                       Path(S173,S224)
	S226= ALU.OV=>OVReg_MEM.In                                  Premise(F141)
	S227= OVReg_MEM.In=OverFlow(FU(a)+{16{SIMM[15]},SIMM})      Path(S218,S226)
	S228= IR_EX.Out=>IR_MEM.In                                  Premise(F142)
	S229= IR_MEM.In={8,rS,rT,SIMM}                              Path(S170,S228)
	S230= IR_MEM.Out=>FU.IR_MEM                                 Premise(F143)
	S231= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F144)
	S232= IR_MEM.Out=>IR_WB.In                                  Premise(F145)
	S233= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F146)
	S234= ALUOut_MEM.Out=>FU.InMEM                              Premise(F147)
	S235= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F148)
	S236= OVReg_MEM.Out=>OVReg_WB.In                            Premise(F149)
	S237= IR_WB.Out=>FU.IR_WB                                   Premise(F150)
	S238= IR_WB.Out31_26=>CU_WB.Op                              Premise(F151)
	S239= IR_WB.Out20_16=>GPR.WReg                              Premise(F152)
	S240= ALUOut_WB.Out=>GPR.WData                              Premise(F153)
	S241= ALUOut_WB.Out=>FU.InWB                                Premise(F154)
	S242= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F155)
	S243= OVReg_WB.Out=>CU_WB.OV                                Premise(F156)
	S244= CtrlPC=0                                              Premise(F157)
	S245= CtrlPCInc=0                                           Premise(F158)
	S246= PC[CIA]=addr                                          PC-Hold(S135,S245)
	S247= PC[Out]=addr+4                                        PC-Hold(S136,S244,S245)
	S248= CtrlIMem=0                                            Premise(F159)
	S249= IMem[{pid,addr}]={8,rS,rT,SIMM}                       IMem-Hold(S138,S248)
	S250= CtrlASIDIn=0                                          Premise(F160)
	S251= CtrlCP0=0                                             Premise(F161)
	S252= CP0[ASID]=pid                                         CP0-Hold(S141,S251)
	S253= CtrlEPCIn=0                                           Premise(F162)
	S254= CtrlExCodeIn=0                                        Premise(F163)
	S255= CtrlIR_ID=0                                           Premise(F164)
	S256= [IR_ID]={8,rS,rT,SIMM}                                IR_ID-Hold(S145,S255)
	S257= CtrlGPR=0                                             Premise(F165)
	S258= GPR[rS]=a                                             GPR-Hold(S147,S257)
	S259= CtrlA_EX=0                                            Premise(F166)
	S260= [A_EX]=FU(a)                                          A_EX-Hold(S149,S259)
	S261= CtrlIR_EX=0                                           Premise(F167)
	S262= [IR_EX]={8,rS,rT,SIMM}                                IR_EX-Hold(S151,S261)
	S263= CtrlALUOut_MEM=1                                      Premise(F168)
	S264= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Write(S221,S263)
	S265= CtrlOVReg_MEM=1                                       Premise(F169)
	S266= [OVReg_MEM]=OverFlow(FU(a)+{16{SIMM[15]},SIMM})       OVReg_MEM-Write(S227,S265)
	S267= CtrlIR_MEM=1                                          Premise(F170)
	S268= [IR_MEM]={8,rS,rT,SIMM}                               IR_MEM-Write(S229,S267)
	S269= CtrlIR_WB=0                                           Premise(F171)
	S270= CtrlALUOut_WB=0                                       Premise(F172)
	S271= CtrlOVReg_WB=0                                        Premise(F173)

MEM	S272= PC.CIA=addr                                           PC-Out(S246)
	S273= PC.CIA31_28=addr[31:28]                               PC-Out(S246)
	S274= PC.Out=addr+4                                         PC-Out(S247)
	S275= CP0.ASID=pid                                          CP0-Read-ASID(S252)
	S276= IR_ID.Out={8,rS,rT,SIMM}                              IR-Out(S256)
	S277= IR_ID.Out31_26=8                                      IR-Out(S256)
	S278= IR_ID.Out25_21=rS                                     IR-Out(S256)
	S279= IR_ID.Out20_16=rT                                     IR-Out(S256)
	S280= IR_ID.Out15_0=SIMM                                    IR-Out(S256)
	S281= A_EX.Out=FU(a)                                        A_EX-Out(S260)
	S282= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S260)
	S283= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S260)
	S284= IR_EX.Out={8,rS,rT,SIMM}                              IR_EX-Out(S262)
	S285= IR_EX.Out31_26=8                                      IR_EX-Out(S262)
	S286= IR_EX.Out25_21=rS                                     IR_EX-Out(S262)
	S287= IR_EX.Out20_16=rT                                     IR_EX-Out(S262)
	S288= IR_EX.Out15_0=SIMM                                    IR_EX-Out(S262)
	S289= ALUOut_MEM.Out=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_MEM-Out(S264)
	S290= ALUOut_MEM.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]    ALUOut_MEM-Out(S264)
	S291= ALUOut_MEM.Out4_0={FU(a)+{16{SIMM[15]},SIMM}}[4:0]    ALUOut_MEM-Out(S264)
	S292= OVReg_MEM.Out=OverFlow(FU(a)+{16{SIMM[15]},SIMM})     OVReg_MEM-Out(S266)
	S293= OVReg_MEM.Out1_0={OverFlow(FU(a)+{16{SIMM[15]},SIMM})}[1:0]OVReg_MEM-Out(S266)
	S294= OVReg_MEM.Out4_0={OverFlow(FU(a)+{16{SIMM[15]},SIMM})}[4:0]OVReg_MEM-Out(S266)
	S295= IR_MEM.Out={8,rS,rT,SIMM}                             IR_MEM-Out(S268)
	S296= IR_MEM.Out31_26=8                                     IR_MEM-Out(S268)
	S297= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S268)
	S298= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S268)
	S299= IR_MEM.Out15_0=SIMM                                   IR_MEM-Out(S268)
	S300= PC.Out=>IMem.RAddr                                    Premise(F174)
	S301= IMem.RAddr=addr+4                                     Path(S274,S300)
	S302= CP0.ASID=>IMem.ASID                                   Premise(F175)
	S303= IMem.ASID=pid                                         Path(S275,S302)
	S304= IMem.Out=>FU.IR_IF                                    Premise(F176)
	S305= IMem.Out=>IR_ID.In                                    Premise(F177)
	S306= FU.Halt_IF=>CU_IF.Halt                                Premise(F178)
	S307= FU.Bub_IF=>CU_IF.Bub                                  Premise(F179)
	S308= IR_ID.Out=>FU.IR_ID                                   Premise(F180)
	S309= FU.IR_ID={8,rS,rT,SIMM}                               Path(S276,S308)
	S310= IR_ID.Out31_26=>CU_ID.Op                              Premise(F181)
	S311= CU_ID.Op=8                                            Path(S277,S310)
	S312= CU_ID.Func=alu_subf                                   CU_ID(S311)
	S313= IR_ID.Out25_21=>GPR.RReg1                             Premise(F182)
	S314= GPR.RReg1=rS                                          Path(S278,S313)
	S315= GPR.Rdata1=a                                          GPR-Read(S314,S258)
	S316= GPR.Rdata1=>FU.InID1                                  Premise(F183)
	S317= FU.InID1=a                                            Path(S315,S316)
	S318= FU.OutID1=FU(a)                                       FU-Forward(S317)
	S319= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F184)
	S320= FU.InID1_RReg=rS                                      Path(S278,S319)
	S321= FU.OutID1=>A_EX.In                                    Premise(F185)
	S322= A_EX.In=FU(a)                                         Path(S318,S321)
	S323= IR_ID.Out=>IR_EX.In                                   Premise(F186)
	S324= IR_EX.In={8,rS,rT,SIMM}                               Path(S276,S323)
	S325= FU.Halt_ID=>CU_ID.Halt                                Premise(F187)
	S326= FU.Bub_ID=>CU_ID.Bub                                  Premise(F188)
	S327= IR_EX.Out=>FU.IR_EX                                   Premise(F189)
	S328= FU.IR_EX={8,rS,rT,SIMM}                               Path(S284,S327)
	S329= IR_EX.Out31_26=>CU_EX.Op                              Premise(F190)
	S330= CU_EX.Op=8                                            Path(S285,S329)
	S331= CU_EX.Func=alu_subf                                   CU_EX(S330)
	S332= A_EX.Out=>ALU.A                                       Premise(F191)
	S333= ALU.A=FU(a)                                           Path(S281,S332)
	S334= IR_EX.Out15_0=>IMMEXT.In                              Premise(F192)
	S335= IMMEXT.In=SIMM                                        Path(S288,S334)
	S336= IMMEXT.Out={16{SIMM[15]},SIMM}                        IMMEXT(S335)
	S337= IMMEXT.Out=>ALU.B                                     Premise(F193)
	S338= ALU.B={16{SIMM[15]},SIMM}                             Path(S336,S337)
	S339= ALU.Out=>ALUOut_MEM.In                                Premise(F194)
	S340= ALU.Out=>FU.InEX                                      Premise(F195)
	S341= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F196)
	S342= FU.InEX_WReg=rT                                       Path(S287,S341)
	S343= ALU.OV=>OVReg_MEM.In                                  Premise(F197)
	S344= IR_EX.Out=>IR_MEM.In                                  Premise(F198)
	S345= IR_MEM.In={8,rS,rT,SIMM}                              Path(S284,S344)
	S346= IR_MEM.Out=>FU.IR_MEM                                 Premise(F199)
	S347= FU.IR_MEM={8,rS,rT,SIMM}                              Path(S295,S346)
	S348= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F200)
	S349= CU_MEM.Op=8                                           Path(S296,S348)
	S350= CU_MEM.Func=alu_subf                                  CU_MEM(S349)
	S351= IR_MEM.Out=>IR_WB.In                                  Premise(F201)
	S352= IR_WB.In={8,rS,rT,SIMM}                               Path(S295,S351)
	S353= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F202)
	S354= ALUOut_WB.In=FU(a)+{16{SIMM[15]},SIMM}                Path(S289,S353)
	S355= ALUOut_MEM.Out=>FU.InMEM                              Premise(F203)
	S356= FU.InMEM=FU(a)+{16{SIMM[15]},SIMM}                    Path(S289,S355)
	S357= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F204)
	S358= FU.InMEM_WReg=rT                                      Path(S298,S357)
	S359= OVReg_MEM.Out=>OVReg_WB.In                            Premise(F205)
	S360= OVReg_WB.In=OverFlow(FU(a)+{16{SIMM[15]},SIMM})       Path(S292,S359)
	S361= IR_WB.Out=>FU.IR_WB                                   Premise(F206)
	S362= IR_WB.Out31_26=>CU_WB.Op                              Premise(F207)
	S363= IR_WB.Out20_16=>GPR.WReg                              Premise(F208)
	S364= ALUOut_WB.Out=>GPR.WData                              Premise(F209)
	S365= ALUOut_WB.Out=>FU.InWB                                Premise(F210)
	S366= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F211)
	S367= OVReg_WB.Out=>CU_WB.OV                                Premise(F212)
	S368= CtrlPC=0                                              Premise(F213)
	S369= CtrlPCInc=0                                           Premise(F214)
	S370= PC[CIA]=addr                                          PC-Hold(S246,S369)
	S371= PC[Out]=addr+4                                        PC-Hold(S247,S368,S369)
	S372= CtrlIMem=0                                            Premise(F215)
	S373= IMem[{pid,addr}]={8,rS,rT,SIMM}                       IMem-Hold(S249,S372)
	S374= CtrlASIDIn=0                                          Premise(F216)
	S375= CtrlCP0=0                                             Premise(F217)
	S376= CP0[ASID]=pid                                         CP0-Hold(S252,S375)
	S377= CtrlEPCIn=0                                           Premise(F218)
	S378= CtrlExCodeIn=0                                        Premise(F219)
	S379= CtrlIR_ID=0                                           Premise(F220)
	S380= [IR_ID]={8,rS,rT,SIMM}                                IR_ID-Hold(S256,S379)
	S381= CtrlGPR=0                                             Premise(F221)
	S382= GPR[rS]=a                                             GPR-Hold(S258,S381)
	S383= CtrlA_EX=0                                            Premise(F222)
	S384= [A_EX]=FU(a)                                          A_EX-Hold(S260,S383)
	S385= CtrlIR_EX=0                                           Premise(F223)
	S386= [IR_EX]={8,rS,rT,SIMM}                                IR_EX-Hold(S262,S385)
	S387= CtrlALUOut_MEM=0                                      Premise(F224)
	S388= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Hold(S264,S387)
	S389= CtrlOVReg_MEM=0                                       Premise(F225)
	S390= [OVReg_MEM]=OverFlow(FU(a)+{16{SIMM[15]},SIMM})       OVReg_MEM-Hold(S266,S389)
	S391= CtrlIR_MEM=0                                          Premise(F226)
	S392= [IR_MEM]={8,rS,rT,SIMM}                               IR_MEM-Hold(S268,S391)
	S393= CtrlIR_WB=1                                           Premise(F227)
	S394= [IR_WB]={8,rS,rT,SIMM}                                IR_WB-Write(S352,S393)
	S395= CtrlALUOut_WB=1                                       Premise(F228)
	S396= [ALUOut_WB]=FU(a)+{16{SIMM[15]},SIMM}                 ALUOut_WB-Write(S354,S395)
	S397= CtrlOVReg_WB=1                                        Premise(F229)
	S398= [OVReg_WB]=OverFlow(FU(a)+{16{SIMM[15]},SIMM})        OVReg_WB-Write(S360,S397)

WB	S399= PC.CIA=addr                                           PC-Out(S370)
	S400= PC.CIA31_28=addr[31:28]                               PC-Out(S370)
	S401= PC.Out=addr+4                                         PC-Out(S371)
	S402= CP0.ASID=pid                                          CP0-Read-ASID(S376)
	S403= IR_ID.Out={8,rS,rT,SIMM}                              IR-Out(S380)
	S404= IR_ID.Out31_26=8                                      IR-Out(S380)
	S405= IR_ID.Out25_21=rS                                     IR-Out(S380)
	S406= IR_ID.Out20_16=rT                                     IR-Out(S380)
	S407= IR_ID.Out15_0=SIMM                                    IR-Out(S380)
	S408= A_EX.Out=FU(a)                                        A_EX-Out(S384)
	S409= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S384)
	S410= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S384)
	S411= IR_EX.Out={8,rS,rT,SIMM}                              IR_EX-Out(S386)
	S412= IR_EX.Out31_26=8                                      IR_EX-Out(S386)
	S413= IR_EX.Out25_21=rS                                     IR_EX-Out(S386)
	S414= IR_EX.Out20_16=rT                                     IR_EX-Out(S386)
	S415= IR_EX.Out15_0=SIMM                                    IR_EX-Out(S386)
	S416= ALUOut_MEM.Out=FU(a)+{16{SIMM[15]},SIMM}              ALUOut_MEM-Out(S388)
	S417= ALUOut_MEM.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]    ALUOut_MEM-Out(S388)
	S418= ALUOut_MEM.Out4_0={FU(a)+{16{SIMM[15]},SIMM}}[4:0]    ALUOut_MEM-Out(S388)
	S419= OVReg_MEM.Out=OverFlow(FU(a)+{16{SIMM[15]},SIMM})     OVReg_MEM-Out(S390)
	S420= OVReg_MEM.Out1_0={OverFlow(FU(a)+{16{SIMM[15]},SIMM})}[1:0]OVReg_MEM-Out(S390)
	S421= OVReg_MEM.Out4_0={OverFlow(FU(a)+{16{SIMM[15]},SIMM})}[4:0]OVReg_MEM-Out(S390)
	S422= IR_MEM.Out={8,rS,rT,SIMM}                             IR_MEM-Out(S392)
	S423= IR_MEM.Out31_26=8                                     IR_MEM-Out(S392)
	S424= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S392)
	S425= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S392)
	S426= IR_MEM.Out15_0=SIMM                                   IR_MEM-Out(S392)
	S427= IR_WB.Out={8,rS,rT,SIMM}                              IR-Out(S394)
	S428= IR_WB.Out31_26=8                                      IR-Out(S394)
	S429= IR_WB.Out25_21=rS                                     IR-Out(S394)
	S430= IR_WB.Out20_16=rT                                     IR-Out(S394)
	S431= IR_WB.Out15_0=SIMM                                    IR-Out(S394)
	S432= ALUOut_WB.Out=FU(a)+{16{SIMM[15]},SIMM}               ALUOut_WB-Out(S396)
	S433= ALUOut_WB.Out1_0={FU(a)+{16{SIMM[15]},SIMM}}[1:0]     ALUOut_WB-Out(S396)
	S434= ALUOut_WB.Out4_0={FU(a)+{16{SIMM[15]},SIMM}}[4:0]     ALUOut_WB-Out(S396)
	S435= OVReg_WB.Out=OverFlow(FU(a)+{16{SIMM[15]},SIMM})      OVReg_WB-Out(S398)
	S436= OVReg_WB.Out1_0={OverFlow(FU(a)+{16{SIMM[15]},SIMM})}[1:0]OVReg_WB-Out(S398)
	S437= OVReg_WB.Out4_0={OverFlow(FU(a)+{16{SIMM[15]},SIMM})}[4:0]OVReg_WB-Out(S398)
	S438= PC.Out=>IMem.RAddr                                    Premise(F230)
	S439= IMem.RAddr=addr+4                                     Path(S401,S438)
	S440= CP0.ASID=>IMem.ASID                                   Premise(F231)
	S441= IMem.ASID=pid                                         Path(S402,S440)
	S442= IMem.Out=>FU.IR_IF                                    Premise(F232)
	S443= IMem.Out=>IR_ID.In                                    Premise(F233)
	S444= FU.Halt_IF=>CU_IF.Halt                                Premise(F234)
	S445= FU.Bub_IF=>CU_IF.Bub                                  Premise(F235)
	S446= IR_ID.Out=>FU.IR_ID                                   Premise(F236)
	S447= FU.IR_ID={8,rS,rT,SIMM}                               Path(S403,S446)
	S448= IR_ID.Out31_26=>CU_ID.Op                              Premise(F237)
	S449= CU_ID.Op=8                                            Path(S404,S448)
	S450= CU_ID.Func=alu_subf                                   CU_ID(S449)
	S451= IR_ID.Out25_21=>GPR.RReg1                             Premise(F238)
	S452= GPR.RReg1=rS                                          Path(S405,S451)
	S453= GPR.Rdata1=a                                          GPR-Read(S452,S382)
	S454= GPR.Rdata1=>FU.InID1                                  Premise(F239)
	S455= FU.InID1=a                                            Path(S453,S454)
	S456= FU.OutID1=FU(a)                                       FU-Forward(S455)
	S457= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F240)
	S458= FU.InID1_RReg=rS                                      Path(S405,S457)
	S459= FU.OutID1=>A_EX.In                                    Premise(F241)
	S460= A_EX.In=FU(a)                                         Path(S456,S459)
	S461= IR_ID.Out=>IR_EX.In                                   Premise(F242)
	S462= IR_EX.In={8,rS,rT,SIMM}                               Path(S403,S461)
	S463= FU.Halt_ID=>CU_ID.Halt                                Premise(F243)
	S464= FU.Bub_ID=>CU_ID.Bub                                  Premise(F244)
	S465= IR_EX.Out=>FU.IR_EX                                   Premise(F245)
	S466= FU.IR_EX={8,rS,rT,SIMM}                               Path(S411,S465)
	S467= IR_EX.Out31_26=>CU_EX.Op                              Premise(F246)
	S468= CU_EX.Op=8                                            Path(S412,S467)
	S469= CU_EX.Func=alu_subf                                   CU_EX(S468)
	S470= A_EX.Out=>ALU.A                                       Premise(F247)
	S471= ALU.A=FU(a)                                           Path(S408,S470)
	S472= IR_EX.Out15_0=>IMMEXT.In                              Premise(F248)
	S473= IMMEXT.In=SIMM                                        Path(S415,S472)
	S474= IMMEXT.Out={16{SIMM[15]},SIMM}                        IMMEXT(S473)
	S475= IMMEXT.Out=>ALU.B                                     Premise(F249)
	S476= ALU.B={16{SIMM[15]},SIMM}                             Path(S474,S475)
	S477= ALU.Out=>ALUOut_MEM.In                                Premise(F250)
	S478= ALU.Out=>FU.InEX                                      Premise(F251)
	S479= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F252)
	S480= FU.InEX_WReg=rT                                       Path(S414,S479)
	S481= ALU.OV=>OVReg_MEM.In                                  Premise(F253)
	S482= IR_EX.Out=>IR_MEM.In                                  Premise(F254)
	S483= IR_MEM.In={8,rS,rT,SIMM}                              Path(S411,S482)
	S484= IR_MEM.Out=>FU.IR_MEM                                 Premise(F255)
	S485= FU.IR_MEM={8,rS,rT,SIMM}                              Path(S422,S484)
	S486= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F256)
	S487= CU_MEM.Op=8                                           Path(S423,S486)
	S488= CU_MEM.Func=alu_subf                                  CU_MEM(S487)
	S489= IR_MEM.Out=>IR_WB.In                                  Premise(F257)
	S490= IR_WB.In={8,rS,rT,SIMM}                               Path(S422,S489)
	S491= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F258)
	S492= ALUOut_WB.In=FU(a)+{16{SIMM[15]},SIMM}                Path(S416,S491)
	S493= ALUOut_MEM.Out=>FU.InMEM                              Premise(F259)
	S494= FU.InMEM=FU(a)+{16{SIMM[15]},SIMM}                    Path(S416,S493)
	S495= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F260)
	S496= FU.InMEM_WReg=rT                                      Path(S425,S495)
	S497= OVReg_MEM.Out=>OVReg_WB.In                            Premise(F261)
	S498= OVReg_WB.In=OverFlow(FU(a)+{16{SIMM[15]},SIMM})       Path(S419,S497)
	S499= IR_WB.Out=>FU.IR_WB                                   Premise(F262)
	S500= FU.IR_WB={8,rS,rT,SIMM}                               Path(S427,S499)
	S501= IR_WB.Out31_26=>CU_WB.Op                              Premise(F263)
	S502= CU_WB.Op=8                                            Path(S428,S501)
	S503= CU_WB.Func=alu_subf                                   CU_WB(S502)
	S504= IR_WB.Out20_16=>GPR.WReg                              Premise(F264)
	S505= GPR.WReg=rT                                           Path(S430,S504)
	S506= ALUOut_WB.Out=>GPR.WData                              Premise(F265)
	S507= GPR.WData=FU(a)+{16{SIMM[15]},SIMM}                   Path(S432,S506)
	S508= ALUOut_WB.Out=>FU.InWB                                Premise(F266)
	S509= FU.InWB=FU(a)+{16{SIMM[15]},SIMM}                     Path(S432,S508)
	S510= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F267)
	S511= FU.InWB_WReg=rT                                       Path(S430,S510)
	S512= OVReg_WB.Out=>CU_WB.OV                                Premise(F268)
	S513= CU_WB.OV=OverFlow(FU(a)+{16{SIMM[15]},SIMM})          Path(S435,S512)
	S514= CtrlPC=0                                              Premise(F269)
	S515= CtrlPCInc=0                                           Premise(F270)
	S516= PC[CIA]=addr                                          PC-Hold(S370,S515)
	S517= PC[Out]=addr+4                                        PC-Hold(S371,S514,S515)
	S518= CtrlIMem=0                                            Premise(F271)
	S519= IMem[{pid,addr}]={8,rS,rT,SIMM}                       IMem-Hold(S373,S518)
	S520= CtrlASIDIn=0                                          Premise(F272)
	S521= CtrlCP0=0                                             Premise(F273)
	S522= CP0[ASID]=pid                                         CP0-Hold(S376,S521)
	S523= CtrlEPCIn=0                                           Premise(F274)
	S524= CtrlExCodeIn=0                                        Premise(F275)
	S525= CtrlIR_ID=0                                           Premise(F276)
	S526= [IR_ID]={8,rS,rT,SIMM}                                IR_ID-Hold(S380,S525)
	S527= CtrlGPR=1                                             Premise(F277)
	S528= GPR[rT]=FU(a)+{16{SIMM[15]},SIMM}                     GPR-Write(S505,S507,S527)
	S529= CtrlA_EX=0                                            Premise(F278)
	S530= [A_EX]=FU(a)                                          A_EX-Hold(S384,S529)
	S531= CtrlIR_EX=0                                           Premise(F279)
	S532= [IR_EX]={8,rS,rT,SIMM}                                IR_EX-Hold(S386,S531)
	S533= CtrlALUOut_MEM=0                                      Premise(F280)
	S534= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Hold(S388,S533)
	S535= CtrlOVReg_MEM=0                                       Premise(F281)
	S536= [OVReg_MEM]=OverFlow(FU(a)+{16{SIMM[15]},SIMM})       OVReg_MEM-Hold(S390,S535)
	S537= CtrlIR_MEM=0                                          Premise(F282)
	S538= [IR_MEM]={8,rS,rT,SIMM}                               IR_MEM-Hold(S392,S537)
	S539= CtrlIR_WB=0                                           Premise(F283)
	S540= [IR_WB]={8,rS,rT,SIMM}                                IR_WB-Hold(S394,S539)
	S541= CtrlALUOut_WB=0                                       Premise(F284)
	S542= [ALUOut_WB]=FU(a)+{16{SIMM[15]},SIMM}                 ALUOut_WB-Hold(S396,S541)
	S543= CtrlOVReg_WB=0                                        Premise(F285)
	S544= [OVReg_WB]=OverFlow(FU(a)+{16{SIMM[15]},SIMM})        OVReg_WB-Hold(S398,S543)

POST	S516= PC[CIA]=addr                                          PC-Hold(S370,S515)
	S517= PC[Out]=addr+4                                        PC-Hold(S371,S514,S515)
	S519= IMem[{pid,addr}]={8,rS,rT,SIMM}                       IMem-Hold(S373,S518)
	S522= CP0[ASID]=pid                                         CP0-Hold(S376,S521)
	S526= [IR_ID]={8,rS,rT,SIMM}                                IR_ID-Hold(S380,S525)
	S528= GPR[rT]=FU(a)+{16{SIMM[15]},SIMM}                     GPR-Write(S505,S507,S527)
	S530= [A_EX]=FU(a)                                          A_EX-Hold(S384,S529)
	S532= [IR_EX]={8,rS,rT,SIMM}                                IR_EX-Hold(S386,S531)
	S534= [ALUOut_MEM]=FU(a)+{16{SIMM[15]},SIMM}                ALUOut_MEM-Hold(S388,S533)
	S536= [OVReg_MEM]=OverFlow(FU(a)+{16{SIMM[15]},SIMM})       OVReg_MEM-Hold(S390,S535)
	S538= [IR_MEM]={8,rS,rT,SIMM}                               IR_MEM-Hold(S392,S537)
	S540= [IR_WB]={8,rS,rT,SIMM}                                IR_WB-Hold(S394,S539)
	S542= [ALUOut_WB]=FU(a)+{16{SIMM[15]},SIMM}                 ALUOut_WB-Hold(S396,S541)
	S544= [OVReg_WB]=OverFlow(FU(a)+{16{SIMM[15]},SIMM})        OVReg_WB-Hold(S398,S543)

