<profile>

<section name = "Vitis HLS Report for 'nn_fpga_top_Pipeline_VITIS_LOOP_32_2'" level="0">
<item name = "Date">Tue Nov 25 01:19:44 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">final_nn_fpga_tanh</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.013 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">789, 789, 7.890 us, 7.890 us, 785, 785, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_32_2">787, 787, 5, 1, 1, 784, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 59, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">32, -, 0, 0, -</column>
<column name="Multiplexer">-, -, 0, 54, -</column>
<column name="Register">-, -, 100, 32, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">32, 1, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_10s_8s_24s_24_4_1_U4">mac_muladd_10s_8s_24s_24_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="W1_U">nn_fpga_top_Pipeline_VITIS_LOOP_32_2_W1_ROM_AUTO_1R, 32, 0, 0, 0, 50176, 8, 1, 401408</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln32_fu_116_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln34_1_fu_131_p2">+, 0, 0, 23, 16, 16</column>
<column name="icmp_ln32_fu_110_p2">icmp, 0, 0, 17, 10, 9</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc_1_fu_50">9, 2, 16, 32</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_acc_1_load_1">9, 2, 16, 32</column>
<column name="ap_sig_allocacmp_j_1">9, 2, 10, 20</column>
<column name="j_fu_54">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_1_fu_50">16, 0, 16, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="icmp_ln32_reg_208">1, 0, 1, 0</column>
<column name="j_fu_54">10, 0, 10, 0</column>
<column name="icmp_ln32_reg_208">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, nn_fpga_top_Pipeline_VITIS_LOOP_32_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, nn_fpga_top_Pipeline_VITIS_LOOP_32_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, nn_fpga_top_Pipeline_VITIS_LOOP_32_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, nn_fpga_top_Pipeline_VITIS_LOOP_32_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, nn_fpga_top_Pipeline_VITIS_LOOP_32_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, nn_fpga_top_Pipeline_VITIS_LOOP_32_2, return value</column>
<column name="phi_mul">in, 16, ap_none, phi_mul, scalar</column>
<column name="image_r_address0">out, 10, ap_memory, image_r, array</column>
<column name="image_r_ce0">out, 1, ap_memory, image_r, array</column>
<column name="image_r_q0">in, 10, ap_memory, image_r, array</column>
<column name="acc_1_out">out, 16, ap_vld, acc_1_out, pointer</column>
<column name="acc_1_out_ap_vld">out, 1, ap_vld, acc_1_out, pointer</column>
</table>
</item>
</section>
</profile>
