-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dft is
generic (
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    real_sample_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    real_sample_TVALID : IN STD_LOGIC;
    real_sample_TREADY : OUT STD_LOGIC;
    real_sample_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    real_sample_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    real_sample_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    imag_sample_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    imag_sample_TVALID : IN STD_LOGIC;
    imag_sample_TREADY : OUT STD_LOGIC;
    imag_sample_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    imag_sample_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    imag_sample_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    real_op_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    real_op_TVALID : OUT STD_LOGIC;
    real_op_TREADY : IN STD_LOGIC;
    real_op_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    real_op_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    real_op_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    imag_op_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    imag_op_TVALID : OUT STD_LOGIC;
    imag_op_TREADY : IN STD_LOGIC;
    imag_op_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    imag_op_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    imag_op_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_CTRL_AWVALID : IN STD_LOGIC;
    s_axi_CTRL_AWREADY : OUT STD_LOGIC;
    s_axi_CTRL_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_WVALID : IN STD_LOGIC;
    s_axi_CTRL_WREADY : OUT STD_LOGIC;
    s_axi_CTRL_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_CTRL_ARVALID : IN STD_LOGIC;
    s_axi_CTRL_ARREADY : OUT STD_LOGIC;
    s_axi_CTRL_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_RVALID : OUT STD_LOGIC;
    s_axi_CTRL_RREADY : IN STD_LOGIC;
    s_axi_CTRL_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CTRL_BVALID : OUT STD_LOGIC;
    s_axi_CTRL_BREADY : IN STD_LOGIC;
    s_axi_CTRL_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of dft is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "dft_dft,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.256000,HLS_SYN_LAT=12583951,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=9124,HLS_SYN_LUT=7716,HLS_VERSION=2021_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal re_sample_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_0_ce0 : STD_LOGIC;
    signal re_sample_0_we0 : STD_LOGIC;
    signal re_sample_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_1_ce0 : STD_LOGIC;
    signal re_sample_1_we0 : STD_LOGIC;
    signal re_sample_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_2_ce0 : STD_LOGIC;
    signal re_sample_2_we0 : STD_LOGIC;
    signal re_sample_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_3_ce0 : STD_LOGIC;
    signal re_sample_3_we0 : STD_LOGIC;
    signal re_sample_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_4_ce0 : STD_LOGIC;
    signal re_sample_4_we0 : STD_LOGIC;
    signal re_sample_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_5_ce0 : STD_LOGIC;
    signal re_sample_5_we0 : STD_LOGIC;
    signal re_sample_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_6_ce0 : STD_LOGIC;
    signal re_sample_6_we0 : STD_LOGIC;
    signal re_sample_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_7_ce0 : STD_LOGIC;
    signal re_sample_7_we0 : STD_LOGIC;
    signal re_sample_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_8_ce0 : STD_LOGIC;
    signal re_sample_8_we0 : STD_LOGIC;
    signal re_sample_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_9_ce0 : STD_LOGIC;
    signal re_sample_9_we0 : STD_LOGIC;
    signal re_sample_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_10_ce0 : STD_LOGIC;
    signal re_sample_10_we0 : STD_LOGIC;
    signal re_sample_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_11_ce0 : STD_LOGIC;
    signal re_sample_11_we0 : STD_LOGIC;
    signal re_sample_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_12_ce0 : STD_LOGIC;
    signal re_sample_12_we0 : STD_LOGIC;
    signal re_sample_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_13_ce0 : STD_LOGIC;
    signal re_sample_13_we0 : STD_LOGIC;
    signal re_sample_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_14_ce0 : STD_LOGIC;
    signal re_sample_14_we0 : STD_LOGIC;
    signal re_sample_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_15_ce0 : STD_LOGIC;
    signal re_sample_15_we0 : STD_LOGIC;
    signal re_sample_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_16_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_16_ce0 : STD_LOGIC;
    signal re_sample_16_we0 : STD_LOGIC;
    signal re_sample_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_17_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_17_ce0 : STD_LOGIC;
    signal re_sample_17_we0 : STD_LOGIC;
    signal re_sample_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_18_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_18_ce0 : STD_LOGIC;
    signal re_sample_18_we0 : STD_LOGIC;
    signal re_sample_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_19_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_19_ce0 : STD_LOGIC;
    signal re_sample_19_we0 : STD_LOGIC;
    signal re_sample_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_20_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_20_ce0 : STD_LOGIC;
    signal re_sample_20_we0 : STD_LOGIC;
    signal re_sample_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_21_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_21_ce0 : STD_LOGIC;
    signal re_sample_21_we0 : STD_LOGIC;
    signal re_sample_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_22_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_22_ce0 : STD_LOGIC;
    signal re_sample_22_we0 : STD_LOGIC;
    signal re_sample_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_23_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_23_ce0 : STD_LOGIC;
    signal re_sample_23_we0 : STD_LOGIC;
    signal re_sample_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_24_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_24_ce0 : STD_LOGIC;
    signal re_sample_24_we0 : STD_LOGIC;
    signal re_sample_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_25_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_25_ce0 : STD_LOGIC;
    signal re_sample_25_we0 : STD_LOGIC;
    signal re_sample_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_26_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_26_ce0 : STD_LOGIC;
    signal re_sample_26_we0 : STD_LOGIC;
    signal re_sample_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_27_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_27_ce0 : STD_LOGIC;
    signal re_sample_27_we0 : STD_LOGIC;
    signal re_sample_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_28_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_28_ce0 : STD_LOGIC;
    signal re_sample_28_we0 : STD_LOGIC;
    signal re_sample_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_29_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_29_ce0 : STD_LOGIC;
    signal re_sample_29_we0 : STD_LOGIC;
    signal re_sample_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_30_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_30_ce0 : STD_LOGIC;
    signal re_sample_30_we0 : STD_LOGIC;
    signal re_sample_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_31_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_31_ce0 : STD_LOGIC;
    signal re_sample_31_we0 : STD_LOGIC;
    signal re_sample_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_32_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_32_ce0 : STD_LOGIC;
    signal re_sample_32_we0 : STD_LOGIC;
    signal re_sample_32_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_33_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_33_ce0 : STD_LOGIC;
    signal re_sample_33_we0 : STD_LOGIC;
    signal re_sample_33_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_34_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_34_ce0 : STD_LOGIC;
    signal re_sample_34_we0 : STD_LOGIC;
    signal re_sample_34_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_35_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_35_ce0 : STD_LOGIC;
    signal re_sample_35_we0 : STD_LOGIC;
    signal re_sample_35_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_36_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_36_ce0 : STD_LOGIC;
    signal re_sample_36_we0 : STD_LOGIC;
    signal re_sample_36_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_37_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_37_ce0 : STD_LOGIC;
    signal re_sample_37_we0 : STD_LOGIC;
    signal re_sample_37_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_38_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_38_ce0 : STD_LOGIC;
    signal re_sample_38_we0 : STD_LOGIC;
    signal re_sample_38_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_39_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_39_ce0 : STD_LOGIC;
    signal re_sample_39_we0 : STD_LOGIC;
    signal re_sample_39_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_40_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_40_ce0 : STD_LOGIC;
    signal re_sample_40_we0 : STD_LOGIC;
    signal re_sample_40_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_41_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_41_ce0 : STD_LOGIC;
    signal re_sample_41_we0 : STD_LOGIC;
    signal re_sample_41_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_42_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_42_ce0 : STD_LOGIC;
    signal re_sample_42_we0 : STD_LOGIC;
    signal re_sample_42_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_43_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_43_ce0 : STD_LOGIC;
    signal re_sample_43_we0 : STD_LOGIC;
    signal re_sample_43_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_44_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_44_ce0 : STD_LOGIC;
    signal re_sample_44_we0 : STD_LOGIC;
    signal re_sample_44_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_45_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_45_ce0 : STD_LOGIC;
    signal re_sample_45_we0 : STD_LOGIC;
    signal re_sample_45_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_46_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_46_ce0 : STD_LOGIC;
    signal re_sample_46_we0 : STD_LOGIC;
    signal re_sample_46_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_47_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_47_ce0 : STD_LOGIC;
    signal re_sample_47_we0 : STD_LOGIC;
    signal re_sample_47_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_48_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_48_ce0 : STD_LOGIC;
    signal re_sample_48_we0 : STD_LOGIC;
    signal re_sample_48_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_49_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_49_ce0 : STD_LOGIC;
    signal re_sample_49_we0 : STD_LOGIC;
    signal re_sample_49_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_50_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_50_ce0 : STD_LOGIC;
    signal re_sample_50_we0 : STD_LOGIC;
    signal re_sample_50_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_51_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_51_ce0 : STD_LOGIC;
    signal re_sample_51_we0 : STD_LOGIC;
    signal re_sample_51_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_52_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_52_ce0 : STD_LOGIC;
    signal re_sample_52_we0 : STD_LOGIC;
    signal re_sample_52_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_53_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_53_ce0 : STD_LOGIC;
    signal re_sample_53_we0 : STD_LOGIC;
    signal re_sample_53_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_54_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_54_ce0 : STD_LOGIC;
    signal re_sample_54_we0 : STD_LOGIC;
    signal re_sample_54_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_55_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_55_ce0 : STD_LOGIC;
    signal re_sample_55_we0 : STD_LOGIC;
    signal re_sample_55_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_56_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_56_ce0 : STD_LOGIC;
    signal re_sample_56_we0 : STD_LOGIC;
    signal re_sample_56_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_57_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_57_ce0 : STD_LOGIC;
    signal re_sample_57_we0 : STD_LOGIC;
    signal re_sample_57_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_58_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_58_ce0 : STD_LOGIC;
    signal re_sample_58_we0 : STD_LOGIC;
    signal re_sample_58_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_59_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_59_ce0 : STD_LOGIC;
    signal re_sample_59_we0 : STD_LOGIC;
    signal re_sample_59_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_60_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_60_ce0 : STD_LOGIC;
    signal re_sample_60_we0 : STD_LOGIC;
    signal re_sample_60_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_61_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_61_ce0 : STD_LOGIC;
    signal re_sample_61_we0 : STD_LOGIC;
    signal re_sample_61_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_62_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_62_ce0 : STD_LOGIC;
    signal re_sample_62_we0 : STD_LOGIC;
    signal re_sample_62_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal re_sample_63_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal re_sample_63_ce0 : STD_LOGIC;
    signal re_sample_63_we0 : STD_LOGIC;
    signal re_sample_63_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_0_ce0 : STD_LOGIC;
    signal im_sample_0_we0 : STD_LOGIC;
    signal im_sample_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_1_ce0 : STD_LOGIC;
    signal im_sample_1_we0 : STD_LOGIC;
    signal im_sample_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_2_ce0 : STD_LOGIC;
    signal im_sample_2_we0 : STD_LOGIC;
    signal im_sample_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_3_ce0 : STD_LOGIC;
    signal im_sample_3_we0 : STD_LOGIC;
    signal im_sample_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_4_ce0 : STD_LOGIC;
    signal im_sample_4_we0 : STD_LOGIC;
    signal im_sample_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_5_ce0 : STD_LOGIC;
    signal im_sample_5_we0 : STD_LOGIC;
    signal im_sample_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_6_ce0 : STD_LOGIC;
    signal im_sample_6_we0 : STD_LOGIC;
    signal im_sample_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_7_ce0 : STD_LOGIC;
    signal im_sample_7_we0 : STD_LOGIC;
    signal im_sample_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_8_ce0 : STD_LOGIC;
    signal im_sample_8_we0 : STD_LOGIC;
    signal im_sample_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_9_ce0 : STD_LOGIC;
    signal im_sample_9_we0 : STD_LOGIC;
    signal im_sample_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_10_ce0 : STD_LOGIC;
    signal im_sample_10_we0 : STD_LOGIC;
    signal im_sample_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_11_ce0 : STD_LOGIC;
    signal im_sample_11_we0 : STD_LOGIC;
    signal im_sample_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_12_ce0 : STD_LOGIC;
    signal im_sample_12_we0 : STD_LOGIC;
    signal im_sample_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_13_ce0 : STD_LOGIC;
    signal im_sample_13_we0 : STD_LOGIC;
    signal im_sample_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_14_ce0 : STD_LOGIC;
    signal im_sample_14_we0 : STD_LOGIC;
    signal im_sample_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_15_ce0 : STD_LOGIC;
    signal im_sample_15_we0 : STD_LOGIC;
    signal im_sample_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_16_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_16_ce0 : STD_LOGIC;
    signal im_sample_16_we0 : STD_LOGIC;
    signal im_sample_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_17_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_17_ce0 : STD_LOGIC;
    signal im_sample_17_we0 : STD_LOGIC;
    signal im_sample_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_18_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_18_ce0 : STD_LOGIC;
    signal im_sample_18_we0 : STD_LOGIC;
    signal im_sample_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_19_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_19_ce0 : STD_LOGIC;
    signal im_sample_19_we0 : STD_LOGIC;
    signal im_sample_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_20_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_20_ce0 : STD_LOGIC;
    signal im_sample_20_we0 : STD_LOGIC;
    signal im_sample_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_21_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_21_ce0 : STD_LOGIC;
    signal im_sample_21_we0 : STD_LOGIC;
    signal im_sample_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_22_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_22_ce0 : STD_LOGIC;
    signal im_sample_22_we0 : STD_LOGIC;
    signal im_sample_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_23_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_23_ce0 : STD_LOGIC;
    signal im_sample_23_we0 : STD_LOGIC;
    signal im_sample_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_24_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_24_ce0 : STD_LOGIC;
    signal im_sample_24_we0 : STD_LOGIC;
    signal im_sample_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_25_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_25_ce0 : STD_LOGIC;
    signal im_sample_25_we0 : STD_LOGIC;
    signal im_sample_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_26_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_26_ce0 : STD_LOGIC;
    signal im_sample_26_we0 : STD_LOGIC;
    signal im_sample_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_27_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_27_ce0 : STD_LOGIC;
    signal im_sample_27_we0 : STD_LOGIC;
    signal im_sample_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_28_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_28_ce0 : STD_LOGIC;
    signal im_sample_28_we0 : STD_LOGIC;
    signal im_sample_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_29_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_29_ce0 : STD_LOGIC;
    signal im_sample_29_we0 : STD_LOGIC;
    signal im_sample_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_30_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_30_ce0 : STD_LOGIC;
    signal im_sample_30_we0 : STD_LOGIC;
    signal im_sample_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_31_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_31_ce0 : STD_LOGIC;
    signal im_sample_31_we0 : STD_LOGIC;
    signal im_sample_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_32_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_32_ce0 : STD_LOGIC;
    signal im_sample_32_we0 : STD_LOGIC;
    signal im_sample_32_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_33_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_33_ce0 : STD_LOGIC;
    signal im_sample_33_we0 : STD_LOGIC;
    signal im_sample_33_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_34_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_34_ce0 : STD_LOGIC;
    signal im_sample_34_we0 : STD_LOGIC;
    signal im_sample_34_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_35_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_35_ce0 : STD_LOGIC;
    signal im_sample_35_we0 : STD_LOGIC;
    signal im_sample_35_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_36_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_36_ce0 : STD_LOGIC;
    signal im_sample_36_we0 : STD_LOGIC;
    signal im_sample_36_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_37_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_37_ce0 : STD_LOGIC;
    signal im_sample_37_we0 : STD_LOGIC;
    signal im_sample_37_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_38_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_38_ce0 : STD_LOGIC;
    signal im_sample_38_we0 : STD_LOGIC;
    signal im_sample_38_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_39_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_39_ce0 : STD_LOGIC;
    signal im_sample_39_we0 : STD_LOGIC;
    signal im_sample_39_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_40_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_40_ce0 : STD_LOGIC;
    signal im_sample_40_we0 : STD_LOGIC;
    signal im_sample_40_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_41_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_41_ce0 : STD_LOGIC;
    signal im_sample_41_we0 : STD_LOGIC;
    signal im_sample_41_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_42_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_42_ce0 : STD_LOGIC;
    signal im_sample_42_we0 : STD_LOGIC;
    signal im_sample_42_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_43_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_43_ce0 : STD_LOGIC;
    signal im_sample_43_we0 : STD_LOGIC;
    signal im_sample_43_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_44_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_44_ce0 : STD_LOGIC;
    signal im_sample_44_we0 : STD_LOGIC;
    signal im_sample_44_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_45_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_45_ce0 : STD_LOGIC;
    signal im_sample_45_we0 : STD_LOGIC;
    signal im_sample_45_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_46_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_46_ce0 : STD_LOGIC;
    signal im_sample_46_we0 : STD_LOGIC;
    signal im_sample_46_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_47_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_47_ce0 : STD_LOGIC;
    signal im_sample_47_we0 : STD_LOGIC;
    signal im_sample_47_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_48_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_48_ce0 : STD_LOGIC;
    signal im_sample_48_we0 : STD_LOGIC;
    signal im_sample_48_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_49_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_49_ce0 : STD_LOGIC;
    signal im_sample_49_we0 : STD_LOGIC;
    signal im_sample_49_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_50_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_50_ce0 : STD_LOGIC;
    signal im_sample_50_we0 : STD_LOGIC;
    signal im_sample_50_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_51_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_51_ce0 : STD_LOGIC;
    signal im_sample_51_we0 : STD_LOGIC;
    signal im_sample_51_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_52_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_52_ce0 : STD_LOGIC;
    signal im_sample_52_we0 : STD_LOGIC;
    signal im_sample_52_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_53_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_53_ce0 : STD_LOGIC;
    signal im_sample_53_we0 : STD_LOGIC;
    signal im_sample_53_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_54_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_54_ce0 : STD_LOGIC;
    signal im_sample_54_we0 : STD_LOGIC;
    signal im_sample_54_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_55_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_55_ce0 : STD_LOGIC;
    signal im_sample_55_we0 : STD_LOGIC;
    signal im_sample_55_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_56_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_56_ce0 : STD_LOGIC;
    signal im_sample_56_we0 : STD_LOGIC;
    signal im_sample_56_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_57_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_57_ce0 : STD_LOGIC;
    signal im_sample_57_we0 : STD_LOGIC;
    signal im_sample_57_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_58_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_58_ce0 : STD_LOGIC;
    signal im_sample_58_we0 : STD_LOGIC;
    signal im_sample_58_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_59_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_59_ce0 : STD_LOGIC;
    signal im_sample_59_we0 : STD_LOGIC;
    signal im_sample_59_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_60_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_60_ce0 : STD_LOGIC;
    signal im_sample_60_we0 : STD_LOGIC;
    signal im_sample_60_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_61_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_61_ce0 : STD_LOGIC;
    signal im_sample_61_we0 : STD_LOGIC;
    signal im_sample_61_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_62_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_62_ce0 : STD_LOGIC;
    signal im_sample_62_we0 : STD_LOGIC;
    signal im_sample_62_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal im_sample_63_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal im_sample_63_ce0 : STD_LOGIC;
    signal im_sample_63_we0 : STD_LOGIC;
    signal im_sample_63_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_ap_start : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_ap_done : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_ap_idle : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_ap_ready : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_real_sample_TREADY : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_imag_sample_TREADY : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_0_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_0_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_1_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_1_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_2_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_2_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_3_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_3_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_4_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_4_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_5_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_5_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_6_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_6_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_7_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_7_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_8_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_8_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_9_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_9_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_10_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_10_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_11_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_11_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_12_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_12_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_13_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_13_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_14_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_14_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_15_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_15_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_16_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_16_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_16_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_17_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_17_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_17_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_18_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_18_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_18_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_19_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_19_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_19_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_20_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_20_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_20_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_21_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_21_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_21_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_22_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_22_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_22_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_23_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_23_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_23_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_24_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_24_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_24_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_25_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_25_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_25_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_26_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_26_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_26_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_27_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_27_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_27_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_28_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_28_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_28_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_29_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_29_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_29_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_30_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_30_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_30_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_31_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_31_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_31_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_32_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_32_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_32_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_32_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_33_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_33_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_33_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_33_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_34_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_34_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_34_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_34_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_35_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_35_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_35_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_35_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_36_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_36_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_36_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_36_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_37_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_37_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_37_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_37_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_38_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_38_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_38_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_38_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_39_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_39_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_39_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_39_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_40_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_40_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_40_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_40_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_41_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_41_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_41_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_41_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_42_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_42_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_42_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_42_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_43_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_43_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_43_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_43_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_44_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_44_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_44_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_44_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_45_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_45_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_45_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_45_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_46_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_46_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_46_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_46_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_47_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_47_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_47_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_47_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_48_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_48_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_48_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_48_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_49_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_49_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_49_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_49_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_50_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_50_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_50_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_50_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_51_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_51_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_51_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_51_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_52_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_52_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_52_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_52_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_53_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_53_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_53_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_53_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_54_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_54_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_54_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_54_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_55_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_55_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_55_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_55_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_56_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_56_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_56_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_56_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_57_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_57_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_57_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_57_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_58_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_58_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_58_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_58_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_59_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_59_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_59_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_59_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_60_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_60_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_60_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_60_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_61_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_61_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_61_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_61_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_62_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_62_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_62_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_62_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_63_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_63_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_63_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_re_sample_63_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_0_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_0_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_1_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_1_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_2_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_2_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_3_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_3_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_4_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_4_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_5_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_5_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_6_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_6_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_7_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_7_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_8_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_8_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_9_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_9_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_10_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_10_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_11_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_11_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_12_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_12_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_13_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_13_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_14_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_14_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_15_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_15_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_16_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_16_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_16_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_17_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_17_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_17_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_18_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_18_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_18_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_19_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_19_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_19_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_20_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_20_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_20_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_21_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_21_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_21_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_22_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_22_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_22_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_23_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_23_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_23_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_24_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_24_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_24_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_25_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_25_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_25_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_26_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_26_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_26_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_27_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_27_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_27_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_28_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_28_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_28_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_29_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_29_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_29_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_30_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_30_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_30_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_31_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_31_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_31_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_32_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_32_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_32_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_32_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_33_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_33_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_33_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_33_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_34_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_34_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_34_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_34_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_35_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_35_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_35_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_35_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_36_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_36_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_36_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_36_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_37_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_37_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_37_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_37_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_38_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_38_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_38_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_38_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_39_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_39_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_39_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_39_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_40_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_40_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_40_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_40_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_41_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_41_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_41_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_41_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_42_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_42_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_42_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_42_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_43_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_43_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_43_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_43_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_44_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_44_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_44_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_44_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_45_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_45_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_45_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_45_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_46_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_46_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_46_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_46_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_47_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_47_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_47_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_47_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_48_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_48_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_48_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_48_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_49_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_49_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_49_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_49_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_50_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_50_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_50_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_50_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_51_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_51_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_51_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_51_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_52_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_52_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_52_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_52_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_53_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_53_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_53_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_53_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_54_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_54_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_54_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_54_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_55_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_55_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_55_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_55_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_56_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_56_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_56_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_56_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_57_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_57_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_57_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_57_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_58_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_58_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_58_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_58_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_59_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_59_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_59_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_59_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_60_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_60_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_60_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_60_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_61_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_61_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_61_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_61_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_62_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_62_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_62_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_62_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_63_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_63_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_63_we0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_sample_fu_580_im_sample_63_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_ap_start : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_ap_done : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_ap_idle : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_ap_ready : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_real_op_TREADY : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_imag_op_TREADY : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_0_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_1_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_2_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_3_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_4_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_5_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_6_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_7_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_8_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_9_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_10_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_11_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_12_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_13_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_14_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_15_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_16_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_16_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_17_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_17_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_18_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_18_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_19_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_19_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_20_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_20_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_21_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_21_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_22_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_22_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_23_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_23_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_24_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_24_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_25_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_25_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_26_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_26_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_27_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_27_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_28_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_28_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_29_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_29_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_30_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_30_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_31_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_31_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_32_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_32_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_33_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_33_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_34_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_34_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_35_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_35_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_36_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_36_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_37_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_37_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_38_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_38_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_39_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_39_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_40_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_40_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_41_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_41_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_42_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_42_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_43_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_43_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_44_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_44_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_45_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_45_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_46_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_46_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_47_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_47_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_48_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_48_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_49_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_49_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_50_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_50_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_51_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_51_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_52_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_52_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_53_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_53_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_54_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_54_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_55_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_55_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_56_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_56_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_57_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_57_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_58_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_58_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_59_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_59_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_60_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_60_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_61_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_61_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_62_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_62_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_63_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_63_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_0_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_1_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_2_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_3_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_4_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_5_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_6_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_7_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_8_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_9_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_10_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_11_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_12_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_13_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_14_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_15_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_16_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_16_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_17_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_17_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_18_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_18_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_19_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_19_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_20_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_20_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_21_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_21_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_22_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_22_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_23_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_23_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_24_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_24_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_25_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_25_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_26_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_26_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_27_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_27_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_28_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_28_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_29_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_29_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_30_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_30_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_31_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_31_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_32_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_32_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_33_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_33_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_34_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_34_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_35_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_35_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_36_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_36_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_37_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_37_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_38_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_38_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_39_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_39_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_40_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_40_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_41_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_41_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_42_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_42_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_43_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_43_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_44_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_44_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_45_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_45_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_46_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_46_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_47_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_47_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_48_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_48_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_49_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_49_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_50_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_50_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_51_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_51_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_52_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_52_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_53_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_53_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_54_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_54_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_55_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_55_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_56_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_56_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_57_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_57_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_58_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_58_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_59_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_59_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_60_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_60_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_61_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_61_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_62_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_62_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_63_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_63_ce0 : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_real_op_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_real_op_TVALID : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_real_op_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_real_op_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_real_op_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_imag_op_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_imag_op_TVALID : STD_LOGIC;
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_imag_op_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_imag_op_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_imag_op_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dft_Pipeline_loop_sample_fu_580_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_dft_Pipeline_loop_k_loop_n_fu_728_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_NS_fsm_state5 : STD_LOGIC;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal regslice_both_real_op_V_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_imag_op_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state7 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal regslice_both_real_sample_V_data_V_U_apdone_blk : STD_LOGIC;
    signal real_sample_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal real_sample_TVALID_int_regslice : STD_LOGIC;
    signal real_sample_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_real_sample_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_real_sample_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal real_sample_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_real_sample_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_real_sample_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_real_sample_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal real_sample_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_real_sample_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_real_sample_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_real_sample_V_last_V_U_apdone_blk : STD_LOGIC;
    signal real_sample_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_real_sample_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_real_sample_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_imag_sample_V_data_V_U_apdone_blk : STD_LOGIC;
    signal imag_sample_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal imag_sample_TVALID_int_regslice : STD_LOGIC;
    signal imag_sample_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_imag_sample_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_imag_sample_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal imag_sample_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_imag_sample_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_imag_sample_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_imag_sample_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal imag_sample_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_imag_sample_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_imag_sample_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_imag_sample_V_last_V_U_apdone_blk : STD_LOGIC;
    signal imag_sample_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_imag_sample_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_imag_sample_V_last_V_U_ack_in : STD_LOGIC;
    signal real_op_TVALID_int_regslice : STD_LOGIC;
    signal real_op_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_real_op_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_real_op_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_real_op_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_real_op_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_real_op_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_real_op_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_real_op_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_real_op_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_real_op_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_real_op_V_last_V_U_vld_out : STD_LOGIC;
    signal imag_op_TVALID_int_regslice : STD_LOGIC;
    signal imag_op_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_imag_op_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_imag_op_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_imag_op_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_imag_op_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_imag_op_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_imag_op_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_imag_op_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_imag_op_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_imag_op_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_imag_op_V_last_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component dft_dft_Pipeline_loop_sample IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        real_sample_TVALID : IN STD_LOGIC;
        imag_sample_TVALID : IN STD_LOGIC;
        real_sample_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        real_sample_TREADY : OUT STD_LOGIC;
        real_sample_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        real_sample_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        real_sample_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        imag_sample_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        imag_sample_TREADY : OUT STD_LOGIC;
        imag_sample_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        imag_sample_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        imag_sample_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        re_sample_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_0_ce0 : OUT STD_LOGIC;
        re_sample_0_we0 : OUT STD_LOGIC;
        re_sample_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_1_ce0 : OUT STD_LOGIC;
        re_sample_1_we0 : OUT STD_LOGIC;
        re_sample_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_2_ce0 : OUT STD_LOGIC;
        re_sample_2_we0 : OUT STD_LOGIC;
        re_sample_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_3_ce0 : OUT STD_LOGIC;
        re_sample_3_we0 : OUT STD_LOGIC;
        re_sample_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_4_ce0 : OUT STD_LOGIC;
        re_sample_4_we0 : OUT STD_LOGIC;
        re_sample_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_5_ce0 : OUT STD_LOGIC;
        re_sample_5_we0 : OUT STD_LOGIC;
        re_sample_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_6_ce0 : OUT STD_LOGIC;
        re_sample_6_we0 : OUT STD_LOGIC;
        re_sample_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_7_ce0 : OUT STD_LOGIC;
        re_sample_7_we0 : OUT STD_LOGIC;
        re_sample_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_8_ce0 : OUT STD_LOGIC;
        re_sample_8_we0 : OUT STD_LOGIC;
        re_sample_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_9_ce0 : OUT STD_LOGIC;
        re_sample_9_we0 : OUT STD_LOGIC;
        re_sample_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_10_ce0 : OUT STD_LOGIC;
        re_sample_10_we0 : OUT STD_LOGIC;
        re_sample_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_11_ce0 : OUT STD_LOGIC;
        re_sample_11_we0 : OUT STD_LOGIC;
        re_sample_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_12_ce0 : OUT STD_LOGIC;
        re_sample_12_we0 : OUT STD_LOGIC;
        re_sample_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_13_ce0 : OUT STD_LOGIC;
        re_sample_13_we0 : OUT STD_LOGIC;
        re_sample_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_14_ce0 : OUT STD_LOGIC;
        re_sample_14_we0 : OUT STD_LOGIC;
        re_sample_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_15_ce0 : OUT STD_LOGIC;
        re_sample_15_we0 : OUT STD_LOGIC;
        re_sample_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_16_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_16_ce0 : OUT STD_LOGIC;
        re_sample_16_we0 : OUT STD_LOGIC;
        re_sample_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_17_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_17_ce0 : OUT STD_LOGIC;
        re_sample_17_we0 : OUT STD_LOGIC;
        re_sample_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_18_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_18_ce0 : OUT STD_LOGIC;
        re_sample_18_we0 : OUT STD_LOGIC;
        re_sample_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_19_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_19_ce0 : OUT STD_LOGIC;
        re_sample_19_we0 : OUT STD_LOGIC;
        re_sample_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_20_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_20_ce0 : OUT STD_LOGIC;
        re_sample_20_we0 : OUT STD_LOGIC;
        re_sample_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_21_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_21_ce0 : OUT STD_LOGIC;
        re_sample_21_we0 : OUT STD_LOGIC;
        re_sample_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_22_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_22_ce0 : OUT STD_LOGIC;
        re_sample_22_we0 : OUT STD_LOGIC;
        re_sample_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_23_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_23_ce0 : OUT STD_LOGIC;
        re_sample_23_we0 : OUT STD_LOGIC;
        re_sample_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_24_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_24_ce0 : OUT STD_LOGIC;
        re_sample_24_we0 : OUT STD_LOGIC;
        re_sample_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_25_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_25_ce0 : OUT STD_LOGIC;
        re_sample_25_we0 : OUT STD_LOGIC;
        re_sample_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_26_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_26_ce0 : OUT STD_LOGIC;
        re_sample_26_we0 : OUT STD_LOGIC;
        re_sample_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_27_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_27_ce0 : OUT STD_LOGIC;
        re_sample_27_we0 : OUT STD_LOGIC;
        re_sample_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_28_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_28_ce0 : OUT STD_LOGIC;
        re_sample_28_we0 : OUT STD_LOGIC;
        re_sample_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_29_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_29_ce0 : OUT STD_LOGIC;
        re_sample_29_we0 : OUT STD_LOGIC;
        re_sample_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_30_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_30_ce0 : OUT STD_LOGIC;
        re_sample_30_we0 : OUT STD_LOGIC;
        re_sample_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_31_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_31_ce0 : OUT STD_LOGIC;
        re_sample_31_we0 : OUT STD_LOGIC;
        re_sample_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_32_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_32_ce0 : OUT STD_LOGIC;
        re_sample_32_we0 : OUT STD_LOGIC;
        re_sample_32_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_33_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_33_ce0 : OUT STD_LOGIC;
        re_sample_33_we0 : OUT STD_LOGIC;
        re_sample_33_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_34_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_34_ce0 : OUT STD_LOGIC;
        re_sample_34_we0 : OUT STD_LOGIC;
        re_sample_34_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_35_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_35_ce0 : OUT STD_LOGIC;
        re_sample_35_we0 : OUT STD_LOGIC;
        re_sample_35_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_36_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_36_ce0 : OUT STD_LOGIC;
        re_sample_36_we0 : OUT STD_LOGIC;
        re_sample_36_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_37_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_37_ce0 : OUT STD_LOGIC;
        re_sample_37_we0 : OUT STD_LOGIC;
        re_sample_37_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_38_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_38_ce0 : OUT STD_LOGIC;
        re_sample_38_we0 : OUT STD_LOGIC;
        re_sample_38_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_39_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_39_ce0 : OUT STD_LOGIC;
        re_sample_39_we0 : OUT STD_LOGIC;
        re_sample_39_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_40_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_40_ce0 : OUT STD_LOGIC;
        re_sample_40_we0 : OUT STD_LOGIC;
        re_sample_40_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_41_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_41_ce0 : OUT STD_LOGIC;
        re_sample_41_we0 : OUT STD_LOGIC;
        re_sample_41_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_42_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_42_ce0 : OUT STD_LOGIC;
        re_sample_42_we0 : OUT STD_LOGIC;
        re_sample_42_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_43_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_43_ce0 : OUT STD_LOGIC;
        re_sample_43_we0 : OUT STD_LOGIC;
        re_sample_43_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_44_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_44_ce0 : OUT STD_LOGIC;
        re_sample_44_we0 : OUT STD_LOGIC;
        re_sample_44_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_45_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_45_ce0 : OUT STD_LOGIC;
        re_sample_45_we0 : OUT STD_LOGIC;
        re_sample_45_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_46_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_46_ce0 : OUT STD_LOGIC;
        re_sample_46_we0 : OUT STD_LOGIC;
        re_sample_46_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_47_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_47_ce0 : OUT STD_LOGIC;
        re_sample_47_we0 : OUT STD_LOGIC;
        re_sample_47_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_48_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_48_ce0 : OUT STD_LOGIC;
        re_sample_48_we0 : OUT STD_LOGIC;
        re_sample_48_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_49_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_49_ce0 : OUT STD_LOGIC;
        re_sample_49_we0 : OUT STD_LOGIC;
        re_sample_49_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_50_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_50_ce0 : OUT STD_LOGIC;
        re_sample_50_we0 : OUT STD_LOGIC;
        re_sample_50_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_51_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_51_ce0 : OUT STD_LOGIC;
        re_sample_51_we0 : OUT STD_LOGIC;
        re_sample_51_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_52_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_52_ce0 : OUT STD_LOGIC;
        re_sample_52_we0 : OUT STD_LOGIC;
        re_sample_52_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_53_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_53_ce0 : OUT STD_LOGIC;
        re_sample_53_we0 : OUT STD_LOGIC;
        re_sample_53_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_54_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_54_ce0 : OUT STD_LOGIC;
        re_sample_54_we0 : OUT STD_LOGIC;
        re_sample_54_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_55_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_55_ce0 : OUT STD_LOGIC;
        re_sample_55_we0 : OUT STD_LOGIC;
        re_sample_55_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_56_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_56_ce0 : OUT STD_LOGIC;
        re_sample_56_we0 : OUT STD_LOGIC;
        re_sample_56_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_57_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_57_ce0 : OUT STD_LOGIC;
        re_sample_57_we0 : OUT STD_LOGIC;
        re_sample_57_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_58_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_58_ce0 : OUT STD_LOGIC;
        re_sample_58_we0 : OUT STD_LOGIC;
        re_sample_58_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_59_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_59_ce0 : OUT STD_LOGIC;
        re_sample_59_we0 : OUT STD_LOGIC;
        re_sample_59_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_60_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_60_ce0 : OUT STD_LOGIC;
        re_sample_60_we0 : OUT STD_LOGIC;
        re_sample_60_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_61_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_61_ce0 : OUT STD_LOGIC;
        re_sample_61_we0 : OUT STD_LOGIC;
        re_sample_61_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_62_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_62_ce0 : OUT STD_LOGIC;
        re_sample_62_we0 : OUT STD_LOGIC;
        re_sample_62_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        re_sample_63_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_63_ce0 : OUT STD_LOGIC;
        re_sample_63_we0 : OUT STD_LOGIC;
        re_sample_63_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_0_ce0 : OUT STD_LOGIC;
        im_sample_0_we0 : OUT STD_LOGIC;
        im_sample_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_1_ce0 : OUT STD_LOGIC;
        im_sample_1_we0 : OUT STD_LOGIC;
        im_sample_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_2_ce0 : OUT STD_LOGIC;
        im_sample_2_we0 : OUT STD_LOGIC;
        im_sample_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_3_ce0 : OUT STD_LOGIC;
        im_sample_3_we0 : OUT STD_LOGIC;
        im_sample_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_4_ce0 : OUT STD_LOGIC;
        im_sample_4_we0 : OUT STD_LOGIC;
        im_sample_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_5_ce0 : OUT STD_LOGIC;
        im_sample_5_we0 : OUT STD_LOGIC;
        im_sample_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_6_ce0 : OUT STD_LOGIC;
        im_sample_6_we0 : OUT STD_LOGIC;
        im_sample_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_7_ce0 : OUT STD_LOGIC;
        im_sample_7_we0 : OUT STD_LOGIC;
        im_sample_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_8_ce0 : OUT STD_LOGIC;
        im_sample_8_we0 : OUT STD_LOGIC;
        im_sample_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_9_ce0 : OUT STD_LOGIC;
        im_sample_9_we0 : OUT STD_LOGIC;
        im_sample_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_10_ce0 : OUT STD_LOGIC;
        im_sample_10_we0 : OUT STD_LOGIC;
        im_sample_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_11_ce0 : OUT STD_LOGIC;
        im_sample_11_we0 : OUT STD_LOGIC;
        im_sample_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_12_ce0 : OUT STD_LOGIC;
        im_sample_12_we0 : OUT STD_LOGIC;
        im_sample_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_13_ce0 : OUT STD_LOGIC;
        im_sample_13_we0 : OUT STD_LOGIC;
        im_sample_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_14_ce0 : OUT STD_LOGIC;
        im_sample_14_we0 : OUT STD_LOGIC;
        im_sample_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_15_ce0 : OUT STD_LOGIC;
        im_sample_15_we0 : OUT STD_LOGIC;
        im_sample_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_16_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_16_ce0 : OUT STD_LOGIC;
        im_sample_16_we0 : OUT STD_LOGIC;
        im_sample_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_17_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_17_ce0 : OUT STD_LOGIC;
        im_sample_17_we0 : OUT STD_LOGIC;
        im_sample_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_18_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_18_ce0 : OUT STD_LOGIC;
        im_sample_18_we0 : OUT STD_LOGIC;
        im_sample_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_19_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_19_ce0 : OUT STD_LOGIC;
        im_sample_19_we0 : OUT STD_LOGIC;
        im_sample_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_20_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_20_ce0 : OUT STD_LOGIC;
        im_sample_20_we0 : OUT STD_LOGIC;
        im_sample_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_21_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_21_ce0 : OUT STD_LOGIC;
        im_sample_21_we0 : OUT STD_LOGIC;
        im_sample_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_22_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_22_ce0 : OUT STD_LOGIC;
        im_sample_22_we0 : OUT STD_LOGIC;
        im_sample_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_23_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_23_ce0 : OUT STD_LOGIC;
        im_sample_23_we0 : OUT STD_LOGIC;
        im_sample_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_24_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_24_ce0 : OUT STD_LOGIC;
        im_sample_24_we0 : OUT STD_LOGIC;
        im_sample_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_25_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_25_ce0 : OUT STD_LOGIC;
        im_sample_25_we0 : OUT STD_LOGIC;
        im_sample_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_26_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_26_ce0 : OUT STD_LOGIC;
        im_sample_26_we0 : OUT STD_LOGIC;
        im_sample_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_27_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_27_ce0 : OUT STD_LOGIC;
        im_sample_27_we0 : OUT STD_LOGIC;
        im_sample_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_28_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_28_ce0 : OUT STD_LOGIC;
        im_sample_28_we0 : OUT STD_LOGIC;
        im_sample_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_29_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_29_ce0 : OUT STD_LOGIC;
        im_sample_29_we0 : OUT STD_LOGIC;
        im_sample_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_30_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_30_ce0 : OUT STD_LOGIC;
        im_sample_30_we0 : OUT STD_LOGIC;
        im_sample_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_31_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_31_ce0 : OUT STD_LOGIC;
        im_sample_31_we0 : OUT STD_LOGIC;
        im_sample_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_32_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_32_ce0 : OUT STD_LOGIC;
        im_sample_32_we0 : OUT STD_LOGIC;
        im_sample_32_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_33_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_33_ce0 : OUT STD_LOGIC;
        im_sample_33_we0 : OUT STD_LOGIC;
        im_sample_33_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_34_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_34_ce0 : OUT STD_LOGIC;
        im_sample_34_we0 : OUT STD_LOGIC;
        im_sample_34_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_35_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_35_ce0 : OUT STD_LOGIC;
        im_sample_35_we0 : OUT STD_LOGIC;
        im_sample_35_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_36_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_36_ce0 : OUT STD_LOGIC;
        im_sample_36_we0 : OUT STD_LOGIC;
        im_sample_36_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_37_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_37_ce0 : OUT STD_LOGIC;
        im_sample_37_we0 : OUT STD_LOGIC;
        im_sample_37_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_38_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_38_ce0 : OUT STD_LOGIC;
        im_sample_38_we0 : OUT STD_LOGIC;
        im_sample_38_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_39_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_39_ce0 : OUT STD_LOGIC;
        im_sample_39_we0 : OUT STD_LOGIC;
        im_sample_39_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_40_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_40_ce0 : OUT STD_LOGIC;
        im_sample_40_we0 : OUT STD_LOGIC;
        im_sample_40_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_41_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_41_ce0 : OUT STD_LOGIC;
        im_sample_41_we0 : OUT STD_LOGIC;
        im_sample_41_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_42_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_42_ce0 : OUT STD_LOGIC;
        im_sample_42_we0 : OUT STD_LOGIC;
        im_sample_42_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_43_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_43_ce0 : OUT STD_LOGIC;
        im_sample_43_we0 : OUT STD_LOGIC;
        im_sample_43_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_44_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_44_ce0 : OUT STD_LOGIC;
        im_sample_44_we0 : OUT STD_LOGIC;
        im_sample_44_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_45_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_45_ce0 : OUT STD_LOGIC;
        im_sample_45_we0 : OUT STD_LOGIC;
        im_sample_45_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_46_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_46_ce0 : OUT STD_LOGIC;
        im_sample_46_we0 : OUT STD_LOGIC;
        im_sample_46_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_47_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_47_ce0 : OUT STD_LOGIC;
        im_sample_47_we0 : OUT STD_LOGIC;
        im_sample_47_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_48_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_48_ce0 : OUT STD_LOGIC;
        im_sample_48_we0 : OUT STD_LOGIC;
        im_sample_48_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_49_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_49_ce0 : OUT STD_LOGIC;
        im_sample_49_we0 : OUT STD_LOGIC;
        im_sample_49_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_50_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_50_ce0 : OUT STD_LOGIC;
        im_sample_50_we0 : OUT STD_LOGIC;
        im_sample_50_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_51_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_51_ce0 : OUT STD_LOGIC;
        im_sample_51_we0 : OUT STD_LOGIC;
        im_sample_51_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_52_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_52_ce0 : OUT STD_LOGIC;
        im_sample_52_we0 : OUT STD_LOGIC;
        im_sample_52_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_53_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_53_ce0 : OUT STD_LOGIC;
        im_sample_53_we0 : OUT STD_LOGIC;
        im_sample_53_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_54_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_54_ce0 : OUT STD_LOGIC;
        im_sample_54_we0 : OUT STD_LOGIC;
        im_sample_54_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_55_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_55_ce0 : OUT STD_LOGIC;
        im_sample_55_we0 : OUT STD_LOGIC;
        im_sample_55_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_56_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_56_ce0 : OUT STD_LOGIC;
        im_sample_56_we0 : OUT STD_LOGIC;
        im_sample_56_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_57_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_57_ce0 : OUT STD_LOGIC;
        im_sample_57_we0 : OUT STD_LOGIC;
        im_sample_57_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_58_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_58_ce0 : OUT STD_LOGIC;
        im_sample_58_we0 : OUT STD_LOGIC;
        im_sample_58_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_59_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_59_ce0 : OUT STD_LOGIC;
        im_sample_59_we0 : OUT STD_LOGIC;
        im_sample_59_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_60_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_60_ce0 : OUT STD_LOGIC;
        im_sample_60_we0 : OUT STD_LOGIC;
        im_sample_60_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_61_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_61_ce0 : OUT STD_LOGIC;
        im_sample_61_we0 : OUT STD_LOGIC;
        im_sample_61_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_62_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_62_ce0 : OUT STD_LOGIC;
        im_sample_62_we0 : OUT STD_LOGIC;
        im_sample_62_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        im_sample_63_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_63_ce0 : OUT STD_LOGIC;
        im_sample_63_we0 : OUT STD_LOGIC;
        im_sample_63_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dft_dft_Pipeline_loop_k_loop_n IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        real_op_TREADY : IN STD_LOGIC;
        imag_op_TREADY : IN STD_LOGIC;
        re_sample_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_0_ce0 : OUT STD_LOGIC;
        re_sample_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_1_ce0 : OUT STD_LOGIC;
        re_sample_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_2_ce0 : OUT STD_LOGIC;
        re_sample_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_3_ce0 : OUT STD_LOGIC;
        re_sample_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_4_ce0 : OUT STD_LOGIC;
        re_sample_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_5_ce0 : OUT STD_LOGIC;
        re_sample_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_6_ce0 : OUT STD_LOGIC;
        re_sample_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_7_ce0 : OUT STD_LOGIC;
        re_sample_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_8_ce0 : OUT STD_LOGIC;
        re_sample_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_9_ce0 : OUT STD_LOGIC;
        re_sample_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_10_ce0 : OUT STD_LOGIC;
        re_sample_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_11_ce0 : OUT STD_LOGIC;
        re_sample_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_12_ce0 : OUT STD_LOGIC;
        re_sample_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_13_ce0 : OUT STD_LOGIC;
        re_sample_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_14_ce0 : OUT STD_LOGIC;
        re_sample_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_15_ce0 : OUT STD_LOGIC;
        re_sample_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_16_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_16_ce0 : OUT STD_LOGIC;
        re_sample_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_17_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_17_ce0 : OUT STD_LOGIC;
        re_sample_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_18_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_18_ce0 : OUT STD_LOGIC;
        re_sample_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_19_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_19_ce0 : OUT STD_LOGIC;
        re_sample_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_20_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_20_ce0 : OUT STD_LOGIC;
        re_sample_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_21_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_21_ce0 : OUT STD_LOGIC;
        re_sample_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_22_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_22_ce0 : OUT STD_LOGIC;
        re_sample_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_23_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_23_ce0 : OUT STD_LOGIC;
        re_sample_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_24_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_24_ce0 : OUT STD_LOGIC;
        re_sample_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_25_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_25_ce0 : OUT STD_LOGIC;
        re_sample_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_26_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_26_ce0 : OUT STD_LOGIC;
        re_sample_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_27_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_27_ce0 : OUT STD_LOGIC;
        re_sample_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_28_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_28_ce0 : OUT STD_LOGIC;
        re_sample_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_29_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_29_ce0 : OUT STD_LOGIC;
        re_sample_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_30_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_30_ce0 : OUT STD_LOGIC;
        re_sample_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_31_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_31_ce0 : OUT STD_LOGIC;
        re_sample_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_32_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_32_ce0 : OUT STD_LOGIC;
        re_sample_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_33_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_33_ce0 : OUT STD_LOGIC;
        re_sample_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_34_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_34_ce0 : OUT STD_LOGIC;
        re_sample_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_35_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_35_ce0 : OUT STD_LOGIC;
        re_sample_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_36_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_36_ce0 : OUT STD_LOGIC;
        re_sample_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_37_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_37_ce0 : OUT STD_LOGIC;
        re_sample_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_38_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_38_ce0 : OUT STD_LOGIC;
        re_sample_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_39_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_39_ce0 : OUT STD_LOGIC;
        re_sample_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_40_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_40_ce0 : OUT STD_LOGIC;
        re_sample_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_41_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_41_ce0 : OUT STD_LOGIC;
        re_sample_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_42_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_42_ce0 : OUT STD_LOGIC;
        re_sample_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_43_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_43_ce0 : OUT STD_LOGIC;
        re_sample_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_44_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_44_ce0 : OUT STD_LOGIC;
        re_sample_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_45_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_45_ce0 : OUT STD_LOGIC;
        re_sample_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_46_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_46_ce0 : OUT STD_LOGIC;
        re_sample_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_47_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_47_ce0 : OUT STD_LOGIC;
        re_sample_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_48_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_48_ce0 : OUT STD_LOGIC;
        re_sample_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_49_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_49_ce0 : OUT STD_LOGIC;
        re_sample_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_50_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_50_ce0 : OUT STD_LOGIC;
        re_sample_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_51_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_51_ce0 : OUT STD_LOGIC;
        re_sample_51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_52_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_52_ce0 : OUT STD_LOGIC;
        re_sample_52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_53_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_53_ce0 : OUT STD_LOGIC;
        re_sample_53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_54_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_54_ce0 : OUT STD_LOGIC;
        re_sample_54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_55_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_55_ce0 : OUT STD_LOGIC;
        re_sample_55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_56_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_56_ce0 : OUT STD_LOGIC;
        re_sample_56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_57_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_57_ce0 : OUT STD_LOGIC;
        re_sample_57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_58_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_58_ce0 : OUT STD_LOGIC;
        re_sample_58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_59_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_59_ce0 : OUT STD_LOGIC;
        re_sample_59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_60_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_60_ce0 : OUT STD_LOGIC;
        re_sample_60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_61_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_61_ce0 : OUT STD_LOGIC;
        re_sample_61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_62_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_62_ce0 : OUT STD_LOGIC;
        re_sample_62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_sample_63_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        re_sample_63_ce0 : OUT STD_LOGIC;
        re_sample_63_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_0_ce0 : OUT STD_LOGIC;
        im_sample_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_1_ce0 : OUT STD_LOGIC;
        im_sample_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_2_ce0 : OUT STD_LOGIC;
        im_sample_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_3_ce0 : OUT STD_LOGIC;
        im_sample_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_4_ce0 : OUT STD_LOGIC;
        im_sample_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_5_ce0 : OUT STD_LOGIC;
        im_sample_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_6_ce0 : OUT STD_LOGIC;
        im_sample_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_7_ce0 : OUT STD_LOGIC;
        im_sample_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_8_ce0 : OUT STD_LOGIC;
        im_sample_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_9_ce0 : OUT STD_LOGIC;
        im_sample_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_10_ce0 : OUT STD_LOGIC;
        im_sample_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_11_ce0 : OUT STD_LOGIC;
        im_sample_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_12_ce0 : OUT STD_LOGIC;
        im_sample_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_13_ce0 : OUT STD_LOGIC;
        im_sample_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_14_ce0 : OUT STD_LOGIC;
        im_sample_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_15_ce0 : OUT STD_LOGIC;
        im_sample_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_16_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_16_ce0 : OUT STD_LOGIC;
        im_sample_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_17_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_17_ce0 : OUT STD_LOGIC;
        im_sample_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_18_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_18_ce0 : OUT STD_LOGIC;
        im_sample_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_19_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_19_ce0 : OUT STD_LOGIC;
        im_sample_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_20_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_20_ce0 : OUT STD_LOGIC;
        im_sample_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_21_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_21_ce0 : OUT STD_LOGIC;
        im_sample_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_22_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_22_ce0 : OUT STD_LOGIC;
        im_sample_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_23_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_23_ce0 : OUT STD_LOGIC;
        im_sample_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_24_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_24_ce0 : OUT STD_LOGIC;
        im_sample_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_25_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_25_ce0 : OUT STD_LOGIC;
        im_sample_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_26_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_26_ce0 : OUT STD_LOGIC;
        im_sample_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_27_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_27_ce0 : OUT STD_LOGIC;
        im_sample_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_28_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_28_ce0 : OUT STD_LOGIC;
        im_sample_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_29_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_29_ce0 : OUT STD_LOGIC;
        im_sample_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_30_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_30_ce0 : OUT STD_LOGIC;
        im_sample_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_31_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_31_ce0 : OUT STD_LOGIC;
        im_sample_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_32_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_32_ce0 : OUT STD_LOGIC;
        im_sample_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_33_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_33_ce0 : OUT STD_LOGIC;
        im_sample_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_34_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_34_ce0 : OUT STD_LOGIC;
        im_sample_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_35_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_35_ce0 : OUT STD_LOGIC;
        im_sample_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_36_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_36_ce0 : OUT STD_LOGIC;
        im_sample_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_37_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_37_ce0 : OUT STD_LOGIC;
        im_sample_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_38_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_38_ce0 : OUT STD_LOGIC;
        im_sample_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_39_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_39_ce0 : OUT STD_LOGIC;
        im_sample_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_40_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_40_ce0 : OUT STD_LOGIC;
        im_sample_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_41_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_41_ce0 : OUT STD_LOGIC;
        im_sample_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_42_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_42_ce0 : OUT STD_LOGIC;
        im_sample_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_43_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_43_ce0 : OUT STD_LOGIC;
        im_sample_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_44_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_44_ce0 : OUT STD_LOGIC;
        im_sample_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_45_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_45_ce0 : OUT STD_LOGIC;
        im_sample_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_46_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_46_ce0 : OUT STD_LOGIC;
        im_sample_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_47_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_47_ce0 : OUT STD_LOGIC;
        im_sample_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_48_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_48_ce0 : OUT STD_LOGIC;
        im_sample_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_49_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_49_ce0 : OUT STD_LOGIC;
        im_sample_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_50_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_50_ce0 : OUT STD_LOGIC;
        im_sample_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_51_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_51_ce0 : OUT STD_LOGIC;
        im_sample_51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_52_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_52_ce0 : OUT STD_LOGIC;
        im_sample_52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_53_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_53_ce0 : OUT STD_LOGIC;
        im_sample_53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_54_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_54_ce0 : OUT STD_LOGIC;
        im_sample_54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_55_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_55_ce0 : OUT STD_LOGIC;
        im_sample_55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_56_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_56_ce0 : OUT STD_LOGIC;
        im_sample_56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_57_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_57_ce0 : OUT STD_LOGIC;
        im_sample_57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_58_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_58_ce0 : OUT STD_LOGIC;
        im_sample_58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_59_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_59_ce0 : OUT STD_LOGIC;
        im_sample_59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_60_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_60_ce0 : OUT STD_LOGIC;
        im_sample_60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_61_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_61_ce0 : OUT STD_LOGIC;
        im_sample_61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_62_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_62_ce0 : OUT STD_LOGIC;
        im_sample_62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        im_sample_63_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        im_sample_63_ce0 : OUT STD_LOGIC;
        im_sample_63_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        real_op_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        real_op_TVALID : OUT STD_LOGIC;
        real_op_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_op_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        real_op_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        imag_op_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        imag_op_TVALID : OUT STD_LOGIC;
        imag_op_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        imag_op_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        imag_op_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dft_re_sample_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dft_CTRL_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component dft_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    re_sample_0_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_0_address0,
        ce0 => re_sample_0_ce0,
        we0 => re_sample_0_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_0_d0,
        q0 => re_sample_0_q0);

    re_sample_1_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_1_address0,
        ce0 => re_sample_1_ce0,
        we0 => re_sample_1_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_1_d0,
        q0 => re_sample_1_q0);

    re_sample_2_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_2_address0,
        ce0 => re_sample_2_ce0,
        we0 => re_sample_2_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_2_d0,
        q0 => re_sample_2_q0);

    re_sample_3_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_3_address0,
        ce0 => re_sample_3_ce0,
        we0 => re_sample_3_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_3_d0,
        q0 => re_sample_3_q0);

    re_sample_4_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_4_address0,
        ce0 => re_sample_4_ce0,
        we0 => re_sample_4_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_4_d0,
        q0 => re_sample_4_q0);

    re_sample_5_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_5_address0,
        ce0 => re_sample_5_ce0,
        we0 => re_sample_5_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_5_d0,
        q0 => re_sample_5_q0);

    re_sample_6_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_6_address0,
        ce0 => re_sample_6_ce0,
        we0 => re_sample_6_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_6_d0,
        q0 => re_sample_6_q0);

    re_sample_7_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_7_address0,
        ce0 => re_sample_7_ce0,
        we0 => re_sample_7_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_7_d0,
        q0 => re_sample_7_q0);

    re_sample_8_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_8_address0,
        ce0 => re_sample_8_ce0,
        we0 => re_sample_8_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_8_d0,
        q0 => re_sample_8_q0);

    re_sample_9_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_9_address0,
        ce0 => re_sample_9_ce0,
        we0 => re_sample_9_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_9_d0,
        q0 => re_sample_9_q0);

    re_sample_10_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_10_address0,
        ce0 => re_sample_10_ce0,
        we0 => re_sample_10_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_10_d0,
        q0 => re_sample_10_q0);

    re_sample_11_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_11_address0,
        ce0 => re_sample_11_ce0,
        we0 => re_sample_11_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_11_d0,
        q0 => re_sample_11_q0);

    re_sample_12_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_12_address0,
        ce0 => re_sample_12_ce0,
        we0 => re_sample_12_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_12_d0,
        q0 => re_sample_12_q0);

    re_sample_13_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_13_address0,
        ce0 => re_sample_13_ce0,
        we0 => re_sample_13_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_13_d0,
        q0 => re_sample_13_q0);

    re_sample_14_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_14_address0,
        ce0 => re_sample_14_ce0,
        we0 => re_sample_14_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_14_d0,
        q0 => re_sample_14_q0);

    re_sample_15_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_15_address0,
        ce0 => re_sample_15_ce0,
        we0 => re_sample_15_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_15_d0,
        q0 => re_sample_15_q0);

    re_sample_16_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_16_address0,
        ce0 => re_sample_16_ce0,
        we0 => re_sample_16_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_16_d0,
        q0 => re_sample_16_q0);

    re_sample_17_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_17_address0,
        ce0 => re_sample_17_ce0,
        we0 => re_sample_17_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_17_d0,
        q0 => re_sample_17_q0);

    re_sample_18_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_18_address0,
        ce0 => re_sample_18_ce0,
        we0 => re_sample_18_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_18_d0,
        q0 => re_sample_18_q0);

    re_sample_19_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_19_address0,
        ce0 => re_sample_19_ce0,
        we0 => re_sample_19_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_19_d0,
        q0 => re_sample_19_q0);

    re_sample_20_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_20_address0,
        ce0 => re_sample_20_ce0,
        we0 => re_sample_20_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_20_d0,
        q0 => re_sample_20_q0);

    re_sample_21_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_21_address0,
        ce0 => re_sample_21_ce0,
        we0 => re_sample_21_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_21_d0,
        q0 => re_sample_21_q0);

    re_sample_22_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_22_address0,
        ce0 => re_sample_22_ce0,
        we0 => re_sample_22_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_22_d0,
        q0 => re_sample_22_q0);

    re_sample_23_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_23_address0,
        ce0 => re_sample_23_ce0,
        we0 => re_sample_23_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_23_d0,
        q0 => re_sample_23_q0);

    re_sample_24_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_24_address0,
        ce0 => re_sample_24_ce0,
        we0 => re_sample_24_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_24_d0,
        q0 => re_sample_24_q0);

    re_sample_25_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_25_address0,
        ce0 => re_sample_25_ce0,
        we0 => re_sample_25_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_25_d0,
        q0 => re_sample_25_q0);

    re_sample_26_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_26_address0,
        ce0 => re_sample_26_ce0,
        we0 => re_sample_26_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_26_d0,
        q0 => re_sample_26_q0);

    re_sample_27_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_27_address0,
        ce0 => re_sample_27_ce0,
        we0 => re_sample_27_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_27_d0,
        q0 => re_sample_27_q0);

    re_sample_28_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_28_address0,
        ce0 => re_sample_28_ce0,
        we0 => re_sample_28_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_28_d0,
        q0 => re_sample_28_q0);

    re_sample_29_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_29_address0,
        ce0 => re_sample_29_ce0,
        we0 => re_sample_29_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_29_d0,
        q0 => re_sample_29_q0);

    re_sample_30_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_30_address0,
        ce0 => re_sample_30_ce0,
        we0 => re_sample_30_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_30_d0,
        q0 => re_sample_30_q0);

    re_sample_31_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_31_address0,
        ce0 => re_sample_31_ce0,
        we0 => re_sample_31_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_31_d0,
        q0 => re_sample_31_q0);

    re_sample_32_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_32_address0,
        ce0 => re_sample_32_ce0,
        we0 => re_sample_32_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_32_d0,
        q0 => re_sample_32_q0);

    re_sample_33_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_33_address0,
        ce0 => re_sample_33_ce0,
        we0 => re_sample_33_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_33_d0,
        q0 => re_sample_33_q0);

    re_sample_34_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_34_address0,
        ce0 => re_sample_34_ce0,
        we0 => re_sample_34_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_34_d0,
        q0 => re_sample_34_q0);

    re_sample_35_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_35_address0,
        ce0 => re_sample_35_ce0,
        we0 => re_sample_35_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_35_d0,
        q0 => re_sample_35_q0);

    re_sample_36_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_36_address0,
        ce0 => re_sample_36_ce0,
        we0 => re_sample_36_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_36_d0,
        q0 => re_sample_36_q0);

    re_sample_37_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_37_address0,
        ce0 => re_sample_37_ce0,
        we0 => re_sample_37_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_37_d0,
        q0 => re_sample_37_q0);

    re_sample_38_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_38_address0,
        ce0 => re_sample_38_ce0,
        we0 => re_sample_38_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_38_d0,
        q0 => re_sample_38_q0);

    re_sample_39_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_39_address0,
        ce0 => re_sample_39_ce0,
        we0 => re_sample_39_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_39_d0,
        q0 => re_sample_39_q0);

    re_sample_40_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_40_address0,
        ce0 => re_sample_40_ce0,
        we0 => re_sample_40_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_40_d0,
        q0 => re_sample_40_q0);

    re_sample_41_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_41_address0,
        ce0 => re_sample_41_ce0,
        we0 => re_sample_41_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_41_d0,
        q0 => re_sample_41_q0);

    re_sample_42_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_42_address0,
        ce0 => re_sample_42_ce0,
        we0 => re_sample_42_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_42_d0,
        q0 => re_sample_42_q0);

    re_sample_43_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_43_address0,
        ce0 => re_sample_43_ce0,
        we0 => re_sample_43_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_43_d0,
        q0 => re_sample_43_q0);

    re_sample_44_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_44_address0,
        ce0 => re_sample_44_ce0,
        we0 => re_sample_44_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_44_d0,
        q0 => re_sample_44_q0);

    re_sample_45_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_45_address0,
        ce0 => re_sample_45_ce0,
        we0 => re_sample_45_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_45_d0,
        q0 => re_sample_45_q0);

    re_sample_46_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_46_address0,
        ce0 => re_sample_46_ce0,
        we0 => re_sample_46_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_46_d0,
        q0 => re_sample_46_q0);

    re_sample_47_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_47_address0,
        ce0 => re_sample_47_ce0,
        we0 => re_sample_47_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_47_d0,
        q0 => re_sample_47_q0);

    re_sample_48_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_48_address0,
        ce0 => re_sample_48_ce0,
        we0 => re_sample_48_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_48_d0,
        q0 => re_sample_48_q0);

    re_sample_49_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_49_address0,
        ce0 => re_sample_49_ce0,
        we0 => re_sample_49_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_49_d0,
        q0 => re_sample_49_q0);

    re_sample_50_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_50_address0,
        ce0 => re_sample_50_ce0,
        we0 => re_sample_50_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_50_d0,
        q0 => re_sample_50_q0);

    re_sample_51_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_51_address0,
        ce0 => re_sample_51_ce0,
        we0 => re_sample_51_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_51_d0,
        q0 => re_sample_51_q0);

    re_sample_52_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_52_address0,
        ce0 => re_sample_52_ce0,
        we0 => re_sample_52_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_52_d0,
        q0 => re_sample_52_q0);

    re_sample_53_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_53_address0,
        ce0 => re_sample_53_ce0,
        we0 => re_sample_53_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_53_d0,
        q0 => re_sample_53_q0);

    re_sample_54_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_54_address0,
        ce0 => re_sample_54_ce0,
        we0 => re_sample_54_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_54_d0,
        q0 => re_sample_54_q0);

    re_sample_55_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_55_address0,
        ce0 => re_sample_55_ce0,
        we0 => re_sample_55_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_55_d0,
        q0 => re_sample_55_q0);

    re_sample_56_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_56_address0,
        ce0 => re_sample_56_ce0,
        we0 => re_sample_56_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_56_d0,
        q0 => re_sample_56_q0);

    re_sample_57_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_57_address0,
        ce0 => re_sample_57_ce0,
        we0 => re_sample_57_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_57_d0,
        q0 => re_sample_57_q0);

    re_sample_58_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_58_address0,
        ce0 => re_sample_58_ce0,
        we0 => re_sample_58_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_58_d0,
        q0 => re_sample_58_q0);

    re_sample_59_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_59_address0,
        ce0 => re_sample_59_ce0,
        we0 => re_sample_59_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_59_d0,
        q0 => re_sample_59_q0);

    re_sample_60_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_60_address0,
        ce0 => re_sample_60_ce0,
        we0 => re_sample_60_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_60_d0,
        q0 => re_sample_60_q0);

    re_sample_61_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_61_address0,
        ce0 => re_sample_61_ce0,
        we0 => re_sample_61_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_61_d0,
        q0 => re_sample_61_q0);

    re_sample_62_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_62_address0,
        ce0 => re_sample_62_ce0,
        we0 => re_sample_62_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_62_d0,
        q0 => re_sample_62_q0);

    re_sample_63_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => re_sample_63_address0,
        ce0 => re_sample_63_ce0,
        we0 => re_sample_63_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_63_d0,
        q0 => re_sample_63_q0);

    im_sample_0_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_0_address0,
        ce0 => im_sample_0_ce0,
        we0 => im_sample_0_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_0_d0,
        q0 => im_sample_0_q0);

    im_sample_1_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_1_address0,
        ce0 => im_sample_1_ce0,
        we0 => im_sample_1_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_1_d0,
        q0 => im_sample_1_q0);

    im_sample_2_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_2_address0,
        ce0 => im_sample_2_ce0,
        we0 => im_sample_2_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_2_d0,
        q0 => im_sample_2_q0);

    im_sample_3_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_3_address0,
        ce0 => im_sample_3_ce0,
        we0 => im_sample_3_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_3_d0,
        q0 => im_sample_3_q0);

    im_sample_4_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_4_address0,
        ce0 => im_sample_4_ce0,
        we0 => im_sample_4_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_4_d0,
        q0 => im_sample_4_q0);

    im_sample_5_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_5_address0,
        ce0 => im_sample_5_ce0,
        we0 => im_sample_5_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_5_d0,
        q0 => im_sample_5_q0);

    im_sample_6_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_6_address0,
        ce0 => im_sample_6_ce0,
        we0 => im_sample_6_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_6_d0,
        q0 => im_sample_6_q0);

    im_sample_7_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_7_address0,
        ce0 => im_sample_7_ce0,
        we0 => im_sample_7_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_7_d0,
        q0 => im_sample_7_q0);

    im_sample_8_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_8_address0,
        ce0 => im_sample_8_ce0,
        we0 => im_sample_8_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_8_d0,
        q0 => im_sample_8_q0);

    im_sample_9_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_9_address0,
        ce0 => im_sample_9_ce0,
        we0 => im_sample_9_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_9_d0,
        q0 => im_sample_9_q0);

    im_sample_10_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_10_address0,
        ce0 => im_sample_10_ce0,
        we0 => im_sample_10_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_10_d0,
        q0 => im_sample_10_q0);

    im_sample_11_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_11_address0,
        ce0 => im_sample_11_ce0,
        we0 => im_sample_11_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_11_d0,
        q0 => im_sample_11_q0);

    im_sample_12_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_12_address0,
        ce0 => im_sample_12_ce0,
        we0 => im_sample_12_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_12_d0,
        q0 => im_sample_12_q0);

    im_sample_13_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_13_address0,
        ce0 => im_sample_13_ce0,
        we0 => im_sample_13_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_13_d0,
        q0 => im_sample_13_q0);

    im_sample_14_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_14_address0,
        ce0 => im_sample_14_ce0,
        we0 => im_sample_14_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_14_d0,
        q0 => im_sample_14_q0);

    im_sample_15_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_15_address0,
        ce0 => im_sample_15_ce0,
        we0 => im_sample_15_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_15_d0,
        q0 => im_sample_15_q0);

    im_sample_16_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_16_address0,
        ce0 => im_sample_16_ce0,
        we0 => im_sample_16_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_16_d0,
        q0 => im_sample_16_q0);

    im_sample_17_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_17_address0,
        ce0 => im_sample_17_ce0,
        we0 => im_sample_17_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_17_d0,
        q0 => im_sample_17_q0);

    im_sample_18_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_18_address0,
        ce0 => im_sample_18_ce0,
        we0 => im_sample_18_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_18_d0,
        q0 => im_sample_18_q0);

    im_sample_19_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_19_address0,
        ce0 => im_sample_19_ce0,
        we0 => im_sample_19_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_19_d0,
        q0 => im_sample_19_q0);

    im_sample_20_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_20_address0,
        ce0 => im_sample_20_ce0,
        we0 => im_sample_20_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_20_d0,
        q0 => im_sample_20_q0);

    im_sample_21_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_21_address0,
        ce0 => im_sample_21_ce0,
        we0 => im_sample_21_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_21_d0,
        q0 => im_sample_21_q0);

    im_sample_22_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_22_address0,
        ce0 => im_sample_22_ce0,
        we0 => im_sample_22_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_22_d0,
        q0 => im_sample_22_q0);

    im_sample_23_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_23_address0,
        ce0 => im_sample_23_ce0,
        we0 => im_sample_23_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_23_d0,
        q0 => im_sample_23_q0);

    im_sample_24_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_24_address0,
        ce0 => im_sample_24_ce0,
        we0 => im_sample_24_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_24_d0,
        q0 => im_sample_24_q0);

    im_sample_25_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_25_address0,
        ce0 => im_sample_25_ce0,
        we0 => im_sample_25_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_25_d0,
        q0 => im_sample_25_q0);

    im_sample_26_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_26_address0,
        ce0 => im_sample_26_ce0,
        we0 => im_sample_26_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_26_d0,
        q0 => im_sample_26_q0);

    im_sample_27_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_27_address0,
        ce0 => im_sample_27_ce0,
        we0 => im_sample_27_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_27_d0,
        q0 => im_sample_27_q0);

    im_sample_28_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_28_address0,
        ce0 => im_sample_28_ce0,
        we0 => im_sample_28_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_28_d0,
        q0 => im_sample_28_q0);

    im_sample_29_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_29_address0,
        ce0 => im_sample_29_ce0,
        we0 => im_sample_29_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_29_d0,
        q0 => im_sample_29_q0);

    im_sample_30_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_30_address0,
        ce0 => im_sample_30_ce0,
        we0 => im_sample_30_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_30_d0,
        q0 => im_sample_30_q0);

    im_sample_31_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_31_address0,
        ce0 => im_sample_31_ce0,
        we0 => im_sample_31_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_31_d0,
        q0 => im_sample_31_q0);

    im_sample_32_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_32_address0,
        ce0 => im_sample_32_ce0,
        we0 => im_sample_32_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_32_d0,
        q0 => im_sample_32_q0);

    im_sample_33_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_33_address0,
        ce0 => im_sample_33_ce0,
        we0 => im_sample_33_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_33_d0,
        q0 => im_sample_33_q0);

    im_sample_34_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_34_address0,
        ce0 => im_sample_34_ce0,
        we0 => im_sample_34_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_34_d0,
        q0 => im_sample_34_q0);

    im_sample_35_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_35_address0,
        ce0 => im_sample_35_ce0,
        we0 => im_sample_35_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_35_d0,
        q0 => im_sample_35_q0);

    im_sample_36_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_36_address0,
        ce0 => im_sample_36_ce0,
        we0 => im_sample_36_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_36_d0,
        q0 => im_sample_36_q0);

    im_sample_37_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_37_address0,
        ce0 => im_sample_37_ce0,
        we0 => im_sample_37_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_37_d0,
        q0 => im_sample_37_q0);

    im_sample_38_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_38_address0,
        ce0 => im_sample_38_ce0,
        we0 => im_sample_38_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_38_d0,
        q0 => im_sample_38_q0);

    im_sample_39_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_39_address0,
        ce0 => im_sample_39_ce0,
        we0 => im_sample_39_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_39_d0,
        q0 => im_sample_39_q0);

    im_sample_40_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_40_address0,
        ce0 => im_sample_40_ce0,
        we0 => im_sample_40_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_40_d0,
        q0 => im_sample_40_q0);

    im_sample_41_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_41_address0,
        ce0 => im_sample_41_ce0,
        we0 => im_sample_41_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_41_d0,
        q0 => im_sample_41_q0);

    im_sample_42_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_42_address0,
        ce0 => im_sample_42_ce0,
        we0 => im_sample_42_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_42_d0,
        q0 => im_sample_42_q0);

    im_sample_43_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_43_address0,
        ce0 => im_sample_43_ce0,
        we0 => im_sample_43_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_43_d0,
        q0 => im_sample_43_q0);

    im_sample_44_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_44_address0,
        ce0 => im_sample_44_ce0,
        we0 => im_sample_44_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_44_d0,
        q0 => im_sample_44_q0);

    im_sample_45_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_45_address0,
        ce0 => im_sample_45_ce0,
        we0 => im_sample_45_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_45_d0,
        q0 => im_sample_45_q0);

    im_sample_46_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_46_address0,
        ce0 => im_sample_46_ce0,
        we0 => im_sample_46_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_46_d0,
        q0 => im_sample_46_q0);

    im_sample_47_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_47_address0,
        ce0 => im_sample_47_ce0,
        we0 => im_sample_47_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_47_d0,
        q0 => im_sample_47_q0);

    im_sample_48_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_48_address0,
        ce0 => im_sample_48_ce0,
        we0 => im_sample_48_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_48_d0,
        q0 => im_sample_48_q0);

    im_sample_49_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_49_address0,
        ce0 => im_sample_49_ce0,
        we0 => im_sample_49_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_49_d0,
        q0 => im_sample_49_q0);

    im_sample_50_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_50_address0,
        ce0 => im_sample_50_ce0,
        we0 => im_sample_50_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_50_d0,
        q0 => im_sample_50_q0);

    im_sample_51_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_51_address0,
        ce0 => im_sample_51_ce0,
        we0 => im_sample_51_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_51_d0,
        q0 => im_sample_51_q0);

    im_sample_52_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_52_address0,
        ce0 => im_sample_52_ce0,
        we0 => im_sample_52_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_52_d0,
        q0 => im_sample_52_q0);

    im_sample_53_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_53_address0,
        ce0 => im_sample_53_ce0,
        we0 => im_sample_53_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_53_d0,
        q0 => im_sample_53_q0);

    im_sample_54_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_54_address0,
        ce0 => im_sample_54_ce0,
        we0 => im_sample_54_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_54_d0,
        q0 => im_sample_54_q0);

    im_sample_55_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_55_address0,
        ce0 => im_sample_55_ce0,
        we0 => im_sample_55_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_55_d0,
        q0 => im_sample_55_q0);

    im_sample_56_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_56_address0,
        ce0 => im_sample_56_ce0,
        we0 => im_sample_56_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_56_d0,
        q0 => im_sample_56_q0);

    im_sample_57_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_57_address0,
        ce0 => im_sample_57_ce0,
        we0 => im_sample_57_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_57_d0,
        q0 => im_sample_57_q0);

    im_sample_58_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_58_address0,
        ce0 => im_sample_58_ce0,
        we0 => im_sample_58_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_58_d0,
        q0 => im_sample_58_q0);

    im_sample_59_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_59_address0,
        ce0 => im_sample_59_ce0,
        we0 => im_sample_59_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_59_d0,
        q0 => im_sample_59_q0);

    im_sample_60_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_60_address0,
        ce0 => im_sample_60_ce0,
        we0 => im_sample_60_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_60_d0,
        q0 => im_sample_60_q0);

    im_sample_61_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_61_address0,
        ce0 => im_sample_61_ce0,
        we0 => im_sample_61_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_61_d0,
        q0 => im_sample_61_q0);

    im_sample_62_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_62_address0,
        ce0 => im_sample_62_ce0,
        we0 => im_sample_62_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_62_d0,
        q0 => im_sample_62_q0);

    im_sample_63_U : component dft_re_sample_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => im_sample_63_address0,
        ce0 => im_sample_63_ce0,
        we0 => im_sample_63_we0,
        d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_63_d0,
        q0 => im_sample_63_q0);

    grp_dft_Pipeline_loop_sample_fu_580 : component dft_dft_Pipeline_loop_sample
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_dft_Pipeline_loop_sample_fu_580_ap_start,
        ap_done => grp_dft_Pipeline_loop_sample_fu_580_ap_done,
        ap_idle => grp_dft_Pipeline_loop_sample_fu_580_ap_idle,
        ap_ready => grp_dft_Pipeline_loop_sample_fu_580_ap_ready,
        real_sample_TVALID => real_sample_TVALID_int_regslice,
        imag_sample_TVALID => imag_sample_TVALID_int_regslice,
        real_sample_TDATA => real_sample_TDATA_int_regslice,
        real_sample_TREADY => grp_dft_Pipeline_loop_sample_fu_580_real_sample_TREADY,
        real_sample_TKEEP => real_sample_TKEEP_int_regslice,
        real_sample_TSTRB => real_sample_TSTRB_int_regslice,
        real_sample_TLAST => real_sample_TLAST_int_regslice,
        imag_sample_TDATA => imag_sample_TDATA_int_regslice,
        imag_sample_TREADY => grp_dft_Pipeline_loop_sample_fu_580_imag_sample_TREADY,
        imag_sample_TKEEP => imag_sample_TKEEP_int_regslice,
        imag_sample_TSTRB => imag_sample_TSTRB_int_regslice,
        imag_sample_TLAST => imag_sample_TLAST_int_regslice,
        re_sample_0_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_0_address0,
        re_sample_0_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_0_ce0,
        re_sample_0_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_0_we0,
        re_sample_0_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_0_d0,
        re_sample_1_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_1_address0,
        re_sample_1_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_1_ce0,
        re_sample_1_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_1_we0,
        re_sample_1_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_1_d0,
        re_sample_2_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_2_address0,
        re_sample_2_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_2_ce0,
        re_sample_2_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_2_we0,
        re_sample_2_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_2_d0,
        re_sample_3_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_3_address0,
        re_sample_3_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_3_ce0,
        re_sample_3_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_3_we0,
        re_sample_3_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_3_d0,
        re_sample_4_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_4_address0,
        re_sample_4_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_4_ce0,
        re_sample_4_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_4_we0,
        re_sample_4_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_4_d0,
        re_sample_5_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_5_address0,
        re_sample_5_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_5_ce0,
        re_sample_5_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_5_we0,
        re_sample_5_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_5_d0,
        re_sample_6_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_6_address0,
        re_sample_6_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_6_ce0,
        re_sample_6_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_6_we0,
        re_sample_6_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_6_d0,
        re_sample_7_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_7_address0,
        re_sample_7_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_7_ce0,
        re_sample_7_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_7_we0,
        re_sample_7_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_7_d0,
        re_sample_8_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_8_address0,
        re_sample_8_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_8_ce0,
        re_sample_8_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_8_we0,
        re_sample_8_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_8_d0,
        re_sample_9_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_9_address0,
        re_sample_9_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_9_ce0,
        re_sample_9_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_9_we0,
        re_sample_9_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_9_d0,
        re_sample_10_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_10_address0,
        re_sample_10_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_10_ce0,
        re_sample_10_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_10_we0,
        re_sample_10_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_10_d0,
        re_sample_11_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_11_address0,
        re_sample_11_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_11_ce0,
        re_sample_11_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_11_we0,
        re_sample_11_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_11_d0,
        re_sample_12_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_12_address0,
        re_sample_12_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_12_ce0,
        re_sample_12_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_12_we0,
        re_sample_12_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_12_d0,
        re_sample_13_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_13_address0,
        re_sample_13_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_13_ce0,
        re_sample_13_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_13_we0,
        re_sample_13_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_13_d0,
        re_sample_14_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_14_address0,
        re_sample_14_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_14_ce0,
        re_sample_14_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_14_we0,
        re_sample_14_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_14_d0,
        re_sample_15_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_15_address0,
        re_sample_15_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_15_ce0,
        re_sample_15_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_15_we0,
        re_sample_15_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_15_d0,
        re_sample_16_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_16_address0,
        re_sample_16_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_16_ce0,
        re_sample_16_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_16_we0,
        re_sample_16_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_16_d0,
        re_sample_17_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_17_address0,
        re_sample_17_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_17_ce0,
        re_sample_17_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_17_we0,
        re_sample_17_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_17_d0,
        re_sample_18_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_18_address0,
        re_sample_18_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_18_ce0,
        re_sample_18_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_18_we0,
        re_sample_18_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_18_d0,
        re_sample_19_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_19_address0,
        re_sample_19_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_19_ce0,
        re_sample_19_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_19_we0,
        re_sample_19_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_19_d0,
        re_sample_20_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_20_address0,
        re_sample_20_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_20_ce0,
        re_sample_20_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_20_we0,
        re_sample_20_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_20_d0,
        re_sample_21_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_21_address0,
        re_sample_21_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_21_ce0,
        re_sample_21_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_21_we0,
        re_sample_21_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_21_d0,
        re_sample_22_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_22_address0,
        re_sample_22_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_22_ce0,
        re_sample_22_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_22_we0,
        re_sample_22_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_22_d0,
        re_sample_23_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_23_address0,
        re_sample_23_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_23_ce0,
        re_sample_23_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_23_we0,
        re_sample_23_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_23_d0,
        re_sample_24_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_24_address0,
        re_sample_24_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_24_ce0,
        re_sample_24_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_24_we0,
        re_sample_24_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_24_d0,
        re_sample_25_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_25_address0,
        re_sample_25_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_25_ce0,
        re_sample_25_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_25_we0,
        re_sample_25_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_25_d0,
        re_sample_26_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_26_address0,
        re_sample_26_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_26_ce0,
        re_sample_26_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_26_we0,
        re_sample_26_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_26_d0,
        re_sample_27_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_27_address0,
        re_sample_27_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_27_ce0,
        re_sample_27_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_27_we0,
        re_sample_27_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_27_d0,
        re_sample_28_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_28_address0,
        re_sample_28_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_28_ce0,
        re_sample_28_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_28_we0,
        re_sample_28_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_28_d0,
        re_sample_29_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_29_address0,
        re_sample_29_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_29_ce0,
        re_sample_29_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_29_we0,
        re_sample_29_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_29_d0,
        re_sample_30_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_30_address0,
        re_sample_30_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_30_ce0,
        re_sample_30_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_30_we0,
        re_sample_30_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_30_d0,
        re_sample_31_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_31_address0,
        re_sample_31_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_31_ce0,
        re_sample_31_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_31_we0,
        re_sample_31_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_31_d0,
        re_sample_32_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_32_address0,
        re_sample_32_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_32_ce0,
        re_sample_32_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_32_we0,
        re_sample_32_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_32_d0,
        re_sample_33_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_33_address0,
        re_sample_33_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_33_ce0,
        re_sample_33_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_33_we0,
        re_sample_33_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_33_d0,
        re_sample_34_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_34_address0,
        re_sample_34_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_34_ce0,
        re_sample_34_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_34_we0,
        re_sample_34_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_34_d0,
        re_sample_35_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_35_address0,
        re_sample_35_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_35_ce0,
        re_sample_35_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_35_we0,
        re_sample_35_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_35_d0,
        re_sample_36_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_36_address0,
        re_sample_36_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_36_ce0,
        re_sample_36_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_36_we0,
        re_sample_36_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_36_d0,
        re_sample_37_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_37_address0,
        re_sample_37_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_37_ce0,
        re_sample_37_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_37_we0,
        re_sample_37_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_37_d0,
        re_sample_38_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_38_address0,
        re_sample_38_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_38_ce0,
        re_sample_38_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_38_we0,
        re_sample_38_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_38_d0,
        re_sample_39_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_39_address0,
        re_sample_39_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_39_ce0,
        re_sample_39_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_39_we0,
        re_sample_39_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_39_d0,
        re_sample_40_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_40_address0,
        re_sample_40_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_40_ce0,
        re_sample_40_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_40_we0,
        re_sample_40_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_40_d0,
        re_sample_41_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_41_address0,
        re_sample_41_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_41_ce0,
        re_sample_41_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_41_we0,
        re_sample_41_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_41_d0,
        re_sample_42_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_42_address0,
        re_sample_42_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_42_ce0,
        re_sample_42_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_42_we0,
        re_sample_42_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_42_d0,
        re_sample_43_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_43_address0,
        re_sample_43_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_43_ce0,
        re_sample_43_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_43_we0,
        re_sample_43_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_43_d0,
        re_sample_44_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_44_address0,
        re_sample_44_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_44_ce0,
        re_sample_44_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_44_we0,
        re_sample_44_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_44_d0,
        re_sample_45_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_45_address0,
        re_sample_45_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_45_ce0,
        re_sample_45_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_45_we0,
        re_sample_45_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_45_d0,
        re_sample_46_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_46_address0,
        re_sample_46_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_46_ce0,
        re_sample_46_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_46_we0,
        re_sample_46_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_46_d0,
        re_sample_47_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_47_address0,
        re_sample_47_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_47_ce0,
        re_sample_47_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_47_we0,
        re_sample_47_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_47_d0,
        re_sample_48_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_48_address0,
        re_sample_48_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_48_ce0,
        re_sample_48_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_48_we0,
        re_sample_48_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_48_d0,
        re_sample_49_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_49_address0,
        re_sample_49_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_49_ce0,
        re_sample_49_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_49_we0,
        re_sample_49_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_49_d0,
        re_sample_50_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_50_address0,
        re_sample_50_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_50_ce0,
        re_sample_50_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_50_we0,
        re_sample_50_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_50_d0,
        re_sample_51_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_51_address0,
        re_sample_51_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_51_ce0,
        re_sample_51_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_51_we0,
        re_sample_51_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_51_d0,
        re_sample_52_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_52_address0,
        re_sample_52_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_52_ce0,
        re_sample_52_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_52_we0,
        re_sample_52_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_52_d0,
        re_sample_53_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_53_address0,
        re_sample_53_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_53_ce0,
        re_sample_53_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_53_we0,
        re_sample_53_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_53_d0,
        re_sample_54_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_54_address0,
        re_sample_54_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_54_ce0,
        re_sample_54_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_54_we0,
        re_sample_54_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_54_d0,
        re_sample_55_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_55_address0,
        re_sample_55_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_55_ce0,
        re_sample_55_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_55_we0,
        re_sample_55_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_55_d0,
        re_sample_56_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_56_address0,
        re_sample_56_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_56_ce0,
        re_sample_56_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_56_we0,
        re_sample_56_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_56_d0,
        re_sample_57_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_57_address0,
        re_sample_57_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_57_ce0,
        re_sample_57_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_57_we0,
        re_sample_57_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_57_d0,
        re_sample_58_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_58_address0,
        re_sample_58_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_58_ce0,
        re_sample_58_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_58_we0,
        re_sample_58_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_58_d0,
        re_sample_59_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_59_address0,
        re_sample_59_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_59_ce0,
        re_sample_59_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_59_we0,
        re_sample_59_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_59_d0,
        re_sample_60_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_60_address0,
        re_sample_60_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_60_ce0,
        re_sample_60_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_60_we0,
        re_sample_60_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_60_d0,
        re_sample_61_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_61_address0,
        re_sample_61_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_61_ce0,
        re_sample_61_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_61_we0,
        re_sample_61_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_61_d0,
        re_sample_62_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_62_address0,
        re_sample_62_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_62_ce0,
        re_sample_62_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_62_we0,
        re_sample_62_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_62_d0,
        re_sample_63_address0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_63_address0,
        re_sample_63_ce0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_63_ce0,
        re_sample_63_we0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_63_we0,
        re_sample_63_d0 => grp_dft_Pipeline_loop_sample_fu_580_re_sample_63_d0,
        im_sample_0_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_0_address0,
        im_sample_0_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_0_ce0,
        im_sample_0_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_0_we0,
        im_sample_0_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_0_d0,
        im_sample_1_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_1_address0,
        im_sample_1_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_1_ce0,
        im_sample_1_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_1_we0,
        im_sample_1_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_1_d0,
        im_sample_2_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_2_address0,
        im_sample_2_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_2_ce0,
        im_sample_2_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_2_we0,
        im_sample_2_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_2_d0,
        im_sample_3_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_3_address0,
        im_sample_3_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_3_ce0,
        im_sample_3_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_3_we0,
        im_sample_3_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_3_d0,
        im_sample_4_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_4_address0,
        im_sample_4_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_4_ce0,
        im_sample_4_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_4_we0,
        im_sample_4_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_4_d0,
        im_sample_5_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_5_address0,
        im_sample_5_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_5_ce0,
        im_sample_5_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_5_we0,
        im_sample_5_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_5_d0,
        im_sample_6_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_6_address0,
        im_sample_6_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_6_ce0,
        im_sample_6_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_6_we0,
        im_sample_6_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_6_d0,
        im_sample_7_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_7_address0,
        im_sample_7_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_7_ce0,
        im_sample_7_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_7_we0,
        im_sample_7_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_7_d0,
        im_sample_8_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_8_address0,
        im_sample_8_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_8_ce0,
        im_sample_8_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_8_we0,
        im_sample_8_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_8_d0,
        im_sample_9_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_9_address0,
        im_sample_9_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_9_ce0,
        im_sample_9_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_9_we0,
        im_sample_9_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_9_d0,
        im_sample_10_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_10_address0,
        im_sample_10_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_10_ce0,
        im_sample_10_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_10_we0,
        im_sample_10_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_10_d0,
        im_sample_11_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_11_address0,
        im_sample_11_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_11_ce0,
        im_sample_11_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_11_we0,
        im_sample_11_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_11_d0,
        im_sample_12_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_12_address0,
        im_sample_12_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_12_ce0,
        im_sample_12_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_12_we0,
        im_sample_12_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_12_d0,
        im_sample_13_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_13_address0,
        im_sample_13_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_13_ce0,
        im_sample_13_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_13_we0,
        im_sample_13_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_13_d0,
        im_sample_14_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_14_address0,
        im_sample_14_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_14_ce0,
        im_sample_14_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_14_we0,
        im_sample_14_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_14_d0,
        im_sample_15_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_15_address0,
        im_sample_15_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_15_ce0,
        im_sample_15_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_15_we0,
        im_sample_15_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_15_d0,
        im_sample_16_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_16_address0,
        im_sample_16_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_16_ce0,
        im_sample_16_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_16_we0,
        im_sample_16_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_16_d0,
        im_sample_17_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_17_address0,
        im_sample_17_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_17_ce0,
        im_sample_17_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_17_we0,
        im_sample_17_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_17_d0,
        im_sample_18_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_18_address0,
        im_sample_18_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_18_ce0,
        im_sample_18_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_18_we0,
        im_sample_18_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_18_d0,
        im_sample_19_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_19_address0,
        im_sample_19_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_19_ce0,
        im_sample_19_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_19_we0,
        im_sample_19_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_19_d0,
        im_sample_20_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_20_address0,
        im_sample_20_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_20_ce0,
        im_sample_20_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_20_we0,
        im_sample_20_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_20_d0,
        im_sample_21_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_21_address0,
        im_sample_21_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_21_ce0,
        im_sample_21_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_21_we0,
        im_sample_21_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_21_d0,
        im_sample_22_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_22_address0,
        im_sample_22_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_22_ce0,
        im_sample_22_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_22_we0,
        im_sample_22_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_22_d0,
        im_sample_23_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_23_address0,
        im_sample_23_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_23_ce0,
        im_sample_23_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_23_we0,
        im_sample_23_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_23_d0,
        im_sample_24_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_24_address0,
        im_sample_24_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_24_ce0,
        im_sample_24_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_24_we0,
        im_sample_24_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_24_d0,
        im_sample_25_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_25_address0,
        im_sample_25_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_25_ce0,
        im_sample_25_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_25_we0,
        im_sample_25_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_25_d0,
        im_sample_26_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_26_address0,
        im_sample_26_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_26_ce0,
        im_sample_26_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_26_we0,
        im_sample_26_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_26_d0,
        im_sample_27_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_27_address0,
        im_sample_27_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_27_ce0,
        im_sample_27_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_27_we0,
        im_sample_27_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_27_d0,
        im_sample_28_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_28_address0,
        im_sample_28_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_28_ce0,
        im_sample_28_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_28_we0,
        im_sample_28_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_28_d0,
        im_sample_29_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_29_address0,
        im_sample_29_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_29_ce0,
        im_sample_29_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_29_we0,
        im_sample_29_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_29_d0,
        im_sample_30_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_30_address0,
        im_sample_30_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_30_ce0,
        im_sample_30_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_30_we0,
        im_sample_30_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_30_d0,
        im_sample_31_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_31_address0,
        im_sample_31_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_31_ce0,
        im_sample_31_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_31_we0,
        im_sample_31_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_31_d0,
        im_sample_32_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_32_address0,
        im_sample_32_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_32_ce0,
        im_sample_32_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_32_we0,
        im_sample_32_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_32_d0,
        im_sample_33_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_33_address0,
        im_sample_33_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_33_ce0,
        im_sample_33_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_33_we0,
        im_sample_33_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_33_d0,
        im_sample_34_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_34_address0,
        im_sample_34_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_34_ce0,
        im_sample_34_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_34_we0,
        im_sample_34_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_34_d0,
        im_sample_35_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_35_address0,
        im_sample_35_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_35_ce0,
        im_sample_35_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_35_we0,
        im_sample_35_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_35_d0,
        im_sample_36_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_36_address0,
        im_sample_36_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_36_ce0,
        im_sample_36_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_36_we0,
        im_sample_36_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_36_d0,
        im_sample_37_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_37_address0,
        im_sample_37_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_37_ce0,
        im_sample_37_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_37_we0,
        im_sample_37_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_37_d0,
        im_sample_38_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_38_address0,
        im_sample_38_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_38_ce0,
        im_sample_38_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_38_we0,
        im_sample_38_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_38_d0,
        im_sample_39_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_39_address0,
        im_sample_39_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_39_ce0,
        im_sample_39_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_39_we0,
        im_sample_39_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_39_d0,
        im_sample_40_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_40_address0,
        im_sample_40_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_40_ce0,
        im_sample_40_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_40_we0,
        im_sample_40_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_40_d0,
        im_sample_41_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_41_address0,
        im_sample_41_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_41_ce0,
        im_sample_41_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_41_we0,
        im_sample_41_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_41_d0,
        im_sample_42_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_42_address0,
        im_sample_42_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_42_ce0,
        im_sample_42_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_42_we0,
        im_sample_42_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_42_d0,
        im_sample_43_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_43_address0,
        im_sample_43_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_43_ce0,
        im_sample_43_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_43_we0,
        im_sample_43_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_43_d0,
        im_sample_44_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_44_address0,
        im_sample_44_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_44_ce0,
        im_sample_44_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_44_we0,
        im_sample_44_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_44_d0,
        im_sample_45_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_45_address0,
        im_sample_45_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_45_ce0,
        im_sample_45_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_45_we0,
        im_sample_45_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_45_d0,
        im_sample_46_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_46_address0,
        im_sample_46_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_46_ce0,
        im_sample_46_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_46_we0,
        im_sample_46_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_46_d0,
        im_sample_47_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_47_address0,
        im_sample_47_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_47_ce0,
        im_sample_47_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_47_we0,
        im_sample_47_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_47_d0,
        im_sample_48_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_48_address0,
        im_sample_48_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_48_ce0,
        im_sample_48_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_48_we0,
        im_sample_48_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_48_d0,
        im_sample_49_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_49_address0,
        im_sample_49_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_49_ce0,
        im_sample_49_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_49_we0,
        im_sample_49_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_49_d0,
        im_sample_50_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_50_address0,
        im_sample_50_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_50_ce0,
        im_sample_50_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_50_we0,
        im_sample_50_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_50_d0,
        im_sample_51_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_51_address0,
        im_sample_51_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_51_ce0,
        im_sample_51_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_51_we0,
        im_sample_51_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_51_d0,
        im_sample_52_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_52_address0,
        im_sample_52_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_52_ce0,
        im_sample_52_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_52_we0,
        im_sample_52_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_52_d0,
        im_sample_53_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_53_address0,
        im_sample_53_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_53_ce0,
        im_sample_53_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_53_we0,
        im_sample_53_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_53_d0,
        im_sample_54_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_54_address0,
        im_sample_54_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_54_ce0,
        im_sample_54_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_54_we0,
        im_sample_54_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_54_d0,
        im_sample_55_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_55_address0,
        im_sample_55_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_55_ce0,
        im_sample_55_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_55_we0,
        im_sample_55_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_55_d0,
        im_sample_56_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_56_address0,
        im_sample_56_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_56_ce0,
        im_sample_56_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_56_we0,
        im_sample_56_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_56_d0,
        im_sample_57_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_57_address0,
        im_sample_57_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_57_ce0,
        im_sample_57_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_57_we0,
        im_sample_57_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_57_d0,
        im_sample_58_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_58_address0,
        im_sample_58_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_58_ce0,
        im_sample_58_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_58_we0,
        im_sample_58_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_58_d0,
        im_sample_59_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_59_address0,
        im_sample_59_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_59_ce0,
        im_sample_59_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_59_we0,
        im_sample_59_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_59_d0,
        im_sample_60_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_60_address0,
        im_sample_60_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_60_ce0,
        im_sample_60_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_60_we0,
        im_sample_60_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_60_d0,
        im_sample_61_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_61_address0,
        im_sample_61_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_61_ce0,
        im_sample_61_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_61_we0,
        im_sample_61_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_61_d0,
        im_sample_62_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_62_address0,
        im_sample_62_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_62_ce0,
        im_sample_62_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_62_we0,
        im_sample_62_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_62_d0,
        im_sample_63_address0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_63_address0,
        im_sample_63_ce0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_63_ce0,
        im_sample_63_we0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_63_we0,
        im_sample_63_d0 => grp_dft_Pipeline_loop_sample_fu_580_im_sample_63_d0);

    grp_dft_Pipeline_loop_k_loop_n_fu_728 : component dft_dft_Pipeline_loop_k_loop_n
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_dft_Pipeline_loop_k_loop_n_fu_728_ap_start,
        ap_done => grp_dft_Pipeline_loop_k_loop_n_fu_728_ap_done,
        ap_idle => grp_dft_Pipeline_loop_k_loop_n_fu_728_ap_idle,
        ap_ready => grp_dft_Pipeline_loop_k_loop_n_fu_728_ap_ready,
        real_op_TREADY => grp_dft_Pipeline_loop_k_loop_n_fu_728_real_op_TREADY,
        imag_op_TREADY => grp_dft_Pipeline_loop_k_loop_n_fu_728_imag_op_TREADY,
        re_sample_0_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_0_address0,
        re_sample_0_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_0_ce0,
        re_sample_0_q0 => re_sample_0_q0,
        re_sample_1_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_1_address0,
        re_sample_1_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_1_ce0,
        re_sample_1_q0 => re_sample_1_q0,
        re_sample_2_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_2_address0,
        re_sample_2_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_2_ce0,
        re_sample_2_q0 => re_sample_2_q0,
        re_sample_3_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_3_address0,
        re_sample_3_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_3_ce0,
        re_sample_3_q0 => re_sample_3_q0,
        re_sample_4_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_4_address0,
        re_sample_4_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_4_ce0,
        re_sample_4_q0 => re_sample_4_q0,
        re_sample_5_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_5_address0,
        re_sample_5_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_5_ce0,
        re_sample_5_q0 => re_sample_5_q0,
        re_sample_6_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_6_address0,
        re_sample_6_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_6_ce0,
        re_sample_6_q0 => re_sample_6_q0,
        re_sample_7_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_7_address0,
        re_sample_7_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_7_ce0,
        re_sample_7_q0 => re_sample_7_q0,
        re_sample_8_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_8_address0,
        re_sample_8_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_8_ce0,
        re_sample_8_q0 => re_sample_8_q0,
        re_sample_9_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_9_address0,
        re_sample_9_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_9_ce0,
        re_sample_9_q0 => re_sample_9_q0,
        re_sample_10_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_10_address0,
        re_sample_10_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_10_ce0,
        re_sample_10_q0 => re_sample_10_q0,
        re_sample_11_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_11_address0,
        re_sample_11_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_11_ce0,
        re_sample_11_q0 => re_sample_11_q0,
        re_sample_12_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_12_address0,
        re_sample_12_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_12_ce0,
        re_sample_12_q0 => re_sample_12_q0,
        re_sample_13_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_13_address0,
        re_sample_13_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_13_ce0,
        re_sample_13_q0 => re_sample_13_q0,
        re_sample_14_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_14_address0,
        re_sample_14_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_14_ce0,
        re_sample_14_q0 => re_sample_14_q0,
        re_sample_15_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_15_address0,
        re_sample_15_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_15_ce0,
        re_sample_15_q0 => re_sample_15_q0,
        re_sample_16_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_16_address0,
        re_sample_16_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_16_ce0,
        re_sample_16_q0 => re_sample_16_q0,
        re_sample_17_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_17_address0,
        re_sample_17_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_17_ce0,
        re_sample_17_q0 => re_sample_17_q0,
        re_sample_18_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_18_address0,
        re_sample_18_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_18_ce0,
        re_sample_18_q0 => re_sample_18_q0,
        re_sample_19_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_19_address0,
        re_sample_19_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_19_ce0,
        re_sample_19_q0 => re_sample_19_q0,
        re_sample_20_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_20_address0,
        re_sample_20_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_20_ce0,
        re_sample_20_q0 => re_sample_20_q0,
        re_sample_21_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_21_address0,
        re_sample_21_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_21_ce0,
        re_sample_21_q0 => re_sample_21_q0,
        re_sample_22_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_22_address0,
        re_sample_22_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_22_ce0,
        re_sample_22_q0 => re_sample_22_q0,
        re_sample_23_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_23_address0,
        re_sample_23_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_23_ce0,
        re_sample_23_q0 => re_sample_23_q0,
        re_sample_24_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_24_address0,
        re_sample_24_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_24_ce0,
        re_sample_24_q0 => re_sample_24_q0,
        re_sample_25_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_25_address0,
        re_sample_25_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_25_ce0,
        re_sample_25_q0 => re_sample_25_q0,
        re_sample_26_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_26_address0,
        re_sample_26_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_26_ce0,
        re_sample_26_q0 => re_sample_26_q0,
        re_sample_27_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_27_address0,
        re_sample_27_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_27_ce0,
        re_sample_27_q0 => re_sample_27_q0,
        re_sample_28_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_28_address0,
        re_sample_28_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_28_ce0,
        re_sample_28_q0 => re_sample_28_q0,
        re_sample_29_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_29_address0,
        re_sample_29_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_29_ce0,
        re_sample_29_q0 => re_sample_29_q0,
        re_sample_30_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_30_address0,
        re_sample_30_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_30_ce0,
        re_sample_30_q0 => re_sample_30_q0,
        re_sample_31_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_31_address0,
        re_sample_31_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_31_ce0,
        re_sample_31_q0 => re_sample_31_q0,
        re_sample_32_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_32_address0,
        re_sample_32_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_32_ce0,
        re_sample_32_q0 => re_sample_32_q0,
        re_sample_33_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_33_address0,
        re_sample_33_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_33_ce0,
        re_sample_33_q0 => re_sample_33_q0,
        re_sample_34_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_34_address0,
        re_sample_34_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_34_ce0,
        re_sample_34_q0 => re_sample_34_q0,
        re_sample_35_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_35_address0,
        re_sample_35_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_35_ce0,
        re_sample_35_q0 => re_sample_35_q0,
        re_sample_36_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_36_address0,
        re_sample_36_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_36_ce0,
        re_sample_36_q0 => re_sample_36_q0,
        re_sample_37_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_37_address0,
        re_sample_37_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_37_ce0,
        re_sample_37_q0 => re_sample_37_q0,
        re_sample_38_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_38_address0,
        re_sample_38_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_38_ce0,
        re_sample_38_q0 => re_sample_38_q0,
        re_sample_39_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_39_address0,
        re_sample_39_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_39_ce0,
        re_sample_39_q0 => re_sample_39_q0,
        re_sample_40_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_40_address0,
        re_sample_40_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_40_ce0,
        re_sample_40_q0 => re_sample_40_q0,
        re_sample_41_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_41_address0,
        re_sample_41_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_41_ce0,
        re_sample_41_q0 => re_sample_41_q0,
        re_sample_42_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_42_address0,
        re_sample_42_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_42_ce0,
        re_sample_42_q0 => re_sample_42_q0,
        re_sample_43_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_43_address0,
        re_sample_43_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_43_ce0,
        re_sample_43_q0 => re_sample_43_q0,
        re_sample_44_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_44_address0,
        re_sample_44_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_44_ce0,
        re_sample_44_q0 => re_sample_44_q0,
        re_sample_45_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_45_address0,
        re_sample_45_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_45_ce0,
        re_sample_45_q0 => re_sample_45_q0,
        re_sample_46_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_46_address0,
        re_sample_46_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_46_ce0,
        re_sample_46_q0 => re_sample_46_q0,
        re_sample_47_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_47_address0,
        re_sample_47_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_47_ce0,
        re_sample_47_q0 => re_sample_47_q0,
        re_sample_48_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_48_address0,
        re_sample_48_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_48_ce0,
        re_sample_48_q0 => re_sample_48_q0,
        re_sample_49_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_49_address0,
        re_sample_49_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_49_ce0,
        re_sample_49_q0 => re_sample_49_q0,
        re_sample_50_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_50_address0,
        re_sample_50_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_50_ce0,
        re_sample_50_q0 => re_sample_50_q0,
        re_sample_51_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_51_address0,
        re_sample_51_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_51_ce0,
        re_sample_51_q0 => re_sample_51_q0,
        re_sample_52_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_52_address0,
        re_sample_52_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_52_ce0,
        re_sample_52_q0 => re_sample_52_q0,
        re_sample_53_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_53_address0,
        re_sample_53_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_53_ce0,
        re_sample_53_q0 => re_sample_53_q0,
        re_sample_54_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_54_address0,
        re_sample_54_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_54_ce0,
        re_sample_54_q0 => re_sample_54_q0,
        re_sample_55_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_55_address0,
        re_sample_55_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_55_ce0,
        re_sample_55_q0 => re_sample_55_q0,
        re_sample_56_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_56_address0,
        re_sample_56_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_56_ce0,
        re_sample_56_q0 => re_sample_56_q0,
        re_sample_57_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_57_address0,
        re_sample_57_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_57_ce0,
        re_sample_57_q0 => re_sample_57_q0,
        re_sample_58_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_58_address0,
        re_sample_58_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_58_ce0,
        re_sample_58_q0 => re_sample_58_q0,
        re_sample_59_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_59_address0,
        re_sample_59_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_59_ce0,
        re_sample_59_q0 => re_sample_59_q0,
        re_sample_60_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_60_address0,
        re_sample_60_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_60_ce0,
        re_sample_60_q0 => re_sample_60_q0,
        re_sample_61_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_61_address0,
        re_sample_61_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_61_ce0,
        re_sample_61_q0 => re_sample_61_q0,
        re_sample_62_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_62_address0,
        re_sample_62_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_62_ce0,
        re_sample_62_q0 => re_sample_62_q0,
        re_sample_63_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_63_address0,
        re_sample_63_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_63_ce0,
        re_sample_63_q0 => re_sample_63_q0,
        im_sample_0_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_0_address0,
        im_sample_0_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_0_ce0,
        im_sample_0_q0 => im_sample_0_q0,
        im_sample_1_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_1_address0,
        im_sample_1_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_1_ce0,
        im_sample_1_q0 => im_sample_1_q0,
        im_sample_2_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_2_address0,
        im_sample_2_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_2_ce0,
        im_sample_2_q0 => im_sample_2_q0,
        im_sample_3_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_3_address0,
        im_sample_3_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_3_ce0,
        im_sample_3_q0 => im_sample_3_q0,
        im_sample_4_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_4_address0,
        im_sample_4_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_4_ce0,
        im_sample_4_q0 => im_sample_4_q0,
        im_sample_5_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_5_address0,
        im_sample_5_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_5_ce0,
        im_sample_5_q0 => im_sample_5_q0,
        im_sample_6_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_6_address0,
        im_sample_6_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_6_ce0,
        im_sample_6_q0 => im_sample_6_q0,
        im_sample_7_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_7_address0,
        im_sample_7_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_7_ce0,
        im_sample_7_q0 => im_sample_7_q0,
        im_sample_8_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_8_address0,
        im_sample_8_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_8_ce0,
        im_sample_8_q0 => im_sample_8_q0,
        im_sample_9_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_9_address0,
        im_sample_9_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_9_ce0,
        im_sample_9_q0 => im_sample_9_q0,
        im_sample_10_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_10_address0,
        im_sample_10_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_10_ce0,
        im_sample_10_q0 => im_sample_10_q0,
        im_sample_11_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_11_address0,
        im_sample_11_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_11_ce0,
        im_sample_11_q0 => im_sample_11_q0,
        im_sample_12_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_12_address0,
        im_sample_12_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_12_ce0,
        im_sample_12_q0 => im_sample_12_q0,
        im_sample_13_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_13_address0,
        im_sample_13_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_13_ce0,
        im_sample_13_q0 => im_sample_13_q0,
        im_sample_14_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_14_address0,
        im_sample_14_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_14_ce0,
        im_sample_14_q0 => im_sample_14_q0,
        im_sample_15_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_15_address0,
        im_sample_15_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_15_ce0,
        im_sample_15_q0 => im_sample_15_q0,
        im_sample_16_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_16_address0,
        im_sample_16_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_16_ce0,
        im_sample_16_q0 => im_sample_16_q0,
        im_sample_17_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_17_address0,
        im_sample_17_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_17_ce0,
        im_sample_17_q0 => im_sample_17_q0,
        im_sample_18_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_18_address0,
        im_sample_18_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_18_ce0,
        im_sample_18_q0 => im_sample_18_q0,
        im_sample_19_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_19_address0,
        im_sample_19_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_19_ce0,
        im_sample_19_q0 => im_sample_19_q0,
        im_sample_20_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_20_address0,
        im_sample_20_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_20_ce0,
        im_sample_20_q0 => im_sample_20_q0,
        im_sample_21_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_21_address0,
        im_sample_21_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_21_ce0,
        im_sample_21_q0 => im_sample_21_q0,
        im_sample_22_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_22_address0,
        im_sample_22_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_22_ce0,
        im_sample_22_q0 => im_sample_22_q0,
        im_sample_23_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_23_address0,
        im_sample_23_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_23_ce0,
        im_sample_23_q0 => im_sample_23_q0,
        im_sample_24_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_24_address0,
        im_sample_24_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_24_ce0,
        im_sample_24_q0 => im_sample_24_q0,
        im_sample_25_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_25_address0,
        im_sample_25_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_25_ce0,
        im_sample_25_q0 => im_sample_25_q0,
        im_sample_26_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_26_address0,
        im_sample_26_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_26_ce0,
        im_sample_26_q0 => im_sample_26_q0,
        im_sample_27_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_27_address0,
        im_sample_27_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_27_ce0,
        im_sample_27_q0 => im_sample_27_q0,
        im_sample_28_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_28_address0,
        im_sample_28_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_28_ce0,
        im_sample_28_q0 => im_sample_28_q0,
        im_sample_29_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_29_address0,
        im_sample_29_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_29_ce0,
        im_sample_29_q0 => im_sample_29_q0,
        im_sample_30_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_30_address0,
        im_sample_30_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_30_ce0,
        im_sample_30_q0 => im_sample_30_q0,
        im_sample_31_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_31_address0,
        im_sample_31_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_31_ce0,
        im_sample_31_q0 => im_sample_31_q0,
        im_sample_32_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_32_address0,
        im_sample_32_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_32_ce0,
        im_sample_32_q0 => im_sample_32_q0,
        im_sample_33_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_33_address0,
        im_sample_33_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_33_ce0,
        im_sample_33_q0 => im_sample_33_q0,
        im_sample_34_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_34_address0,
        im_sample_34_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_34_ce0,
        im_sample_34_q0 => im_sample_34_q0,
        im_sample_35_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_35_address0,
        im_sample_35_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_35_ce0,
        im_sample_35_q0 => im_sample_35_q0,
        im_sample_36_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_36_address0,
        im_sample_36_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_36_ce0,
        im_sample_36_q0 => im_sample_36_q0,
        im_sample_37_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_37_address0,
        im_sample_37_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_37_ce0,
        im_sample_37_q0 => im_sample_37_q0,
        im_sample_38_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_38_address0,
        im_sample_38_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_38_ce0,
        im_sample_38_q0 => im_sample_38_q0,
        im_sample_39_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_39_address0,
        im_sample_39_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_39_ce0,
        im_sample_39_q0 => im_sample_39_q0,
        im_sample_40_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_40_address0,
        im_sample_40_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_40_ce0,
        im_sample_40_q0 => im_sample_40_q0,
        im_sample_41_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_41_address0,
        im_sample_41_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_41_ce0,
        im_sample_41_q0 => im_sample_41_q0,
        im_sample_42_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_42_address0,
        im_sample_42_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_42_ce0,
        im_sample_42_q0 => im_sample_42_q0,
        im_sample_43_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_43_address0,
        im_sample_43_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_43_ce0,
        im_sample_43_q0 => im_sample_43_q0,
        im_sample_44_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_44_address0,
        im_sample_44_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_44_ce0,
        im_sample_44_q0 => im_sample_44_q0,
        im_sample_45_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_45_address0,
        im_sample_45_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_45_ce0,
        im_sample_45_q0 => im_sample_45_q0,
        im_sample_46_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_46_address0,
        im_sample_46_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_46_ce0,
        im_sample_46_q0 => im_sample_46_q0,
        im_sample_47_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_47_address0,
        im_sample_47_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_47_ce0,
        im_sample_47_q0 => im_sample_47_q0,
        im_sample_48_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_48_address0,
        im_sample_48_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_48_ce0,
        im_sample_48_q0 => im_sample_48_q0,
        im_sample_49_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_49_address0,
        im_sample_49_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_49_ce0,
        im_sample_49_q0 => im_sample_49_q0,
        im_sample_50_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_50_address0,
        im_sample_50_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_50_ce0,
        im_sample_50_q0 => im_sample_50_q0,
        im_sample_51_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_51_address0,
        im_sample_51_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_51_ce0,
        im_sample_51_q0 => im_sample_51_q0,
        im_sample_52_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_52_address0,
        im_sample_52_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_52_ce0,
        im_sample_52_q0 => im_sample_52_q0,
        im_sample_53_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_53_address0,
        im_sample_53_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_53_ce0,
        im_sample_53_q0 => im_sample_53_q0,
        im_sample_54_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_54_address0,
        im_sample_54_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_54_ce0,
        im_sample_54_q0 => im_sample_54_q0,
        im_sample_55_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_55_address0,
        im_sample_55_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_55_ce0,
        im_sample_55_q0 => im_sample_55_q0,
        im_sample_56_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_56_address0,
        im_sample_56_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_56_ce0,
        im_sample_56_q0 => im_sample_56_q0,
        im_sample_57_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_57_address0,
        im_sample_57_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_57_ce0,
        im_sample_57_q0 => im_sample_57_q0,
        im_sample_58_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_58_address0,
        im_sample_58_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_58_ce0,
        im_sample_58_q0 => im_sample_58_q0,
        im_sample_59_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_59_address0,
        im_sample_59_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_59_ce0,
        im_sample_59_q0 => im_sample_59_q0,
        im_sample_60_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_60_address0,
        im_sample_60_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_60_ce0,
        im_sample_60_q0 => im_sample_60_q0,
        im_sample_61_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_61_address0,
        im_sample_61_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_61_ce0,
        im_sample_61_q0 => im_sample_61_q0,
        im_sample_62_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_62_address0,
        im_sample_62_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_62_ce0,
        im_sample_62_q0 => im_sample_62_q0,
        im_sample_63_address0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_63_address0,
        im_sample_63_ce0 => grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_63_ce0,
        im_sample_63_q0 => im_sample_63_q0,
        real_op_TDATA => grp_dft_Pipeline_loop_k_loop_n_fu_728_real_op_TDATA,
        real_op_TVALID => grp_dft_Pipeline_loop_k_loop_n_fu_728_real_op_TVALID,
        real_op_TKEEP => grp_dft_Pipeline_loop_k_loop_n_fu_728_real_op_TKEEP,
        real_op_TSTRB => grp_dft_Pipeline_loop_k_loop_n_fu_728_real_op_TSTRB,
        real_op_TLAST => grp_dft_Pipeline_loop_k_loop_n_fu_728_real_op_TLAST,
        imag_op_TDATA => grp_dft_Pipeline_loop_k_loop_n_fu_728_imag_op_TDATA,
        imag_op_TVALID => grp_dft_Pipeline_loop_k_loop_n_fu_728_imag_op_TVALID,
        imag_op_TKEEP => grp_dft_Pipeline_loop_k_loop_n_fu_728_imag_op_TKEEP,
        imag_op_TSTRB => grp_dft_Pipeline_loop_k_loop_n_fu_728_imag_op_TSTRB,
        imag_op_TLAST => grp_dft_Pipeline_loop_k_loop_n_fu_728_imag_op_TLAST);

    CTRL_s_axi_U : component dft_CTRL_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CTRL_AWVALID,
        AWREADY => s_axi_CTRL_AWREADY,
        AWADDR => s_axi_CTRL_AWADDR,
        WVALID => s_axi_CTRL_WVALID,
        WREADY => s_axi_CTRL_WREADY,
        WDATA => s_axi_CTRL_WDATA,
        WSTRB => s_axi_CTRL_WSTRB,
        ARVALID => s_axi_CTRL_ARVALID,
        ARREADY => s_axi_CTRL_ARREADY,
        ARADDR => s_axi_CTRL_ARADDR,
        RVALID => s_axi_CTRL_RVALID,
        RREADY => s_axi_CTRL_RREADY,
        RDATA => s_axi_CTRL_RDATA,
        RRESP => s_axi_CTRL_RRESP,
        BVALID => s_axi_CTRL_BVALID,
        BREADY => s_axi_CTRL_BREADY,
        BRESP => s_axi_CTRL_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    regslice_both_real_sample_V_data_V_U : component dft_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => real_sample_TDATA,
        vld_in => real_sample_TVALID,
        ack_in => regslice_both_real_sample_V_data_V_U_ack_in,
        data_out => real_sample_TDATA_int_regslice,
        vld_out => real_sample_TVALID_int_regslice,
        ack_out => real_sample_TREADY_int_regslice,
        apdone_blk => regslice_both_real_sample_V_data_V_U_apdone_blk);

    regslice_both_real_sample_V_keep_V_U : component dft_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => real_sample_TKEEP,
        vld_in => real_sample_TVALID,
        ack_in => regslice_both_real_sample_V_keep_V_U_ack_in,
        data_out => real_sample_TKEEP_int_regslice,
        vld_out => regslice_both_real_sample_V_keep_V_U_vld_out,
        ack_out => real_sample_TREADY_int_regslice,
        apdone_blk => regslice_both_real_sample_V_keep_V_U_apdone_blk);

    regslice_both_real_sample_V_strb_V_U : component dft_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => real_sample_TSTRB,
        vld_in => real_sample_TVALID,
        ack_in => regslice_both_real_sample_V_strb_V_U_ack_in,
        data_out => real_sample_TSTRB_int_regslice,
        vld_out => regslice_both_real_sample_V_strb_V_U_vld_out,
        ack_out => real_sample_TREADY_int_regslice,
        apdone_blk => regslice_both_real_sample_V_strb_V_U_apdone_blk);

    regslice_both_real_sample_V_last_V_U : component dft_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => real_sample_TLAST,
        vld_in => real_sample_TVALID,
        ack_in => regslice_both_real_sample_V_last_V_U_ack_in,
        data_out => real_sample_TLAST_int_regslice,
        vld_out => regslice_both_real_sample_V_last_V_U_vld_out,
        ack_out => real_sample_TREADY_int_regslice,
        apdone_blk => regslice_both_real_sample_V_last_V_U_apdone_blk);

    regslice_both_imag_sample_V_data_V_U : component dft_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => imag_sample_TDATA,
        vld_in => imag_sample_TVALID,
        ack_in => regslice_both_imag_sample_V_data_V_U_ack_in,
        data_out => imag_sample_TDATA_int_regslice,
        vld_out => imag_sample_TVALID_int_regslice,
        ack_out => imag_sample_TREADY_int_regslice,
        apdone_blk => regslice_both_imag_sample_V_data_V_U_apdone_blk);

    regslice_both_imag_sample_V_keep_V_U : component dft_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => imag_sample_TKEEP,
        vld_in => imag_sample_TVALID,
        ack_in => regslice_both_imag_sample_V_keep_V_U_ack_in,
        data_out => imag_sample_TKEEP_int_regslice,
        vld_out => regslice_both_imag_sample_V_keep_V_U_vld_out,
        ack_out => imag_sample_TREADY_int_regslice,
        apdone_blk => regslice_both_imag_sample_V_keep_V_U_apdone_blk);

    regslice_both_imag_sample_V_strb_V_U : component dft_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => imag_sample_TSTRB,
        vld_in => imag_sample_TVALID,
        ack_in => regslice_both_imag_sample_V_strb_V_U_ack_in,
        data_out => imag_sample_TSTRB_int_regslice,
        vld_out => regslice_both_imag_sample_V_strb_V_U_vld_out,
        ack_out => imag_sample_TREADY_int_regslice,
        apdone_blk => regslice_both_imag_sample_V_strb_V_U_apdone_blk);

    regslice_both_imag_sample_V_last_V_U : component dft_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => imag_sample_TLAST,
        vld_in => imag_sample_TVALID,
        ack_in => regslice_both_imag_sample_V_last_V_U_ack_in,
        data_out => imag_sample_TLAST_int_regslice,
        vld_out => regslice_both_imag_sample_V_last_V_U_vld_out,
        ack_out => imag_sample_TREADY_int_regslice,
        apdone_blk => regslice_both_imag_sample_V_last_V_U_apdone_blk);

    regslice_both_real_op_V_data_V_U : component dft_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_dft_Pipeline_loop_k_loop_n_fu_728_real_op_TDATA,
        vld_in => grp_dft_Pipeline_loop_k_loop_n_fu_728_real_op_TVALID,
        ack_in => real_op_TREADY_int_regslice,
        data_out => real_op_TDATA,
        vld_out => regslice_both_real_op_V_data_V_U_vld_out,
        ack_out => real_op_TREADY,
        apdone_blk => regslice_both_real_op_V_data_V_U_apdone_blk);

    regslice_both_real_op_V_keep_V_U : component dft_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_dft_Pipeline_loop_k_loop_n_fu_728_real_op_TKEEP,
        vld_in => grp_dft_Pipeline_loop_k_loop_n_fu_728_real_op_TVALID,
        ack_in => regslice_both_real_op_V_keep_V_U_ack_in_dummy,
        data_out => real_op_TKEEP,
        vld_out => regslice_both_real_op_V_keep_V_U_vld_out,
        ack_out => real_op_TREADY,
        apdone_blk => regslice_both_real_op_V_keep_V_U_apdone_blk);

    regslice_both_real_op_V_strb_V_U : component dft_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_dft_Pipeline_loop_k_loop_n_fu_728_real_op_TSTRB,
        vld_in => grp_dft_Pipeline_loop_k_loop_n_fu_728_real_op_TVALID,
        ack_in => regslice_both_real_op_V_strb_V_U_ack_in_dummy,
        data_out => real_op_TSTRB,
        vld_out => regslice_both_real_op_V_strb_V_U_vld_out,
        ack_out => real_op_TREADY,
        apdone_blk => regslice_both_real_op_V_strb_V_U_apdone_blk);

    regslice_both_real_op_V_last_V_U : component dft_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_dft_Pipeline_loop_k_loop_n_fu_728_real_op_TLAST,
        vld_in => grp_dft_Pipeline_loop_k_loop_n_fu_728_real_op_TVALID,
        ack_in => regslice_both_real_op_V_last_V_U_ack_in_dummy,
        data_out => real_op_TLAST,
        vld_out => regslice_both_real_op_V_last_V_U_vld_out,
        ack_out => real_op_TREADY,
        apdone_blk => regslice_both_real_op_V_last_V_U_apdone_blk);

    regslice_both_imag_op_V_data_V_U : component dft_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_dft_Pipeline_loop_k_loop_n_fu_728_imag_op_TDATA,
        vld_in => grp_dft_Pipeline_loop_k_loop_n_fu_728_imag_op_TVALID,
        ack_in => imag_op_TREADY_int_regslice,
        data_out => imag_op_TDATA,
        vld_out => regslice_both_imag_op_V_data_V_U_vld_out,
        ack_out => imag_op_TREADY,
        apdone_blk => regslice_both_imag_op_V_data_V_U_apdone_blk);

    regslice_both_imag_op_V_keep_V_U : component dft_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_dft_Pipeline_loop_k_loop_n_fu_728_imag_op_TKEEP,
        vld_in => grp_dft_Pipeline_loop_k_loop_n_fu_728_imag_op_TVALID,
        ack_in => regslice_both_imag_op_V_keep_V_U_ack_in_dummy,
        data_out => imag_op_TKEEP,
        vld_out => regslice_both_imag_op_V_keep_V_U_vld_out,
        ack_out => imag_op_TREADY,
        apdone_blk => regslice_both_imag_op_V_keep_V_U_apdone_blk);

    regslice_both_imag_op_V_strb_V_U : component dft_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_dft_Pipeline_loop_k_loop_n_fu_728_imag_op_TSTRB,
        vld_in => grp_dft_Pipeline_loop_k_loop_n_fu_728_imag_op_TVALID,
        ack_in => regslice_both_imag_op_V_strb_V_U_ack_in_dummy,
        data_out => imag_op_TSTRB,
        vld_out => regslice_both_imag_op_V_strb_V_U_vld_out,
        ack_out => imag_op_TREADY,
        apdone_blk => regslice_both_imag_op_V_strb_V_U_apdone_blk);

    regslice_both_imag_op_V_last_V_U : component dft_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_dft_Pipeline_loop_k_loop_n_fu_728_imag_op_TLAST,
        vld_in => grp_dft_Pipeline_loop_k_loop_n_fu_728_imag_op_TVALID,
        ack_in => regslice_both_imag_op_V_last_V_U_ack_in_dummy,
        data_out => imag_op_TLAST,
        vld_out => regslice_both_imag_op_V_last_V_U_vld_out,
        ack_out => imag_op_TREADY,
        apdone_blk => regslice_both_imag_op_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_dft_Pipeline_loop_k_loop_n_fu_728_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_dft_Pipeline_loop_k_loop_n_fu_728_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state5) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_dft_Pipeline_loop_k_loop_n_fu_728_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dft_Pipeline_loop_k_loop_n_fu_728_ap_ready = ap_const_logic_1)) then 
                    grp_dft_Pipeline_loop_k_loop_n_fu_728_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dft_Pipeline_loop_sample_fu_580_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_dft_Pipeline_loop_sample_fu_580_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_dft_Pipeline_loop_sample_fu_580_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dft_Pipeline_loop_sample_fu_580_ap_ready = ap_const_logic_1)) then 
                    grp_dft_Pipeline_loop_sample_fu_580_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_dft_Pipeline_loop_sample_fu_580_ap_done, grp_dft_Pipeline_loop_k_loop_n_fu_728_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_CS_fsm_state7, regslice_both_real_op_V_data_V_U_apdone_blk, regslice_both_imag_op_V_data_V_U_apdone_blk)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_dft_Pipeline_loop_sample_fu_580_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_dft_Pipeline_loop_k_loop_n_fu_728_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if ((not(((regslice_both_imag_op_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_real_op_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_NS_fsm_state5 <= ap_NS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_ap_done)
    begin
        if ((grp_dft_Pipeline_loop_sample_fu_580_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_dft_Pipeline_loop_k_loop_n_fu_728_ap_done)
    begin
        if ((grp_dft_Pipeline_loop_k_loop_n_fu_728_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state7_blk_assign_proc : process(regslice_both_real_op_V_data_V_U_apdone_blk, regslice_both_imag_op_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_imag_op_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_real_op_V_data_V_U_apdone_blk = ap_const_logic_1))) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state7_assign_proc : process(regslice_both_real_op_V_data_V_U_apdone_blk, regslice_both_imag_op_V_data_V_U_apdone_blk)
    begin
                ap_block_state7 <= ((regslice_both_imag_op_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_real_op_V_data_V_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state7, regslice_both_real_op_V_data_V_U_apdone_blk, regslice_both_imag_op_V_data_V_U_apdone_blk)
    begin
        if ((not(((regslice_both_imag_op_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_real_op_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state7, regslice_both_real_op_V_data_V_U_apdone_blk, regslice_both_imag_op_V_data_V_U_apdone_blk)
    begin
        if ((not(((regslice_both_imag_op_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_real_op_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    grp_dft_Pipeline_loop_k_loop_n_fu_728_ap_start <= grp_dft_Pipeline_loop_k_loop_n_fu_728_ap_start_reg;
    grp_dft_Pipeline_loop_k_loop_n_fu_728_imag_op_TREADY <= (imag_op_TREADY_int_regslice and ap_CS_fsm_state6);
    grp_dft_Pipeline_loop_k_loop_n_fu_728_real_op_TREADY <= (real_op_TREADY_int_regslice and ap_CS_fsm_state6);
    grp_dft_Pipeline_loop_sample_fu_580_ap_start <= grp_dft_Pipeline_loop_sample_fu_580_ap_start_reg;

    im_sample_0_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_0_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_0_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_0_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_0_address0;
        else 
            im_sample_0_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_0_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_0_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_0_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_0_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_0_ce0;
        else 
            im_sample_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_0_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_0_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_0_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_0_we0;
        else 
            im_sample_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_10_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_10_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_10_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_10_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_10_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_10_address0;
        else 
            im_sample_10_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_10_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_10_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_10_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_10_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_10_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_10_ce0;
        else 
            im_sample_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_10_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_10_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_10_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_10_we0;
        else 
            im_sample_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_11_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_11_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_11_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_11_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_11_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_11_address0;
        else 
            im_sample_11_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_11_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_11_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_11_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_11_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_11_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_11_ce0;
        else 
            im_sample_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_11_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_11_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_11_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_11_we0;
        else 
            im_sample_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_12_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_12_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_12_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_12_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_12_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_12_address0;
        else 
            im_sample_12_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_12_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_12_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_12_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_12_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_12_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_12_ce0;
        else 
            im_sample_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_12_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_12_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_12_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_12_we0;
        else 
            im_sample_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_13_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_13_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_13_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_13_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_13_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_13_address0;
        else 
            im_sample_13_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_13_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_13_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_13_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_13_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_13_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_13_ce0;
        else 
            im_sample_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_13_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_13_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_13_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_13_we0;
        else 
            im_sample_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_14_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_14_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_14_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_14_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_14_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_14_address0;
        else 
            im_sample_14_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_14_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_14_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_14_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_14_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_14_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_14_ce0;
        else 
            im_sample_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_14_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_14_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_14_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_14_we0;
        else 
            im_sample_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_15_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_15_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_15_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_15_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_15_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_15_address0;
        else 
            im_sample_15_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_15_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_15_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_15_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_15_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_15_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_15_ce0;
        else 
            im_sample_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_15_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_15_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_15_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_15_we0;
        else 
            im_sample_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_16_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_16_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_16_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_16_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_16_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_16_address0;
        else 
            im_sample_16_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_16_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_16_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_16_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_16_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_16_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_16_ce0;
        else 
            im_sample_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_16_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_16_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_16_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_16_we0;
        else 
            im_sample_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_17_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_17_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_17_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_17_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_17_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_17_address0;
        else 
            im_sample_17_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_17_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_17_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_17_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_17_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_17_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_17_ce0;
        else 
            im_sample_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_17_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_17_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_17_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_17_we0;
        else 
            im_sample_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_18_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_18_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_18_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_18_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_18_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_18_address0;
        else 
            im_sample_18_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_18_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_18_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_18_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_18_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_18_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_18_ce0;
        else 
            im_sample_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_18_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_18_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_18_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_18_we0;
        else 
            im_sample_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_19_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_19_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_19_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_19_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_19_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_19_address0;
        else 
            im_sample_19_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_19_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_19_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_19_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_19_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_19_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_19_ce0;
        else 
            im_sample_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_19_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_19_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_19_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_19_we0;
        else 
            im_sample_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_1_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_1_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_1_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_1_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_1_address0;
        else 
            im_sample_1_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_1_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_1_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_1_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_1_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_1_ce0;
        else 
            im_sample_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_1_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_1_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_1_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_1_we0;
        else 
            im_sample_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_20_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_20_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_20_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_20_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_20_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_20_address0;
        else 
            im_sample_20_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_20_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_20_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_20_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_20_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_20_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_20_ce0;
        else 
            im_sample_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_20_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_20_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_20_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_20_we0;
        else 
            im_sample_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_21_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_21_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_21_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_21_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_21_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_21_address0;
        else 
            im_sample_21_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_21_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_21_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_21_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_21_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_21_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_21_ce0;
        else 
            im_sample_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_21_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_21_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_21_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_21_we0;
        else 
            im_sample_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_22_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_22_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_22_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_22_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_22_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_22_address0;
        else 
            im_sample_22_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_22_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_22_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_22_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_22_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_22_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_22_ce0;
        else 
            im_sample_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_22_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_22_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_22_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_22_we0;
        else 
            im_sample_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_23_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_23_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_23_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_23_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_23_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_23_address0;
        else 
            im_sample_23_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_23_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_23_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_23_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_23_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_23_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_23_ce0;
        else 
            im_sample_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_23_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_23_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_23_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_23_we0;
        else 
            im_sample_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_24_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_24_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_24_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_24_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_24_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_24_address0;
        else 
            im_sample_24_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_24_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_24_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_24_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_24_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_24_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_24_ce0;
        else 
            im_sample_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_24_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_24_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_24_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_24_we0;
        else 
            im_sample_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_25_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_25_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_25_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_25_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_25_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_25_address0;
        else 
            im_sample_25_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_25_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_25_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_25_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_25_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_25_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_25_ce0;
        else 
            im_sample_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_25_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_25_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_25_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_25_we0;
        else 
            im_sample_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_26_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_26_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_26_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_26_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_26_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_26_address0;
        else 
            im_sample_26_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_26_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_26_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_26_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_26_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_26_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_26_ce0;
        else 
            im_sample_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_26_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_26_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_26_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_26_we0;
        else 
            im_sample_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_27_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_27_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_27_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_27_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_27_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_27_address0;
        else 
            im_sample_27_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_27_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_27_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_27_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_27_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_27_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_27_ce0;
        else 
            im_sample_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_27_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_27_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_27_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_27_we0;
        else 
            im_sample_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_28_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_28_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_28_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_28_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_28_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_28_address0;
        else 
            im_sample_28_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_28_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_28_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_28_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_28_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_28_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_28_ce0;
        else 
            im_sample_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_28_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_28_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_28_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_28_we0;
        else 
            im_sample_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_29_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_29_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_29_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_29_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_29_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_29_address0;
        else 
            im_sample_29_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_29_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_29_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_29_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_29_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_29_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_29_ce0;
        else 
            im_sample_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_29_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_29_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_29_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_29_we0;
        else 
            im_sample_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_2_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_2_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_2_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_2_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_2_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_2_address0;
        else 
            im_sample_2_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_2_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_2_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_2_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_2_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_2_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_2_ce0;
        else 
            im_sample_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_2_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_2_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_2_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_2_we0;
        else 
            im_sample_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_30_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_30_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_30_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_30_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_30_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_30_address0;
        else 
            im_sample_30_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_30_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_30_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_30_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_30_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_30_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_30_ce0;
        else 
            im_sample_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_30_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_30_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_30_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_30_we0;
        else 
            im_sample_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_31_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_31_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_31_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_31_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_31_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_31_address0;
        else 
            im_sample_31_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_31_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_31_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_31_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_31_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_31_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_31_ce0;
        else 
            im_sample_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_31_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_31_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_31_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_31_we0;
        else 
            im_sample_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_32_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_32_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_32_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_32_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_32_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_32_address0;
        else 
            im_sample_32_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_32_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_32_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_32_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_32_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_32_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_32_ce0;
        else 
            im_sample_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_32_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_32_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_32_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_32_we0;
        else 
            im_sample_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_33_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_33_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_33_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_33_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_33_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_33_address0;
        else 
            im_sample_33_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_33_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_33_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_33_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_33_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_33_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_33_ce0;
        else 
            im_sample_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_33_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_33_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_33_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_33_we0;
        else 
            im_sample_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_34_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_34_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_34_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_34_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_34_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_34_address0;
        else 
            im_sample_34_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_34_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_34_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_34_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_34_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_34_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_34_ce0;
        else 
            im_sample_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_34_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_34_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_34_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_34_we0;
        else 
            im_sample_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_35_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_35_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_35_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_35_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_35_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_35_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_35_address0;
        else 
            im_sample_35_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_35_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_35_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_35_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_35_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_35_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_35_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_35_ce0;
        else 
            im_sample_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_35_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_35_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_35_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_35_we0;
        else 
            im_sample_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_36_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_36_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_36_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_36_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_36_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_36_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_36_address0;
        else 
            im_sample_36_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_36_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_36_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_36_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_36_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_36_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_36_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_36_ce0;
        else 
            im_sample_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_36_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_36_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_36_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_36_we0;
        else 
            im_sample_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_37_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_37_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_37_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_37_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_37_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_37_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_37_address0;
        else 
            im_sample_37_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_37_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_37_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_37_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_37_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_37_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_37_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_37_ce0;
        else 
            im_sample_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_37_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_37_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_37_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_37_we0;
        else 
            im_sample_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_38_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_38_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_38_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_38_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_38_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_38_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_38_address0;
        else 
            im_sample_38_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_38_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_38_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_38_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_38_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_38_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_38_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_38_ce0;
        else 
            im_sample_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_38_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_38_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_38_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_38_we0;
        else 
            im_sample_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_39_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_39_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_39_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_39_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_39_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_39_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_39_address0;
        else 
            im_sample_39_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_39_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_39_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_39_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_39_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_39_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_39_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_39_ce0;
        else 
            im_sample_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_39_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_39_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_39_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_39_we0;
        else 
            im_sample_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_3_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_3_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_3_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_3_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_3_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_3_address0;
        else 
            im_sample_3_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_3_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_3_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_3_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_3_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_3_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_3_ce0;
        else 
            im_sample_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_3_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_3_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_3_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_3_we0;
        else 
            im_sample_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_40_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_40_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_40_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_40_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_40_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_40_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_40_address0;
        else 
            im_sample_40_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_40_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_40_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_40_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_40_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_40_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_40_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_40_ce0;
        else 
            im_sample_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_40_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_40_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_40_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_40_we0;
        else 
            im_sample_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_41_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_41_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_41_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_41_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_41_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_41_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_41_address0;
        else 
            im_sample_41_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_41_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_41_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_41_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_41_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_41_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_41_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_41_ce0;
        else 
            im_sample_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_41_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_41_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_41_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_41_we0;
        else 
            im_sample_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_42_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_42_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_42_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_42_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_42_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_42_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_42_address0;
        else 
            im_sample_42_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_42_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_42_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_42_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_42_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_42_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_42_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_42_ce0;
        else 
            im_sample_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_42_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_42_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_42_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_42_we0;
        else 
            im_sample_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_43_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_43_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_43_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_43_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_43_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_43_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_43_address0;
        else 
            im_sample_43_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_43_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_43_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_43_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_43_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_43_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_43_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_43_ce0;
        else 
            im_sample_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_43_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_43_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_43_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_43_we0;
        else 
            im_sample_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_44_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_44_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_44_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_44_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_44_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_44_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_44_address0;
        else 
            im_sample_44_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_44_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_44_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_44_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_44_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_44_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_44_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_44_ce0;
        else 
            im_sample_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_44_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_44_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_44_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_44_we0;
        else 
            im_sample_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_45_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_45_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_45_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_45_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_45_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_45_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_45_address0;
        else 
            im_sample_45_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_45_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_45_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_45_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_45_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_45_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_45_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_45_ce0;
        else 
            im_sample_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_45_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_45_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_45_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_45_we0;
        else 
            im_sample_45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_46_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_46_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_46_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_46_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_46_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_46_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_46_address0;
        else 
            im_sample_46_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_46_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_46_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_46_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_46_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_46_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_46_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_46_ce0;
        else 
            im_sample_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_46_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_46_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_46_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_46_we0;
        else 
            im_sample_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_47_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_47_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_47_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_47_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_47_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_47_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_47_address0;
        else 
            im_sample_47_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_47_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_47_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_47_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_47_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_47_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_47_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_47_ce0;
        else 
            im_sample_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_47_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_47_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_47_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_47_we0;
        else 
            im_sample_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_48_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_48_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_48_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_48_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_48_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_48_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_48_address0;
        else 
            im_sample_48_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_48_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_48_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_48_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_48_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_48_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_48_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_48_ce0;
        else 
            im_sample_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_48_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_48_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_48_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_48_we0;
        else 
            im_sample_48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_49_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_49_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_49_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_49_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_49_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_49_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_49_address0;
        else 
            im_sample_49_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_49_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_49_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_49_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_49_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_49_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_49_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_49_ce0;
        else 
            im_sample_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_49_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_49_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_49_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_49_we0;
        else 
            im_sample_49_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_4_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_4_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_4_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_4_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_4_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_4_address0;
        else 
            im_sample_4_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_4_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_4_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_4_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_4_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_4_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_4_ce0;
        else 
            im_sample_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_4_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_4_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_4_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_4_we0;
        else 
            im_sample_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_50_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_50_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_50_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_50_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_50_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_50_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_50_address0;
        else 
            im_sample_50_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_50_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_50_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_50_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_50_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_50_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_50_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_50_ce0;
        else 
            im_sample_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_50_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_50_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_50_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_50_we0;
        else 
            im_sample_50_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_51_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_51_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_51_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_51_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_51_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_51_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_51_address0;
        else 
            im_sample_51_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_51_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_51_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_51_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_51_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_51_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_51_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_51_ce0;
        else 
            im_sample_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_51_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_51_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_51_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_51_we0;
        else 
            im_sample_51_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_52_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_52_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_52_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_52_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_52_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_52_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_52_address0;
        else 
            im_sample_52_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_52_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_52_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_52_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_52_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_52_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_52_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_52_ce0;
        else 
            im_sample_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_52_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_52_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_52_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_52_we0;
        else 
            im_sample_52_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_53_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_53_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_53_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_53_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_53_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_53_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_53_address0;
        else 
            im_sample_53_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_53_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_53_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_53_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_53_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_53_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_53_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_53_ce0;
        else 
            im_sample_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_53_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_53_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_53_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_53_we0;
        else 
            im_sample_53_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_54_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_54_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_54_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_54_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_54_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_54_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_54_address0;
        else 
            im_sample_54_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_54_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_54_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_54_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_54_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_54_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_54_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_54_ce0;
        else 
            im_sample_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_54_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_54_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_54_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_54_we0;
        else 
            im_sample_54_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_55_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_55_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_55_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_55_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_55_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_55_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_55_address0;
        else 
            im_sample_55_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_55_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_55_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_55_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_55_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_55_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_55_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_55_ce0;
        else 
            im_sample_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_55_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_55_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_55_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_55_we0;
        else 
            im_sample_55_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_56_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_56_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_56_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_56_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_56_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_56_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_56_address0;
        else 
            im_sample_56_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_56_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_56_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_56_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_56_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_56_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_56_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_56_ce0;
        else 
            im_sample_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_56_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_56_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_56_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_56_we0;
        else 
            im_sample_56_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_57_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_57_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_57_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_57_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_57_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_57_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_57_address0;
        else 
            im_sample_57_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_57_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_57_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_57_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_57_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_57_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_57_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_57_ce0;
        else 
            im_sample_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_57_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_57_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_57_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_57_we0;
        else 
            im_sample_57_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_58_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_58_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_58_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_58_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_58_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_58_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_58_address0;
        else 
            im_sample_58_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_58_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_58_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_58_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_58_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_58_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_58_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_58_ce0;
        else 
            im_sample_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_58_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_58_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_58_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_58_we0;
        else 
            im_sample_58_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_59_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_59_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_59_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_59_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_59_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_59_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_59_address0;
        else 
            im_sample_59_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_59_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_59_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_59_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_59_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_59_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_59_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_59_ce0;
        else 
            im_sample_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_59_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_59_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_59_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_59_we0;
        else 
            im_sample_59_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_5_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_5_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_5_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_5_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_5_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_5_address0;
        else 
            im_sample_5_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_5_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_5_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_5_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_5_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_5_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_5_ce0;
        else 
            im_sample_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_5_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_5_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_5_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_5_we0;
        else 
            im_sample_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_60_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_60_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_60_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_60_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_60_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_60_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_60_address0;
        else 
            im_sample_60_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_60_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_60_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_60_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_60_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_60_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_60_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_60_ce0;
        else 
            im_sample_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_60_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_60_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_60_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_60_we0;
        else 
            im_sample_60_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_61_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_61_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_61_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_61_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_61_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_61_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_61_address0;
        else 
            im_sample_61_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_61_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_61_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_61_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_61_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_61_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_61_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_61_ce0;
        else 
            im_sample_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_61_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_61_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_61_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_61_we0;
        else 
            im_sample_61_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_62_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_62_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_62_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_62_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_62_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_62_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_62_address0;
        else 
            im_sample_62_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_62_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_62_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_62_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_62_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_62_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_62_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_62_ce0;
        else 
            im_sample_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_62_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_62_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_62_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_62_we0;
        else 
            im_sample_62_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_63_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_63_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_63_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_63_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_63_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_63_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_63_address0;
        else 
            im_sample_63_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_63_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_63_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_63_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_63_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_63_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_63_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_63_ce0;
        else 
            im_sample_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_63_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_63_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_63_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_63_we0;
        else 
            im_sample_63_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_6_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_6_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_6_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_6_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_6_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_6_address0;
        else 
            im_sample_6_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_6_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_6_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_6_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_6_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_6_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_6_ce0;
        else 
            im_sample_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_6_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_6_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_6_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_6_we0;
        else 
            im_sample_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_7_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_7_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_7_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_7_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_7_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_7_address0;
        else 
            im_sample_7_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_7_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_7_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_7_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_7_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_7_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_7_ce0;
        else 
            im_sample_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_7_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_7_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_7_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_7_we0;
        else 
            im_sample_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_8_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_8_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_8_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_8_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_8_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_8_address0;
        else 
            im_sample_8_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_8_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_8_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_8_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_8_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_8_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_8_ce0;
        else 
            im_sample_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_8_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_8_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_8_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_8_we0;
        else 
            im_sample_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_9_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_9_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_9_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_9_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_9_address0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_9_address0;
        else 
            im_sample_9_address0 <= "XXXX";
        end if; 
    end process;


    im_sample_9_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_9_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_9_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            im_sample_9_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_im_sample_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_9_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_9_ce0;
        else 
            im_sample_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    im_sample_9_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_im_sample_9_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            im_sample_9_we0 <= grp_dft_Pipeline_loop_sample_fu_580_im_sample_9_we0;
        else 
            im_sample_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    imag_op_TVALID <= regslice_both_imag_op_V_data_V_U_vld_out;
    imag_op_TVALID_int_regslice <= grp_dft_Pipeline_loop_k_loop_n_fu_728_imag_op_TVALID;
    imag_sample_TREADY <= regslice_both_imag_sample_V_data_V_U_ack_in;

    imag_sample_TREADY_int_regslice_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_imag_sample_TREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            imag_sample_TREADY_int_regslice <= grp_dft_Pipeline_loop_sample_fu_580_imag_sample_TREADY;
        else 
            imag_sample_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_0_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_0_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_0_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_0_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_0_address0;
        else 
            re_sample_0_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_0_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_0_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_0_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_0_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_0_ce0;
        else 
            re_sample_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_0_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_0_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_0_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_0_we0;
        else 
            re_sample_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_10_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_10_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_10_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_10_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_10_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_10_address0;
        else 
            re_sample_10_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_10_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_10_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_10_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_10_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_10_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_10_ce0;
        else 
            re_sample_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_10_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_10_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_10_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_10_we0;
        else 
            re_sample_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_11_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_11_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_11_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_11_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_11_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_11_address0;
        else 
            re_sample_11_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_11_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_11_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_11_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_11_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_11_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_11_ce0;
        else 
            re_sample_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_11_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_11_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_11_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_11_we0;
        else 
            re_sample_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_12_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_12_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_12_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_12_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_12_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_12_address0;
        else 
            re_sample_12_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_12_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_12_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_12_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_12_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_12_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_12_ce0;
        else 
            re_sample_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_12_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_12_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_12_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_12_we0;
        else 
            re_sample_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_13_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_13_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_13_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_13_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_13_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_13_address0;
        else 
            re_sample_13_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_13_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_13_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_13_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_13_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_13_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_13_ce0;
        else 
            re_sample_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_13_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_13_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_13_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_13_we0;
        else 
            re_sample_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_14_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_14_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_14_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_14_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_14_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_14_address0;
        else 
            re_sample_14_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_14_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_14_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_14_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_14_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_14_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_14_ce0;
        else 
            re_sample_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_14_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_14_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_14_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_14_we0;
        else 
            re_sample_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_15_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_15_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_15_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_15_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_15_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_15_address0;
        else 
            re_sample_15_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_15_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_15_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_15_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_15_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_15_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_15_ce0;
        else 
            re_sample_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_15_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_15_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_15_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_15_we0;
        else 
            re_sample_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_16_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_16_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_16_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_16_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_16_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_16_address0;
        else 
            re_sample_16_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_16_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_16_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_16_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_16_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_16_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_16_ce0;
        else 
            re_sample_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_16_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_16_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_16_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_16_we0;
        else 
            re_sample_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_17_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_17_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_17_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_17_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_17_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_17_address0;
        else 
            re_sample_17_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_17_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_17_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_17_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_17_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_17_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_17_ce0;
        else 
            re_sample_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_17_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_17_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_17_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_17_we0;
        else 
            re_sample_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_18_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_18_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_18_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_18_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_18_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_18_address0;
        else 
            re_sample_18_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_18_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_18_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_18_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_18_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_18_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_18_ce0;
        else 
            re_sample_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_18_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_18_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_18_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_18_we0;
        else 
            re_sample_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_19_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_19_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_19_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_19_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_19_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_19_address0;
        else 
            re_sample_19_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_19_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_19_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_19_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_19_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_19_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_19_ce0;
        else 
            re_sample_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_19_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_19_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_19_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_19_we0;
        else 
            re_sample_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_1_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_1_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_1_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_1_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_1_address0;
        else 
            re_sample_1_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_1_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_1_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_1_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_1_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_1_ce0;
        else 
            re_sample_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_1_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_1_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_1_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_1_we0;
        else 
            re_sample_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_20_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_20_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_20_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_20_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_20_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_20_address0;
        else 
            re_sample_20_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_20_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_20_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_20_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_20_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_20_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_20_ce0;
        else 
            re_sample_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_20_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_20_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_20_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_20_we0;
        else 
            re_sample_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_21_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_21_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_21_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_21_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_21_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_21_address0;
        else 
            re_sample_21_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_21_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_21_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_21_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_21_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_21_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_21_ce0;
        else 
            re_sample_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_21_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_21_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_21_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_21_we0;
        else 
            re_sample_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_22_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_22_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_22_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_22_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_22_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_22_address0;
        else 
            re_sample_22_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_22_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_22_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_22_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_22_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_22_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_22_ce0;
        else 
            re_sample_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_22_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_22_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_22_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_22_we0;
        else 
            re_sample_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_23_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_23_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_23_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_23_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_23_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_23_address0;
        else 
            re_sample_23_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_23_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_23_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_23_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_23_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_23_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_23_ce0;
        else 
            re_sample_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_23_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_23_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_23_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_23_we0;
        else 
            re_sample_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_24_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_24_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_24_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_24_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_24_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_24_address0;
        else 
            re_sample_24_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_24_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_24_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_24_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_24_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_24_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_24_ce0;
        else 
            re_sample_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_24_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_24_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_24_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_24_we0;
        else 
            re_sample_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_25_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_25_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_25_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_25_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_25_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_25_address0;
        else 
            re_sample_25_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_25_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_25_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_25_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_25_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_25_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_25_ce0;
        else 
            re_sample_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_25_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_25_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_25_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_25_we0;
        else 
            re_sample_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_26_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_26_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_26_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_26_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_26_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_26_address0;
        else 
            re_sample_26_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_26_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_26_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_26_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_26_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_26_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_26_ce0;
        else 
            re_sample_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_26_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_26_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_26_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_26_we0;
        else 
            re_sample_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_27_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_27_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_27_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_27_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_27_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_27_address0;
        else 
            re_sample_27_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_27_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_27_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_27_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_27_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_27_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_27_ce0;
        else 
            re_sample_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_27_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_27_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_27_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_27_we0;
        else 
            re_sample_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_28_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_28_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_28_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_28_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_28_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_28_address0;
        else 
            re_sample_28_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_28_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_28_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_28_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_28_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_28_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_28_ce0;
        else 
            re_sample_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_28_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_28_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_28_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_28_we0;
        else 
            re_sample_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_29_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_29_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_29_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_29_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_29_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_29_address0;
        else 
            re_sample_29_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_29_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_29_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_29_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_29_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_29_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_29_ce0;
        else 
            re_sample_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_29_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_29_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_29_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_29_we0;
        else 
            re_sample_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_2_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_2_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_2_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_2_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_2_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_2_address0;
        else 
            re_sample_2_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_2_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_2_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_2_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_2_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_2_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_2_ce0;
        else 
            re_sample_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_2_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_2_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_2_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_2_we0;
        else 
            re_sample_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_30_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_30_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_30_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_30_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_30_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_30_address0;
        else 
            re_sample_30_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_30_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_30_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_30_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_30_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_30_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_30_ce0;
        else 
            re_sample_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_30_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_30_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_30_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_30_we0;
        else 
            re_sample_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_31_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_31_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_31_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_31_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_31_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_31_address0;
        else 
            re_sample_31_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_31_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_31_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_31_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_31_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_31_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_31_ce0;
        else 
            re_sample_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_31_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_31_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_31_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_31_we0;
        else 
            re_sample_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_32_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_32_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_32_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_32_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_32_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_32_address0;
        else 
            re_sample_32_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_32_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_32_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_32_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_32_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_32_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_32_ce0;
        else 
            re_sample_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_32_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_32_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_32_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_32_we0;
        else 
            re_sample_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_33_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_33_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_33_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_33_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_33_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_33_address0;
        else 
            re_sample_33_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_33_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_33_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_33_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_33_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_33_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_33_ce0;
        else 
            re_sample_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_33_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_33_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_33_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_33_we0;
        else 
            re_sample_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_34_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_34_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_34_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_34_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_34_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_34_address0;
        else 
            re_sample_34_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_34_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_34_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_34_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_34_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_34_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_34_ce0;
        else 
            re_sample_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_34_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_34_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_34_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_34_we0;
        else 
            re_sample_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_35_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_35_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_35_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_35_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_35_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_35_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_35_address0;
        else 
            re_sample_35_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_35_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_35_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_35_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_35_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_35_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_35_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_35_ce0;
        else 
            re_sample_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_35_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_35_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_35_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_35_we0;
        else 
            re_sample_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_36_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_36_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_36_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_36_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_36_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_36_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_36_address0;
        else 
            re_sample_36_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_36_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_36_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_36_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_36_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_36_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_36_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_36_ce0;
        else 
            re_sample_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_36_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_36_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_36_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_36_we0;
        else 
            re_sample_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_37_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_37_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_37_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_37_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_37_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_37_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_37_address0;
        else 
            re_sample_37_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_37_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_37_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_37_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_37_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_37_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_37_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_37_ce0;
        else 
            re_sample_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_37_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_37_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_37_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_37_we0;
        else 
            re_sample_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_38_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_38_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_38_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_38_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_38_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_38_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_38_address0;
        else 
            re_sample_38_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_38_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_38_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_38_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_38_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_38_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_38_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_38_ce0;
        else 
            re_sample_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_38_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_38_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_38_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_38_we0;
        else 
            re_sample_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_39_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_39_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_39_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_39_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_39_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_39_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_39_address0;
        else 
            re_sample_39_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_39_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_39_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_39_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_39_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_39_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_39_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_39_ce0;
        else 
            re_sample_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_39_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_39_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_39_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_39_we0;
        else 
            re_sample_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_3_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_3_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_3_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_3_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_3_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_3_address0;
        else 
            re_sample_3_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_3_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_3_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_3_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_3_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_3_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_3_ce0;
        else 
            re_sample_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_3_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_3_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_3_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_3_we0;
        else 
            re_sample_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_40_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_40_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_40_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_40_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_40_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_40_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_40_address0;
        else 
            re_sample_40_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_40_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_40_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_40_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_40_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_40_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_40_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_40_ce0;
        else 
            re_sample_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_40_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_40_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_40_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_40_we0;
        else 
            re_sample_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_41_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_41_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_41_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_41_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_41_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_41_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_41_address0;
        else 
            re_sample_41_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_41_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_41_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_41_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_41_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_41_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_41_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_41_ce0;
        else 
            re_sample_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_41_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_41_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_41_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_41_we0;
        else 
            re_sample_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_42_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_42_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_42_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_42_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_42_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_42_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_42_address0;
        else 
            re_sample_42_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_42_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_42_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_42_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_42_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_42_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_42_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_42_ce0;
        else 
            re_sample_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_42_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_42_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_42_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_42_we0;
        else 
            re_sample_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_43_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_43_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_43_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_43_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_43_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_43_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_43_address0;
        else 
            re_sample_43_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_43_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_43_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_43_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_43_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_43_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_43_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_43_ce0;
        else 
            re_sample_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_43_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_43_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_43_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_43_we0;
        else 
            re_sample_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_44_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_44_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_44_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_44_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_44_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_44_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_44_address0;
        else 
            re_sample_44_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_44_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_44_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_44_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_44_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_44_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_44_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_44_ce0;
        else 
            re_sample_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_44_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_44_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_44_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_44_we0;
        else 
            re_sample_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_45_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_45_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_45_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_45_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_45_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_45_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_45_address0;
        else 
            re_sample_45_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_45_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_45_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_45_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_45_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_45_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_45_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_45_ce0;
        else 
            re_sample_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_45_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_45_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_45_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_45_we0;
        else 
            re_sample_45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_46_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_46_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_46_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_46_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_46_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_46_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_46_address0;
        else 
            re_sample_46_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_46_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_46_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_46_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_46_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_46_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_46_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_46_ce0;
        else 
            re_sample_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_46_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_46_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_46_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_46_we0;
        else 
            re_sample_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_47_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_47_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_47_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_47_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_47_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_47_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_47_address0;
        else 
            re_sample_47_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_47_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_47_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_47_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_47_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_47_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_47_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_47_ce0;
        else 
            re_sample_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_47_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_47_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_47_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_47_we0;
        else 
            re_sample_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_48_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_48_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_48_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_48_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_48_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_48_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_48_address0;
        else 
            re_sample_48_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_48_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_48_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_48_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_48_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_48_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_48_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_48_ce0;
        else 
            re_sample_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_48_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_48_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_48_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_48_we0;
        else 
            re_sample_48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_49_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_49_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_49_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_49_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_49_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_49_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_49_address0;
        else 
            re_sample_49_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_49_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_49_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_49_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_49_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_49_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_49_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_49_ce0;
        else 
            re_sample_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_49_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_49_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_49_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_49_we0;
        else 
            re_sample_49_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_4_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_4_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_4_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_4_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_4_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_4_address0;
        else 
            re_sample_4_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_4_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_4_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_4_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_4_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_4_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_4_ce0;
        else 
            re_sample_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_4_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_4_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_4_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_4_we0;
        else 
            re_sample_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_50_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_50_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_50_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_50_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_50_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_50_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_50_address0;
        else 
            re_sample_50_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_50_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_50_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_50_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_50_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_50_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_50_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_50_ce0;
        else 
            re_sample_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_50_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_50_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_50_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_50_we0;
        else 
            re_sample_50_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_51_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_51_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_51_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_51_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_51_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_51_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_51_address0;
        else 
            re_sample_51_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_51_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_51_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_51_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_51_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_51_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_51_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_51_ce0;
        else 
            re_sample_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_51_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_51_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_51_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_51_we0;
        else 
            re_sample_51_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_52_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_52_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_52_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_52_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_52_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_52_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_52_address0;
        else 
            re_sample_52_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_52_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_52_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_52_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_52_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_52_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_52_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_52_ce0;
        else 
            re_sample_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_52_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_52_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_52_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_52_we0;
        else 
            re_sample_52_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_53_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_53_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_53_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_53_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_53_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_53_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_53_address0;
        else 
            re_sample_53_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_53_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_53_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_53_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_53_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_53_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_53_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_53_ce0;
        else 
            re_sample_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_53_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_53_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_53_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_53_we0;
        else 
            re_sample_53_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_54_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_54_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_54_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_54_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_54_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_54_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_54_address0;
        else 
            re_sample_54_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_54_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_54_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_54_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_54_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_54_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_54_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_54_ce0;
        else 
            re_sample_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_54_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_54_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_54_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_54_we0;
        else 
            re_sample_54_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_55_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_55_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_55_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_55_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_55_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_55_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_55_address0;
        else 
            re_sample_55_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_55_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_55_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_55_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_55_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_55_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_55_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_55_ce0;
        else 
            re_sample_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_55_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_55_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_55_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_55_we0;
        else 
            re_sample_55_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_56_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_56_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_56_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_56_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_56_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_56_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_56_address0;
        else 
            re_sample_56_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_56_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_56_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_56_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_56_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_56_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_56_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_56_ce0;
        else 
            re_sample_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_56_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_56_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_56_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_56_we0;
        else 
            re_sample_56_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_57_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_57_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_57_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_57_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_57_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_57_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_57_address0;
        else 
            re_sample_57_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_57_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_57_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_57_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_57_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_57_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_57_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_57_ce0;
        else 
            re_sample_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_57_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_57_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_57_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_57_we0;
        else 
            re_sample_57_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_58_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_58_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_58_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_58_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_58_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_58_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_58_address0;
        else 
            re_sample_58_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_58_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_58_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_58_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_58_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_58_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_58_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_58_ce0;
        else 
            re_sample_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_58_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_58_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_58_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_58_we0;
        else 
            re_sample_58_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_59_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_59_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_59_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_59_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_59_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_59_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_59_address0;
        else 
            re_sample_59_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_59_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_59_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_59_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_59_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_59_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_59_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_59_ce0;
        else 
            re_sample_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_59_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_59_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_59_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_59_we0;
        else 
            re_sample_59_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_5_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_5_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_5_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_5_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_5_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_5_address0;
        else 
            re_sample_5_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_5_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_5_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_5_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_5_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_5_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_5_ce0;
        else 
            re_sample_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_5_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_5_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_5_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_5_we0;
        else 
            re_sample_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_60_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_60_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_60_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_60_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_60_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_60_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_60_address0;
        else 
            re_sample_60_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_60_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_60_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_60_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_60_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_60_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_60_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_60_ce0;
        else 
            re_sample_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_60_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_60_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_60_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_60_we0;
        else 
            re_sample_60_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_61_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_61_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_61_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_61_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_61_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_61_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_61_address0;
        else 
            re_sample_61_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_61_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_61_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_61_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_61_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_61_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_61_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_61_ce0;
        else 
            re_sample_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_61_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_61_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_61_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_61_we0;
        else 
            re_sample_61_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_62_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_62_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_62_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_62_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_62_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_62_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_62_address0;
        else 
            re_sample_62_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_62_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_62_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_62_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_62_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_62_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_62_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_62_ce0;
        else 
            re_sample_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_62_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_62_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_62_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_62_we0;
        else 
            re_sample_62_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_63_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_63_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_63_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_63_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_63_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_63_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_63_address0;
        else 
            re_sample_63_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_63_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_63_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_63_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_63_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_63_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_63_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_63_ce0;
        else 
            re_sample_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_63_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_63_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_63_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_63_we0;
        else 
            re_sample_63_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_6_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_6_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_6_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_6_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_6_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_6_address0;
        else 
            re_sample_6_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_6_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_6_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_6_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_6_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_6_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_6_ce0;
        else 
            re_sample_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_6_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_6_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_6_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_6_we0;
        else 
            re_sample_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_7_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_7_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_7_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_7_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_7_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_7_address0;
        else 
            re_sample_7_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_7_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_7_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_7_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_7_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_7_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_7_ce0;
        else 
            re_sample_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_7_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_7_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_7_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_7_we0;
        else 
            re_sample_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_8_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_8_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_8_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_8_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_8_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_8_address0;
        else 
            re_sample_8_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_8_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_8_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_8_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_8_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_8_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_8_ce0;
        else 
            re_sample_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_8_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_8_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_8_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_8_we0;
        else 
            re_sample_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_9_address0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_9_address0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_9_address0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_9_address0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_9_address0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_9_address0;
        else 
            re_sample_9_address0 <= "XXXX";
        end if; 
    end process;


    re_sample_9_ce0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_9_ce0, grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_9_ce0, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            re_sample_9_ce0 <= grp_dft_Pipeline_loop_k_loop_n_fu_728_re_sample_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_9_ce0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_9_ce0;
        else 
            re_sample_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    re_sample_9_we0_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_re_sample_9_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            re_sample_9_we0 <= grp_dft_Pipeline_loop_sample_fu_580_re_sample_9_we0;
        else 
            re_sample_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    real_op_TVALID <= regslice_both_real_op_V_data_V_U_vld_out;
    real_op_TVALID_int_regslice <= grp_dft_Pipeline_loop_k_loop_n_fu_728_real_op_TVALID;
    real_sample_TREADY <= regslice_both_real_sample_V_data_V_U_ack_in;

    real_sample_TREADY_int_regslice_assign_proc : process(grp_dft_Pipeline_loop_sample_fu_580_real_sample_TREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            real_sample_TREADY_int_regslice <= grp_dft_Pipeline_loop_sample_fu_580_real_sample_TREADY;
        else 
            real_sample_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

end behav;
