// Seed: 4252522259
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    output logic id_3,
    output id_4,
    input logic id_5,
    output id_6
);
  type_11(
      1, 1, id_2
  );
endmodule
