MANIFEST.in
README.md
setup.py
litex/__init__.py
litex.egg-info/PKG-INFO
litex.egg-info/SOURCES.txt
litex.egg-info/dependency_links.txt
litex.egg-info/entry_points.txt
litex.egg-info/requires.txt
litex.egg-info/top_level.txt
litex/build/__init__.py
litex/build/dfu.py
litex/build/generic_platform.py
litex/build/generic_programmer.py
litex/build/io.py
litex/build/openfpgaloader.py
litex/build/openocd.py
litex/build/tools.py
litex/build/altera/__init__.py
litex/build/altera/common.py
litex/build/altera/platform.py
litex/build/altera/programmer.py
litex/build/altera/quartus.py
litex/build/anlogic/__init__.py
litex/build/anlogic/anlogic.py
litex/build/anlogic/common.py
litex/build/anlogic/platform.py
litex/build/efinix/__init__.py
litex/build/efinix/common.py
litex/build/efinix/dbparser.py
litex/build/efinix/efinity.py
litex/build/efinix/ifacewriter.py
litex/build/efinix/platform.py
litex/build/efinix/programmer.py
litex/build/gowin/__init__.py
litex/build/gowin/common.py
litex/build/gowin/gowin.py
litex/build/gowin/platform.py
litex/build/gowin/programmer.py
litex/build/lattice/__init__.py
litex/build/lattice/bit_to_svf.py
litex/build/lattice/common.py
litex/build/lattice/diamond.py
litex/build/lattice/icestorm.py
litex/build/lattice/oxide.py
litex/build/lattice/platform.py
litex/build/lattice/programmer.py
litex/build/lattice/radiant.py
litex/build/lattice/trellis.py
litex/build/microsemi/__init__.py
litex/build/microsemi/common.py
litex/build/microsemi/libero_soc.py
litex/build/microsemi/platform.py
litex/build/openfpga/__init__.py
litex/build/openfpga/blinky.py
litex/build/openfpga/common.py
litex/build/openfpga/openfpga.py
litex/build/openfpga/platform.py
litex/build/quicklogic/__init__.py
litex/build/quicklogic/common.py
litex/build/quicklogic/platform.py
litex/build/quicklogic/symbiflow.py
litex/build/sim/README
litex/build/sim/__init__.py
litex/build/sim/common.py
litex/build/sim/config.py
litex/build/sim/gtkwave.py
litex/build/sim/platform.py
litex/build/sim/verilator.py
litex/build/sim/core/Makefile
litex/build/sim/core/error.h
litex/build/sim/core/libdylib.c
litex/build/sim/core/libdylib.h
litex/build/sim/core/modules.c
litex/build/sim/core/modules.h
litex/build/sim/core/pads.c
litex/build/sim/core/pads.h
litex/build/sim/core/parse.c
litex/build/sim/core/sim.c
litex/build/sim/core/tinydir.h
litex/build/sim/core/veril.cpp
litex/build/sim/core/veril.h
litex/build/sim/core/modules/Makefile
litex/build/sim/core/modules/rules.mak
litex/build/sim/core/modules/clocker/Makefile
litex/build/sim/core/modules/clocker/clocker.c
litex/build/sim/core/modules/ethernet/Makefile
litex/build/sim/core/modules/ethernet/ethernet.c
litex/build/sim/core/modules/gmii_ethernet/Makefile
litex/build/sim/core/modules/gmii_ethernet/gmii_ethernet.c
litex/build/sim/core/modules/jtagremote/Makefile
litex/build/sim/core/modules/jtagremote/jtagremote.c
litex/build/sim/core/modules/serial2console/Makefile
litex/build/sim/core/modules/serial2console/serial2console.c
litex/build/sim/core/modules/serial2tcp/Makefile
litex/build/sim/core/modules/serial2tcp/serial2tcp.c
litex/build/sim/core/modules/spdeeprom/Makefile
litex/build/sim/core/modules/spdeeprom/spdeeprom.c
litex/build/sim/core/modules/xgmii_ethernet/Makefile
litex/build/sim/core/modules/xgmii_ethernet/xgmii_ethernet.c
litex/build/sim/verilog/iddr_verilog.v
litex/build/sim/verilog/oddr_verilog.v
litex/build/xilinx/__init__.py
litex/build/xilinx/common.py
litex/build/xilinx/ise.py
litex/build/xilinx/platform.py
litex/build/xilinx/programmer.py
litex/build/xilinx/symbiflow.py
litex/build/xilinx/vivado.py
litex/build/xilinx/yosys_nextpnr.py
litex/compat/__init__.py
litex/compat/stream_sim.py
litex/gen/__init__.py
litex/gen/common.py
litex/gen/fhdl/__init__.py
litex/gen/fhdl/memory.py
litex/gen/fhdl/namer.py
litex/gen/fhdl/verilog.py
litex/gen/sim/__init__.py
litex/gen/sim/core.py
litex/gen/sim/vcd.py
litex/soc/__init__.py
litex/soc/cores/__init__.py
litex/soc/cores/bitbang.py
litex/soc/cores/code_8b10b.py
litex/soc/cores/code_tmds.py
litex/soc/cores/dma.py
litex/soc/cores/dna.py
litex/soc/cores/ecc.py
litex/soc/cores/emif.py
litex/soc/cores/freqmeter.py
litex/soc/cores/gpio.py
litex/soc/cores/hyperbus.py
litex/soc/cores/i2s.py
litex/soc/cores/icap.py
litex/soc/cores/identifier.py
litex/soc/cores/jtag.py
litex/soc/cores/led.py
litex/soc/cores/prbs.py
litex/soc/cores/pwm.py
litex/soc/cores/spi.py
litex/soc/cores/spi_flash.py
litex/soc/cores/spi_opi.py
litex/soc/cores/timer.py
litex/soc/cores/uart.py
litex/soc/cores/usb_fifo.py
litex/soc/cores/usb_ohci.py
litex/soc/cores/video.py
litex/soc/cores/xadc.py
litex/soc/cores/clock/__init__.py
litex/soc/cores/clock/common.py
litex/soc/cores/clock/efinix.py
litex/soc/cores/clock/gowin_gw1n.py
litex/soc/cores/clock/intel_common.py
litex/soc/cores/clock/intel_cyclone10.py
litex/soc/cores/clock/intel_cyclone4.py
litex/soc/cores/clock/intel_cyclone5.py
litex/soc/cores/clock/intel_max10.py
litex/soc/cores/clock/lattice_ecp5.py
litex/soc/cores/clock/lattice_ice40.py
litex/soc/cores/clock/lattice_nx.py
litex/soc/cores/clock/xilinx_common.py
litex/soc/cores/clock/xilinx_s6.py
litex/soc/cores/clock/xilinx_s7.py
litex/soc/cores/clock/xilinx_us.py
litex/soc/cores/clock/xilinx_usp.py
litex/soc/cores/cpu/__init__.py
litex/soc/cores/cpu/blackparrot/__init__.py
litex/soc/cores/cpu/blackparrot/boot-helper.S
litex/soc/cores/cpu/blackparrot/core.py
litex/soc/cores/cpu/blackparrot/crt0.S
litex/soc/cores/cpu/blackparrot/csr-defs.h
litex/soc/cores/cpu/blackparrot/irq.h
litex/soc/cores/cpu/blackparrot/system.h
litex/soc/cores/cpu/cortex_m1/__init__.py
litex/soc/cores/cpu/cortex_m1/core.py
litex/soc/cores/cpu/cortex_m3/__init__.py
litex/soc/cores/cpu/cortex_m3/core.py
litex/soc/cores/cpu/cv32e40p/__init__.py
litex/soc/cores/cpu/cv32e40p/boot-helper.S
litex/soc/cores/cpu/cv32e40p/core.py
litex/soc/cores/cpu/cv32e40p/crt0.S
litex/soc/cores/cpu/cv32e40p/csr-defs.h
litex/soc/cores/cpu/cv32e40p/irq.h
litex/soc/cores/cpu/cv32e40p/system.h
litex/soc/cores/cpu/cv32e41p/__init__.py
litex/soc/cores/cpu/cv32e41p/core.py
litex/soc/cores/cpu/eos_s3/__init__.py
litex/soc/cores/cpu/eos_s3/core.py
litex/soc/cores/cpu/femtorv/__init__.py
litex/soc/cores/cpu/femtorv/core.py
litex/soc/cores/cpu/firev/__init__.py
litex/soc/cores/cpu/firev/core.py
litex/soc/cores/cpu/gowin_emcu/__init__.py
litex/soc/cores/cpu/gowin_emcu/core.py
litex/soc/cores/cpu/ibex/__init__.py
litex/soc/cores/cpu/ibex/core.py
litex/soc/cores/cpu/lm32/__init__.py
litex/soc/cores/cpu/lm32/boot-helper.S
litex/soc/cores/cpu/lm32/core.py
litex/soc/cores/cpu/lm32/crt0.S
litex/soc/cores/cpu/lm32/irq.h
litex/soc/cores/cpu/lm32/system.h
litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v
litex/soc/cores/cpu/lm32/verilog/config_lite/lm32_config.v
litex/soc/cores/cpu/lm32/verilog/config_minimal/lm32_config.v
litex/soc/cores/cpu/marocchino/__init__.py
litex/soc/cores/cpu/marocchino/core.py
litex/soc/cores/cpu/microwatt/__init__.py
litex/soc/cores/cpu/microwatt/boot-helper.S
litex/soc/cores/cpu/microwatt/core.py
litex/soc/cores/cpu/microwatt/crt0.S
litex/soc/cores/cpu/microwatt/irq.h
litex/soc/cores/cpu/microwatt/microwatt_wrapper.vhdl
litex/soc/cores/cpu/microwatt/system.h
litex/soc/cores/cpu/microwatt/xics_wrapper.vhdl
litex/soc/cores/cpu/minerva/__init__.py
litex/soc/cores/cpu/minerva/boot-helper.S
litex/soc/cores/cpu/minerva/core.py
litex/soc/cores/cpu/minerva/crt0.S
litex/soc/cores/cpu/minerva/csr-defs.h
litex/soc/cores/cpu/minerva/irq.h
litex/soc/cores/cpu/minerva/system.h
litex/soc/cores/cpu/mor1kx/__init__.py
litex/soc/cores/cpu/mor1kx/boot-helper.S
litex/soc/cores/cpu/mor1kx/core.py
litex/soc/cores/cpu/mor1kx/crt0.S
litex/soc/cores/cpu/mor1kx/irq.h
litex/soc/cores/cpu/mor1kx/spr-defs.h
litex/soc/cores/cpu/mor1kx/system.h
litex/soc/cores/cpu/naxriscv/__init__.py
litex/soc/cores/cpu/naxriscv/core.py
litex/soc/cores/cpu/neorv32/__init__.py
litex/soc/cores/cpu/neorv32/core.py
litex/soc/cores/cpu/picorv32/__init__.py
litex/soc/cores/cpu/picorv32/boot-helper.S
litex/soc/cores/cpu/picorv32/core.py
litex/soc/cores/cpu/picorv32/crt0.S
litex/soc/cores/cpu/picorv32/extraops.S
litex/soc/cores/cpu/picorv32/irq.h
litex/soc/cores/cpu/picorv32/system.h
litex/soc/cores/cpu/rocket/__init__.py
litex/soc/cores/cpu/rocket/boot-helper.S
litex/soc/cores/cpu/rocket/core.py
litex/soc/cores/cpu/rocket/crt0.S
litex/soc/cores/cpu/rocket/csr-defs.h
litex/soc/cores/cpu/rocket/irq.h
litex/soc/cores/cpu/rocket/system.h
litex/soc/cores/cpu/serv/__init__.py
litex/soc/cores/cpu/serv/boot-helper.S
litex/soc/cores/cpu/serv/core.py
litex/soc/cores/cpu/serv/crt0.S
litex/soc/cores/cpu/serv/irq.h
litex/soc/cores/cpu/serv/system.h
litex/soc/cores/cpu/vexriscv/__init__.py
litex/soc/cores/cpu/vexriscv/boot-helper.S
litex/soc/cores/cpu/vexriscv/core.py
litex/soc/cores/cpu/vexriscv/crt0.S
litex/soc/cores/cpu/vexriscv/csr-defs.h
litex/soc/cores/cpu/vexriscv/irq.h
litex/soc/cores/cpu/vexriscv/system.h
litex/soc/cores/cpu/vexriscv_smp/__init__.py
litex/soc/cores/cpu/vexriscv_smp/boot-helper.S
litex/soc/cores/cpu/vexriscv_smp/core.py
litex/soc/cores/cpu/vexriscv_smp/crt0.S
litex/soc/cores/cpu/vexriscv_smp/csr-defs.h
litex/soc/cores/cpu/vexriscv_smp/irq.h
litex/soc/cores/cpu/vexriscv_smp/system.h
litex/soc/cores/cpu/zynq7000/__init__.py
litex/soc/cores/cpu/zynq7000/boot-helper.c
litex/soc/cores/cpu/zynq7000/core.py
litex/soc/cores/cpu/zynq7000/crt0.S
litex/soc/cores/cpu/zynq7000/irq.h
litex/soc/cores/cpu/zynq7000/system.h
litex/soc/cores/cpu/zynqmp/__init__.py
litex/soc/cores/cpu/zynqmp/core.py
litex/soc/cores/ram/__init__.py
litex/soc/cores/ram/lattice_ice40.py
litex/soc/cores/ram/lattice_nx.py
litex/soc/cores/ram/xilinx_fifo_sync_macro.py
litex/soc/cores/ram/xilinx_usp_hbm2.py
litex/soc/doc/__init__.py
litex/soc/doc/csr.py
litex/soc/doc/module.py
litex/soc/doc/rst.py
litex/soc/integration/__init__.py
litex/soc/integration/builder.py
litex/soc/integration/common.py
litex/soc/integration/doc.py
litex/soc/integration/export.py
litex/soc/integration/soc.py
litex/soc/integration/soc_core.py
litex/soc/interconnect/__init__.py
litex/soc/interconnect/ahb.py
litex/soc/interconnect/avalon.py
litex/soc/interconnect/axi.py
litex/soc/interconnect/csr.py
litex/soc/interconnect/csr_bus.py
litex/soc/interconnect/csr_eventmanager.py
litex/soc/interconnect/packet.py
litex/soc/interconnect/stream.py
litex/soc/interconnect/wishbone.py
litex/soc/software/common.mak
litex/soc/software/memusage.py
litex/soc/software/mkmscimg.py
litex/soc/software/bios/Makefile
litex/soc/software/bios/boot.c
litex/soc/software/bios/boot.h
litex/soc/software/bios/command.h
litex/soc/software/bios/complete.c
litex/soc/software/bios/complete.h
litex/soc/software/bios/helpers.c
litex/soc/software/bios/helpers.h
litex/soc/software/bios/init.h
litex/soc/software/bios/linker-zynq.ld
litex/soc/software/bios/linker-zynqmp.ld
litex/soc/software/bios/linker.ld
litex/soc/software/bios/main.c
litex/soc/software/bios/readline.c
litex/soc/software/bios/readline.h
litex/soc/software/bios/readline_simple.c
litex/soc/software/bios/sfl.h
litex/soc/software/bios/sim_debug.c
litex/soc/software/bios/sim_debug.h
litex/soc/software/bios/cmds/cmd_bios.c
litex/soc/software/bios/cmds/cmd_boot.c
litex/soc/software/bios/cmds/cmd_i2c.c
litex/soc/software/bios/cmds/cmd_litedram.c
litex/soc/software/bios/cmds/cmd_liteeth.c
litex/soc/software/bios/cmds/cmd_litesata.c
litex/soc/software/bios/cmds/cmd_litesdcard.c
litex/soc/software/bios/cmds/cmd_mem.c
litex/soc/software/bios/cmds/cmd_spiflash.c
litex/soc/software/demo/Makefile
litex/soc/software/demo/README.md
litex/soc/software/demo/__init__.py
litex/soc/software/demo/demo.py
litex/soc/software/demo/donut.c
litex/soc/software/demo/helloc.c
litex/soc/software/demo/hellocpp.cpp
litex/soc/software/demo/linker.ld
litex/soc/software/demo/main.c
litex/soc/software/include/hw/common.h
litex/soc/software/libbase/Makefile
litex/soc/software/libbase/console.c
litex/soc/software/libbase/console.h
litex/soc/software/libbase/crc.h
litex/soc/software/libbase/crc16.c
litex/soc/software/libbase/crc32.c
litex/soc/software/libbase/i2c.c
litex/soc/software/libbase/i2c.h
litex/soc/software/libbase/isr.c
litex/soc/software/libbase/jsmn.h
litex/soc/software/libbase/lfsr.h
litex/soc/software/libbase/memtest.c
litex/soc/software/libbase/memtest.h
litex/soc/software/libbase/progress.c
litex/soc/software/libbase/progress.h
litex/soc/software/libbase/spiflash.c
litex/soc/software/libbase/spiflash.h
litex/soc/software/libbase/system.c
litex/soc/software/libbase/uart.c
litex/soc/software/libbase/uart.h
litex/soc/software/libc/Makefile
litex/soc/software/libc/missing.c
litex/soc/software/libc/stdio.c
litex/soc/software/libc/arm/meson.build
litex/soc/software/libc/lm32/meson.build
litex/soc/software/libc/or1k/exception.c
litex/soc/software/libc/or1k/meson.build
litex/soc/software/libcompiler_rt/Makefile
litex/soc/software/libcompiler_rt/mulsi3.c
litex/soc/software/libfatfs/Makefile
litex/soc/software/libfatfs/diskio.h
litex/soc/software/libfatfs/ff.c
litex/soc/software/libfatfs/ff.h
litex/soc/software/libfatfs/ffconf.h
litex/soc/software/libfatfs/ffunicode.c
litex/soc/software/liblitedram/Makefile
litex/soc/software/liblitedram/bist.c
litex/soc/software/liblitedram/bist.h
litex/soc/software/liblitedram/sdram.c
litex/soc/software/liblitedram/sdram.h
litex/soc/software/liblitedram/sdram_dbg.c
litex/soc/software/liblitedram/sdram_dbg.h
litex/soc/software/libliteeth/Makefile
litex/soc/software/libliteeth/inet.h
litex/soc/software/libliteeth/mdio.c
litex/soc/software/libliteeth/mdio.h
litex/soc/software/libliteeth/tftp.c
litex/soc/software/libliteeth/tftp.h
litex/soc/software/libliteeth/udp.c
litex/soc/software/libliteeth/udp.h
litex/soc/software/liblitesata/Makefile
litex/soc/software/liblitesata/sata.c
litex/soc/software/liblitesata/sata.h
litex/soc/software/liblitesdcard/Makefile
litex/soc/software/liblitesdcard/sdcard.c
litex/soc/software/liblitesdcard/sdcard.h
litex/soc/software/liblitesdcard/spisdcard.c
litex/soc/software/liblitesdcard/spisdcard.h
litex/soc/software/liblitespi/Makefile
litex/soc/software/liblitespi/spiflash.c
litex/soc/software/liblitespi/spiflash.h
litex/soc/software/libxil/Makefile
litex/tools/__init__.py
litex/tools/litex_client.py
litex/tools/litex_contributors.py
litex/tools/litex_json2dts_linux.py
litex/tools/litex_json2dts_zephyr.py
litex/tools/litex_json2renode.py
litex/tools/litex_periph_gen.py
litex/tools/litex_read_verilog.py
litex/tools/litex_server.py
litex/tools/litex_sim.py
litex/tools/litex_soc_gen.py
litex/tools/litex_term.py
litex/tools/remote/__init__.py
litex/tools/remote/comm_pcie.py
litex/tools/remote/comm_uart.py
litex/tools/remote/comm_udp.py
litex/tools/remote/comm_usb.py
litex/tools/remote/csr_builder.py
litex/tools/remote/etherbone.py
test/test_axi.py
test/test_axi_lite.py
test/test_bitbang.py
test/test_clock.py
test/test_code_8b10b.py
test/test_cpu.py
test/test_csr.py
test/test_ecc.py
test/test_emif.py
test/test_fifosyncmacro.py
test/test_gearbox.py
test/test_hyperbus.py
test/test_i2s.py
test/test_icap.py
test/test_led.py
test/test_packet.py
test/test_prbs.py
test/test_spi.py
test/test_spi_opi.py
test/test_stream.py
test/test_timer.py
test/test_wishbone.py