<?xml version="1.0" encoding="UTF-8"?>
<device>
  <peripheral>
    <name>afe</name>
    <description>PAN2G5 AFE registers</description>
    <baseAddress>0</baseAddress>
    <size>16</size>
    <registers>
      <register>
        <name>reg1</name>
        <description>reg1</description>
        <addressOffset>0x0001</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>fm_dac_en</name>
            <description>FM DAC Enable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>cp_en</name>
            <description>Charge pump enable</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>vco_en</name>
            <description>VCO enable</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>lo_buf_en</name>
            <description>LO buffer enable</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>div_en</name>
            <description>Divider enable</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>pa_en</name>
            <description>PA enable</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>tx_sw_en</name>
            <description>TX RF Switch Enable</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>pll_bias_en</name>
            <description>PLL Bias Enable</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>reg2</name>
        <description>reg2</description>
        <addressOffset>0x0002</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>clk_dac_en</name>
            <description>DAC clock gating</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>clk_pa_en</name>
            <description>PA clock gating</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>reg3</name>
        <description>reg3</description>
        <addressOffset>0x0003</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>tm_ibout</name>
            <description>selects the analog signal connected to TM_PLL_IB. 
              To measure current the associated EN signal must be low.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>3</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>gnd_vco</name>
                <description>GND VCO.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>ib_vco</name>
                <description>ib_vco.</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>ib_cp</name>
                <description>ib_cp.</description>
                <value>2</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>ib_fm_mod</name>
                <description>ib_fm_mod.</description>
                <value>3</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>ib_lobuf</name>
                <description>ib_lobuf.</description>
                <value>4</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>ib_div</name>
                <description>ib_div.</description>
                <value>5</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>ib_ref</name>
                <description>ib_ref.</description>
                <value>6</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>ib_mon</name>
                <description>ib_mon.</description>
                <value>7</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>tm_vtune_out</name>
            <description>TM VTUNE OUT.</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>adc_test_en</name>
            <description>ADC Test Enable.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>clk_data_sel</name>
            <description>CLK_DATA_OUT Source.</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>clk_data</name>
                <description>CLK_DATA.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>xo_out</name>
                <description>XO_OUT.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>lf_ugb_en</name>
            <description>VCO VTUNE control.Forces VTUNE to VDD/2.</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>reg4</name>
        <description>reg4</description>
        <addressOffset>0x0004</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>cp_ofs</name>
            <description>Charge-pump offset current option (Inverse)</description>
            <bitOffset>3</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>reg5</name>
        <description>reg5</description>
        <addressOffset>0x0005</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>tm_fmdac_out</name>
            <description>Enables FM DAC measurements. Diff on SWADC or single ended on ana_out_vtune.</description>
            <bitOffset>6</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>reg6</name>
        <description>reg6</description>
        <addressOffset>0x0006</addressOffset>
        <size>8</size>
      </register>
      <register>
        <name>reg7</name>
        <description>reg7</description>
        <addressOffset>0x0007</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>pvtd_trm</name>
            <description>pvtd_trm</description>
            <bitOffset>0</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
          <field>
            <name>pvtd_en</name>
            <description>pvtd_en</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>sw_adc_mux</name>
            <description>Mux select for SW_ADC_OUTPUT on RXOUT_D8:0</description>
            <bitOffset>0</bitOffset>
            <bitWidth>5</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>sw_adc</name>
                <description>sw_adc.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>adc_flag_i</name>
                <description>adc_flag_i.</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>adc_flag_q</name>
                <description>adc_flag_q.</description>
                <value>2</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>tx_fb_out_d</name>
                <description>tx_fb_out_d.</description>
                <value>3</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>pvtd_flag</name>
                <description>pvtd_flag.</description>
                <value>4</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>pvtd_out_d</name>
                <description>pvtd_out_d.</description>
                <value>5</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
      </register>
      <register>
        <name>reg8</name>
        <description>reg8</description>
        <addressOffset>0x0008</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>d2s_mux</name>
            <description>RX Output Buffer Select.</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
             <enumeratedValues>
              <enumeratedValue>
                <name>if_mixer</name>
                <description>if_mixer.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>lpf</name>
                <description>lpf.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>swap_iq</name>
            <description>swap the IQ offset registers, REGA9 and REGA10.</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>reg9</name>
        <description>reg9</description>
        <addressOffset>0x0009</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>lna_en</name>
            <description>lna_en.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>mx1_en</name>
            <description>mx1_en RF Mixer</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>mx2_en</name>
            <description>mx2_en IF Mixer</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>lpf_en</name>
            <description>lpf_en.</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>clk_adc_en</name>
            <description>clk_adc_en.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>d2s_buf_en</name>
            <description>d2s_buf_en.</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>con_sw_rw</name>
            <description>RX_RF Switch EN.</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>bias_en</name>
            <description>bias_en.</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>reg10</name>
        <description>reg10</description>
        <addressOffset>0x000a</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>lna_hg</name>
            <description>LNA_HG.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>n15_3</name>
                <description>n15_3.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>1_5</name>
                <description>1_5.</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>12_7</name>
                <description>12_7.</description>
                <value>2</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>24</name>
                <description>24.</description>
                <value>3</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>mx1_hg</name>
            <description>RF mixer : 12dB</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>mx2_hg</name>
            <description>IF Mixer: 12dB.</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>lpf_gain</name>
            <description>lpf_gain.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>4</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>0dB</name>
                <description>0dB.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>3dB</name>
                <description>3dB.</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>6dB</name>
                <description>6dB.</description>
                <value>2</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>9dB</name>
                <description>9dB.</description>
                <value>3</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>12dB</name>
                <description>12dB.</description>
                <value>4</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>15dB</name>
                <description>15dB.</description>
                <value>5</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>18dB</name>
                <description>18dB.</description>
                <value>6</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>21dB</name>
                <description>21dB.</description>
                <value>7</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>24dB</name>
                <description>24dB.</description>
                <value>8</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>27dB</name>
                <description>27dB.</description>
                <value>9</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>30dB</name>
                <description>30dB.</description>
                <value>10</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>33dB</name>
                <description>33dB.</description>
                <value>11</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>36dB</name>
                <description>36dB.</description>
                <value>12</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
      </register>
      <register>
        <name>reg11</name>
        <description>reg11</description>
        <addressOffset>0x000b</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>lna_bc</name>
            <description>LNA Tank.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
          <field>
            <name>mx1_bw</name>
            <description>RF Mixer Output Bandwidth.</description>
            <bitOffset>3</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
          <field>
            <name>dc_dac_en</name>
            <description>dc_dac_en.</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>clk_dc_dac</name>
            <description>clk_dc_dac.</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>reg12</name>
        <description>reg12</description>
        <addressOffset>0x000c</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>lpf_bw</name>
            <description>LPF filter BW Fine Control.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>3</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>0_76_BW</name>
                <description>0_76_BW.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>1_0_BW</name>
                <description>1_0_BW.</description>
                <value>4</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>1_66_BW</name>
                <description>1_66_BW.</description>
                <value>7</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>lpf_mode</name>
            <description>LPF Nominal BW Mode</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>500k</name>
                <description>500 KHz</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>1m</name>
                <description>1 MHz.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>adc_sf</name>
            <description>ADC Sampling Frequency.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>4_8M</name>
                <description>4.8 MHz.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>8M</name>
                <description>8 MHz.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
      </register>
      <register>
        <name>reg13</name>
        <description>reg13</description>
        <addressOffset>0x000d</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>ib_op</name>
            <description>IB_OP.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>en_swing</name>
            <description>en_swing.</description>
            <bitOffset>2</bitOffset>
            <bitWidth>3</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>Hiz</name>
                <description>Hiz.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>pll_tx_vco</name>
                <description>pll_tx_vco.</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>pll_lobuf</name>
                <description>pll_lobuf.</description>
                <value>2</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>pll_fm_dac</name>
                <description>pll_fm_dac.</description>
                <value>3</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>lpf_cm</name>
                <description>lpf_cm.</description>
                <value>5</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>vtune</name>
                <description>vtune.</description>
                <value>6</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>vss</name>
                <description>vss.</description>
                <value>7</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>mon_sw</name>
            <description>mon_sw.</description>
            <bitOffset>5</bitOffset>
            <bitWidth>2</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>IQ</name>
                <description>IQ.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>sw_adc</name>
                <description>sw_adc.</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>fm_cnt</name>
                <description>fm_cnt.</description>
                <value>3</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>sw_adc_en</name>
            <description>sw_adc_en.</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>reg14</name>
        <description>reg14</description>
        <addressOffset>0x000e</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>fm_cal_en</name>
            <description>fm_cal_en.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>start_fm_cnt</name>
            <description>start_fm_cnt.</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>fm_cnt_addr</name>
            <description>fm_cnt_addr.</description>
            <bitOffset>2</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
          <field>
            <name>fm_res</name>
            <description>fm_res.</description>
            <bitOffset>5</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>tm_cp_up</name>
            <description>tm_cp_up.</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>reg15</name>
        <description>reg15</description>
        <addressOffset>0x000f</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>tm_ext_clk</name>
            <description>tm_ext_clk.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
          <field>
            <name>tm_clk_out_sel</name>
            <description>tm_clk_out_sel.</description>
            <bitOffset>5</bitOffset>
            <bitWidth>2</bitWidth>
          </field>
          <field>
            <name>tclk_src</name>
            <description>tclk_src.</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rega1</name>
        <description>rega1</description>
        <addressOffset>0x0020</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>frac_en</name>
            <description>frac_en.</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>div_frac</name>
            <description>Fractional part of dividing ratio for center frequency (bit [3 .. 0]).
              DivRatio = Freq/2/Fref 2.44G/2/24.0M = 50.8333</description>
            <bitOffset>4</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rega2</name>
        <description>rega2</description>
        <addressOffset>0x0021</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>div_frac</name>
            <description>Fractional part of dividing ratio for center frequency (bit [11 .. 4]).</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rega3</name>
        <description>rega3</description>
        <addressOffset>0x0022</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>div_frac</name>
            <description>Fractional part of dividing ratio for center frequency (bit [14.. 12]).
              Frac(DivRation)*2^15 0.8333*2^15=27306.7 Round to 27307.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
          <field>
            <name>div_int</name>
            <description>Integer part of dividing ratio for center frequency.
              Int(DivRation)-32 50-32=18.</description>
            <bitOffset>3</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rega4</name>
        <description>rega4</description>
        <addressOffset>0x0023</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>sel_hfp</name>
            <description>1: external frequency modulation path input; 0: data is provided by PBRS gen</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>fm_en</name>
                <description>Enable FM Data path.</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>fm_dis</name>
                <description>FM Data path is disabled.</description>
                <value>0</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>f_dev</name>
            <description>Frequency deviation calculated by FDEV = Fclk * 2 / 2^15 * (F_DEV+1) for both FSK and PSK mode   (bit [0])</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rega5</name>
        <description>rega5</description>
        <addressOffset>0x0024</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>f_dev</name>
            <description>Frequency deviation calculated by FDEV = Fclk * 2 / 2^15 * (F_DEV+1) for both FSK and PSK mode   (bit [8.. 1]).
              p_dev_coef: scaling factor for the fm data path 0 to 1.996.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rega6</name>
        <description>rega6</description>
        <addressOffset>0x0025</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>dl_div</name>
            <description>Timing delay setting for low-frequency phase modulation path 0000:  no delay 0001 - 1111:  1 ~ 15 * 1 / Fclk delay.
              LF Phase Mod Delay.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>dl_dac</name>
            <description>Timing delay setting for high-frequency phase modulation path 0000:  no delay 0001 - 1111:  1 ~ 15 * 1 / Fclk delay.
              HF Phase Mod Delay.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rega7</name>
        <description>rega7</description>
        <addressOffset>0x0026</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>dl_amp</name>
            <description>Timing delay setting for amplitude modulation path 0000:  no delay 0001 - 1111:  1 ~ 15 * 1 / Fclk delay</description>
            <bitOffset>0</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>amp_coef</name>
            <description>Scaling factor in Amp path </description>
            <bitOffset>4</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rega8</name>
        <description>rega8</description>
        <addressOffset>0x0027</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>data_clk_en</name>
            <description>1: enable Data clock generator ; 0: disable</description>
            <bitOffset>0</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>sdma_en</name>
            <description>1: enable Sigma Delta Modulator for amplitude modulation path 0: disable (through)</description>
            <bitOffset>1</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
          <field>
            <name>sel_amp</name>
            <description>1: external data input 0: data is provided internally</description>
            <bitOffset>2</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>internal</name>
                <description>Internatl data pwd.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>external</name>
                <description>external data.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>am_fix</name>
            <description>am_fix</description>
            <bitOffset>3</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>amp_coef</name>
                <description>output fixed value to amplitude modulation path defined by AMP_COEF.</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>internal</name>
                <description>data is provided internally.</description>
                <value>0</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>fdev_d2</name>
            <description>No AFE Function DBBTop2: 2x FM_DATA</description>
            <bitOffset>4</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>2k</name>
                <description>2kHz resolution for high frequency path.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>4k</name>
                <description>4kHz resolution for high frequency path.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>dcocby_en</name>
            <description>Enable Bypassing Digital DC Offset Compensation for AGC path</description>
            <bitOffset>5</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>en</name>
                <description>Enable.</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>dis</name>
                <description>Disable.</description>
                <value>0</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>ble_24mhz</name>
            <description>Select crystal frequency.</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>24m</name>
                <description>Selects 24MHz crystal.</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>32m</name>
                <description>Selects 32MHz crystal.</description>
                <value>0</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>inv_fm_pol</name>
            <description>inverts the polarity of the HF FM DATA Path.</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>inv</name>
                <description>Infverted from LF Path.</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>non_inv</name>
                <description>Same polarity from LF Path.</description>
                <value>0</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
      </register>
      <register>
        <name>rega9</name>
        <description>rega9 *signed*</description>
        <addressOffset>0x0028</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>dc_i</name>
            <description>2s complement RX-I Offset Trim.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rega10</name>
        <description>rega10 *signed*</description>
        <addressOffset>0x0029</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>dc_q</name>
            <description>2s complement RX-Q Offset Trim.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>8</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rega11</name>
        <description>rega11</description>
        <addressOffset>0x002a</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>ib_div_dac</name>
            <description>Adjusts the resistor connected to the gate in the pll bias generator.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>pll_ib_res</name>
            <description>Adjusts the resistor in the soruce lead of the pll bias generator.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rega12</name>
        <description>rega12</description>
        <addressOffset>0x002b</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>ib_vdo_dac</name>
            <description>16u - 47.5u. 0.5u step</description>
            <bitOffset>0</bitOffset>
            <bitWidth>7</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rega13</name>
        <description>rega13</description>
        <addressOffset>0x002c</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>ib_cp_dac</name>
            <description>4u - 19.5u. 0.5u step</description>
            <bitOffset>0</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rega14</name>
        <description>rega14</description>
        <addressOffset>0x002d</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>ib_ref_dac</name>
            <description>0.625u - 10u. 0.5u step</description>
            <bitOffset>0</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>ib_fm_dac</name>
            <description>5u - 42.5u. 0.5u step</description>
            <bitOffset>4</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rega15</name>
        <description>rega15</description>
        <addressOffset>0x002e</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>ib_lobuf_dac</name>
            <description>4u - 35.5u. 0.5u step</description>
            <bitOffset>0</bitOffset>
            <bitWidth>7</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>rega16</name>
        <description>rega16</description>
        <addressOffset>0x002f</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>ib_mx2_trm</name>
            <description>ib_mx2_trm.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>ib_lna_trm</name>
            <description>ib_lna_trm.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>regb1</name>
        <description>regb1</description>
        <addressOffset>0x0030</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>ib_mx1_trm</name>
            <description>ib_mx1_trm.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
          <field>
            <name>ib_mx1_tc</name>
            <description>ib_mx1_tc.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>regb2</name>
        <description>regb2</description>
        <addressOffset>0x0031</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>ana_mux_sel</name>
            <description>selects the signal connected to ana_rffe_out.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>3</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>gnd_ana</name>
                <description>GND_ANA.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>tm_rx_ib</name>
                <description>tm_rx_ib.</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>tm_pll_ib</name>
                <description>tm_pll_ib.</description>
                <value>2</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>if_cm</name>
                <description>if_cm.</description>
                <value>3</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>lpf_cm</name>
                <description>lpf_cm.</description>
                <value>4</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>vtune_out</name>
                <description>vtune_out.</description>
                <value>5</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>tm_rx_ib_en</name>
            <description>Selects the RX current attached to TM_RX_IB.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>2</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>gnd_mx2</name>
                <description>gnd_mx2.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>lna_ib</name>
                <description>lna_ib.</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>rf_mixer_ib</name>
                <description>rf_mixer_ib.</description>
                <value>2</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>if_mixer_ib</name>
                <description>if_mixer_ib.</description>
                <value>3</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>tm_if_lpf_cmo_sel</name>
            <description>selects source of ADC or ana_out_vtune.</description>
            <bitOffset>6</bitOffset>
            <bitWidth>1</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>q</name>
                <description>q.</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>i</name>
                <description>i.</description>
                <value>1</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
          <field>
            <name>tm_if_lpf_cmo_en</name>
            <description>Enables IF LPF common mode Out on ADC or ana_out_vtune.</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>regb3</name>
        <description>regb3</description>
        <addressOffset>0x0032</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>b_osc</name>
            <description>PLL VCO Bank Selection.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>7</bitWidth>
          </field>
          <field>
            <name>tx_rxb</name>
            <description>Scales current in VCO.</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>regb4</name>
        <description>regb4</description>
        <addressOffset>0x0033</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>pa_lsb</name>
            <description>pa_lsb.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>3</bitWidth>
          </field>
          <field>
            <name>pa_con_dt</name>
            <description>pa_con_dt.</description>
            <bitOffset>3</bitOffset>
            <bitWidth>5</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>regb5</name>
        <description>regb5</description>
        <addressOffset>0x0034</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>pa_dt_vcm</name>
            <description>pa_dt_vcm.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>6</bitWidth>
          </field>
          <field>
            <name>tx_dtcal_en</name>
            <description>tx_dtcal_en.</description>
            <bitOffset>7</bitOffset>
            <bitWidth>1</bitWidth>
          </field>
        </fields>
      </register>
      <register>
        <name>regb6</name>
        <description>regb6</description>
        <addressOffset>0x0035</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>pa_cp</name>
            <description>pa_cp.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>adc_sf</name>
            <description>ADC clock rate selection.</description>
            <bitOffset>5</bitOffset>
            <bitWidth>3</bitWidth>
            <enumeratedValues>
              <enumeratedValue>
                <name>d2</name>
                <description>d2</description>
                <value>0</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>d3</name>
                <description>d3.</description>
                <value>1</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>d4</name>
                <description>d4.</description>
                <value>2</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>d6</name>
                <description>d6.</description>
                <value>3</value>
              </enumeratedValue>
              <enumeratedValue>
                <name>d8</name>
                <description>d8.</description>
                <value>4</value>
              </enumeratedValue>
            </enumeratedValues>
          </field>
        </fields>
      </register>
      <register>
        <name>regb7</name>
        <description>regb7</description>
        <addressOffset>0x0036</addressOffset>
        <size>8</size>
        <fields>
          <field>
            <name>vcm1_rx</name>
            <description>Common Mode Control for IF Mixer, LPF, and output buffer.
              350mV - 650mV 45 mV step.</description>
            <bitOffset>0</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
          <field>
            <name>vcm2_rx</name>
            <description>Common Mode for BB.</description>
            <bitOffset>4</bitOffset>
            <bitWidth>4</bitWidth>
          </field>
        </fields>
      </register>
    </registers>
  </peripheral>
</device>
