

================================================================
== Vitis HLS Report for 'torgb_Pipeline_VITIS_LOOP_24_1'
================================================================
* Date:           Wed Jul 23 15:31:26 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        torgb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_1  |        ?|        ?|        10|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1014|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|     849|    262|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     90|    -|
|Register         |        -|    -|    2426|    800|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|    3275|   2166|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       3|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |mul_32s_17s_32_2_1_U4   |mul_32s_17s_32_2_1   |        0|   2|  165|  50|    0|
    |mul_32s_17s_32_2_1_U5   |mul_32s_17s_32_2_1   |        0|   2|  165|  50|    0|
    |mul_32s_34ns_65_2_1_U1  |mul_32s_34ns_65_2_1  |        0|   4|  173|  54|    0|
    |mul_32s_34ns_65_2_1_U2  |mul_32s_34ns_65_2_1  |        0|   4|  173|  54|    0|
    |mul_32s_34ns_65_2_1_U3  |mul_32s_34ns_65_2_1  |        0|   4|  173|  54|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |Total                   |                     |        0|  16|  849| 262|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_360_p2                      |         +|   0|  0|  38|          31|           1|
    |add_ln36_1_fu_490_p2                    |         +|   0|  0|  32|          32|          32|
    |add_ln36_2_fu_500_p2                    |         +|   0|  0|  32|          32|          32|
    |add_ln36_fu_548_p2                      |         +|   0|  0|  32|          32|          32|
    |add_ln37_1_fu_621_p2                    |         +|   0|  0|  32|          32|          32|
    |add_ln37_fu_617_p2                      |         +|   0|  0|  32|          32|          32|
    |add_ln38_1_fu_527_p2                    |         +|   0|  0|  32|          32|          32|
    |add_ln38_2_fu_566_p2                    |         +|   0|  0|  32|          32|          32|
    |add_ln38_3_fu_591_p2                    |         +|   0|  0|  32|          32|          32|
    |add_ln38_fu_638_p2                      |         +|   0|  0|  32|          32|          32|
    |sub_ln36_1_fu_686_p2                    |         -|   0|  0|  23|           1|          16|
    |sub_ln36_2_fu_467_p2                    |         -|   0|  0|  32|          32|          32|
    |sub_ln36_3_fu_479_p2                    |         -|   0|  0|  32|          32|          32|
    |sub_ln36_4_fu_544_p2                    |         -|   0|  0|  32|          32|          32|
    |sub_ln36_fu_651_p2                      |         -|   0|  0|  72|           1|          65|
    |sub_ln37_1_fu_761_p2                    |         -|   0|  0|  23|           1|          16|
    |sub_ln37_fu_726_p2                      |         -|   0|  0|  72|           1|          65|
    |sub_ln38_1_fu_808_p2                    |         -|   0|  0|  23|           1|          16|
    |sub_ln38_2_fu_516_p2                    |         -|   0|  0|  39|          32|          32|
    |sub_ln38_3_fu_538_p2                    |         -|   0|  0|  32|          32|          32|
    |sub_ln38_4_fu_576_p2                    |         -|   0|  0|  32|          32|          32|
    |sub_ln38_5_fu_601_p2                    |         -|   0|  0|  32|          32|          32|
    |sub_ln38_6_fu_634_p2                    |         -|   0|  0|  32|          32|          32|
    |sub_ln38_fu_773_p2                      |         -|   0|  0|  72|           1|          65|
    |icmp_ln24_fu_354_p2                     |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001_grp1          |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter9_grp1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1_grp1   |        or|   0|  0|   2|           1|           1|
    |b_fu_814_p3                             |    select|   0|  0|  16|           1|          16|
    |g_fu_767_p3                             |    select|   0|  0|  16|           1|          16|
    |r_fu_692_p3                             |    select|   0|  0|  16|           1|          16|
    |select_ln36_fu_675_p3                   |    select|   0|  0|  15|           1|          15|
    |select_ln37_fu_750_p3                   |    select|   0|  0|  15|           1|          15|
    |select_ln38_fu_797_p3                   |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0                           |       xor|   0|  0|   2|           1|           2|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                   |          |   0|  0|1014|         623|         918|
    +----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load  |   9|          2|   31|         62|
    |ch_b_TDATA_blk_n         |   9|          2|    1|          2|
    |ch_g_TDATA_blk_n         |   9|          2|    1|          2|
    |ch_r_TDATA_blk_n         |   9|          2|    1|          2|
    |ch_u_TDATA_blk_n         |   9|          2|    1|          2|
    |ch_v_TDATA_blk_n         |   9|          2|    1|          2|
    |ch_y_TDATA_blk_n         |   9|          2|    1|          2|
    |i_fu_178                 |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         20|   70|        140|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln36_2_reg_967                |  32|   0|   32|          0|
    |add_ln36_reg_977                  |  32|   0|   32|          0|
    |add_ln37_1_reg_1024               |  32|   0|   32|          0|
    |add_ln38_reg_1035                 |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |b_reg_1088                        |  16|   0|   16|          0|
    |g_reg_1083                        |  16|   0|   16|          0|
    |i_fu_178                          |  31|   0|   31|          0|
    |mul_ln36_reg_1013                 |  65|   0|   65|          0|
    |mul_ln37_1_reg_1003               |  32|   0|   32|          0|
    |mul_ln37_2_reg_1061               |  65|   0|   65|          0|
    |mul_ln37_reg_998                  |  32|   0|   32|          0|
    |mul_ln38_reg_1072                 |  65|   0|   65|          0|
    |p_u_data_1_reg_880                |  32|   0|   32|          0|
    |p_u_dest_reg_919                  |   6|   0|    6|          0|
    |p_u_id_reg_914                    |   5|   0|    5|          0|
    |p_u_keep_reg_894                  |   4|   0|    4|          0|
    |p_u_last_reg_909                  |   1|   0|    1|          0|
    |p_u_strb_reg_899                  |   4|   0|    4|          0|
    |p_u_user_reg_904                  |   2|   0|    2|          0|
    |p_v_data_1_reg_924                |  32|   0|   32|          0|
    |p_v_dest_reg_957                  |   6|   0|    6|          0|
    |p_v_id_reg_952                    |   5|   0|    5|          0|
    |p_v_keep_reg_932                  |   4|   0|    4|          0|
    |p_v_last_reg_947                  |   1|   0|    1|          0|
    |p_v_strb_reg_937                  |   4|   0|    4|          0|
    |p_v_user_reg_942                  |   2|   0|    2|          0|
    |p_y_data_1_reg_843                |  32|   0|   32|          0|
    |p_y_dest_reg_875                  |   6|   0|    6|          0|
    |p_y_id_reg_870                    |   5|   0|    5|          0|
    |p_y_keep_reg_850                  |   4|   0|    4|          0|
    |p_y_last_reg_865                  |   1|   0|    1|          0|
    |p_y_strb_reg_855                  |   4|   0|    4|          0|
    |p_y_user_reg_860                  |   2|   0|    2|          0|
    |r_reg_1046                        |  16|   0|   16|          0|
    |sub_ln36_3_reg_962                |  32|   0|   32|          0|
    |sub_ln38_3_reg_972                |  32|   0|   32|          0|
    |sub_ln38_4_reg_988                |  32|   0|   32|          0|
    |sub_ln38_5_reg_1008               |  32|   0|   32|          0|
    |tmp_1_cast1_reg_1019              |  16|   0|   16|          0|
    |tmp_1_reg_1029                    |   1|   0|    1|          0|
    |tmp_2_reg_1040                    |   1|   0|    1|          0|
    |tmp_3_cast2_reg_1067              |  16|   0|   16|          0|
    |tmp_5_cast3_reg_1078              |  16|   0|   16|          0|
    |tmp_reg_982                       |   1|   0|    1|          0|
    |p_u_data_1_reg_880                |  64|  32|   32|          0|
    |p_u_dest_reg_919                  |  64|  32|    6|          0|
    |p_u_id_reg_914                    |  64|  32|    5|          0|
    |p_u_keep_reg_894                  |  64|  32|    4|          0|
    |p_u_last_reg_909                  |  64|  32|    1|          0|
    |p_u_strb_reg_899                  |  64|  32|    4|          0|
    |p_u_user_reg_904                  |  64|  32|    2|          0|
    |p_v_data_1_reg_924                |  64|  32|   32|          0|
    |p_v_dest_reg_957                  |  64|  32|    6|          0|
    |p_v_id_reg_952                    |  64|  32|    5|          0|
    |p_v_keep_reg_932                  |  64|  32|    4|          0|
    |p_v_last_reg_947                  |  64|  32|    1|          0|
    |p_v_strb_reg_937                  |  64|  32|    4|          0|
    |p_v_user_reg_942                  |  64|  32|    2|          0|
    |p_y_data_1_reg_843                |  64|  32|   32|          0|
    |p_y_dest_reg_875                  |  64|  32|    6|          0|
    |p_y_id_reg_870                    |  64|  32|    5|          0|
    |p_y_keep_reg_850                  |  64|  32|    4|          0|
    |p_y_last_reg_865                  |  64|  32|    1|          0|
    |p_y_strb_reg_855                  |  64|  32|    4|          0|
    |p_y_user_reg_860                  |  64|  32|    2|          0|
    |r_reg_1046                        |  64|  32|   16|          0|
    |tmp_1_reg_1029                    |  64|  32|    1|          0|
    |tmp_2_reg_1040                    |  64|  32|    1|          0|
    |tmp_reg_982                       |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |2426| 800| 1007|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  torgb_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  torgb_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  torgb_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  torgb_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  torgb_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  torgb_Pipeline_VITIS_LOOP_24_1|  return value|
|ch_y_TVALID  |   in|    1|        axis|                   ch_y_V_data_V|       pointer|
|ch_y_TDATA   |   in|   32|        axis|                   ch_y_V_data_V|       pointer|
|ch_u_TVALID  |   in|    1|        axis|                   ch_u_V_data_V|       pointer|
|ch_u_TDATA   |   in|   32|        axis|                   ch_u_V_data_V|       pointer|
|ch_v_TVALID  |   in|    1|        axis|                   ch_v_V_data_V|       pointer|
|ch_v_TDATA   |   in|   32|        axis|                   ch_v_V_data_V|       pointer|
|ch_r_TREADY  |   in|    1|        axis|                   ch_r_V_data_V|       pointer|
|ch_r_TDATA   |  out|   32|        axis|                   ch_r_V_data_V|       pointer|
|ch_g_TREADY  |   in|    1|        axis|                   ch_g_V_data_V|       pointer|
|ch_g_TDATA   |  out|   32|        axis|                   ch_g_V_data_V|       pointer|
|ch_b_TREADY  |   in|    1|        axis|                   ch_b_V_data_V|       pointer|
|ch_b_TDATA   |  out|   32|        axis|                   ch_b_V_data_V|       pointer|
|total        |   in|   32|     ap_none|                           total|        scalar|
|ch_y_TREADY  |  out|    1|        axis|                   ch_y_V_dest_V|       pointer|
|ch_y_TDEST   |   in|    6|        axis|                   ch_y_V_dest_V|       pointer|
|ch_y_TKEEP   |   in|    4|        axis|                   ch_y_V_keep_V|       pointer|
|ch_y_TSTRB   |   in|    4|        axis|                   ch_y_V_strb_V|       pointer|
|ch_y_TUSER   |   in|    2|        axis|                   ch_y_V_user_V|       pointer|
|ch_y_TLAST   |   in|    1|        axis|                   ch_y_V_last_V|       pointer|
|ch_y_TID     |   in|    5|        axis|                     ch_y_V_id_V|       pointer|
|ch_u_TREADY  |  out|    1|        axis|                   ch_u_V_dest_V|       pointer|
|ch_u_TDEST   |   in|    6|        axis|                   ch_u_V_dest_V|       pointer|
|ch_u_TKEEP   |   in|    4|        axis|                   ch_u_V_keep_V|       pointer|
|ch_u_TSTRB   |   in|    4|        axis|                   ch_u_V_strb_V|       pointer|
|ch_u_TUSER   |   in|    2|        axis|                   ch_u_V_user_V|       pointer|
|ch_u_TLAST   |   in|    1|        axis|                   ch_u_V_last_V|       pointer|
|ch_u_TID     |   in|    5|        axis|                     ch_u_V_id_V|       pointer|
|ch_v_TREADY  |  out|    1|        axis|                   ch_v_V_dest_V|       pointer|
|ch_v_TDEST   |   in|    6|        axis|                   ch_v_V_dest_V|       pointer|
|ch_v_TKEEP   |   in|    4|        axis|                   ch_v_V_keep_V|       pointer|
|ch_v_TSTRB   |   in|    4|        axis|                   ch_v_V_strb_V|       pointer|
|ch_v_TUSER   |   in|    2|        axis|                   ch_v_V_user_V|       pointer|
|ch_v_TLAST   |   in|    1|        axis|                   ch_v_V_last_V|       pointer|
|ch_v_TID     |   in|    5|        axis|                     ch_v_V_id_V|       pointer|
|ch_r_TVALID  |  out|    1|        axis|                   ch_r_V_dest_V|       pointer|
|ch_r_TDEST   |  out|    6|        axis|                   ch_r_V_dest_V|       pointer|
|ch_r_TKEEP   |  out|    4|        axis|                   ch_r_V_keep_V|       pointer|
|ch_r_TSTRB   |  out|    4|        axis|                   ch_r_V_strb_V|       pointer|
|ch_r_TUSER   |  out|    2|        axis|                   ch_r_V_user_V|       pointer|
|ch_r_TLAST   |  out|    1|        axis|                   ch_r_V_last_V|       pointer|
|ch_r_TID     |  out|    5|        axis|                     ch_r_V_id_V|       pointer|
|ch_g_TVALID  |  out|    1|        axis|                   ch_g_V_dest_V|       pointer|
|ch_g_TDEST   |  out|    6|        axis|                   ch_g_V_dest_V|       pointer|
|ch_g_TKEEP   |  out|    4|        axis|                   ch_g_V_keep_V|       pointer|
|ch_g_TSTRB   |  out|    4|        axis|                   ch_g_V_strb_V|       pointer|
|ch_g_TUSER   |  out|    2|        axis|                   ch_g_V_user_V|       pointer|
|ch_g_TLAST   |  out|    1|        axis|                   ch_g_V_last_V|       pointer|
|ch_g_TID     |  out|    5|        axis|                     ch_g_V_id_V|       pointer|
|ch_b_TVALID  |  out|    1|        axis|                   ch_b_V_dest_V|       pointer|
|ch_b_TDEST   |  out|    6|        axis|                   ch_b_V_dest_V|       pointer|
|ch_b_TKEEP   |  out|    4|        axis|                   ch_b_V_keep_V|       pointer|
|ch_b_TSTRB   |  out|    4|        axis|                   ch_b_V_strb_V|       pointer|
|ch_b_TUSER   |  out|    2|        axis|                   ch_b_V_user_V|       pointer|
|ch_b_TLAST   |  out|    1|        axis|                   ch_b_V_last_V|       pointer|
|ch_b_TID     |  out|    5|        axis|                     ch_b_V_id_V|       pointer|
+-------------+-----+-----+------------+--------------------------------+--------------+

