Timing Violation Report Min Delay Analysis

SmartTime Version v11.8
Microsemi Corporation - Microsemi Libero Software Release v11.8 (Version 11.8.0.26)
Date: Tue Jul 04 10:35:12 2017


Design: PROC_SUBSYSTEM
Family: SmartFusion2
Die: M2S150
Package: 1152 FC
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: STD
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


Path 1
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[0]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_w[0]:D
  Delay (ns):                  0.319                                                                           
  Slack (ns):                  -0.026                                                                          
  Arrival (ns):                6.009                                                                           
  Required (ns):               6.035                                                                           

Path 2
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[5]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[5]
  Delay (ns):                  0.792                                                                           
  Slack (ns):                  0.053                                                                           
  Arrival (ns):                5.163                                                                           
  Required (ns):               5.110                                                                           

Path 3
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_w[1]:D
  Delay (ns):                  0.401                                                                           
  Slack (ns):                  0.063                                                                           
  Arrival (ns):                6.099                                                                           
  Required (ns):               6.036                                                                           

Path 4
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/skipOpReg_ret_4:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_3:D
  Delay (ns):                  0.388                                                                           
  Slack (ns):                  0.074                                                                           
  Arrival (ns):                5.927                                                                           
  Required (ns):               5.853                                                                           

Path 5
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_4:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[0]:D
  Delay (ns):                  0.382                                                                           
  Slack (ns):                  0.076                                                                           
  Arrival (ns):                5.939                                                                           
  Required (ns):               5.863                                                                           

Path 6
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[34]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][34]:D
  Delay (ns):                  0.424                                                                           
  Slack (ns):                  0.086                                                                           
  Arrival (ns):                6.125                                                                           
  Required (ns):               6.039                                                                           

Path 7
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_sync[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_r[1]:D
  Delay (ns):                  0.403                                                                           
  Slack (ns):                  0.088                                                                           
  Arrival (ns):                5.948                                                                           
  Required (ns):               5.860                                                                           

Path 8
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[12]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][12]:D
  Delay (ns):                  0.434                                                                           
  Slack (ns):                  0.089                                                                           
  Arrival (ns):                6.127                                                                           
  Required (ns):               6.038                                                                           

Path 9
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[11]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][11]:D
  Delay (ns):                  0.434                                                                           
  Slack (ns):                  0.089                                                                           
  Arrival (ns):                6.127                                                                           
  Required (ns):               6.038                                                                           

Path 10
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_sync[0]:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_r[0]:D
  Delay (ns):                  0.397                                                                           
  Slack (ns):                  0.090                                                                           
  Arrival (ns):                5.942                                                                           
  Required (ns):               5.852                                                                           

Path 11
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_41:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[1]:D
  Delay (ns):                  0.406                                                                           
  Slack (ns):                  0.091                                                                           
  Arrival (ns):                5.963                                                                           
  Required (ns):               5.872                                                                           

Path 12
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[30]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][30]:D
  Delay (ns):                  0.430                                                                           
  Slack (ns):                  0.091                                                                           
  Arrival (ns):                6.129                                                                           
  Required (ns):               6.038                                                                           

Path 13
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[33]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][33]:D
  Delay (ns):                  0.430                                                                           
  Slack (ns):                  0.092                                                                           
  Arrival (ns):                6.131                                                                           
  Required (ns):               6.039                                                                           

Path 14
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrReg_w[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_w[0]:D
  Delay (ns):                  0.423                                                                           
  Slack (ns):                  0.094                                                                           
  Arrival (ns):                6.121                                                                           
  Required (ns):               6.027                                                                           

Path 15
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[6]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[6]
  Delay (ns):                  0.797                                                                           
  Slack (ns):                  0.094                                                                           
  Arrival (ns):                5.168                                                                           
  Required (ns):               5.074                                                                           

Path 16
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[10]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][10]:D
  Delay (ns):                  0.426                                                                           
  Slack (ns):                  0.097                                                                           
  Arrival (ns):                6.127                                                                           
  Required (ns):               6.030                                                                           

Path 17
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[22]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][22]:D
  Delay (ns):                  0.431                                                                           
  Slack (ns):                  0.102                                                                           
  Arrival (ns):                6.132                                                                           
  Required (ns):               6.030                                                                           

Path 18
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[15]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[14]:D
  Delay (ns):                  0.428                                                                           
  Slack (ns):                  0.107                                                                           
  Arrival (ns):                5.963                                                                           
  Required (ns):               5.856                                                                           

Path 19
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[10]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[9]:D
  Delay (ns):                  0.424                                                                           
  Slack (ns):                  0.117                                                                           
  Arrival (ns):                5.964                                                                           
  Required (ns):               5.847                                                                           

Path 20
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[32]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][32]:D
  Delay (ns):                  0.457                                                                           
  Slack (ns):                  0.120                                                                           
  Arrival (ns):                6.150                                                                           
  Required (ns):               6.030                                                                           

Path 21
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[10]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[10]
  Delay (ns):                  0.816                                                                           
  Slack (ns):                  0.128                                                                           
  Arrival (ns):                5.184                                                                           
  Required (ns):               5.056                                                                           

Path 22
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[33]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[32]:D
  Delay (ns):                  0.453                                                                           
  Slack (ns):                  0.131                                                                           
  Arrival (ns):                5.981                                                                           
  Required (ns):               5.850                                                                           

Path 23
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_5:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_3:D
  Delay (ns):                  0.443                                                                           
  Slack (ns):                  0.137                                                                           
  Arrival (ns):                5.990                                                                           
  Required (ns):               5.853                                                                           

Path 24
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_6[0]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_3:D
  Delay (ns):                  0.467                                                                           
  Slack (ns):                  0.153                                                                           
  Arrival (ns):                6.006                                                                           
  Required (ns):               5.853                                                                           

Path 25
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[31]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][31]:D
  Delay (ns):                  0.510                                                                           
  Slack (ns):                  0.163                                                                           
  Arrival (ns):                6.203                                                                           
  Required (ns):               6.040                                                                           

Path 26
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[23]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][23]:D
  Delay (ns):                  0.511                                                                           
  Slack (ns):                  0.165                                                                           
  Arrival (ns):                6.204                                                                           
  Required (ns):               6.039                                                                           

Path 27
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[6]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[5]:D
  Delay (ns):                  0.479                                                                           
  Slack (ns):                  0.165                                                                           
  Arrival (ns):                6.035                                                                           
  Required (ns):               5.870                                                                           

Path 28
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[23]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[22]:D
  Delay (ns):                  0.489                                                                           
  Slack (ns):                  0.169                                                                           
  Arrival (ns):                6.023                                                                           
  Required (ns):               5.854                                                                           

Path 29
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_78[0]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[35]:D
  Delay (ns):                  0.454                                                                           
  Slack (ns):                  0.169                                                                           
  Arrival (ns):                6.003                                                                           
  Required (ns):               5.834                                                                           

Path 30
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[7]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[6]:D
  Delay (ns):                  0.486                                                                           
  Slack (ns):                  0.172                                                                           
  Arrival (ns):                6.042                                                                           
  Required (ns):               5.870                                                                           

Path 31
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[18]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][18]:D
  Delay (ns):                  0.510                                                                           
  Slack (ns):                  0.173                                                                           
  Arrival (ns):                6.203                                                                           
  Required (ns):               6.030                                                                           

Path 32
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[32]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[31]:D
  Delay (ns):                  0.489                                                                           
  Slack (ns):                  0.175                                                                           
  Arrival (ns):                6.025                                                                           
  Required (ns):               5.850                                                                           

Path 33
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[25]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[24]:D
  Delay (ns):                  0.495                                                                           
  Slack (ns):                  0.176                                                                           
  Arrival (ns):                6.027                                                                           
  Required (ns):               5.851                                                                           

Path 34
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[13]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[12]:D
  Delay (ns):                  0.487                                                                           
  Slack (ns):                  0.180                                                                           
  Arrival (ns):                6.027                                                                           
  Required (ns):               5.847                                                                           

Path 35
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[3]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[3]
  Delay (ns):                  0.753                                                                           
  Slack (ns):                  0.181                                                                           
  Arrival (ns):                5.137                                                                           
  Required (ns):               4.956                                                                           

Path 36
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[5]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[4]:D
  Delay (ns):                  0.487                                                                           
  Slack (ns):                  0.181                                                                           
  Arrival (ns):                6.043                                                                           
  Required (ns):               5.862                                                                           

Path 37
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[7]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[7]
  Delay (ns):                  0.799                                                                           
  Slack (ns):                  0.182                                                                           
  Arrival (ns):                5.170                                                                           
  Required (ns):               4.988                                                                           

Path 38
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwrite:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWRITE
  Delay (ns):                  0.810                                                                           
  Slack (ns):                  0.182                                                                           
  Arrival (ns):                5.187                                                                           
  Required (ns):               5.005                                                                           

Path 39
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[2]:D
  Delay (ns):                  0.497                                                                           
  Slack (ns):                  0.183                                                                           
  Arrival (ns):                6.046                                                                           
  Required (ns):               5.863                                                                           

Path 40
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[21]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][21]:D
  Delay (ns):                  0.513                                                                           
  Slack (ns):                  0.183                                                                           
  Arrival (ns):                6.214                                                                           
  Required (ns):               6.031                                                                           

Path 41
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[26]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[25]:D
  Delay (ns):                  0.496                                                                           
  Slack (ns):                  0.183                                                                           
  Arrival (ns):                6.028                                                                           
  Required (ns):               5.845                                                                           

Path 42
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[2]:D
  Delay (ns):                  0.491                                                                           
  Slack (ns):                  0.185                                                                           
  Arrival (ns):                6.025                                                                           
  Required (ns):               5.840                                                                           

Path 43
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[1]:D
  Delay (ns):                  0.491                                                                           
  Slack (ns):                  0.185                                                                           
  Arrival (ns):                6.025                                                                           
  Required (ns):               5.840                                                                           

Path 44
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[4]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[4]
  Delay (ns):                  0.921                                                                           
  Slack (ns):                  0.185                                                                           
  Arrival (ns):                5.292                                                                           
  Required (ns):               5.107                                                                           

Path 45
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[20]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[19]:D
  Delay (ns):                  0.495                                                                           
  Slack (ns):                  0.188                                                                           
  Arrival (ns):                6.033                                                                           
  Required (ns):               5.845                                                                           

Path 46
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[14]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[14]
  Delay (ns):                  0.680                                                                           
  Slack (ns):                  0.205                                                                           
  Arrival (ns):                5.056                                                                           
  Required (ns):               4.851                                                                           

Path 47
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/busyReg:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/skipOpReg_ret_3:D
  Delay (ns):                  0.539                                                                           
  Slack (ns):                  0.210                                                                           
  Arrival (ns):                6.071                                                                           
  Required (ns):               5.861                                                                           

Path 48
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[2]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[1]:D
  Delay (ns):                  0.534                                                                           
  Slack (ns):                  0.211                                                                           
  Arrival (ns):                6.083                                                                           
  Required (ns):               5.872                                                                           

Path 49
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[2]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[0]:D
  Delay (ns):                  0.537                                                                           
  Slack (ns):                  0.217                                                                           
  Arrival (ns):                6.064                                                                           
  Required (ns):               5.847                                                                           

Path 50
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[2]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[2]
  Delay (ns):                  0.667                                                                           
  Slack (ns):                  0.219                                                                           
  Arrival (ns):                5.051                                                                           
  Required (ns):               4.832                                                                           

Path 51
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[8]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[8]
  Delay (ns):                  0.813                                                                           
  Slack (ns):                  0.234                                                                           
  Arrival (ns):                5.188                                                                           
  Required (ns):               4.954                                                                           

Path 52
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[34]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][34]:D
  Delay (ns):                  0.577                                                                           
  Slack (ns):                  0.239                                                                           
  Arrival (ns):                6.278                                                                           
  Required (ns):               6.039                                                                           

Path 53
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrGrayReg_r[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrGrayReg_r[0]:D
  Delay (ns):                  0.555                                                                           
  Slack (ns):                  0.241                                                                           
  Arrival (ns):                6.093                                                                           
  Required (ns):               5.852                                                                           

Path 54
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[11]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][11]:D
  Delay (ns):                  0.587                                                                           
  Slack (ns):                  0.242                                                                           
  Arrival (ns):                6.280                                                                           
  Required (ns):               6.038                                                                           

Path 55
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[22]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][22]:D
  Delay (ns):                  0.584                                                                           
  Slack (ns):                  0.246                                                                           
  Arrival (ns):                6.285                                                                           
  Required (ns):               6.039                                                                           

Path 56
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[33]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][33]:D
  Delay (ns):                  0.584                                                                           
  Slack (ns):                  0.246                                                                           
  Arrival (ns):                6.285                                                                           
  Required (ns):               6.039                                                                           

Path 57
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_2:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[0]:D
  Delay (ns):                  0.560                                                                           
  Slack (ns):                  0.248                                                                           
  Arrival (ns):                6.111                                                                           
  Required (ns):               5.863                                                                           

Path 58
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[31]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][31]:D
  Delay (ns):                  0.589                                                                           
  Slack (ns):                  0.251                                                                           
  Arrival (ns):                6.282                                                                           
  Required (ns):               6.031                                                                           

Path 59
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[23]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][23]:D
  Delay (ns):                  0.590                                                                           
  Slack (ns):                  0.252                                                                           
  Arrival (ns):                6.283                                                                           
  Required (ns):               6.031                                                                           

Path 60
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[30]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][30]:D
  Delay (ns):                  0.584                                                                           
  Slack (ns):                  0.252                                                                           
  Arrival (ns):                6.283                                                                           
  Required (ns):               6.031                                                                           

Path 61
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[10]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][10]:D
  Delay (ns):                  0.581                                                                           
  Slack (ns):                  0.252                                                                           
  Arrival (ns):                6.282                                                                           
  Required (ns):               6.030                                                                           

Path 62
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[12]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][12]:D
  Delay (ns):                  0.589                                                                           
  Slack (ns):                  0.252                                                                           
  Arrival (ns):                6.282                                                                           
  Required (ns):               6.030                                                                           

Path 63
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[33]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[32]:D
  Delay (ns):                  0.575                                                                           
  Slack (ns):                  0.253                                                                           
  Arrival (ns):                6.103                                                                           
  Required (ns):               5.850                                                                           

Path 64
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_41:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[2]:D
  Delay (ns):                  0.559                                                                           
  Slack (ns):                  0.253                                                                           
  Arrival (ns):                6.116                                                                           
  Required (ns):               5.863                                                                           

Path 65
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[9]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[9]
  Delay (ns):                  0.721                                                                           
  Slack (ns):                  0.254                                                                           
  Arrival (ns):                5.105                                                                           
  Required (ns):               4.851                                                                           

Path 66
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[34]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[33]:D
  Delay (ns):                  0.567                                                                           
  Slack (ns):                  0.261                                                                           
  Arrival (ns):                6.103                                                                           
  Required (ns):               5.842                                                                           

Path 67
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[30]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[29]:D
  Delay (ns):                  0.589                                                                           
  Slack (ns):                  0.269                                                                           
  Arrival (ns):                6.112                                                                           
  Required (ns):               5.843                                                                           

Path 68
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_78[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[38]:D
  Delay (ns):                  0.590                                                                           
  Slack (ns):                  0.271                                                                           
  Arrival (ns):                6.133                                                                           
  Required (ns):               5.862                                                                           

Path 69
  From:                        CORESPI_0/USPI/URXF/wr_pointer_q[0]:CLK
  To:                          CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[3]
  Delay (ns):                  0.525                                                                           
  Slack (ns):                  0.273                                                                           
  Arrival (ns):                4.058                                                                           
  Required (ns):               3.785                                                                           

Path 70
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_78[2]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[37]:D
  Delay (ns):                  0.578                                                                           
  Slack (ns):                  0.273                                                                           
  Arrival (ns):                6.129                                                                           
  Required (ns):               5.856                                                                           

Path 71
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[32]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][32]:D
  Delay (ns):                  0.611                                                                           
  Slack (ns):                  0.274                                                                           
  Arrival (ns):                6.304                                                                           
  Required (ns):               6.030                                                                           

Path 72
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/pwdata[4]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PWDATA[4]
  Delay (ns):                  0.887                                                                           
  Slack (ns):                  0.282                                                                           
  Arrival (ns):                5.263                                                                           
  Required (ns):               4.981                                                                           

Path 73
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrReg_r[0]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[35]:D
  Delay (ns):                  0.596                                                                           
  Slack (ns):                  0.283                                                                           
  Arrival (ns):                6.134                                                                           
  Required (ns):               5.851                                                                           

Path 74
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[7]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[6]:D
  Delay (ns):                  0.606                                                                           
  Slack (ns):                  0.284                                                                           
  Arrival (ns):                6.154                                                                           
  Required (ns):               5.870                                                                           

Path 75
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrReg_r[0]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[13]:D
  Delay (ns):                  0.606                                                                           
  Slack (ns):                  0.288                                                                           
  Arrival (ns):                6.144                                                                           
  Required (ns):               5.856                                                                           

Path 76
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[0]:D
  Delay (ns):                  0.601                                                                           
  Slack (ns):                  0.288                                                                           
  Arrival (ns):                6.135                                                                           
  Required (ns):               5.847                                                                           

Path 77
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrReg_r[0]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[2]:D
  Delay (ns):                  0.597                                                                           
  Slack (ns):                  0.290                                                                           
  Arrival (ns):                6.135                                                                           
  Required (ns):               5.845                                                                           

Path 78
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrReg_r[0]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[3]:D
  Delay (ns):                  0.597                                                                           
  Slack (ns):                  0.290                                                                           
  Arrival (ns):                6.135                                                                           
  Required (ns):               5.845                                                                           

Path 79
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[31]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[31]:D
  Delay (ns):                  0.305                                                                           
  Slack (ns):                  0.293                                                                           
  Arrival (ns):                3.858                                                                           
  Required (ns):               3.565                                                                           

Path 80
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[24]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[23]:D
  Delay (ns):                  0.605                                                                           
  Slack (ns):                  0.295                                                                           
  Arrival (ns):                6.142                                                                           
  Required (ns):               5.847                                                                           

Path 81
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[19]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][19]:D
  Delay (ns):                  0.646                                                                           
  Slack (ns):                  0.295                                                                           
  Arrival (ns):                6.332                                                                           
  Required (ns):               6.037                                                                           

Path 82
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[23]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[22]:D
  Delay (ns):                  0.609                                                                           
  Slack (ns):                  0.295                                                                           
  Arrival (ns):                6.149                                                                           
  Required (ns):               5.854                                                                           

Path 83
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s1_req_tag[2]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_req_tag[2]:D
  Delay (ns):                  0.316                                                                           
  Slack (ns):                  0.296                                                                           
  Arrival (ns):                3.866                                                                           
  Required (ns):               3.570                                                                           

Path 84
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/acq/ram_data_0_[9]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/PLIC_1/enables_0_9:D
  Delay (ns):                  0.316                                                                           
  Slack (ns):                  0.296                                                                           
  Arrival (ns):                3.864                                                                           
  Required (ns):               3.568                                                                           

Path 85
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrReg_r[0]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[16]:D
  Delay (ns):                  0.607                                                                           
  Slack (ns):                  0.297                                                                           
  Arrival (ns):                6.145                                                                           
  Required (ns):               5.848                                                                           

Path 86
  From:                        CoreGPIO_IN/xhdl1.GEN_BITS_0_.gpin1:CLK
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_0_.gpin2:D
  Delay (ns):                  0.319                                                                           
  Slack (ns):                  0.299                                                                           
  Arrival (ns):                3.873                                                                           
  Required (ns):               3.574                                                                           

Path 87
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/ex_reg_cause[31]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_cause[31]:D
  Delay (ns):                  0.303                                                                           
  Slack (ns):                  0.299                                                                           
  Arrival (ns):                3.848                                                                           
  Required (ns):               3.549                                                                           

Path 88
  From:                        CoreGPIO_IN/xhdl1.GEN_BITS_0_.gpin2:CLK
  To:                          CoreGPIO_IN/xhdl1.GEN_BITS_0_.gpin3:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.299                                                                           
  Arrival (ns):                3.873                                                                           
  Required (ns):               3.574                                                                           

Path 89
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[15]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[15]:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.300                                                                           
  Arrival (ns):                3.857                                                                           
  Required (ns):               3.557                                                                           

Path 90
  From:                        MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_q1:CLK
  To:                          MSS_SUBSYSTEM_sb_0/CORERESETP_0/sm0_areset_n_clk_base:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.860                                                                           
  Required (ns):               3.559                                                                           

Path 91
  From:                        CORERISCV_AXI4_0/ChiselTop0/uncore/Queue_19_1/ram_addr_0_[13]:CLK
  To:                          COREAXITOAHBL_0/U_AXISlaveCtrl/ADDRReg_ret_50:D
  Delay (ns):                  0.313                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.871                                                                           
  Required (ns):               3.570                                                                           

Path 92
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_sync[0]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_r[0]:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.856                                                                           
  Required (ns):               3.555                                                                           

Path 93
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/icache/icache/refill_addr[9]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/uncore/outmemsys/l1tol2net/TileLinkEnqueuer_1_1/Queue_4_1/ram_payload_addr_block_0_[3]:D
  Delay (ns):                  0.320                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.863                                                                           
  Required (ns):               3.562                                                                           

Path 94
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s1_req_typ[2]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/s2_req_typ[2]:D
  Delay (ns):                  0.321                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.871                                                                           
  Required (ns):               3.570                                                                           

Path 95
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[19]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][19]:D
  Delay (ns):                  0.646                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                6.332                                                                           
  Required (ns):               6.031                                                                           

Path 96
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk1.reset_sync_reg[0]:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.838                                                                           
  Required (ns):               3.537                                                                           

Path 97
  From:                        CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/core/mem_reg_rs2[25]:CLK
  To:                          CORERISCV_AXI4_0/ChiselTop0/RocketTile_1/DCache_1/pstore1_data[25]:D
  Delay (ns):                  0.305                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.862                                                                           
  Required (ns):               3.561                                                                           

Path 98
  From:                        CORESPI_0/USPI/UCC/clock_rx_q1:CLK
  To:                          CORESPI_0/USPI/UCC/clock_rx_q2:D
  Delay (ns):                  0.314                                                                           
  Slack (ns):                  0.301                                                                           
  Arrival (ns):                3.869                                                                           
  Required (ns):               3.568                                                                           

Path 99
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[5]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][5]:D
  Delay (ns):                  0.647                                                                           
  Slack (ns):                  0.302                                                                           
  Arrival (ns):                6.340                                                                           
  Required (ns):               6.038                                                                           

Path 100
  From:                        CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:CLK
  To:                          CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:D
  Delay (ns):                  0.314                                                                           
  Slack (ns):                  0.302                                                                           
  Arrival (ns):                3.861                                                                           
  Required (ns):               3.559                                                                           

