Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May  9 15:28:52 2024
| Host         : 102-039 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_driver_control_sets_placed.rpt
| Design       : vga_driver
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              96 |           27 |
| Yes          | No                    | No                     |              65 |           21 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+-----------------------+-----------------------------------+------------------+----------------+--------------+
|        Clock Signal        |     Enable Signal     |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+-----------------------+-----------------------------------+------------------+----------------+--------------+
|  clk50MHz_BUFG             | vcount                |                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                       |                                   |                2 |              2 |         1.00 |
|  clk50MHz_BUFG             | vcount                | vcount[31]_i_1_n_0                |                8 |             31 |         3.88 |
|  V_TOP_LEFT_reg[0]_i_2_n_0 | V_TOP_LEFT[0]_i_1_n_0 |                                   |               10 |             32 |         3.20 |
|  V_TOP_LEFT_reg[0]_i_2_n_0 | sel                   |                                   |               10 |             32 |         3.20 |
|  clk50MHz_BUFG             |                       | hcount[31]_i_1_n_0                |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG             |                       | comp_clk10Hz/count[31]_i_1__0_n_0 |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG             |                       | comp_clk50MHz/pulse               |                9 |             32 |         3.56 |
+----------------------------+-----------------------+-----------------------------------+------------------+----------------+--------------+


