INFO:sim:172 - Generating IP...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Resolving generics for 'ip_dds'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Applying external generics to 'ip_dds'...
Delivering associated files for 'ip_dds'...
Generating implementation netlist for 'ip_dds'...
INFO:sim - Pre-processing HDL files for 'ip_dds'...
Running synthesis for 'ip_dds'
Running ngcbuild...
Writing VEO instantiation template for 'ip_dds'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'ip_dds'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 2 files into directory
F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v3_00_a/dev
l/projnav/ipcore_dir/tmp/_cg/ip_dds
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ip_dds'...
Generating metadata file...
Generating ISE project...
XCO file found: ip_dds.xco
XMDF file found: ip_dds_xmdf.tcl
Adding
F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v3_00_a/dev
l/projnav/ipcore_dir/tmp/_cg/ip_dds.asy -view all -origin_type imported
Adding
F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v3_00_a/dev
l/projnav/ipcore_dir/tmp/_cg/ip_dds.ngc -view all -origin_type created
Checking file
"F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v3_00_a/de
vl/projnav/ipcore_dir/tmp/_cg/ip_dds.ngc" for project device match ...
File
"F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v3_00_a/de
vl/projnav/ipcore_dir/tmp/_cg/ip_dds.ngc" device information matches project
device.
Adding
F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v3_00_a/dev
l/projnav/ipcore_dir/tmp/_cg/ip_dds.sym -view all -origin_type imported
Adding
F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v3_00_a/dev
l/projnav/ipcore_dir/tmp/_cg/ip_dds.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v3_00_a
   /devl/projnav/ipcore_dir/tmp/_cg/ip_dds.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/pcores/plb_dac_v3_00_a/dev
l/projnav/ipcore_dir/tmp/_cg/ip_dds.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ip_dds"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ip_dds'.
