
RoboFutball.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a4ac  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000490  0800a650  0800a650  0000b650  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aae0  0800aae0  0000c1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800aae0  0800aae0  0000bae0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aae8  0800aae8  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aae8  0800aae8  0000bae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800aaec  0800aaec  0000baec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800aaf0  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d4  200001d4  0800acc4  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005a8  0800acc4  0000c5a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000108af  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022c6  00000000  00000000  0001cab3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001068  00000000  00000000  0001ed80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d09  00000000  00000000  0001fde8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003326  00000000  00000000  00020af1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012e16  00000000  00000000  00023e17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009293a  00000000  00000000  00036c2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c9567  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b7c  00000000  00000000  000c95ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000cf128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a634 	.word	0x0800a634

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	0800a634 	.word	0x0800a634

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff4:	b590      	push	{r4, r7, lr}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ffa:	f001 fa97 	bl	800252c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ffe:	f000 f86b 	bl	80010d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001002:	f000 fb53 	bl	80016ac <MX_GPIO_Init>
  MX_TIM1_Init();
 8001006:	f000 f8fd 	bl	8001204 <MX_TIM1_Init>
  MX_TIM2_Init();
 800100a:	f000 f9a3 	bl	8001354 <MX_TIM2_Init>
  MX_TIM3_Init();
 800100e:	f000 f9f5 	bl	80013fc <MX_TIM3_Init>
  MX_TIM4_Init();
 8001012:	f000 fa47 	bl	80014a4 <MX_TIM4_Init>
  MX_TIM5_Init();
 8001016:	f000 fa99 	bl	800154c <MX_TIM5_Init>
  MX_I2C1_Init();
 800101a:	f000 f8c5 	bl	80011a8 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 800101e:	f000 fb1b 	bl	8001658 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 8001022:	2100      	movs	r1, #0
 8001024:	4828      	ldr	r0, [pc, #160]	@ (80010c8 <main+0xd4>)
 8001026:	f002 fd9d 	bl	8003b64 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_2);
 800102a:	2104      	movs	r1, #4
 800102c:	4826      	ldr	r0, [pc, #152]	@ (80010c8 <main+0xd4>)
 800102e:	f002 fd99 	bl	8003b64 <HAL_TIM_IC_Start_IT>
  Init_Encoders();
 8001032:	f000 fc21 	bl	8001878 <Init_Encoders>
  //Calibration_MPU(&hi2c1, 100);
  Init_PWM();
 8001036:	f000 fc45 	bl	80018c4 <Init_PWM>
  for (uint8_t i = 0; i < sizeof(msgBuffer); i++) {
 800103a:	2300      	movs	r3, #0
 800103c:	71fb      	strb	r3, [r7, #7]
 800103e:	e006      	b.n	800104e <main+0x5a>
	  msgBuffer[i] = ' ';
 8001040:	79fb      	ldrb	r3, [r7, #7]
 8001042:	4a22      	ldr	r2, [pc, #136]	@ (80010cc <main+0xd8>)
 8001044:	2120      	movs	r1, #32
 8001046:	54d1      	strb	r1, [r2, r3]
  for (uint8_t i = 0; i < sizeof(msgBuffer); i++) {
 8001048:	79fb      	ldrb	r3, [r7, #7]
 800104a:	3301      	adds	r3, #1
 800104c:	71fb      	strb	r3, [r7, #7]
 800104e:	79fb      	ldrb	r3, [r7, #7]
 8001050:	2b31      	cmp	r3, #49	@ 0x31
 8001052:	d9f5      	bls.n	8001040 <main+0x4c>
  }
  HAL_Delay(2000);
 8001054:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001058:	f001 fada 	bl	8002610 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){
	  //Get_MPU(10);

	  Speed_Convert((int)((ch_data[3] - 1075)*1.5),(int)((ch_data[2] - 1075)*1.5), (ch_data[0] - 1075));
 800105c:	4b1c      	ldr	r3, [pc, #112]	@ (80010d0 <main+0xdc>)
 800105e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001062:	f2a3 4333 	subw	r3, r3, #1075	@ 0x433
 8001066:	4618      	mov	r0, r3
 8001068:	f7ff fa64 	bl	8000534 <__aeabi_i2d>
 800106c:	f04f 0200 	mov.w	r2, #0
 8001070:	4b18      	ldr	r3, [pc, #96]	@ (80010d4 <main+0xe0>)
 8001072:	f7ff fac9 	bl	8000608 <__aeabi_dmul>
 8001076:	4602      	mov	r2, r0
 8001078:	460b      	mov	r3, r1
 800107a:	4610      	mov	r0, r2
 800107c:	4619      	mov	r1, r3
 800107e:	f7ff fd73 	bl	8000b68 <__aeabi_d2iz>
 8001082:	4604      	mov	r4, r0
 8001084:	4b12      	ldr	r3, [pc, #72]	@ (80010d0 <main+0xdc>)
 8001086:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800108a:	f2a3 4333 	subw	r3, r3, #1075	@ 0x433
 800108e:	4618      	mov	r0, r3
 8001090:	f7ff fa50 	bl	8000534 <__aeabi_i2d>
 8001094:	f04f 0200 	mov.w	r2, #0
 8001098:	4b0e      	ldr	r3, [pc, #56]	@ (80010d4 <main+0xe0>)
 800109a:	f7ff fab5 	bl	8000608 <__aeabi_dmul>
 800109e:	4602      	mov	r2, r0
 80010a0:	460b      	mov	r3, r1
 80010a2:	4610      	mov	r0, r2
 80010a4:	4619      	mov	r1, r3
 80010a6:	f7ff fd5f 	bl	8000b68 <__aeabi_d2iz>
 80010aa:	4601      	mov	r1, r0
 80010ac:	4b08      	ldr	r3, [pc, #32]	@ (80010d0 <main+0xdc>)
 80010ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010b2:	f2a3 4333 	subw	r3, r3, #1075	@ 0x433
 80010b6:	461a      	mov	r2, r3
 80010b8:	4620      	mov	r0, r4
 80010ba:	f000 fc19 	bl	80018f0 <Speed_Convert>
//	  Dribling(ch_data[4]);
	  Print_Channels();
 80010be:	f000 fe17 	bl	8001cf0 <Print_Channels>
  while (1){
 80010c2:	bf00      	nop
 80010c4:	e7ca      	b.n	800105c <main+0x68>
 80010c6:	bf00      	nop
 80010c8:	20000364 	.word	0x20000364
 80010cc:	200003f4 	.word	0x200003f4
 80010d0:	20000428 	.word	0x20000428
 80010d4:	3ff80000 	.word	0x3ff80000

080010d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b094      	sub	sp, #80	@ 0x50
 80010dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010de:	f107 0320 	add.w	r3, r7, #32
 80010e2:	2230      	movs	r2, #48	@ 0x30
 80010e4:	2100      	movs	r1, #0
 80010e6:	4618      	mov	r0, r3
 80010e8:	f005 fecb 	bl	8006e82 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010ec:	f107 030c 	add.w	r3, r7, #12
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	605a      	str	r2, [r3, #4]
 80010f6:	609a      	str	r2, [r3, #8]
 80010f8:	60da      	str	r2, [r3, #12]
 80010fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010fc:	2300      	movs	r3, #0
 80010fe:	60bb      	str	r3, [r7, #8]
 8001100:	4b27      	ldr	r3, [pc, #156]	@ (80011a0 <SystemClock_Config+0xc8>)
 8001102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001104:	4a26      	ldr	r2, [pc, #152]	@ (80011a0 <SystemClock_Config+0xc8>)
 8001106:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800110a:	6413      	str	r3, [r2, #64]	@ 0x40
 800110c:	4b24      	ldr	r3, [pc, #144]	@ (80011a0 <SystemClock_Config+0xc8>)
 800110e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001110:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001114:	60bb      	str	r3, [r7, #8]
 8001116:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001118:	2300      	movs	r3, #0
 800111a:	607b      	str	r3, [r7, #4]
 800111c:	4b21      	ldr	r3, [pc, #132]	@ (80011a4 <SystemClock_Config+0xcc>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a20      	ldr	r2, [pc, #128]	@ (80011a4 <SystemClock_Config+0xcc>)
 8001122:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001126:	6013      	str	r3, [r2, #0]
 8001128:	4b1e      	ldr	r3, [pc, #120]	@ (80011a4 <SystemClock_Config+0xcc>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001130:	607b      	str	r3, [r7, #4]
 8001132:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001134:	2302      	movs	r3, #2
 8001136:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001138:	2301      	movs	r3, #1
 800113a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800113c:	2310      	movs	r3, #16
 800113e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001140:	2302      	movs	r3, #2
 8001142:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001144:	2300      	movs	r3, #0
 8001146:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001148:	2308      	movs	r3, #8
 800114a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 800114c:	2360      	movs	r3, #96	@ 0x60
 800114e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001150:	2302      	movs	r3, #2
 8001152:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001154:	2304      	movs	r3, #4
 8001156:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001158:	f107 0320 	add.w	r3, r7, #32
 800115c:	4618      	mov	r0, r3
 800115e:	f001 ff01 	bl	8002f64 <HAL_RCC_OscConfig>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001168:	f000 fe11 	bl	8001d8e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800116c:	230f      	movs	r3, #15
 800116e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001170:	2302      	movs	r3, #2
 8001172:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001174:	2300      	movs	r3, #0
 8001176:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001178:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800117c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800117e:	2300      	movs	r3, #0
 8001180:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001182:	f107 030c 	add.w	r3, r7, #12
 8001186:	2103      	movs	r1, #3
 8001188:	4618      	mov	r0, r3
 800118a:	f002 f963 	bl	8003454 <HAL_RCC_ClockConfig>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001194:	f000 fdfb 	bl	8001d8e <Error_Handler>
  }
}
 8001198:	bf00      	nop
 800119a:	3750      	adds	r7, #80	@ 0x50
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	40023800 	.word	0x40023800
 80011a4:	40007000 	.word	0x40007000

080011a8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011ac:	4b12      	ldr	r3, [pc, #72]	@ (80011f8 <MX_I2C1_Init+0x50>)
 80011ae:	4a13      	ldr	r2, [pc, #76]	@ (80011fc <MX_I2C1_Init+0x54>)
 80011b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80011b2:	4b11      	ldr	r3, [pc, #68]	@ (80011f8 <MX_I2C1_Init+0x50>)
 80011b4:	4a12      	ldr	r2, [pc, #72]	@ (8001200 <MX_I2C1_Init+0x58>)
 80011b6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011b8:	4b0f      	ldr	r3, [pc, #60]	@ (80011f8 <MX_I2C1_Init+0x50>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80011be:	4b0e      	ldr	r3, [pc, #56]	@ (80011f8 <MX_I2C1_Init+0x50>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011c4:	4b0c      	ldr	r3, [pc, #48]	@ (80011f8 <MX_I2C1_Init+0x50>)
 80011c6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80011ca:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011cc:	4b0a      	ldr	r3, [pc, #40]	@ (80011f8 <MX_I2C1_Init+0x50>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80011d2:	4b09      	ldr	r3, [pc, #36]	@ (80011f8 <MX_I2C1_Init+0x50>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011d8:	4b07      	ldr	r3, [pc, #28]	@ (80011f8 <MX_I2C1_Init+0x50>)
 80011da:	2200      	movs	r2, #0
 80011dc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011de:	4b06      	ldr	r3, [pc, #24]	@ (80011f8 <MX_I2C1_Init+0x50>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011e4:	4804      	ldr	r0, [pc, #16]	@ (80011f8 <MX_I2C1_Init+0x50>)
 80011e6:	f001 fd79 	bl	8002cdc <HAL_I2C_Init>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80011f0:	f000 fdcd 	bl	8001d8e <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011f4:	bf00      	nop
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	200001f0 	.word	0x200001f0
 80011fc:	40005400 	.word	0x40005400
 8001200:	000186a0 	.word	0x000186a0

08001204 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b092      	sub	sp, #72	@ 0x48
 8001208:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800120a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800120e:	2200      	movs	r2, #0
 8001210:	601a      	str	r2, [r3, #0]
 8001212:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001214:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	605a      	str	r2, [r3, #4]
 800121e:	609a      	str	r2, [r3, #8]
 8001220:	60da      	str	r2, [r3, #12]
 8001222:	611a      	str	r2, [r3, #16]
 8001224:	615a      	str	r2, [r3, #20]
 8001226:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001228:	1d3b      	adds	r3, r7, #4
 800122a:	2220      	movs	r2, #32
 800122c:	2100      	movs	r1, #0
 800122e:	4618      	mov	r0, r3
 8001230:	f005 fe27 	bl	8006e82 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001234:	4b45      	ldr	r3, [pc, #276]	@ (800134c <MX_TIM1_Init+0x148>)
 8001236:	4a46      	ldr	r2, [pc, #280]	@ (8001350 <MX_TIM1_Init+0x14c>)
 8001238:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 376;
 800123a:	4b44      	ldr	r3, [pc, #272]	@ (800134c <MX_TIM1_Init+0x148>)
 800123c:	f44f 72bc 	mov.w	r2, #376	@ 0x178
 8001240:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001242:	4b42      	ldr	r3, [pc, #264]	@ (800134c <MX_TIM1_Init+0x148>)
 8001244:	2200      	movs	r2, #0
 8001246:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 255;
 8001248:	4b40      	ldr	r3, [pc, #256]	@ (800134c <MX_TIM1_Init+0x148>)
 800124a:	22ff      	movs	r2, #255	@ 0xff
 800124c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800124e:	4b3f      	ldr	r3, [pc, #252]	@ (800134c <MX_TIM1_Init+0x148>)
 8001250:	2200      	movs	r2, #0
 8001252:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001254:	4b3d      	ldr	r3, [pc, #244]	@ (800134c <MX_TIM1_Init+0x148>)
 8001256:	2200      	movs	r2, #0
 8001258:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800125a:	4b3c      	ldr	r3, [pc, #240]	@ (800134c <MX_TIM1_Init+0x148>)
 800125c:	2200      	movs	r2, #0
 800125e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001260:	483a      	ldr	r0, [pc, #232]	@ (800134c <MX_TIM1_Init+0x148>)
 8001262:	f002 fb26 	bl	80038b2 <HAL_TIM_PWM_Init>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 800126c:	f000 fd8f 	bl	8001d8e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001270:	2300      	movs	r3, #0
 8001272:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001274:	2300      	movs	r3, #0
 8001276:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001278:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800127c:	4619      	mov	r1, r3
 800127e:	4833      	ldr	r0, [pc, #204]	@ (800134c <MX_TIM1_Init+0x148>)
 8001280:	f003 fe46 	bl	8004f10 <HAL_TIMEx_MasterConfigSynchronization>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800128a:	f000 fd80 	bl	8001d8e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800128e:	2360      	movs	r3, #96	@ 0x60
 8001290:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001292:	2300      	movs	r3, #0
 8001294:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001296:	2300      	movs	r3, #0
 8001298:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800129a:	2300      	movs	r3, #0
 800129c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800129e:	2300      	movs	r3, #0
 80012a0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80012a2:	2300      	movs	r3, #0
 80012a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80012a6:	2300      	movs	r3, #0
 80012a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012ae:	2200      	movs	r2, #0
 80012b0:	4619      	mov	r1, r3
 80012b2:	4826      	ldr	r0, [pc, #152]	@ (800134c <MX_TIM1_Init+0x148>)
 80012b4:	f003 f850 	bl	8004358 <HAL_TIM_PWM_ConfigChannel>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 80012be:	f000 fd66 	bl	8001d8e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80012c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012c6:	2204      	movs	r2, #4
 80012c8:	4619      	mov	r1, r3
 80012ca:	4820      	ldr	r0, [pc, #128]	@ (800134c <MX_TIM1_Init+0x148>)
 80012cc:	f003 f844 	bl	8004358 <HAL_TIM_PWM_ConfigChannel>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80012d6:	f000 fd5a 	bl	8001d8e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80012da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012de:	2208      	movs	r2, #8
 80012e0:	4619      	mov	r1, r3
 80012e2:	481a      	ldr	r0, [pc, #104]	@ (800134c <MX_TIM1_Init+0x148>)
 80012e4:	f003 f838 	bl	8004358 <HAL_TIM_PWM_ConfigChannel>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d001      	beq.n	80012f2 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 80012ee:	f000 fd4e 	bl	8001d8e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80012f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012f6:	220c      	movs	r2, #12
 80012f8:	4619      	mov	r1, r3
 80012fa:	4814      	ldr	r0, [pc, #80]	@ (800134c <MX_TIM1_Init+0x148>)
 80012fc:	f003 f82c 	bl	8004358 <HAL_TIM_PWM_ConfigChannel>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d001      	beq.n	800130a <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8001306:	f000 fd42 	bl	8001d8e <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800130a:	2300      	movs	r3, #0
 800130c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800130e:	2300      	movs	r3, #0
 8001310:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001312:	2300      	movs	r3, #0
 8001314:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001316:	2300      	movs	r3, #0
 8001318:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800131a:	2300      	movs	r3, #0
 800131c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800131e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001322:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001324:	2300      	movs	r3, #0
 8001326:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001328:	1d3b      	adds	r3, r7, #4
 800132a:	4619      	mov	r1, r3
 800132c:	4807      	ldr	r0, [pc, #28]	@ (800134c <MX_TIM1_Init+0x148>)
 800132e:	f003 fe5d 	bl	8004fec <HAL_TIMEx_ConfigBreakDeadTime>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8001338:	f000 fd29 	bl	8001d8e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800133c:	4803      	ldr	r0, [pc, #12]	@ (800134c <MX_TIM1_Init+0x148>)
 800133e:	f000 fedd 	bl	80020fc <HAL_TIM_MspPostInit>

}
 8001342:	bf00      	nop
 8001344:	3748      	adds	r7, #72	@ 0x48
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	20000244 	.word	0x20000244
 8001350:	40010000 	.word	0x40010000

08001354 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b08c      	sub	sp, #48	@ 0x30
 8001358:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800135a:	f107 030c 	add.w	r3, r7, #12
 800135e:	2224      	movs	r2, #36	@ 0x24
 8001360:	2100      	movs	r1, #0
 8001362:	4618      	mov	r0, r3
 8001364:	f005 fd8d 	bl	8006e82 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001368:	1d3b      	adds	r3, r7, #4
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001370:	4b21      	ldr	r3, [pc, #132]	@ (80013f8 <MX_TIM2_Init+0xa4>)
 8001372:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001376:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001378:	4b1f      	ldr	r3, [pc, #124]	@ (80013f8 <MX_TIM2_Init+0xa4>)
 800137a:	2200      	movs	r2, #0
 800137c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800137e:	4b1e      	ldr	r3, [pc, #120]	@ (80013f8 <MX_TIM2_Init+0xa4>)
 8001380:	2200      	movs	r2, #0
 8001382:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001384:	4b1c      	ldr	r3, [pc, #112]	@ (80013f8 <MX_TIM2_Init+0xa4>)
 8001386:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800138a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800138c:	4b1a      	ldr	r3, [pc, #104]	@ (80013f8 <MX_TIM2_Init+0xa4>)
 800138e:	2200      	movs	r2, #0
 8001390:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001392:	4b19      	ldr	r3, [pc, #100]	@ (80013f8 <MX_TIM2_Init+0xa4>)
 8001394:	2200      	movs	r2, #0
 8001396:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001398:	2301      	movs	r3, #1
 800139a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800139c:	2300      	movs	r3, #0
 800139e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80013a0:	2301      	movs	r3, #1
 80013a2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80013a4:	2300      	movs	r3, #0
 80013a6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80013a8:	2300      	movs	r3, #0
 80013aa:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80013ac:	2300      	movs	r3, #0
 80013ae:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80013b0:	2301      	movs	r3, #1
 80013b2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80013b4:	2300      	movs	r3, #0
 80013b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80013b8:	2300      	movs	r3, #0
 80013ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80013bc:	f107 030c 	add.w	r3, r7, #12
 80013c0:	4619      	mov	r1, r3
 80013c2:	480d      	ldr	r0, [pc, #52]	@ (80013f8 <MX_TIM2_Init+0xa4>)
 80013c4:	f002 fce8 	bl	8003d98 <HAL_TIM_Encoder_Init>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80013ce:	f000 fcde 	bl	8001d8e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013d2:	2300      	movs	r3, #0
 80013d4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013d6:	2300      	movs	r3, #0
 80013d8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013da:	1d3b      	adds	r3, r7, #4
 80013dc:	4619      	mov	r1, r3
 80013de:	4806      	ldr	r0, [pc, #24]	@ (80013f8 <MX_TIM2_Init+0xa4>)
 80013e0:	f003 fd96 	bl	8004f10 <HAL_TIMEx_MasterConfigSynchronization>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80013ea:	f000 fcd0 	bl	8001d8e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013ee:	bf00      	nop
 80013f0:	3730      	adds	r7, #48	@ 0x30
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	2000028c 	.word	0x2000028c

080013fc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b08c      	sub	sp, #48	@ 0x30
 8001400:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001402:	f107 030c 	add.w	r3, r7, #12
 8001406:	2224      	movs	r2, #36	@ 0x24
 8001408:	2100      	movs	r1, #0
 800140a:	4618      	mov	r0, r3
 800140c:	f005 fd39 	bl	8006e82 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001410:	1d3b      	adds	r3, r7, #4
 8001412:	2200      	movs	r2, #0
 8001414:	601a      	str	r2, [r3, #0]
 8001416:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001418:	4b20      	ldr	r3, [pc, #128]	@ (800149c <MX_TIM3_Init+0xa0>)
 800141a:	4a21      	ldr	r2, [pc, #132]	@ (80014a0 <MX_TIM3_Init+0xa4>)
 800141c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800141e:	4b1f      	ldr	r3, [pc, #124]	@ (800149c <MX_TIM3_Init+0xa0>)
 8001420:	2200      	movs	r2, #0
 8001422:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001424:	4b1d      	ldr	r3, [pc, #116]	@ (800149c <MX_TIM3_Init+0xa0>)
 8001426:	2200      	movs	r2, #0
 8001428:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800142a:	4b1c      	ldr	r3, [pc, #112]	@ (800149c <MX_TIM3_Init+0xa0>)
 800142c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001430:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001432:	4b1a      	ldr	r3, [pc, #104]	@ (800149c <MX_TIM3_Init+0xa0>)
 8001434:	2200      	movs	r2, #0
 8001436:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001438:	4b18      	ldr	r3, [pc, #96]	@ (800149c <MX_TIM3_Init+0xa0>)
 800143a:	2200      	movs	r2, #0
 800143c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800143e:	2301      	movs	r3, #1
 8001440:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001442:	2300      	movs	r3, #0
 8001444:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001446:	2301      	movs	r3, #1
 8001448:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800144a:	2300      	movs	r3, #0
 800144c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800144e:	2300      	movs	r3, #0
 8001450:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001452:	2300      	movs	r3, #0
 8001454:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001456:	2301      	movs	r3, #1
 8001458:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800145a:	2300      	movs	r3, #0
 800145c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800145e:	2300      	movs	r3, #0
 8001460:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001462:	f107 030c 	add.w	r3, r7, #12
 8001466:	4619      	mov	r1, r3
 8001468:	480c      	ldr	r0, [pc, #48]	@ (800149c <MX_TIM3_Init+0xa0>)
 800146a:	f002 fc95 	bl	8003d98 <HAL_TIM_Encoder_Init>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d001      	beq.n	8001478 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001474:	f000 fc8b 	bl	8001d8e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001478:	2300      	movs	r3, #0
 800147a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800147c:	2300      	movs	r3, #0
 800147e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001480:	1d3b      	adds	r3, r7, #4
 8001482:	4619      	mov	r1, r3
 8001484:	4805      	ldr	r0, [pc, #20]	@ (800149c <MX_TIM3_Init+0xa0>)
 8001486:	f003 fd43 	bl	8004f10 <HAL_TIMEx_MasterConfigSynchronization>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001490:	f000 fc7d 	bl	8001d8e <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001494:	bf00      	nop
 8001496:	3730      	adds	r7, #48	@ 0x30
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	200002d4 	.word	0x200002d4
 80014a0:	40000400 	.word	0x40000400

080014a4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b08c      	sub	sp, #48	@ 0x30
 80014a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80014aa:	f107 030c 	add.w	r3, r7, #12
 80014ae:	2224      	movs	r2, #36	@ 0x24
 80014b0:	2100      	movs	r1, #0
 80014b2:	4618      	mov	r0, r3
 80014b4:	f005 fce5 	bl	8006e82 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014b8:	1d3b      	adds	r3, r7, #4
 80014ba:	2200      	movs	r2, #0
 80014bc:	601a      	str	r2, [r3, #0]
 80014be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80014c0:	4b20      	ldr	r3, [pc, #128]	@ (8001544 <MX_TIM4_Init+0xa0>)
 80014c2:	4a21      	ldr	r2, [pc, #132]	@ (8001548 <MX_TIM4_Init+0xa4>)
 80014c4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80014c6:	4b1f      	ldr	r3, [pc, #124]	@ (8001544 <MX_TIM4_Init+0xa0>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001544 <MX_TIM4_Init+0xa0>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80014d2:	4b1c      	ldr	r3, [pc, #112]	@ (8001544 <MX_TIM4_Init+0xa0>)
 80014d4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014d8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014da:	4b1a      	ldr	r3, [pc, #104]	@ (8001544 <MX_TIM4_Init+0xa0>)
 80014dc:	2200      	movs	r2, #0
 80014de:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014e0:	4b18      	ldr	r3, [pc, #96]	@ (8001544 <MX_TIM4_Init+0xa0>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80014e6:	2301      	movs	r3, #1
 80014e8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80014ea:	2300      	movs	r3, #0
 80014ec:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80014ee:	2301      	movs	r3, #1
 80014f0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80014f2:	2300      	movs	r3, #0
 80014f4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80014f6:	2300      	movs	r3, #0
 80014f8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80014fa:	2300      	movs	r3, #0
 80014fc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80014fe:	2301      	movs	r3, #1
 8001500:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001502:	2300      	movs	r3, #0
 8001504:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001506:	2300      	movs	r3, #0
 8001508:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800150a:	f107 030c 	add.w	r3, r7, #12
 800150e:	4619      	mov	r1, r3
 8001510:	480c      	ldr	r0, [pc, #48]	@ (8001544 <MX_TIM4_Init+0xa0>)
 8001512:	f002 fc41 	bl	8003d98 <HAL_TIM_Encoder_Init>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800151c:	f000 fc37 	bl	8001d8e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001520:	2300      	movs	r3, #0
 8001522:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001524:	2300      	movs	r3, #0
 8001526:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001528:	1d3b      	adds	r3, r7, #4
 800152a:	4619      	mov	r1, r3
 800152c:	4805      	ldr	r0, [pc, #20]	@ (8001544 <MX_TIM4_Init+0xa0>)
 800152e:	f003 fcef 	bl	8004f10 <HAL_TIMEx_MasterConfigSynchronization>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d001      	beq.n	800153c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001538:	f000 fc29 	bl	8001d8e <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800153c:	bf00      	nop
 800153e:	3730      	adds	r7, #48	@ 0x30
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	2000031c 	.word	0x2000031c
 8001548:	40000800 	.word	0x40000800

0800154c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b08c      	sub	sp, #48	@ 0x30
 8001550:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001552:	f107 031c 	add.w	r3, r7, #28
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	605a      	str	r2, [r3, #4]
 800155c:	609a      	str	r2, [r3, #8]
 800155e:	60da      	str	r2, [r3, #12]
 8001560:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001562:	f107 0314 	add.w	r3, r7, #20
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800156c:	1d3b      	adds	r3, r7, #4
 800156e:	2200      	movs	r2, #0
 8001570:	601a      	str	r2, [r3, #0]
 8001572:	605a      	str	r2, [r3, #4]
 8001574:	609a      	str	r2, [r3, #8]
 8001576:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001578:	4b35      	ldr	r3, [pc, #212]	@ (8001650 <MX_TIM5_Init+0x104>)
 800157a:	4a36      	ldr	r2, [pc, #216]	@ (8001654 <MX_TIM5_Init+0x108>)
 800157c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 97;
 800157e:	4b34      	ldr	r3, [pc, #208]	@ (8001650 <MX_TIM5_Init+0x104>)
 8001580:	2261      	movs	r2, #97	@ 0x61
 8001582:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001584:	4b32      	ldr	r3, [pc, #200]	@ (8001650 <MX_TIM5_Init+0x104>)
 8001586:	2200      	movs	r2, #0
 8001588:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 800158a:	4b31      	ldr	r3, [pc, #196]	@ (8001650 <MX_TIM5_Init+0x104>)
 800158c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001590:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001592:	4b2f      	ldr	r3, [pc, #188]	@ (8001650 <MX_TIM5_Init+0x104>)
 8001594:	2200      	movs	r2, #0
 8001596:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001598:	4b2d      	ldr	r3, [pc, #180]	@ (8001650 <MX_TIM5_Init+0x104>)
 800159a:	2200      	movs	r2, #0
 800159c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800159e:	482c      	ldr	r0, [pc, #176]	@ (8001650 <MX_TIM5_Init+0x104>)
 80015a0:	f002 f938 	bl	8003814 <HAL_TIM_Base_Init>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_TIM5_Init+0x62>
  {
    Error_Handler();
 80015aa:	f000 fbf0 	bl	8001d8e <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 80015ae:	4828      	ldr	r0, [pc, #160]	@ (8001650 <MX_TIM5_Init+0x104>)
 80015b0:	f002 fa7e 	bl	8003ab0 <HAL_TIM_IC_Init>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 80015ba:	f000 fbe8 	bl	8001d8e <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80015be:	2304      	movs	r3, #4
 80015c0:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80015c2:	2350      	movs	r3, #80	@ 0x50
 80015c4:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80015c6:	2300      	movs	r3, #0
 80015c8:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerFilter = 0;
 80015ca:	2300      	movs	r3, #0
 80015cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 80015ce:	f107 031c 	add.w	r3, r7, #28
 80015d2:	4619      	mov	r1, r3
 80015d4:	481e      	ldr	r0, [pc, #120]	@ (8001650 <MX_TIM5_Init+0x104>)
 80015d6:	f002 ff81 	bl	80044dc <HAL_TIM_SlaveConfigSynchro>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 80015e0:	f000 fbd5 	bl	8001d8e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015e4:	2300      	movs	r3, #0
 80015e6:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015e8:	2300      	movs	r3, #0
 80015ea:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80015ec:	f107 0314 	add.w	r3, r7, #20
 80015f0:	4619      	mov	r1, r3
 80015f2:	4817      	ldr	r0, [pc, #92]	@ (8001650 <MX_TIM5_Init+0x104>)
 80015f4:	f003 fc8c 	bl	8004f10 <HAL_TIMEx_MasterConfigSynchronization>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <MX_TIM5_Init+0xb6>
  {
    Error_Handler();
 80015fe:	f000 fbc6 	bl	8001d8e <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001602:	2300      	movs	r3, #0
 8001604:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001606:	2301      	movs	r3, #1
 8001608:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800160a:	2300      	movs	r3, #0
 800160c:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800160e:	2300      	movs	r3, #0
 8001610:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001612:	1d3b      	adds	r3, r7, #4
 8001614:	2200      	movs	r2, #0
 8001616:	4619      	mov	r1, r3
 8001618:	480d      	ldr	r0, [pc, #52]	@ (8001650 <MX_TIM5_Init+0x104>)
 800161a:	f002 fe01 	bl	8004220 <HAL_TIM_IC_ConfigChannel>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <MX_TIM5_Init+0xdc>
  {
    Error_Handler();
 8001624:	f000 fbb3 	bl	8001d8e <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001628:	2302      	movs	r3, #2
 800162a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800162c:	2302      	movs	r3, #2
 800162e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001630:	1d3b      	adds	r3, r7, #4
 8001632:	2204      	movs	r2, #4
 8001634:	4619      	mov	r1, r3
 8001636:	4806      	ldr	r0, [pc, #24]	@ (8001650 <MX_TIM5_Init+0x104>)
 8001638:	f002 fdf2 	bl	8004220 <HAL_TIM_IC_ConfigChannel>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <MX_TIM5_Init+0xfa>
  {
    Error_Handler();
 8001642:	f000 fba4 	bl	8001d8e <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001646:	bf00      	nop
 8001648:	3730      	adds	r7, #48	@ 0x30
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	20000364 	.word	0x20000364
 8001654:	40000c00 	.word	0x40000c00

08001658 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800165c:	4b11      	ldr	r3, [pc, #68]	@ (80016a4 <MX_USART1_UART_Init+0x4c>)
 800165e:	4a12      	ldr	r2, [pc, #72]	@ (80016a8 <MX_USART1_UART_Init+0x50>)
 8001660:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001662:	4b10      	ldr	r3, [pc, #64]	@ (80016a4 <MX_USART1_UART_Init+0x4c>)
 8001664:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001668:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800166a:	4b0e      	ldr	r3, [pc, #56]	@ (80016a4 <MX_USART1_UART_Init+0x4c>)
 800166c:	2200      	movs	r2, #0
 800166e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001670:	4b0c      	ldr	r3, [pc, #48]	@ (80016a4 <MX_USART1_UART_Init+0x4c>)
 8001672:	2200      	movs	r2, #0
 8001674:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001676:	4b0b      	ldr	r3, [pc, #44]	@ (80016a4 <MX_USART1_UART_Init+0x4c>)
 8001678:	2200      	movs	r2, #0
 800167a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800167c:	4b09      	ldr	r3, [pc, #36]	@ (80016a4 <MX_USART1_UART_Init+0x4c>)
 800167e:	220c      	movs	r2, #12
 8001680:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001682:	4b08      	ldr	r3, [pc, #32]	@ (80016a4 <MX_USART1_UART_Init+0x4c>)
 8001684:	2200      	movs	r2, #0
 8001686:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001688:	4b06      	ldr	r3, [pc, #24]	@ (80016a4 <MX_USART1_UART_Init+0x4c>)
 800168a:	2200      	movs	r2, #0
 800168c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800168e:	4805      	ldr	r0, [pc, #20]	@ (80016a4 <MX_USART1_UART_Init+0x4c>)
 8001690:	f003 fd12 	bl	80050b8 <HAL_UART_Init>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800169a:	f000 fb78 	bl	8001d8e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800169e:	bf00      	nop
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	200003ac 	.word	0x200003ac
 80016a8:	40011000 	.word	0x40011000

080016ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b088      	sub	sp, #32
 80016b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b2:	f107 030c 	add.w	r3, r7, #12
 80016b6:	2200      	movs	r2, #0
 80016b8:	601a      	str	r2, [r3, #0]
 80016ba:	605a      	str	r2, [r3, #4]
 80016bc:	609a      	str	r2, [r3, #8]
 80016be:	60da      	str	r2, [r3, #12]
 80016c0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016c2:	2300      	movs	r3, #0
 80016c4:	60bb      	str	r3, [r7, #8]
 80016c6:	4b31      	ldr	r3, [pc, #196]	@ (800178c <MX_GPIO_Init+0xe0>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ca:	4a30      	ldr	r2, [pc, #192]	@ (800178c <MX_GPIO_Init+0xe0>)
 80016cc:	f043 0304 	orr.w	r3, r3, #4
 80016d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016d2:	4b2e      	ldr	r3, [pc, #184]	@ (800178c <MX_GPIO_Init+0xe0>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d6:	f003 0304 	and.w	r3, r3, #4
 80016da:	60bb      	str	r3, [r7, #8]
 80016dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016de:	2300      	movs	r3, #0
 80016e0:	607b      	str	r3, [r7, #4]
 80016e2:	4b2a      	ldr	r3, [pc, #168]	@ (800178c <MX_GPIO_Init+0xe0>)
 80016e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e6:	4a29      	ldr	r2, [pc, #164]	@ (800178c <MX_GPIO_Init+0xe0>)
 80016e8:	f043 0301 	orr.w	r3, r3, #1
 80016ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ee:	4b27      	ldr	r3, [pc, #156]	@ (800178c <MX_GPIO_Init+0xe0>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f2:	f003 0301 	and.w	r3, r3, #1
 80016f6:	607b      	str	r3, [r7, #4]
 80016f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016fa:	2300      	movs	r3, #0
 80016fc:	603b      	str	r3, [r7, #0]
 80016fe:	4b23      	ldr	r3, [pc, #140]	@ (800178c <MX_GPIO_Init+0xe0>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001702:	4a22      	ldr	r2, [pc, #136]	@ (800178c <MX_GPIO_Init+0xe0>)
 8001704:	f043 0302 	orr.w	r3, r3, #2
 8001708:	6313      	str	r3, [r2, #48]	@ 0x30
 800170a:	4b20      	ldr	r3, [pc, #128]	@ (800178c <MX_GPIO_Init+0xe0>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800170e:	f003 0302 	and.w	r3, r3, #2
 8001712:	603b      	str	r3, [r7, #0]
 8001714:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001716:	2200      	movs	r2, #0
 8001718:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800171c:	481c      	ldr	r0, [pc, #112]	@ (8001790 <MX_GPIO_Init+0xe4>)
 800171e:	f001 fac3 	bl	8002ca8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IN8_Pin|IN7_Pin|IN6_Pin|IN5_Pin
 8001722:	2200      	movs	r2, #0
 8001724:	f24f 4107 	movw	r1, #62471	@ 0xf407
 8001728:	481a      	ldr	r0, [pc, #104]	@ (8001794 <MX_GPIO_Init+0xe8>)
 800172a:	f001 fabd 	bl	8002ca8 <HAL_GPIO_WritePin>
                          |IN4_Pin|IN3_Pin|IN2_Pin|IN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800172e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001732:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001734:	2301      	movs	r3, #1
 8001736:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001738:	2300      	movs	r3, #0
 800173a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800173c:	2300      	movs	r3, #0
 800173e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001740:	f107 030c 	add.w	r3, r7, #12
 8001744:	4619      	mov	r1, r3
 8001746:	4812      	ldr	r0, [pc, #72]	@ (8001790 <MX_GPIO_Init+0xe4>)
 8001748:	f001 f92a 	bl	80029a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : Chanal_Pin */
  GPIO_InitStruct.Pin = Chanal_Pin;
 800174c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001750:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001752:	2300      	movs	r3, #0
 8001754:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001756:	2300      	movs	r3, #0
 8001758:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Chanal_GPIO_Port, &GPIO_InitStruct);
 800175a:	f107 030c 	add.w	r3, r7, #12
 800175e:	4619      	mov	r1, r3
 8001760:	480b      	ldr	r0, [pc, #44]	@ (8001790 <MX_GPIO_Init+0xe4>)
 8001762:	f001 f91d 	bl	80029a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN8_Pin IN7_Pin IN6_Pin IN5_Pin
                           IN4_Pin IN3_Pin IN2_Pin IN1_Pin */
  GPIO_InitStruct.Pin = IN8_Pin|IN7_Pin|IN6_Pin|IN5_Pin
 8001766:	f24f 4307 	movw	r3, #62471	@ 0xf407
 800176a:	60fb      	str	r3, [r7, #12]
                          |IN4_Pin|IN3_Pin|IN2_Pin|IN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800176c:	2301      	movs	r3, #1
 800176e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001770:	2300      	movs	r3, #0
 8001772:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001774:	2300      	movs	r3, #0
 8001776:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001778:	f107 030c 	add.w	r3, r7, #12
 800177c:	4619      	mov	r1, r3
 800177e:	4805      	ldr	r0, [pc, #20]	@ (8001794 <MX_GPIO_Init+0xe8>)
 8001780:	f001 f90e 	bl	80029a0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001784:	bf00      	nop
 8001786:	3720      	adds	r7, #32
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	40023800 	.word	0x40023800
 8001790:	40020800 	.word	0x40020800
 8001794:	40020400 	.word	0x40020400

08001798 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017a8:	d10a      	bne.n	80017c0 <HAL_TIM_IC_CaptureCallback+0x28>
		Angle_Motor[0] = __HAL_TIM_GET_COUNTER(htim) - 32767; // - обработка первого энкодера по таймеру
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017b0:	b29b      	uxth	r3, r3
 80017b2:	f5a3 43ff 	sub.w	r3, r3, #32640	@ 0x7f80
 80017b6:	3b7f      	subs	r3, #127	@ 0x7f
 80017b8:	b29b      	uxth	r3, r3
 80017ba:	b21a      	sxth	r2, r3
 80017bc:	4b27      	ldr	r3, [pc, #156]	@ (800185c <HAL_TIM_IC_CaptureCallback+0xc4>)
 80017be:	801a      	strh	r2, [r3, #0]
	}
	if(htim->Instance == TIM3){
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4a26      	ldr	r2, [pc, #152]	@ (8001860 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d10a      	bne.n	80017e0 <HAL_TIM_IC_CaptureCallback+0x48>
		Angle_Motor[1] = __HAL_TIM_GET_COUNTER(htim) - 32767; // - обработка второго энкодера по таймеру
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017d0:	b29b      	uxth	r3, r3
 80017d2:	f5a3 43ff 	sub.w	r3, r3, #32640	@ 0x7f80
 80017d6:	3b7f      	subs	r3, #127	@ 0x7f
 80017d8:	b29b      	uxth	r3, r3
 80017da:	b21a      	sxth	r2, r3
 80017dc:	4b1f      	ldr	r3, [pc, #124]	@ (800185c <HAL_TIM_IC_CaptureCallback+0xc4>)
 80017de:	805a      	strh	r2, [r3, #2]
	}
	if(htim->Instance == TIM4){
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a1f      	ldr	r2, [pc, #124]	@ (8001864 <HAL_TIM_IC_CaptureCallback+0xcc>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d10a      	bne.n	8001800 <HAL_TIM_IC_CaptureCallback+0x68>
		Angle_Motor[2] = __HAL_TIM_GET_COUNTER(htim) - 32767; // - обработка третьего энкодера по таймеру
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017f0:	b29b      	uxth	r3, r3
 80017f2:	f5a3 43ff 	sub.w	r3, r3, #32640	@ 0x7f80
 80017f6:	3b7f      	subs	r3, #127	@ 0x7f
 80017f8:	b29b      	uxth	r3, r3
 80017fa:	b21a      	sxth	r2, r3
 80017fc:	4b17      	ldr	r3, [pc, #92]	@ (800185c <HAL_TIM_IC_CaptureCallback+0xc4>)
 80017fe:	809a      	strh	r2, [r3, #4]
	}

	if(htim->Instance == TIM5){ // - Обработка каналов приёмника
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a18      	ldr	r2, [pc, #96]	@ (8001868 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d124      	bne.n	8001854 <HAL_TIM_IC_CaptureCallback+0xbc>
		if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2){
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	7f1b      	ldrb	r3, [r3, #28]
 800180e:	2b02      	cmp	r3, #2
 8001810:	d120      	bne.n	8001854 <HAL_TIM_IC_CaptureCallback+0xbc>
			uint16_t temp;
			temp = HAL_TIM_ReadCapturedValue(&htim5, TIM_CHANNEL_2);
 8001812:	2104      	movs	r1, #4
 8001814:	4815      	ldr	r0, [pc, #84]	@ (800186c <HAL_TIM_IC_CaptureCallback+0xd4>)
 8001816:	f002 fea3 	bl	8004560 <HAL_TIM_ReadCapturedValue>
 800181a:	4603      	mov	r3, r0
 800181c:	81fb      	strh	r3, [r7, #14]
			if(temp >= 5000){ // - ширина между пакетами
 800181e:	89fb      	ldrh	r3, [r7, #14]
 8001820:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001824:	4293      	cmp	r3, r2
 8001826:	d903      	bls.n	8001830 <HAL_TIM_IC_CaptureCallback+0x98>
				channel = 0;
 8001828:	4b11      	ldr	r3, [pc, #68]	@ (8001870 <HAL_TIM_IC_CaptureCallback+0xd8>)
 800182a:	2200      	movs	r2, #0
 800182c:	701a      	strb	r2, [r3, #0]
				ch_data[channel] = f_zone(temp);
				channel++;
			}
		}
	}
}
 800182e:	e011      	b.n	8001854 <HAL_TIM_IC_CaptureCallback+0xbc>
				ch_data[channel] = f_zone(temp);
 8001830:	89fb      	ldrh	r3, [r7, #14]
 8001832:	4618      	mov	r0, r3
 8001834:	f000 fa94 	bl	8001d60 <f_zone>
 8001838:	4601      	mov	r1, r0
 800183a:	4b0d      	ldr	r3, [pc, #52]	@ (8001870 <HAL_TIM_IC_CaptureCallback+0xd8>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	461a      	mov	r2, r3
 8001840:	b209      	sxth	r1, r1
 8001842:	4b0c      	ldr	r3, [pc, #48]	@ (8001874 <HAL_TIM_IC_CaptureCallback+0xdc>)
 8001844:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				channel++;
 8001848:	4b09      	ldr	r3, [pc, #36]	@ (8001870 <HAL_TIM_IC_CaptureCallback+0xd8>)
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	3301      	adds	r3, #1
 800184e:	b2da      	uxtb	r2, r3
 8001850:	4b07      	ldr	r3, [pc, #28]	@ (8001870 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8001852:	701a      	strb	r2, [r3, #0]
}
 8001854:	bf00      	nop
 8001856:	3710      	adds	r7, #16
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	2000044c 	.word	0x2000044c
 8001860:	40000400 	.word	0x40000400
 8001864:	40000800 	.word	0x40000800
 8001868:	40000c00 	.word	0x40000c00
 800186c:	20000364 	.word	0x20000364
 8001870:	20000448 	.word	0x20000448
 8001874:	20000428 	.word	0x20000428

08001878 <Init_Encoders>:

void Init_Encoders(){
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_1);
 800187c:	2100      	movs	r1, #0
 800187e:	480e      	ldr	r0, [pc, #56]	@ (80018b8 <Init_Encoders+0x40>)
 8001880:	f002 fb30 	bl	8003ee4 <HAL_TIM_Encoder_Start_IT>
	__HAL_TIM_SET_COUNTER(&htim2, 0x7FFF); //установка среднего значения = 32767
 8001884:	4b0c      	ldr	r3, [pc, #48]	@ (80018b8 <Init_Encoders+0x40>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800188c:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_1);
 800188e:	2100      	movs	r1, #0
 8001890:	480a      	ldr	r0, [pc, #40]	@ (80018bc <Init_Encoders+0x44>)
 8001892:	f002 fb27 	bl	8003ee4 <HAL_TIM_Encoder_Start_IT>
	__HAL_TIM_SET_COUNTER(&htim3, 0x7FFF); //установка среднего значения = 32767
 8001896:	4b09      	ldr	r3, [pc, #36]	@ (80018bc <Init_Encoders+0x44>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800189e:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_1);
 80018a0:	2100      	movs	r1, #0
 80018a2:	4807      	ldr	r0, [pc, #28]	@ (80018c0 <Init_Encoders+0x48>)
 80018a4:	f002 fb1e 	bl	8003ee4 <HAL_TIM_Encoder_Start_IT>
	__HAL_TIM_SET_COUNTER(&htim4, 0x7FFF); //установка среднего значения = 32767
 80018a8:	4b05      	ldr	r3, [pc, #20]	@ (80018c0 <Init_Encoders+0x48>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80018b0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80018b2:	bf00      	nop
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	2000028c 	.word	0x2000028c
 80018bc:	200002d4 	.word	0x200002d4
 80018c0:	2000031c 	.word	0x2000031c

080018c4 <Init_PWM>:

void Init_PWM(){
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80018c8:	2100      	movs	r1, #0
 80018ca:	4808      	ldr	r0, [pc, #32]	@ (80018ec <Init_PWM+0x28>)
 80018cc:	f002 f840 	bl	8003950 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80018d0:	2104      	movs	r1, #4
 80018d2:	4806      	ldr	r0, [pc, #24]	@ (80018ec <Init_PWM+0x28>)
 80018d4:	f002 f83c 	bl	8003950 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80018d8:	2108      	movs	r1, #8
 80018da:	4804      	ldr	r0, [pc, #16]	@ (80018ec <Init_PWM+0x28>)
 80018dc:	f002 f838 	bl	8003950 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80018e0:	210c      	movs	r1, #12
 80018e2:	4802      	ldr	r0, [pc, #8]	@ (80018ec <Init_PWM+0x28>)
 80018e4:	f002 f834 	bl	8003950 <HAL_TIM_PWM_Start>
}
 80018e8:	bf00      	nop
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	20000244 	.word	0x20000244

080018f0 <Speed_Convert>:

void Speed_Convert(int V_x, int V_y, int W_in){ // - (скор x мм/c, скор y мм/с, угл-скор рад/с)
 80018f0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80018f4:	b098      	sub	sp, #96	@ 0x60
 80018f6:	af0a      	add	r7, sp, #40	@ 0x28
 80018f8:	6178      	str	r0, [r7, #20]
 80018fa:	6139      	str	r1, [r7, #16]
 80018fc:	60fa      	str	r2, [r7, #12]
	double W = -W_in/83.0;
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	425b      	negs	r3, r3
 8001902:	4618      	mov	r0, r3
 8001904:	f7fe fe16 	bl	8000534 <__aeabi_i2d>
 8001908:	a3a3      	add	r3, pc, #652	@ (adr r3, 8001b98 <Speed_Convert+0x2a8>)
 800190a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800190e:	f7fe ffa5 	bl	800085c <__aeabi_ddiv>
 8001912:	4602      	mov	r2, r0
 8001914:	460b      	mov	r3, r1
 8001916:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
	double W_max = U_max * r / (d * 2);
 800191a:	f04f 0200 	mov.w	r2, #0
 800191e:	4b9a      	ldr	r3, [pc, #616]	@ (8001b88 <Speed_Convert+0x298>)
 8001920:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
	V_x *= -1;
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	425b      	negs	r3, r3
 8001928:	617b      	str	r3, [r7, #20]
	V_y *= -1;
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	425b      	negs	r3, r3
 800192e:	613b      	str	r3, [r7, #16]
	if(W > W_max) W = W_max;
 8001930:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001934:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001938:	f7ff f8f6 	bl	8000b28 <__aeabi_dcmpgt>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d003      	beq.n	800194a <Speed_Convert+0x5a>
 8001942:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001946:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
	if(W < W_max * -1) W = W_max * -1;
 800194a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800194c:	603b      	str	r3, [r7, #0]
 800194e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001950:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001954:	607b      	str	r3, [r7, #4]
 8001956:	e9d7 2300 	ldrd	r2, r3, [r7]
 800195a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800195e:	f7ff f8c5 	bl	8000aec <__aeabi_dcmplt>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d005      	beq.n	8001974 <Speed_Convert+0x84>
 8001968:	6abc      	ldr	r4, [r7, #40]	@ 0x28
 800196a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800196c:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8001970:	e9c7 450c 	strd	r4, r5, [r7, #48]	@ 0x30
	int V_max = ((U_max * r) - (d * (abs((int) W)+1))) * 0.58;
 8001974:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001978:	f7ff f8f6 	bl	8000b68 <__aeabi_d2iz>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	bfb8      	it	lt
 8001982:	425b      	neglt	r3, r3
 8001984:	3301      	adds	r3, #1
 8001986:	f06f 0266 	mvn.w	r2, #102	@ 0x66
 800198a:	fb02 f303 	mul.w	r3, r2, r3
 800198e:	f203 43ec 	addw	r3, r3, #1260	@ 0x4ec
 8001992:	4618      	mov	r0, r3
 8001994:	f7fe fdce 	bl	8000534 <__aeabi_i2d>
 8001998:	a375      	add	r3, pc, #468	@ (adr r3, 8001b70 <Speed_Convert+0x280>)
 800199a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800199e:	f7fe fe33 	bl	8000608 <__aeabi_dmul>
 80019a2:	4602      	mov	r2, r0
 80019a4:	460b      	mov	r3, r1
 80019a6:	4610      	mov	r0, r2
 80019a8:	4619      	mov	r1, r3
 80019aa:	f7ff f8dd 	bl	8000b68 <__aeabi_d2iz>
 80019ae:	4603      	mov	r3, r0
 80019b0:	627b      	str	r3, [r7, #36]	@ 0x24
	if(V_x > V_max) V_x = V_max;
 80019b2:	697a      	ldr	r2, [r7, #20]
 80019b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019b6:	429a      	cmp	r2, r3
 80019b8:	dd01      	ble.n	80019be <Speed_Convert+0xce>
 80019ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019bc:	617b      	str	r3, [r7, #20]
	if(V_x < V_max * -1) V_x = V_max * -1;
 80019be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019c0:	425b      	negs	r3, r3
 80019c2:	697a      	ldr	r2, [r7, #20]
 80019c4:	429a      	cmp	r2, r3
 80019c6:	da02      	bge.n	80019ce <Speed_Convert+0xde>
 80019c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019ca:	425b      	negs	r3, r3
 80019cc:	617b      	str	r3, [r7, #20]
	if(V_y > V_max) V_y = V_max;
 80019ce:	693a      	ldr	r2, [r7, #16]
 80019d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019d2:	429a      	cmp	r2, r3
 80019d4:	dd01      	ble.n	80019da <Speed_Convert+0xea>
 80019d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019d8:	613b      	str	r3, [r7, #16]
	if(V_y < V_max * -1) V_y = V_max * -1;
 80019da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019dc:	425b      	negs	r3, r3
 80019de:	693a      	ldr	r2, [r7, #16]
 80019e0:	429a      	cmp	r2, r3
 80019e2:	da02      	bge.n	80019ea <Speed_Convert+0xfa>
 80019e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019e6:	425b      	negs	r3, r3
 80019e8:	613b      	str	r3, [r7, #16]
	int u1 = (int) ((V_x - d * W) / r);
 80019ea:	6978      	ldr	r0, [r7, #20]
 80019ec:	f7fe fda2 	bl	8000534 <__aeabi_i2d>
 80019f0:	4604      	mov	r4, r0
 80019f2:	460d      	mov	r5, r1
 80019f4:	a360      	add	r3, pc, #384	@ (adr r3, 8001b78 <Speed_Convert+0x288>)
 80019f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019fa:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80019fe:	f7fe fe03 	bl	8000608 <__aeabi_dmul>
 8001a02:	4602      	mov	r2, r0
 8001a04:	460b      	mov	r3, r1
 8001a06:	4620      	mov	r0, r4
 8001a08:	4629      	mov	r1, r5
 8001a0a:	f7fe fc45 	bl	8000298 <__aeabi_dsub>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	460b      	mov	r3, r1
 8001a12:	4610      	mov	r0, r2
 8001a14:	4619      	mov	r1, r3
 8001a16:	f04f 0200 	mov.w	r2, #0
 8001a1a:	4b5c      	ldr	r3, [pc, #368]	@ (8001b8c <Speed_Convert+0x29c>)
 8001a1c:	f7fe ff1e 	bl	800085c <__aeabi_ddiv>
 8001a20:	4602      	mov	r2, r0
 8001a22:	460b      	mov	r3, r1
 8001a24:	4610      	mov	r0, r2
 8001a26:	4619      	mov	r1, r3
 8001a28:	f7ff f89e 	bl	8000b68 <__aeabi_d2iz>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	623b      	str	r3, [r7, #32]
	int u2 = (int) (-1 * (d * W  + V_x / 2 + V_y * 0.86) / r);
 8001a30:	a351      	add	r3, pc, #324	@ (adr r3, 8001b78 <Speed_Convert+0x288>)
 8001a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a36:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001a3a:	f7fe fde5 	bl	8000608 <__aeabi_dmul>
 8001a3e:	4602      	mov	r2, r0
 8001a40:	460b      	mov	r3, r1
 8001a42:	4614      	mov	r4, r2
 8001a44:	461d      	mov	r5, r3
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	0fda      	lsrs	r2, r3, #31
 8001a4a:	4413      	add	r3, r2
 8001a4c:	105b      	asrs	r3, r3, #1
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f7fe fd70 	bl	8000534 <__aeabi_i2d>
 8001a54:	4602      	mov	r2, r0
 8001a56:	460b      	mov	r3, r1
 8001a58:	4620      	mov	r0, r4
 8001a5a:	4629      	mov	r1, r5
 8001a5c:	f7fe fc1e 	bl	800029c <__adddf3>
 8001a60:	4602      	mov	r2, r0
 8001a62:	460b      	mov	r3, r1
 8001a64:	4614      	mov	r4, r2
 8001a66:	461d      	mov	r5, r3
 8001a68:	6938      	ldr	r0, [r7, #16]
 8001a6a:	f7fe fd63 	bl	8000534 <__aeabi_i2d>
 8001a6e:	a344      	add	r3, pc, #272	@ (adr r3, 8001b80 <Speed_Convert+0x290>)
 8001a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a74:	f7fe fdc8 	bl	8000608 <__aeabi_dmul>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	460b      	mov	r3, r1
 8001a7c:	4620      	mov	r0, r4
 8001a7e:	4629      	mov	r1, r5
 8001a80:	f7fe fc0c 	bl	800029c <__adddf3>
 8001a84:	4602      	mov	r2, r0
 8001a86:	460b      	mov	r3, r1
 8001a88:	4690      	mov	r8, r2
 8001a8a:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 8001a8e:	f04f 0200 	mov.w	r2, #0
 8001a92:	4b3e      	ldr	r3, [pc, #248]	@ (8001b8c <Speed_Convert+0x29c>)
 8001a94:	4640      	mov	r0, r8
 8001a96:	4649      	mov	r1, r9
 8001a98:	f7fe fee0 	bl	800085c <__aeabi_ddiv>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	460b      	mov	r3, r1
 8001aa0:	4610      	mov	r0, r2
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	f7ff f860 	bl	8000b68 <__aeabi_d2iz>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	61fb      	str	r3, [r7, #28]
	int u3 = (int) ((V_y * 0.86 - V_x / 2 - d * W) / r);
 8001aac:	6938      	ldr	r0, [r7, #16]
 8001aae:	f7fe fd41 	bl	8000534 <__aeabi_i2d>
 8001ab2:	a333      	add	r3, pc, #204	@ (adr r3, 8001b80 <Speed_Convert+0x290>)
 8001ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ab8:	f7fe fda6 	bl	8000608 <__aeabi_dmul>
 8001abc:	4602      	mov	r2, r0
 8001abe:	460b      	mov	r3, r1
 8001ac0:	4614      	mov	r4, r2
 8001ac2:	461d      	mov	r5, r3
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	0fda      	lsrs	r2, r3, #31
 8001ac8:	4413      	add	r3, r2
 8001aca:	105b      	asrs	r3, r3, #1
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7fe fd31 	bl	8000534 <__aeabi_i2d>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	4620      	mov	r0, r4
 8001ad8:	4629      	mov	r1, r5
 8001ada:	f7fe fbdd 	bl	8000298 <__aeabi_dsub>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	4614      	mov	r4, r2
 8001ae4:	461d      	mov	r5, r3
 8001ae6:	a324      	add	r3, pc, #144	@ (adr r3, 8001b78 <Speed_Convert+0x288>)
 8001ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aec:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001af0:	f7fe fd8a 	bl	8000608 <__aeabi_dmul>
 8001af4:	4602      	mov	r2, r0
 8001af6:	460b      	mov	r3, r1
 8001af8:	4620      	mov	r0, r4
 8001afa:	4629      	mov	r1, r5
 8001afc:	f7fe fbcc 	bl	8000298 <__aeabi_dsub>
 8001b00:	4602      	mov	r2, r0
 8001b02:	460b      	mov	r3, r1
 8001b04:	4610      	mov	r0, r2
 8001b06:	4619      	mov	r1, r3
 8001b08:	f04f 0200 	mov.w	r2, #0
 8001b0c:	4b1f      	ldr	r3, [pc, #124]	@ (8001b8c <Speed_Convert+0x29c>)
 8001b0e:	f7fe fea5 	bl	800085c <__aeabi_ddiv>
 8001b12:	4602      	mov	r2, r0
 8001b14:	460b      	mov	r3, r1
 8001b16:	4610      	mov	r0, r2
 8001b18:	4619      	mov	r1, r3
 8001b1a:	f7ff f825 	bl	8000b68 <__aeabi_d2iz>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	61bb      	str	r3, [r7, #24]
	sprintf(msgBuffer, "$ %d %lf & %d %d %lf %d %d %d;\r\n",V_max,W_max, V_x, V_y, W, u1, u2, u3);
 8001b22:	69bb      	ldr	r3, [r7, #24]
 8001b24:	9308      	str	r3, [sp, #32]
 8001b26:	69fb      	ldr	r3, [r7, #28]
 8001b28:	9307      	str	r3, [sp, #28]
 8001b2a:	6a3b      	ldr	r3, [r7, #32]
 8001b2c:	9306      	str	r3, [sp, #24]
 8001b2e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001b32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	9303      	str	r3, [sp, #12]
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	9302      	str	r3, [sp, #8]
 8001b3e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001b42:	e9cd 2300 	strd	r2, r3, [sp]
 8001b46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b48:	4911      	ldr	r1, [pc, #68]	@ (8001b90 <Speed_Convert+0x2a0>)
 8001b4a:	4812      	ldr	r0, [pc, #72]	@ (8001b94 <Speed_Convert+0x2a4>)
 8001b4c:	f005 f936 	bl	8006dbc <siprintf>
//	sprintf(msgBuffer, "$ %d %d %f %d %d %d ;\r\n", V_x, V_y, W, u1, u2, u3);
//	sprintf(msgBuffer, "$ %d %d %d %lf;\r\n",V_x, V_y,V_max, W);

//	sprintf(msgBuffer, , );
	//HAL_UART_Transmit_IT(&huart1, (uint8_t*) msgBuffer, sizeof(msgBuffer));
	HAL_Delay(20);
 8001b50:	2014      	movs	r0, #20
 8001b52:	f000 fd5d 	bl	8002610 <HAL_Delay>
	Moove(u1, u2, u3);
 8001b56:	69ba      	ldr	r2, [r7, #24]
 8001b58:	69f9      	ldr	r1, [r7, #28]
 8001b5a:	6a38      	ldr	r0, [r7, #32]
 8001b5c:	f000 f820 	bl	8001ba0 <Moove>
}
 8001b60:	bf00      	nop
 8001b62:	3738      	adds	r7, #56	@ 0x38
 8001b64:	46bd      	mov	sp, r7
 8001b66:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001b6a:	bf00      	nop
 8001b6c:	f3af 8000 	nop.w
 8001b70:	28f5c28f 	.word	0x28f5c28f
 8001b74:	3fe28f5c 	.word	0x3fe28f5c
 8001b78:	00000000 	.word	0x00000000
 8001b7c:	4059c000 	.word	0x4059c000
 8001b80:	b851eb85 	.word	0xb851eb85
 8001b84:	3feb851e 	.word	0x3feb851e
 8001b88:	40180000 	.word	0x40180000
 8001b8c:	403e0000 	.word	0x403e0000
 8001b90:	0800a650 	.word	0x0800a650
 8001b94:	200003f4 	.word	0x200003f4
 8001b98:	00000000 	.word	0x00000000
 8001b9c:	4054c000 	.word	0x4054c000

08001ba0 <Moove>:

void Moove(int speed_A, int speed_B, int speed_C){ // - скорость в рад/с
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b084      	sub	sp, #16
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	60f8      	str	r0, [r7, #12]
 8001ba8:	60b9      	str	r1, [r7, #8]
 8001baa:	607a      	str	r2, [r7, #4]
	//Motor_direction_A(PID_Speed_A(speed_A * 0.71, Angle_Motor[0], 20));
	Motor_direction_A((int)(speed_A * 8));
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	00db      	lsls	r3, r3, #3
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f000 f80f 	bl	8001bd4 <Motor_direction_A>
	Motor_direction_B((int)(speed_B * 8));
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	00db      	lsls	r3, r3, #3
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f000 f83a 	bl	8001c34 <Motor_direction_B>
	Motor_direction_C((int)(speed_C * 8));
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	00db      	lsls	r3, r3, #3
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f000 f865 	bl	8001c94 <Motor_direction_C>
	//Motor_direction_B(PID_Speed_B(speed_B * 0.71, Angle_Motor[1], 20));
	//Motor_direction_C(PID_Speed_C(speed_C * 0.71, Angle_Motor[2], 20));
}
 8001bca:	bf00      	nop
 8001bcc:	3710      	adds	r7, #16
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
	...

08001bd4 <Motor_direction_A>:
	sprintf(msgBuffer, "$ %f %f %d;\r\n", vel * 0.71, Return_OO_Vel_C() / 0.71, Angle_Motor[2]);
	HAL_UART_Transmit_IT(&huart1, (uint8_t*) msgBuffer, sizeof(msgBuffer));
	Motor_direction_C(Out);
}

void Motor_direction_A(int Out){ // - управление мотором A
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
	TIM1->CCR1 = abs(Out);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001be2:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001be6:	4b11      	ldr	r3, [pc, #68]	@ (8001c2c <Motor_direction_A+0x58>)
 8001be8:	635a      	str	r2, [r3, #52]	@ 0x34
	if(Out >= 0){
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	db0c      	blt.n	8001c0a <Motor_direction_A+0x36>
		HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, 1);
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001bf6:	480e      	ldr	r0, [pc, #56]	@ (8001c30 <Motor_direction_A+0x5c>)
 8001bf8:	f001 f856 	bl	8002ca8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, 0);
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c02:	480b      	ldr	r0, [pc, #44]	@ (8001c30 <Motor_direction_A+0x5c>)
 8001c04:	f001 f850 	bl	8002ca8 <HAL_GPIO_WritePin>
	}
	else{
		HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, 0);
		HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, 1);
	}
}
 8001c08:	e00b      	b.n	8001c22 <Motor_direction_A+0x4e>
		HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, 0);
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001c10:	4807      	ldr	r0, [pc, #28]	@ (8001c30 <Motor_direction_A+0x5c>)
 8001c12:	f001 f849 	bl	8002ca8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, 1);
 8001c16:	2201      	movs	r2, #1
 8001c18:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c1c:	4804      	ldr	r0, [pc, #16]	@ (8001c30 <Motor_direction_A+0x5c>)
 8001c1e:	f001 f843 	bl	8002ca8 <HAL_GPIO_WritePin>
}
 8001c22:	bf00      	nop
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	40010000 	.word	0x40010000
 8001c30:	40020400 	.word	0x40020400

08001c34 <Motor_direction_B>:

void Motor_direction_B(int Out){ // - управление мотором B
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
	TIM1->CCR2 = abs(Out);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001c42:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001c46:	4b11      	ldr	r3, [pc, #68]	@ (8001c8c <Motor_direction_B+0x58>)
 8001c48:	639a      	str	r2, [r3, #56]	@ 0x38
	if(Out >= 0){
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	db0c      	blt.n	8001c6a <Motor_direction_B+0x36>
		HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, 1);
 8001c50:	2201      	movs	r2, #1
 8001c52:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c56:	480e      	ldr	r0, [pc, #56]	@ (8001c90 <Motor_direction_B+0x5c>)
 8001c58:	f001 f826 	bl	8002ca8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, 0);
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c62:	480b      	ldr	r0, [pc, #44]	@ (8001c90 <Motor_direction_B+0x5c>)
 8001c64:	f001 f820 	bl	8002ca8 <HAL_GPIO_WritePin>
	}
	else{
		HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, 0);
		HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, 1);
	}
}
 8001c68:	e00b      	b.n	8001c82 <Motor_direction_B+0x4e>
		HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, 0);
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c70:	4807      	ldr	r0, [pc, #28]	@ (8001c90 <Motor_direction_B+0x5c>)
 8001c72:	f001 f819 	bl	8002ca8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, 1);
 8001c76:	2201      	movs	r2, #1
 8001c78:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c7c:	4804      	ldr	r0, [pc, #16]	@ (8001c90 <Motor_direction_B+0x5c>)
 8001c7e:	f001 f813 	bl	8002ca8 <HAL_GPIO_WritePin>
}
 8001c82:	bf00      	nop
 8001c84:	3708      	adds	r7, #8
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	40010000 	.word	0x40010000
 8001c90:	40020400 	.word	0x40020400

08001c94 <Motor_direction_C>:

void Motor_direction_C(int Out){ // - управление мотором C
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
	TIM1->CCR3 = abs(Out);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001ca2:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001ca6:	4b10      	ldr	r3, [pc, #64]	@ (8001ce8 <Motor_direction_C+0x54>)
 8001ca8:	63da      	str	r2, [r3, #60]	@ 0x3c
	if(Out >= 0){
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	db0b      	blt.n	8001cc8 <Motor_direction_C+0x34>
		HAL_GPIO_WritePin(IN5_GPIO_Port, IN5_Pin, 1);
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001cb6:	480d      	ldr	r0, [pc, #52]	@ (8001cec <Motor_direction_C+0x58>)
 8001cb8:	f000 fff6 	bl	8002ca8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN6_GPIO_Port, IN6_Pin, 0);
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	2104      	movs	r1, #4
 8001cc0:	480a      	ldr	r0, [pc, #40]	@ (8001cec <Motor_direction_C+0x58>)
 8001cc2:	f000 fff1 	bl	8002ca8 <HAL_GPIO_WritePin>
	}
	else{
		HAL_GPIO_WritePin(IN5_GPIO_Port, IN5_Pin, 0);
		HAL_GPIO_WritePin(IN6_GPIO_Port, IN6_Pin, 1);
	}
}
 8001cc6:	e00a      	b.n	8001cde <Motor_direction_C+0x4a>
		HAL_GPIO_WritePin(IN5_GPIO_Port, IN5_Pin, 0);
 8001cc8:	2200      	movs	r2, #0
 8001cca:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001cce:	4807      	ldr	r0, [pc, #28]	@ (8001cec <Motor_direction_C+0x58>)
 8001cd0:	f000 ffea 	bl	8002ca8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IN6_GPIO_Port, IN6_Pin, 1);
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	2104      	movs	r1, #4
 8001cd8:	4804      	ldr	r0, [pc, #16]	@ (8001cec <Motor_direction_C+0x58>)
 8001cda:	f000 ffe5 	bl	8002ca8 <HAL_GPIO_WritePin>
}
 8001cde:	bf00      	nop
 8001ce0:	3708      	adds	r7, #8
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	40010000 	.word	0x40010000
 8001cec:	40020400 	.word	0x40020400

08001cf0 <Print_Channels>:
		HAL_GPIO_WritePin(IN7_GPIO_Port, IN7_Pin, 0);
		HAL_GPIO_WritePin(IN8_GPIO_Port, IN8_Pin, 1);
	}
}

void Print_Channels(){
 8001cf0:	b5b0      	push	{r4, r5, r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af04      	add	r7, sp, #16
	sprintf(msgBuffer, "$ %d %d %d %d %d %d;\r\n", ch_data[0], ch_data[1], ch_data[2], ch_data[3], ch_data[4], ch_data[5]);
 8001cf6:	4b16      	ldr	r3, [pc, #88]	@ (8001d50 <Print_Channels+0x60>)
 8001cf8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cfc:	461c      	mov	r4, r3
 8001cfe:	4b14      	ldr	r3, [pc, #80]	@ (8001d50 <Print_Channels+0x60>)
 8001d00:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001d04:	461d      	mov	r5, r3
 8001d06:	4b12      	ldr	r3, [pc, #72]	@ (8001d50 <Print_Channels+0x60>)
 8001d08:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001d0c:	461a      	mov	r2, r3
 8001d0e:	4b10      	ldr	r3, [pc, #64]	@ (8001d50 <Print_Channels+0x60>)
 8001d10:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001d14:	4619      	mov	r1, r3
 8001d16:	4b0e      	ldr	r3, [pc, #56]	@ (8001d50 <Print_Channels+0x60>)
 8001d18:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	4b0c      	ldr	r3, [pc, #48]	@ (8001d50 <Print_Channels+0x60>)
 8001d20:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001d24:	9303      	str	r3, [sp, #12]
 8001d26:	9002      	str	r0, [sp, #8]
 8001d28:	9101      	str	r1, [sp, #4]
 8001d2a:	9200      	str	r2, [sp, #0]
 8001d2c:	462b      	mov	r3, r5
 8001d2e:	4622      	mov	r2, r4
 8001d30:	4908      	ldr	r1, [pc, #32]	@ (8001d54 <Print_Channels+0x64>)
 8001d32:	4809      	ldr	r0, [pc, #36]	@ (8001d58 <Print_Channels+0x68>)
 8001d34:	f005 f842 	bl	8006dbc <siprintf>
	HAL_UART_Transmit_IT(&huart1, (uint8_t*) msgBuffer, sizeof(msgBuffer));
 8001d38:	2232      	movs	r2, #50	@ 0x32
 8001d3a:	4907      	ldr	r1, [pc, #28]	@ (8001d58 <Print_Channels+0x68>)
 8001d3c:	4807      	ldr	r0, [pc, #28]	@ (8001d5c <Print_Channels+0x6c>)
 8001d3e:	f003 fa0b 	bl	8005158 <HAL_UART_Transmit_IT>
	HAL_Delay(20);
 8001d42:	2014      	movs	r0, #20
 8001d44:	f000 fc64 	bl	8002610 <HAL_Delay>
}
 8001d48:	bf00      	nop
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bdb0      	pop	{r4, r5, r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	20000428 	.word	0x20000428
 8001d54:	0800a684 	.word	0x0800a684
 8001d58:	200003f4 	.word	0x200003f4
 8001d5c:	200003ac 	.word	0x200003ac

08001d60 <f_zone>:

int f_zone(int ch){
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
	if(ch < 1150 && ch > 1000){
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	f240 427d 	movw	r2, #1149	@ 0x47d
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	dc06      	bgt.n	8001d80 <f_zone+0x20>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d78:	dd02      	ble.n	8001d80 <f_zone+0x20>
		return 1075;
 8001d7a:	f240 4333 	movw	r3, #1075	@ 0x433
 8001d7e:	e000      	b.n	8001d82 <f_zone+0x22>
	}
	else{
		return ch;
 8001d80:	687b      	ldr	r3, [r7, #4]
	}
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	370c      	adds	r7, #12
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr

08001d8e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d8e:	b480      	push	{r7}
 8001d90:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d92:	b672      	cpsid	i
}
 8001d94:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d96:	bf00      	nop
 8001d98:	e7fd      	b.n	8001d96 <Error_Handler+0x8>
	...

08001d9c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001da2:	2300      	movs	r3, #0
 8001da4:	607b      	str	r3, [r7, #4]
 8001da6:	4b10      	ldr	r3, [pc, #64]	@ (8001de8 <HAL_MspInit+0x4c>)
 8001da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001daa:	4a0f      	ldr	r2, [pc, #60]	@ (8001de8 <HAL_MspInit+0x4c>)
 8001dac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001db0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001db2:	4b0d      	ldr	r3, [pc, #52]	@ (8001de8 <HAL_MspInit+0x4c>)
 8001db4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001db6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001dba:	607b      	str	r3, [r7, #4]
 8001dbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	603b      	str	r3, [r7, #0]
 8001dc2:	4b09      	ldr	r3, [pc, #36]	@ (8001de8 <HAL_MspInit+0x4c>)
 8001dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc6:	4a08      	ldr	r2, [pc, #32]	@ (8001de8 <HAL_MspInit+0x4c>)
 8001dc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dcc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dce:	4b06      	ldr	r3, [pc, #24]	@ (8001de8 <HAL_MspInit+0x4c>)
 8001dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dd6:	603b      	str	r3, [r7, #0]
 8001dd8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dda:	bf00      	nop
 8001ddc:	370c      	adds	r7, #12
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop
 8001de8:	40023800 	.word	0x40023800

08001dec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b08a      	sub	sp, #40	@ 0x28
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df4:	f107 0314 	add.w	r3, r7, #20
 8001df8:	2200      	movs	r2, #0
 8001dfa:	601a      	str	r2, [r3, #0]
 8001dfc:	605a      	str	r2, [r3, #4]
 8001dfe:	609a      	str	r2, [r3, #8]
 8001e00:	60da      	str	r2, [r3, #12]
 8001e02:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a19      	ldr	r2, [pc, #100]	@ (8001e70 <HAL_I2C_MspInit+0x84>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d12c      	bne.n	8001e68 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e0e:	2300      	movs	r3, #0
 8001e10:	613b      	str	r3, [r7, #16]
 8001e12:	4b18      	ldr	r3, [pc, #96]	@ (8001e74 <HAL_I2C_MspInit+0x88>)
 8001e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e16:	4a17      	ldr	r2, [pc, #92]	@ (8001e74 <HAL_I2C_MspInit+0x88>)
 8001e18:	f043 0302 	orr.w	r3, r3, #2
 8001e1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e1e:	4b15      	ldr	r3, [pc, #84]	@ (8001e74 <HAL_I2C_MspInit+0x88>)
 8001e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e22:	f003 0302 	and.w	r3, r3, #2
 8001e26:	613b      	str	r3, [r7, #16]
 8001e28:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e2a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001e2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e30:	2312      	movs	r3, #18
 8001e32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e34:	2300      	movs	r3, #0
 8001e36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e3c:	2304      	movs	r3, #4
 8001e3e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e40:	f107 0314 	add.w	r3, r7, #20
 8001e44:	4619      	mov	r1, r3
 8001e46:	480c      	ldr	r0, [pc, #48]	@ (8001e78 <HAL_I2C_MspInit+0x8c>)
 8001e48:	f000 fdaa 	bl	80029a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	60fb      	str	r3, [r7, #12]
 8001e50:	4b08      	ldr	r3, [pc, #32]	@ (8001e74 <HAL_I2C_MspInit+0x88>)
 8001e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e54:	4a07      	ldr	r2, [pc, #28]	@ (8001e74 <HAL_I2C_MspInit+0x88>)
 8001e56:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001e5a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e5c:	4b05      	ldr	r3, [pc, #20]	@ (8001e74 <HAL_I2C_MspInit+0x88>)
 8001e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e64:	60fb      	str	r3, [r7, #12]
 8001e66:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001e68:	bf00      	nop
 8001e6a:	3728      	adds	r7, #40	@ 0x28
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	40005400 	.word	0x40005400
 8001e74:	40023800 	.word	0x40023800
 8001e78:	40020400 	.word	0x40020400

08001e7c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a0e      	ldr	r2, [pc, #56]	@ (8001ec4 <HAL_TIM_PWM_MspInit+0x48>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d115      	bne.n	8001eba <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e8e:	2300      	movs	r3, #0
 8001e90:	60fb      	str	r3, [r7, #12]
 8001e92:	4b0d      	ldr	r3, [pc, #52]	@ (8001ec8 <HAL_TIM_PWM_MspInit+0x4c>)
 8001e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e96:	4a0c      	ldr	r2, [pc, #48]	@ (8001ec8 <HAL_TIM_PWM_MspInit+0x4c>)
 8001e98:	f043 0301 	orr.w	r3, r3, #1
 8001e9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001ec8 <HAL_TIM_PWM_MspInit+0x4c>)
 8001ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ea2:	f003 0301 	and.w	r3, r3, #1
 8001ea6:	60fb      	str	r3, [r7, #12]
 8001ea8:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8001eaa:	2200      	movs	r2, #0
 8001eac:	2100      	movs	r1, #0
 8001eae:	2018      	movs	r0, #24
 8001eb0:	f000 fcad 	bl	800280e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001eb4:	2018      	movs	r0, #24
 8001eb6:	f000 fcc6 	bl	8002846 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001eba:	bf00      	nop
 8001ebc:	3710      	adds	r7, #16
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	40010000 	.word	0x40010000
 8001ec8:	40023800 	.word	0x40023800

08001ecc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b08e      	sub	sp, #56	@ 0x38
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ed8:	2200      	movs	r2, #0
 8001eda:	601a      	str	r2, [r3, #0]
 8001edc:	605a      	str	r2, [r3, #4]
 8001ede:	609a      	str	r2, [r3, #8]
 8001ee0:	60da      	str	r2, [r3, #12]
 8001ee2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001eec:	d134      	bne.n	8001f58 <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001eee:	2300      	movs	r3, #0
 8001ef0:	623b      	str	r3, [r7, #32]
 8001ef2:	4b55      	ldr	r3, [pc, #340]	@ (8002048 <HAL_TIM_Encoder_MspInit+0x17c>)
 8001ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef6:	4a54      	ldr	r2, [pc, #336]	@ (8002048 <HAL_TIM_Encoder_MspInit+0x17c>)
 8001ef8:	f043 0301 	orr.w	r3, r3, #1
 8001efc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001efe:	4b52      	ldr	r3, [pc, #328]	@ (8002048 <HAL_TIM_Encoder_MspInit+0x17c>)
 8001f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f02:	f003 0301 	and.w	r3, r3, #1
 8001f06:	623b      	str	r3, [r7, #32]
 8001f08:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	61fb      	str	r3, [r7, #28]
 8001f0e:	4b4e      	ldr	r3, [pc, #312]	@ (8002048 <HAL_TIM_Encoder_MspInit+0x17c>)
 8001f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f12:	4a4d      	ldr	r2, [pc, #308]	@ (8002048 <HAL_TIM_Encoder_MspInit+0x17c>)
 8001f14:	f043 0301 	orr.w	r3, r3, #1
 8001f18:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f1a:	4b4b      	ldr	r3, [pc, #300]	@ (8002048 <HAL_TIM_Encoder_MspInit+0x17c>)
 8001f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1e:	f003 0301 	and.w	r3, r3, #1
 8001f22:	61fb      	str	r3, [r7, #28]
 8001f24:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 8001f26:	2322      	movs	r3, #34	@ 0x22
 8001f28:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f2a:	2302      	movs	r3, #2
 8001f2c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f32:	2300      	movs	r3, #0
 8001f34:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001f36:	2301      	movs	r3, #1
 8001f38:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f3e:	4619      	mov	r1, r3
 8001f40:	4842      	ldr	r0, [pc, #264]	@ (800204c <HAL_TIM_Encoder_MspInit+0x180>)
 8001f42:	f000 fd2d 	bl	80029a0 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001f46:	2200      	movs	r2, #0
 8001f48:	2100      	movs	r1, #0
 8001f4a:	201c      	movs	r0, #28
 8001f4c:	f000 fc5f 	bl	800280e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001f50:	201c      	movs	r0, #28
 8001f52:	f000 fc78 	bl	8002846 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001f56:	e072      	b.n	800203e <HAL_TIM_Encoder_MspInit+0x172>
  else if(htim_encoder->Instance==TIM3)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a3c      	ldr	r2, [pc, #240]	@ (8002050 <HAL_TIM_Encoder_MspInit+0x184>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d134      	bne.n	8001fcc <HAL_TIM_Encoder_MspInit+0x100>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f62:	2300      	movs	r3, #0
 8001f64:	61bb      	str	r3, [r7, #24]
 8001f66:	4b38      	ldr	r3, [pc, #224]	@ (8002048 <HAL_TIM_Encoder_MspInit+0x17c>)
 8001f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f6a:	4a37      	ldr	r2, [pc, #220]	@ (8002048 <HAL_TIM_Encoder_MspInit+0x17c>)
 8001f6c:	f043 0302 	orr.w	r3, r3, #2
 8001f70:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f72:	4b35      	ldr	r3, [pc, #212]	@ (8002048 <HAL_TIM_Encoder_MspInit+0x17c>)
 8001f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f76:	f003 0302 	and.w	r3, r3, #2
 8001f7a:	61bb      	str	r3, [r7, #24]
 8001f7c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f7e:	2300      	movs	r3, #0
 8001f80:	617b      	str	r3, [r7, #20]
 8001f82:	4b31      	ldr	r3, [pc, #196]	@ (8002048 <HAL_TIM_Encoder_MspInit+0x17c>)
 8001f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f86:	4a30      	ldr	r2, [pc, #192]	@ (8002048 <HAL_TIM_Encoder_MspInit+0x17c>)
 8001f88:	f043 0301 	orr.w	r3, r3, #1
 8001f8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f8e:	4b2e      	ldr	r3, [pc, #184]	@ (8002048 <HAL_TIM_Encoder_MspInit+0x17c>)
 8001f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f92:	f003 0301 	and.w	r3, r3, #1
 8001f96:	617b      	str	r3, [r7, #20]
 8001f98:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f9a:	23c0      	movs	r3, #192	@ 0xc0
 8001f9c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f9e:	2302      	movs	r3, #2
 8001fa0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001faa:	2302      	movs	r3, #2
 8001fac:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	4825      	ldr	r0, [pc, #148]	@ (800204c <HAL_TIM_Encoder_MspInit+0x180>)
 8001fb6:	f000 fcf3 	bl	80029a0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001fba:	2200      	movs	r2, #0
 8001fbc:	2100      	movs	r1, #0
 8001fbe:	201d      	movs	r0, #29
 8001fc0:	f000 fc25 	bl	800280e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001fc4:	201d      	movs	r0, #29
 8001fc6:	f000 fc3e 	bl	8002846 <HAL_NVIC_EnableIRQ>
}
 8001fca:	e038      	b.n	800203e <HAL_TIM_Encoder_MspInit+0x172>
  else if(htim_encoder->Instance==TIM4)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a20      	ldr	r2, [pc, #128]	@ (8002054 <HAL_TIM_Encoder_MspInit+0x188>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d133      	bne.n	800203e <HAL_TIM_Encoder_MspInit+0x172>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	613b      	str	r3, [r7, #16]
 8001fda:	4b1b      	ldr	r3, [pc, #108]	@ (8002048 <HAL_TIM_Encoder_MspInit+0x17c>)
 8001fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fde:	4a1a      	ldr	r2, [pc, #104]	@ (8002048 <HAL_TIM_Encoder_MspInit+0x17c>)
 8001fe0:	f043 0304 	orr.w	r3, r3, #4
 8001fe4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fe6:	4b18      	ldr	r3, [pc, #96]	@ (8002048 <HAL_TIM_Encoder_MspInit+0x17c>)
 8001fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fea:	f003 0304 	and.w	r3, r3, #4
 8001fee:	613b      	str	r3, [r7, #16]
 8001ff0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	60fb      	str	r3, [r7, #12]
 8001ff6:	4b14      	ldr	r3, [pc, #80]	@ (8002048 <HAL_TIM_Encoder_MspInit+0x17c>)
 8001ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ffa:	4a13      	ldr	r2, [pc, #76]	@ (8002048 <HAL_TIM_Encoder_MspInit+0x17c>)
 8001ffc:	f043 0302 	orr.w	r3, r3, #2
 8002000:	6313      	str	r3, [r2, #48]	@ 0x30
 8002002:	4b11      	ldr	r3, [pc, #68]	@ (8002048 <HAL_TIM_Encoder_MspInit+0x17c>)
 8002004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002006:	f003 0302 	and.w	r3, r3, #2
 800200a:	60fb      	str	r3, [r7, #12]
 800200c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800200e:	23c0      	movs	r3, #192	@ 0xc0
 8002010:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002012:	2302      	movs	r3, #2
 8002014:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002016:	2300      	movs	r3, #0
 8002018:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800201a:	2300      	movs	r3, #0
 800201c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800201e:	2302      	movs	r3, #2
 8002020:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002022:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002026:	4619      	mov	r1, r3
 8002028:	480b      	ldr	r0, [pc, #44]	@ (8002058 <HAL_TIM_Encoder_MspInit+0x18c>)
 800202a:	f000 fcb9 	bl	80029a0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800202e:	2200      	movs	r2, #0
 8002030:	2100      	movs	r1, #0
 8002032:	201e      	movs	r0, #30
 8002034:	f000 fbeb 	bl	800280e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002038:	201e      	movs	r0, #30
 800203a:	f000 fc04 	bl	8002846 <HAL_NVIC_EnableIRQ>
}
 800203e:	bf00      	nop
 8002040:	3738      	adds	r7, #56	@ 0x38
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	40023800 	.word	0x40023800
 800204c:	40020000 	.word	0x40020000
 8002050:	40000400 	.word	0x40000400
 8002054:	40000800 	.word	0x40000800
 8002058:	40020400 	.word	0x40020400

0800205c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b08a      	sub	sp, #40	@ 0x28
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002064:	f107 0314 	add.w	r3, r7, #20
 8002068:	2200      	movs	r2, #0
 800206a:	601a      	str	r2, [r3, #0]
 800206c:	605a      	str	r2, [r3, #4]
 800206e:	609a      	str	r2, [r3, #8]
 8002070:	60da      	str	r2, [r3, #12]
 8002072:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM5)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a1d      	ldr	r2, [pc, #116]	@ (80020f0 <HAL_TIM_Base_MspInit+0x94>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d133      	bne.n	80020e6 <HAL_TIM_Base_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800207e:	2300      	movs	r3, #0
 8002080:	613b      	str	r3, [r7, #16]
 8002082:	4b1c      	ldr	r3, [pc, #112]	@ (80020f4 <HAL_TIM_Base_MspInit+0x98>)
 8002084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002086:	4a1b      	ldr	r2, [pc, #108]	@ (80020f4 <HAL_TIM_Base_MspInit+0x98>)
 8002088:	f043 0308 	orr.w	r3, r3, #8
 800208c:	6413      	str	r3, [r2, #64]	@ 0x40
 800208e:	4b19      	ldr	r3, [pc, #100]	@ (80020f4 <HAL_TIM_Base_MspInit+0x98>)
 8002090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002092:	f003 0308 	and.w	r3, r3, #8
 8002096:	613b      	str	r3, [r7, #16]
 8002098:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800209a:	2300      	movs	r3, #0
 800209c:	60fb      	str	r3, [r7, #12]
 800209e:	4b15      	ldr	r3, [pc, #84]	@ (80020f4 <HAL_TIM_Base_MspInit+0x98>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a2:	4a14      	ldr	r2, [pc, #80]	@ (80020f4 <HAL_TIM_Base_MspInit+0x98>)
 80020a4:	f043 0301 	orr.w	r3, r3, #1
 80020a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020aa:	4b12      	ldr	r3, [pc, #72]	@ (80020f4 <HAL_TIM_Base_MspInit+0x98>)
 80020ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ae:	f003 0301 	and.w	r3, r3, #1
 80020b2:	60fb      	str	r3, [r7, #12]
 80020b4:	68fb      	ldr	r3, [r7, #12]
    /**TIM5 GPIO Configuration
    PA0-WKUP     ------> TIM5_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80020b6:	2301      	movs	r3, #1
 80020b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ba:	2302      	movs	r3, #2
 80020bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020be:	2300      	movs	r3, #0
 80020c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c2:	2300      	movs	r3, #0
 80020c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80020c6:	2302      	movs	r3, #2
 80020c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ca:	f107 0314 	add.w	r3, r7, #20
 80020ce:	4619      	mov	r1, r3
 80020d0:	4809      	ldr	r0, [pc, #36]	@ (80020f8 <HAL_TIM_Base_MspInit+0x9c>)
 80020d2:	f000 fc65 	bl	80029a0 <HAL_GPIO_Init>

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80020d6:	2200      	movs	r2, #0
 80020d8:	2100      	movs	r1, #0
 80020da:	2032      	movs	r0, #50	@ 0x32
 80020dc:	f000 fb97 	bl	800280e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80020e0:	2032      	movs	r0, #50	@ 0x32
 80020e2:	f000 fbb0 	bl	8002846 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM5_MspInit 1 */

  }

}
 80020e6:	bf00      	nop
 80020e8:	3728      	adds	r7, #40	@ 0x28
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	40000c00 	.word	0x40000c00
 80020f4:	40023800 	.word	0x40023800
 80020f8:	40020000 	.word	0x40020000

080020fc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b088      	sub	sp, #32
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002104:	f107 030c 	add.w	r3, r7, #12
 8002108:	2200      	movs	r2, #0
 800210a:	601a      	str	r2, [r3, #0]
 800210c:	605a      	str	r2, [r3, #4]
 800210e:	609a      	str	r2, [r3, #8]
 8002110:	60da      	str	r2, [r3, #12]
 8002112:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a12      	ldr	r2, [pc, #72]	@ (8002164 <HAL_TIM_MspPostInit+0x68>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d11e      	bne.n	800215c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800211e:	2300      	movs	r3, #0
 8002120:	60bb      	str	r3, [r7, #8]
 8002122:	4b11      	ldr	r3, [pc, #68]	@ (8002168 <HAL_TIM_MspPostInit+0x6c>)
 8002124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002126:	4a10      	ldr	r2, [pc, #64]	@ (8002168 <HAL_TIM_MspPostInit+0x6c>)
 8002128:	f043 0301 	orr.w	r3, r3, #1
 800212c:	6313      	str	r3, [r2, #48]	@ 0x30
 800212e:	4b0e      	ldr	r3, [pc, #56]	@ (8002168 <HAL_TIM_MspPostInit+0x6c>)
 8002130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002132:	f003 0301 	and.w	r3, r3, #1
 8002136:	60bb      	str	r3, [r7, #8]
 8002138:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 800213a:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 800213e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002140:	2302      	movs	r3, #2
 8002142:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002144:	2300      	movs	r3, #0
 8002146:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002148:	2300      	movs	r3, #0
 800214a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800214c:	2301      	movs	r3, #1
 800214e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002150:	f107 030c 	add.w	r3, r7, #12
 8002154:	4619      	mov	r1, r3
 8002156:	4805      	ldr	r0, [pc, #20]	@ (800216c <HAL_TIM_MspPostInit+0x70>)
 8002158:	f000 fc22 	bl	80029a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800215c:	bf00      	nop
 800215e:	3720      	adds	r7, #32
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	40010000 	.word	0x40010000
 8002168:	40023800 	.word	0x40023800
 800216c:	40020000 	.word	0x40020000

08002170 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b08a      	sub	sp, #40	@ 0x28
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002178:	f107 0314 	add.w	r3, r7, #20
 800217c:	2200      	movs	r2, #0
 800217e:	601a      	str	r2, [r3, #0]
 8002180:	605a      	str	r2, [r3, #4]
 8002182:	609a      	str	r2, [r3, #8]
 8002184:	60da      	str	r2, [r3, #12]
 8002186:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a2c      	ldr	r2, [pc, #176]	@ (8002240 <HAL_UART_MspInit+0xd0>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d152      	bne.n	8002238 <HAL_UART_MspInit+0xc8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002192:	2300      	movs	r3, #0
 8002194:	613b      	str	r3, [r7, #16]
 8002196:	4b2b      	ldr	r3, [pc, #172]	@ (8002244 <HAL_UART_MspInit+0xd4>)
 8002198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800219a:	4a2a      	ldr	r2, [pc, #168]	@ (8002244 <HAL_UART_MspInit+0xd4>)
 800219c:	f043 0310 	orr.w	r3, r3, #16
 80021a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80021a2:	4b28      	ldr	r3, [pc, #160]	@ (8002244 <HAL_UART_MspInit+0xd4>)
 80021a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021a6:	f003 0310 	and.w	r3, r3, #16
 80021aa:	613b      	str	r3, [r7, #16]
 80021ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ae:	2300      	movs	r3, #0
 80021b0:	60fb      	str	r3, [r7, #12]
 80021b2:	4b24      	ldr	r3, [pc, #144]	@ (8002244 <HAL_UART_MspInit+0xd4>)
 80021b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b6:	4a23      	ldr	r2, [pc, #140]	@ (8002244 <HAL_UART_MspInit+0xd4>)
 80021b8:	f043 0301 	orr.w	r3, r3, #1
 80021bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80021be:	4b21      	ldr	r3, [pc, #132]	@ (8002244 <HAL_UART_MspInit+0xd4>)
 80021c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c2:	f003 0301 	and.w	r3, r3, #1
 80021c6:	60fb      	str	r3, [r7, #12]
 80021c8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021ca:	2300      	movs	r3, #0
 80021cc:	60bb      	str	r3, [r7, #8]
 80021ce:	4b1d      	ldr	r3, [pc, #116]	@ (8002244 <HAL_UART_MspInit+0xd4>)
 80021d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d2:	4a1c      	ldr	r2, [pc, #112]	@ (8002244 <HAL_UART_MspInit+0xd4>)
 80021d4:	f043 0302 	orr.w	r3, r3, #2
 80021d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80021da:	4b1a      	ldr	r3, [pc, #104]	@ (8002244 <HAL_UART_MspInit+0xd4>)
 80021dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021de:	f003 0302 	and.w	r3, r3, #2
 80021e2:	60bb      	str	r3, [r7, #8]
 80021e4:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA15     ------> USART1_TX
    PB3     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80021e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80021ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ec:	2302      	movs	r3, #2
 80021ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f0:	2300      	movs	r3, #0
 80021f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021f4:	2303      	movs	r3, #3
 80021f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80021f8:	2307      	movs	r3, #7
 80021fa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021fc:	f107 0314 	add.w	r3, r7, #20
 8002200:	4619      	mov	r1, r3
 8002202:	4811      	ldr	r0, [pc, #68]	@ (8002248 <HAL_UART_MspInit+0xd8>)
 8002204:	f000 fbcc 	bl	80029a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002208:	2308      	movs	r3, #8
 800220a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800220c:	2302      	movs	r3, #2
 800220e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002210:	2300      	movs	r3, #0
 8002212:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002214:	2303      	movs	r3, #3
 8002216:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002218:	2307      	movs	r3, #7
 800221a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800221c:	f107 0314 	add.w	r3, r7, #20
 8002220:	4619      	mov	r1, r3
 8002222:	480a      	ldr	r0, [pc, #40]	@ (800224c <HAL_UART_MspInit+0xdc>)
 8002224:	f000 fbbc 	bl	80029a0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002228:	2200      	movs	r2, #0
 800222a:	2100      	movs	r1, #0
 800222c:	2025      	movs	r0, #37	@ 0x25
 800222e:	f000 faee 	bl	800280e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002232:	2025      	movs	r0, #37	@ 0x25
 8002234:	f000 fb07 	bl	8002846 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8002238:	bf00      	nop
 800223a:	3728      	adds	r7, #40	@ 0x28
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	40011000 	.word	0x40011000
 8002244:	40023800 	.word	0x40023800
 8002248:	40020000 	.word	0x40020000
 800224c:	40020400 	.word	0x40020400

08002250 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002254:	bf00      	nop
 8002256:	e7fd      	b.n	8002254 <NMI_Handler+0x4>

08002258 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800225c:	bf00      	nop
 800225e:	e7fd      	b.n	800225c <HardFault_Handler+0x4>

08002260 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002264:	bf00      	nop
 8002266:	e7fd      	b.n	8002264 <MemManage_Handler+0x4>

08002268 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800226c:	bf00      	nop
 800226e:	e7fd      	b.n	800226c <BusFault_Handler+0x4>

08002270 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002274:	bf00      	nop
 8002276:	e7fd      	b.n	8002274 <UsageFault_Handler+0x4>

08002278 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800227c:	bf00      	nop
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr

08002286 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002286:	b480      	push	{r7}
 8002288:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800228a:	bf00      	nop
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr

08002294 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002298:	bf00      	nop
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr

080022a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022a2:	b580      	push	{r7, lr}
 80022a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022a6:	f000 f993 	bl	80025d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022aa:	bf00      	nop
 80022ac:	bd80      	pop	{r7, pc}
	...

080022b0 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80022b4:	4802      	ldr	r0, [pc, #8]	@ (80022c0 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80022b6:	f001 fec3 	bl	8004040 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80022ba:	bf00      	nop
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	20000244 	.word	0x20000244

080022c4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80022c8:	4802      	ldr	r0, [pc, #8]	@ (80022d4 <TIM2_IRQHandler+0x10>)
 80022ca:	f001 feb9 	bl	8004040 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80022ce:	bf00      	nop
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	2000028c 	.word	0x2000028c

080022d8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80022dc:	4802      	ldr	r0, [pc, #8]	@ (80022e8 <TIM3_IRQHandler+0x10>)
 80022de:	f001 feaf 	bl	8004040 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80022e2:	bf00      	nop
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	200002d4 	.word	0x200002d4

080022ec <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80022f0:	4802      	ldr	r0, [pc, #8]	@ (80022fc <TIM4_IRQHandler+0x10>)
 80022f2:	f001 fea5 	bl	8004040 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80022f6:	bf00      	nop
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	2000031c 	.word	0x2000031c

08002300 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002304:	4802      	ldr	r0, [pc, #8]	@ (8002310 <USART1_IRQHandler+0x10>)
 8002306:	f002 ff5d 	bl	80051c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800230a:	bf00      	nop
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	200003ac 	.word	0x200003ac

08002314 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002318:	4802      	ldr	r0, [pc, #8]	@ (8002324 <TIM5_IRQHandler+0x10>)
 800231a:	f001 fe91 	bl	8004040 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800231e:	bf00      	nop
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	20000364 	.word	0x20000364

08002328 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
  return 1;
 800232c:	2301      	movs	r3, #1
}
 800232e:	4618      	mov	r0, r3
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr

08002338 <_kill>:

int _kill(int pid, int sig)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
 8002340:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002342:	f004 fdf1 	bl	8006f28 <__errno>
 8002346:	4603      	mov	r3, r0
 8002348:	2216      	movs	r2, #22
 800234a:	601a      	str	r2, [r3, #0]
  return -1;
 800234c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002350:	4618      	mov	r0, r3
 8002352:	3708      	adds	r7, #8
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}

08002358 <_exit>:

void _exit (int status)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002360:	f04f 31ff 	mov.w	r1, #4294967295
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	f7ff ffe7 	bl	8002338 <_kill>
  while (1) {}    /* Make sure we hang here */
 800236a:	bf00      	nop
 800236c:	e7fd      	b.n	800236a <_exit+0x12>

0800236e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800236e:	b580      	push	{r7, lr}
 8002370:	b086      	sub	sp, #24
 8002372:	af00      	add	r7, sp, #0
 8002374:	60f8      	str	r0, [r7, #12]
 8002376:	60b9      	str	r1, [r7, #8]
 8002378:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800237a:	2300      	movs	r3, #0
 800237c:	617b      	str	r3, [r7, #20]
 800237e:	e00a      	b.n	8002396 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002380:	f3af 8000 	nop.w
 8002384:	4601      	mov	r1, r0
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	1c5a      	adds	r2, r3, #1
 800238a:	60ba      	str	r2, [r7, #8]
 800238c:	b2ca      	uxtb	r2, r1
 800238e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	3301      	adds	r3, #1
 8002394:	617b      	str	r3, [r7, #20]
 8002396:	697a      	ldr	r2, [r7, #20]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	429a      	cmp	r2, r3
 800239c:	dbf0      	blt.n	8002380 <_read+0x12>
  }

  return len;
 800239e:	687b      	ldr	r3, [r7, #4]
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3718      	adds	r7, #24
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}

080023a8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b086      	sub	sp, #24
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	60f8      	str	r0, [r7, #12]
 80023b0:	60b9      	str	r1, [r7, #8]
 80023b2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023b4:	2300      	movs	r3, #0
 80023b6:	617b      	str	r3, [r7, #20]
 80023b8:	e009      	b.n	80023ce <_write+0x26>
  {
    __io_putchar(*ptr++);
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	1c5a      	adds	r2, r3, #1
 80023be:	60ba      	str	r2, [r7, #8]
 80023c0:	781b      	ldrb	r3, [r3, #0]
 80023c2:	4618      	mov	r0, r3
 80023c4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	3301      	adds	r3, #1
 80023cc:	617b      	str	r3, [r7, #20]
 80023ce:	697a      	ldr	r2, [r7, #20]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	429a      	cmp	r2, r3
 80023d4:	dbf1      	blt.n	80023ba <_write+0x12>
  }
  return len;
 80023d6:	687b      	ldr	r3, [r7, #4]
}
 80023d8:	4618      	mov	r0, r3
 80023da:	3718      	adds	r7, #24
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}

080023e0 <_close>:

int _close(int file)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b083      	sub	sp, #12
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80023e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	370c      	adds	r7, #12
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr

080023f8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002408:	605a      	str	r2, [r3, #4]
  return 0;
 800240a:	2300      	movs	r3, #0
}
 800240c:	4618      	mov	r0, r3
 800240e:	370c      	adds	r7, #12
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr

08002418 <_isatty>:

int _isatty(int file)
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002420:	2301      	movs	r3, #1
}
 8002422:	4618      	mov	r0, r3
 8002424:	370c      	adds	r7, #12
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr

0800242e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800242e:	b480      	push	{r7}
 8002430:	b085      	sub	sp, #20
 8002432:	af00      	add	r7, sp, #0
 8002434:	60f8      	str	r0, [r7, #12]
 8002436:	60b9      	str	r1, [r7, #8]
 8002438:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800243a:	2300      	movs	r3, #0
}
 800243c:	4618      	mov	r0, r3
 800243e:	3714      	adds	r7, #20
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b086      	sub	sp, #24
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002450:	4a14      	ldr	r2, [pc, #80]	@ (80024a4 <_sbrk+0x5c>)
 8002452:	4b15      	ldr	r3, [pc, #84]	@ (80024a8 <_sbrk+0x60>)
 8002454:	1ad3      	subs	r3, r2, r3
 8002456:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800245c:	4b13      	ldr	r3, [pc, #76]	@ (80024ac <_sbrk+0x64>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d102      	bne.n	800246a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002464:	4b11      	ldr	r3, [pc, #68]	@ (80024ac <_sbrk+0x64>)
 8002466:	4a12      	ldr	r2, [pc, #72]	@ (80024b0 <_sbrk+0x68>)
 8002468:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800246a:	4b10      	ldr	r3, [pc, #64]	@ (80024ac <_sbrk+0x64>)
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	4413      	add	r3, r2
 8002472:	693a      	ldr	r2, [r7, #16]
 8002474:	429a      	cmp	r2, r3
 8002476:	d207      	bcs.n	8002488 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002478:	f004 fd56 	bl	8006f28 <__errno>
 800247c:	4603      	mov	r3, r0
 800247e:	220c      	movs	r2, #12
 8002480:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002482:	f04f 33ff 	mov.w	r3, #4294967295
 8002486:	e009      	b.n	800249c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002488:	4b08      	ldr	r3, [pc, #32]	@ (80024ac <_sbrk+0x64>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800248e:	4b07      	ldr	r3, [pc, #28]	@ (80024ac <_sbrk+0x64>)
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4413      	add	r3, r2
 8002496:	4a05      	ldr	r2, [pc, #20]	@ (80024ac <_sbrk+0x64>)
 8002498:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800249a:	68fb      	ldr	r3, [r7, #12]
}
 800249c:	4618      	mov	r0, r3
 800249e:	3718      	adds	r7, #24
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	20020000 	.word	0x20020000
 80024a8:	00000400 	.word	0x00000400
 80024ac:	20000454 	.word	0x20000454
 80024b0:	200005a8 	.word	0x200005a8

080024b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024b8:	4b06      	ldr	r3, [pc, #24]	@ (80024d4 <SystemInit+0x20>)
 80024ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024be:	4a05      	ldr	r2, [pc, #20]	@ (80024d4 <SystemInit+0x20>)
 80024c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80024c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024c8:	bf00      	nop
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr
 80024d2:	bf00      	nop
 80024d4:	e000ed00 	.word	0xe000ed00

080024d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80024d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002510 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80024dc:	f7ff ffea 	bl	80024b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024e0:	480c      	ldr	r0, [pc, #48]	@ (8002514 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80024e2:	490d      	ldr	r1, [pc, #52]	@ (8002518 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80024e4:	4a0d      	ldr	r2, [pc, #52]	@ (800251c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80024e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024e8:	e002      	b.n	80024f0 <LoopCopyDataInit>

080024ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024ee:	3304      	adds	r3, #4

080024f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024f4:	d3f9      	bcc.n	80024ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002520 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80024f8:	4c0a      	ldr	r4, [pc, #40]	@ (8002524 <LoopFillZerobss+0x22>)
  movs r3, #0
 80024fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024fc:	e001      	b.n	8002502 <LoopFillZerobss>

080024fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002500:	3204      	adds	r2, #4

08002502 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002502:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002504:	d3fb      	bcc.n	80024fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002506:	f004 fd15 	bl	8006f34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800250a:	f7fe fd73 	bl	8000ff4 <main>
  bx  lr    
 800250e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002510:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002514:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002518:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800251c:	0800aaf0 	.word	0x0800aaf0
  ldr r2, =_sbss
 8002520:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002524:	200005a8 	.word	0x200005a8

08002528 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002528:	e7fe      	b.n	8002528 <ADC_IRQHandler>
	...

0800252c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002530:	4b0e      	ldr	r3, [pc, #56]	@ (800256c <HAL_Init+0x40>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a0d      	ldr	r2, [pc, #52]	@ (800256c <HAL_Init+0x40>)
 8002536:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800253a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800253c:	4b0b      	ldr	r3, [pc, #44]	@ (800256c <HAL_Init+0x40>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a0a      	ldr	r2, [pc, #40]	@ (800256c <HAL_Init+0x40>)
 8002542:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002546:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002548:	4b08      	ldr	r3, [pc, #32]	@ (800256c <HAL_Init+0x40>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a07      	ldr	r2, [pc, #28]	@ (800256c <HAL_Init+0x40>)
 800254e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002552:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002554:	2003      	movs	r0, #3
 8002556:	f000 f94f 	bl	80027f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800255a:	200f      	movs	r0, #15
 800255c:	f000 f808 	bl	8002570 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002560:	f7ff fc1c 	bl	8001d9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002564:	2300      	movs	r3, #0
}
 8002566:	4618      	mov	r0, r3
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	40023c00 	.word	0x40023c00

08002570 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002578:	4b12      	ldr	r3, [pc, #72]	@ (80025c4 <HAL_InitTick+0x54>)
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	4b12      	ldr	r3, [pc, #72]	@ (80025c8 <HAL_InitTick+0x58>)
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	4619      	mov	r1, r3
 8002582:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002586:	fbb3 f3f1 	udiv	r3, r3, r1
 800258a:	fbb2 f3f3 	udiv	r3, r2, r3
 800258e:	4618      	mov	r0, r3
 8002590:	f000 f967 	bl	8002862 <HAL_SYSTICK_Config>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d001      	beq.n	800259e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e00e      	b.n	80025bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2b0f      	cmp	r3, #15
 80025a2:	d80a      	bhi.n	80025ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025a4:	2200      	movs	r2, #0
 80025a6:	6879      	ldr	r1, [r7, #4]
 80025a8:	f04f 30ff 	mov.w	r0, #4294967295
 80025ac:	f000 f92f 	bl	800280e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025b0:	4a06      	ldr	r2, [pc, #24]	@ (80025cc <HAL_InitTick+0x5c>)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025b6:	2300      	movs	r3, #0
 80025b8:	e000      	b.n	80025bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3708      	adds	r7, #8
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	20000000 	.word	0x20000000
 80025c8:	20000008 	.word	0x20000008
 80025cc:	20000004 	.word	0x20000004

080025d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025d0:	b480      	push	{r7}
 80025d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025d4:	4b06      	ldr	r3, [pc, #24]	@ (80025f0 <HAL_IncTick+0x20>)
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	461a      	mov	r2, r3
 80025da:	4b06      	ldr	r3, [pc, #24]	@ (80025f4 <HAL_IncTick+0x24>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4413      	add	r3, r2
 80025e0:	4a04      	ldr	r2, [pc, #16]	@ (80025f4 <HAL_IncTick+0x24>)
 80025e2:	6013      	str	r3, [r2, #0]
}
 80025e4:	bf00      	nop
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop
 80025f0:	20000008 	.word	0x20000008
 80025f4:	20000458 	.word	0x20000458

080025f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
  return uwTick;
 80025fc:	4b03      	ldr	r3, [pc, #12]	@ (800260c <HAL_GetTick+0x14>)
 80025fe:	681b      	ldr	r3, [r3, #0]
}
 8002600:	4618      	mov	r0, r3
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	20000458 	.word	0x20000458

08002610 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b084      	sub	sp, #16
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002618:	f7ff ffee 	bl	80025f8 <HAL_GetTick>
 800261c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002628:	d005      	beq.n	8002636 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800262a:	4b0a      	ldr	r3, [pc, #40]	@ (8002654 <HAL_Delay+0x44>)
 800262c:	781b      	ldrb	r3, [r3, #0]
 800262e:	461a      	mov	r2, r3
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	4413      	add	r3, r2
 8002634:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002636:	bf00      	nop
 8002638:	f7ff ffde 	bl	80025f8 <HAL_GetTick>
 800263c:	4602      	mov	r2, r0
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	68fa      	ldr	r2, [r7, #12]
 8002644:	429a      	cmp	r2, r3
 8002646:	d8f7      	bhi.n	8002638 <HAL_Delay+0x28>
  {
  }
}
 8002648:	bf00      	nop
 800264a:	bf00      	nop
 800264c:	3710      	adds	r7, #16
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	20000008 	.word	0x20000008

08002658 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002658:	b480      	push	{r7}
 800265a:	b085      	sub	sp, #20
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	f003 0307 	and.w	r3, r3, #7
 8002666:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002668:	4b0c      	ldr	r3, [pc, #48]	@ (800269c <__NVIC_SetPriorityGrouping+0x44>)
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800266e:	68ba      	ldr	r2, [r7, #8]
 8002670:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002674:	4013      	ands	r3, r2
 8002676:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002680:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002684:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002688:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800268a:	4a04      	ldr	r2, [pc, #16]	@ (800269c <__NVIC_SetPriorityGrouping+0x44>)
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	60d3      	str	r3, [r2, #12]
}
 8002690:	bf00      	nop
 8002692:	3714      	adds	r7, #20
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr
 800269c:	e000ed00 	.word	0xe000ed00

080026a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026a4:	4b04      	ldr	r3, [pc, #16]	@ (80026b8 <__NVIC_GetPriorityGrouping+0x18>)
 80026a6:	68db      	ldr	r3, [r3, #12]
 80026a8:	0a1b      	lsrs	r3, r3, #8
 80026aa:	f003 0307 	and.w	r3, r3, #7
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr
 80026b8:	e000ed00 	.word	0xe000ed00

080026bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026bc:	b480      	push	{r7}
 80026be:	b083      	sub	sp, #12
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	4603      	mov	r3, r0
 80026c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	db0b      	blt.n	80026e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026ce:	79fb      	ldrb	r3, [r7, #7]
 80026d0:	f003 021f 	and.w	r2, r3, #31
 80026d4:	4907      	ldr	r1, [pc, #28]	@ (80026f4 <__NVIC_EnableIRQ+0x38>)
 80026d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026da:	095b      	lsrs	r3, r3, #5
 80026dc:	2001      	movs	r0, #1
 80026de:	fa00 f202 	lsl.w	r2, r0, r2
 80026e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80026e6:	bf00      	nop
 80026e8:	370c      	adds	r7, #12
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	e000e100 	.word	0xe000e100

080026f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	4603      	mov	r3, r0
 8002700:	6039      	str	r1, [r7, #0]
 8002702:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002704:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002708:	2b00      	cmp	r3, #0
 800270a:	db0a      	blt.n	8002722 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	b2da      	uxtb	r2, r3
 8002710:	490c      	ldr	r1, [pc, #48]	@ (8002744 <__NVIC_SetPriority+0x4c>)
 8002712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002716:	0112      	lsls	r2, r2, #4
 8002718:	b2d2      	uxtb	r2, r2
 800271a:	440b      	add	r3, r1
 800271c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002720:	e00a      	b.n	8002738 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	b2da      	uxtb	r2, r3
 8002726:	4908      	ldr	r1, [pc, #32]	@ (8002748 <__NVIC_SetPriority+0x50>)
 8002728:	79fb      	ldrb	r3, [r7, #7]
 800272a:	f003 030f 	and.w	r3, r3, #15
 800272e:	3b04      	subs	r3, #4
 8002730:	0112      	lsls	r2, r2, #4
 8002732:	b2d2      	uxtb	r2, r2
 8002734:	440b      	add	r3, r1
 8002736:	761a      	strb	r2, [r3, #24]
}
 8002738:	bf00      	nop
 800273a:	370c      	adds	r7, #12
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr
 8002744:	e000e100 	.word	0xe000e100
 8002748:	e000ed00 	.word	0xe000ed00

0800274c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800274c:	b480      	push	{r7}
 800274e:	b089      	sub	sp, #36	@ 0x24
 8002750:	af00      	add	r7, sp, #0
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	60b9      	str	r1, [r7, #8]
 8002756:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	f003 0307 	and.w	r3, r3, #7
 800275e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	f1c3 0307 	rsb	r3, r3, #7
 8002766:	2b04      	cmp	r3, #4
 8002768:	bf28      	it	cs
 800276a:	2304      	movcs	r3, #4
 800276c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	3304      	adds	r3, #4
 8002772:	2b06      	cmp	r3, #6
 8002774:	d902      	bls.n	800277c <NVIC_EncodePriority+0x30>
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	3b03      	subs	r3, #3
 800277a:	e000      	b.n	800277e <NVIC_EncodePriority+0x32>
 800277c:	2300      	movs	r3, #0
 800277e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002780:	f04f 32ff 	mov.w	r2, #4294967295
 8002784:	69bb      	ldr	r3, [r7, #24]
 8002786:	fa02 f303 	lsl.w	r3, r2, r3
 800278a:	43da      	mvns	r2, r3
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	401a      	ands	r2, r3
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002794:	f04f 31ff 	mov.w	r1, #4294967295
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	fa01 f303 	lsl.w	r3, r1, r3
 800279e:	43d9      	mvns	r1, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027a4:	4313      	orrs	r3, r2
         );
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3724      	adds	r7, #36	@ 0x24
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
	...

080027b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b082      	sub	sp, #8
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	3b01      	subs	r3, #1
 80027c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027c4:	d301      	bcc.n	80027ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027c6:	2301      	movs	r3, #1
 80027c8:	e00f      	b.n	80027ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027ca:	4a0a      	ldr	r2, [pc, #40]	@ (80027f4 <SysTick_Config+0x40>)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	3b01      	subs	r3, #1
 80027d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027d2:	210f      	movs	r1, #15
 80027d4:	f04f 30ff 	mov.w	r0, #4294967295
 80027d8:	f7ff ff8e 	bl	80026f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027dc:	4b05      	ldr	r3, [pc, #20]	@ (80027f4 <SysTick_Config+0x40>)
 80027de:	2200      	movs	r2, #0
 80027e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027e2:	4b04      	ldr	r3, [pc, #16]	@ (80027f4 <SysTick_Config+0x40>)
 80027e4:	2207      	movs	r2, #7
 80027e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027e8:	2300      	movs	r3, #0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3708      	adds	r7, #8
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	e000e010 	.word	0xe000e010

080027f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b082      	sub	sp, #8
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002800:	6878      	ldr	r0, [r7, #4]
 8002802:	f7ff ff29 	bl	8002658 <__NVIC_SetPriorityGrouping>
}
 8002806:	bf00      	nop
 8002808:	3708      	adds	r7, #8
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}

0800280e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800280e:	b580      	push	{r7, lr}
 8002810:	b086      	sub	sp, #24
 8002812:	af00      	add	r7, sp, #0
 8002814:	4603      	mov	r3, r0
 8002816:	60b9      	str	r1, [r7, #8]
 8002818:	607a      	str	r2, [r7, #4]
 800281a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800281c:	2300      	movs	r3, #0
 800281e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002820:	f7ff ff3e 	bl	80026a0 <__NVIC_GetPriorityGrouping>
 8002824:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	68b9      	ldr	r1, [r7, #8]
 800282a:	6978      	ldr	r0, [r7, #20]
 800282c:	f7ff ff8e 	bl	800274c <NVIC_EncodePriority>
 8002830:	4602      	mov	r2, r0
 8002832:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002836:	4611      	mov	r1, r2
 8002838:	4618      	mov	r0, r3
 800283a:	f7ff ff5d 	bl	80026f8 <__NVIC_SetPriority>
}
 800283e:	bf00      	nop
 8002840:	3718      	adds	r7, #24
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}

08002846 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002846:	b580      	push	{r7, lr}
 8002848:	b082      	sub	sp, #8
 800284a:	af00      	add	r7, sp, #0
 800284c:	4603      	mov	r3, r0
 800284e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002850:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002854:	4618      	mov	r0, r3
 8002856:	f7ff ff31 	bl	80026bc <__NVIC_EnableIRQ>
}
 800285a:	bf00      	nop
 800285c:	3708      	adds	r7, #8
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}

08002862 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002862:	b580      	push	{r7, lr}
 8002864:	b082      	sub	sp, #8
 8002866:	af00      	add	r7, sp, #0
 8002868:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f7ff ffa2 	bl	80027b4 <SysTick_Config>
 8002870:	4603      	mov	r3, r0
}
 8002872:	4618      	mov	r0, r3
 8002874:	3708      	adds	r7, #8
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}

0800287a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800287a:	b580      	push	{r7, lr}
 800287c:	b084      	sub	sp, #16
 800287e:	af00      	add	r7, sp, #0
 8002880:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002886:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002888:	f7ff feb6 	bl	80025f8 <HAL_GetTick>
 800288c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002894:	b2db      	uxtb	r3, r3
 8002896:	2b02      	cmp	r3, #2
 8002898:	d008      	beq.n	80028ac <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2280      	movs	r2, #128	@ 0x80
 800289e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2200      	movs	r2, #0
 80028a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e052      	b.n	8002952 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f022 0216 	bic.w	r2, r2, #22
 80028ba:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	695a      	ldr	r2, [r3, #20]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80028ca:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d103      	bne.n	80028dc <HAL_DMA_Abort+0x62>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d007      	beq.n	80028ec <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f022 0208 	bic.w	r2, r2, #8
 80028ea:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f022 0201 	bic.w	r2, r2, #1
 80028fa:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028fc:	e013      	b.n	8002926 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80028fe:	f7ff fe7b 	bl	80025f8 <HAL_GetTick>
 8002902:	4602      	mov	r2, r0
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	1ad3      	subs	r3, r2, r3
 8002908:	2b05      	cmp	r3, #5
 800290a:	d90c      	bls.n	8002926 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2220      	movs	r2, #32
 8002910:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2203      	movs	r2, #3
 8002916:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2200      	movs	r2, #0
 800291e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e015      	b.n	8002952 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f003 0301 	and.w	r3, r3, #1
 8002930:	2b00      	cmp	r3, #0
 8002932:	d1e4      	bne.n	80028fe <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002938:	223f      	movs	r2, #63	@ 0x3f
 800293a:	409a      	lsls	r2, r3
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2201      	movs	r2, #1
 8002944:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2200      	movs	r2, #0
 800294c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002950:	2300      	movs	r3, #0
}
 8002952:	4618      	mov	r0, r3
 8002954:	3710      	adds	r7, #16
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}

0800295a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800295a:	b480      	push	{r7}
 800295c:	b083      	sub	sp, #12
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002968:	b2db      	uxtb	r3, r3
 800296a:	2b02      	cmp	r3, #2
 800296c:	d004      	beq.n	8002978 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2280      	movs	r2, #128	@ 0x80
 8002972:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	e00c      	b.n	8002992 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2205      	movs	r2, #5
 800297c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f022 0201 	bic.w	r2, r2, #1
 800298e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002990:	2300      	movs	r3, #0
}
 8002992:	4618      	mov	r0, r3
 8002994:	370c      	adds	r7, #12
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
	...

080029a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b089      	sub	sp, #36	@ 0x24
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80029aa:	2300      	movs	r3, #0
 80029ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80029ae:	2300      	movs	r3, #0
 80029b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80029b2:	2300      	movs	r3, #0
 80029b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029b6:	2300      	movs	r3, #0
 80029b8:	61fb      	str	r3, [r7, #28]
 80029ba:	e159      	b.n	8002c70 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80029bc:	2201      	movs	r2, #1
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	fa02 f303 	lsl.w	r3, r2, r3
 80029c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	697a      	ldr	r2, [r7, #20]
 80029cc:	4013      	ands	r3, r2
 80029ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80029d0:	693a      	ldr	r2, [r7, #16]
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	429a      	cmp	r2, r3
 80029d6:	f040 8148 	bne.w	8002c6a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f003 0303 	and.w	r3, r3, #3
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d005      	beq.n	80029f2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80029ee:	2b02      	cmp	r3, #2
 80029f0:	d130      	bne.n	8002a54 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80029f8:	69fb      	ldr	r3, [r7, #28]
 80029fa:	005b      	lsls	r3, r3, #1
 80029fc:	2203      	movs	r2, #3
 80029fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002a02:	43db      	mvns	r3, r3
 8002a04:	69ba      	ldr	r2, [r7, #24]
 8002a06:	4013      	ands	r3, r2
 8002a08:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	68da      	ldr	r2, [r3, #12]
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	005b      	lsls	r3, r3, #1
 8002a12:	fa02 f303 	lsl.w	r3, r2, r3
 8002a16:	69ba      	ldr	r2, [r7, #24]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	69ba      	ldr	r2, [r7, #24]
 8002a20:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a28:	2201      	movs	r2, #1
 8002a2a:	69fb      	ldr	r3, [r7, #28]
 8002a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a30:	43db      	mvns	r3, r3
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	4013      	ands	r3, r2
 8002a36:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	091b      	lsrs	r3, r3, #4
 8002a3e:	f003 0201 	and.w	r2, r3, #1
 8002a42:	69fb      	ldr	r3, [r7, #28]
 8002a44:	fa02 f303 	lsl.w	r3, r2, r3
 8002a48:	69ba      	ldr	r2, [r7, #24]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	69ba      	ldr	r2, [r7, #24]
 8002a52:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f003 0303 	and.w	r3, r3, #3
 8002a5c:	2b03      	cmp	r3, #3
 8002a5e:	d017      	beq.n	8002a90 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a66:	69fb      	ldr	r3, [r7, #28]
 8002a68:	005b      	lsls	r3, r3, #1
 8002a6a:	2203      	movs	r2, #3
 8002a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a70:	43db      	mvns	r3, r3
 8002a72:	69ba      	ldr	r2, [r7, #24]
 8002a74:	4013      	ands	r3, r2
 8002a76:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	689a      	ldr	r2, [r3, #8]
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	005b      	lsls	r3, r3, #1
 8002a80:	fa02 f303 	lsl.w	r3, r2, r3
 8002a84:	69ba      	ldr	r2, [r7, #24]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	69ba      	ldr	r2, [r7, #24]
 8002a8e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f003 0303 	and.w	r3, r3, #3
 8002a98:	2b02      	cmp	r3, #2
 8002a9a:	d123      	bne.n	8002ae4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a9c:	69fb      	ldr	r3, [r7, #28]
 8002a9e:	08da      	lsrs	r2, r3, #3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	3208      	adds	r2, #8
 8002aa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002aa8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	f003 0307 	and.w	r3, r3, #7
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	220f      	movs	r2, #15
 8002ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab8:	43db      	mvns	r3, r3
 8002aba:	69ba      	ldr	r2, [r7, #24]
 8002abc:	4013      	ands	r3, r2
 8002abe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	691a      	ldr	r2, [r3, #16]
 8002ac4:	69fb      	ldr	r3, [r7, #28]
 8002ac6:	f003 0307 	and.w	r3, r3, #7
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad0:	69ba      	ldr	r2, [r7, #24]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	08da      	lsrs	r2, r3, #3
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	3208      	adds	r2, #8
 8002ade:	69b9      	ldr	r1, [r7, #24]
 8002ae0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	005b      	lsls	r3, r3, #1
 8002aee:	2203      	movs	r2, #3
 8002af0:	fa02 f303 	lsl.w	r3, r2, r3
 8002af4:	43db      	mvns	r3, r3
 8002af6:	69ba      	ldr	r2, [r7, #24]
 8002af8:	4013      	ands	r3, r2
 8002afa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f003 0203 	and.w	r2, r3, #3
 8002b04:	69fb      	ldr	r3, [r7, #28]
 8002b06:	005b      	lsls	r3, r3, #1
 8002b08:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0c:	69ba      	ldr	r2, [r7, #24]
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	69ba      	ldr	r2, [r7, #24]
 8002b16:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	f000 80a2 	beq.w	8002c6a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b26:	2300      	movs	r3, #0
 8002b28:	60fb      	str	r3, [r7, #12]
 8002b2a:	4b57      	ldr	r3, [pc, #348]	@ (8002c88 <HAL_GPIO_Init+0x2e8>)
 8002b2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b2e:	4a56      	ldr	r2, [pc, #344]	@ (8002c88 <HAL_GPIO_Init+0x2e8>)
 8002b30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b34:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b36:	4b54      	ldr	r3, [pc, #336]	@ (8002c88 <HAL_GPIO_Init+0x2e8>)
 8002b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b3e:	60fb      	str	r3, [r7, #12]
 8002b40:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b42:	4a52      	ldr	r2, [pc, #328]	@ (8002c8c <HAL_GPIO_Init+0x2ec>)
 8002b44:	69fb      	ldr	r3, [r7, #28]
 8002b46:	089b      	lsrs	r3, r3, #2
 8002b48:	3302      	adds	r3, #2
 8002b4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b50:	69fb      	ldr	r3, [r7, #28]
 8002b52:	f003 0303 	and.w	r3, r3, #3
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	220f      	movs	r2, #15
 8002b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5e:	43db      	mvns	r3, r3
 8002b60:	69ba      	ldr	r2, [r7, #24]
 8002b62:	4013      	ands	r3, r2
 8002b64:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	4a49      	ldr	r2, [pc, #292]	@ (8002c90 <HAL_GPIO_Init+0x2f0>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d019      	beq.n	8002ba2 <HAL_GPIO_Init+0x202>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4a48      	ldr	r2, [pc, #288]	@ (8002c94 <HAL_GPIO_Init+0x2f4>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d013      	beq.n	8002b9e <HAL_GPIO_Init+0x1fe>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	4a47      	ldr	r2, [pc, #284]	@ (8002c98 <HAL_GPIO_Init+0x2f8>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d00d      	beq.n	8002b9a <HAL_GPIO_Init+0x1fa>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4a46      	ldr	r2, [pc, #280]	@ (8002c9c <HAL_GPIO_Init+0x2fc>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d007      	beq.n	8002b96 <HAL_GPIO_Init+0x1f6>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	4a45      	ldr	r2, [pc, #276]	@ (8002ca0 <HAL_GPIO_Init+0x300>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d101      	bne.n	8002b92 <HAL_GPIO_Init+0x1f2>
 8002b8e:	2304      	movs	r3, #4
 8002b90:	e008      	b.n	8002ba4 <HAL_GPIO_Init+0x204>
 8002b92:	2307      	movs	r3, #7
 8002b94:	e006      	b.n	8002ba4 <HAL_GPIO_Init+0x204>
 8002b96:	2303      	movs	r3, #3
 8002b98:	e004      	b.n	8002ba4 <HAL_GPIO_Init+0x204>
 8002b9a:	2302      	movs	r3, #2
 8002b9c:	e002      	b.n	8002ba4 <HAL_GPIO_Init+0x204>
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e000      	b.n	8002ba4 <HAL_GPIO_Init+0x204>
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	69fa      	ldr	r2, [r7, #28]
 8002ba6:	f002 0203 	and.w	r2, r2, #3
 8002baa:	0092      	lsls	r2, r2, #2
 8002bac:	4093      	lsls	r3, r2
 8002bae:	69ba      	ldr	r2, [r7, #24]
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002bb4:	4935      	ldr	r1, [pc, #212]	@ (8002c8c <HAL_GPIO_Init+0x2ec>)
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	089b      	lsrs	r3, r3, #2
 8002bba:	3302      	adds	r3, #2
 8002bbc:	69ba      	ldr	r2, [r7, #24]
 8002bbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002bc2:	4b38      	ldr	r3, [pc, #224]	@ (8002ca4 <HAL_GPIO_Init+0x304>)
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	43db      	mvns	r3, r3
 8002bcc:	69ba      	ldr	r2, [r7, #24]
 8002bce:	4013      	ands	r3, r2
 8002bd0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d003      	beq.n	8002be6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002bde:	69ba      	ldr	r2, [r7, #24]
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002be6:	4a2f      	ldr	r2, [pc, #188]	@ (8002ca4 <HAL_GPIO_Init+0x304>)
 8002be8:	69bb      	ldr	r3, [r7, #24]
 8002bea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002bec:	4b2d      	ldr	r3, [pc, #180]	@ (8002ca4 <HAL_GPIO_Init+0x304>)
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	43db      	mvns	r3, r3
 8002bf6:	69ba      	ldr	r2, [r7, #24]
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d003      	beq.n	8002c10 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002c08:	69ba      	ldr	r2, [r7, #24]
 8002c0a:	693b      	ldr	r3, [r7, #16]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c10:	4a24      	ldr	r2, [pc, #144]	@ (8002ca4 <HAL_GPIO_Init+0x304>)
 8002c12:	69bb      	ldr	r3, [r7, #24]
 8002c14:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002c16:	4b23      	ldr	r3, [pc, #140]	@ (8002ca4 <HAL_GPIO_Init+0x304>)
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c1c:	693b      	ldr	r3, [r7, #16]
 8002c1e:	43db      	mvns	r3, r3
 8002c20:	69ba      	ldr	r2, [r7, #24]
 8002c22:	4013      	ands	r3, r2
 8002c24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d003      	beq.n	8002c3a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002c32:	69ba      	ldr	r2, [r7, #24]
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	4313      	orrs	r3, r2
 8002c38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c3a:	4a1a      	ldr	r2, [pc, #104]	@ (8002ca4 <HAL_GPIO_Init+0x304>)
 8002c3c:	69bb      	ldr	r3, [r7, #24]
 8002c3e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c40:	4b18      	ldr	r3, [pc, #96]	@ (8002ca4 <HAL_GPIO_Init+0x304>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	43db      	mvns	r3, r3
 8002c4a:	69ba      	ldr	r2, [r7, #24]
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d003      	beq.n	8002c64 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002c5c:	69ba      	ldr	r2, [r7, #24]
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c64:	4a0f      	ldr	r2, [pc, #60]	@ (8002ca4 <HAL_GPIO_Init+0x304>)
 8002c66:	69bb      	ldr	r3, [r7, #24]
 8002c68:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	3301      	adds	r3, #1
 8002c6e:	61fb      	str	r3, [r7, #28]
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	2b0f      	cmp	r3, #15
 8002c74:	f67f aea2 	bls.w	80029bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c78:	bf00      	nop
 8002c7a:	bf00      	nop
 8002c7c:	3724      	adds	r7, #36	@ 0x24
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr
 8002c86:	bf00      	nop
 8002c88:	40023800 	.word	0x40023800
 8002c8c:	40013800 	.word	0x40013800
 8002c90:	40020000 	.word	0x40020000
 8002c94:	40020400 	.word	0x40020400
 8002c98:	40020800 	.word	0x40020800
 8002c9c:	40020c00 	.word	0x40020c00
 8002ca0:	40021000 	.word	0x40021000
 8002ca4:	40013c00 	.word	0x40013c00

08002ca8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	460b      	mov	r3, r1
 8002cb2:	807b      	strh	r3, [r7, #2]
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002cb8:	787b      	ldrb	r3, [r7, #1]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d003      	beq.n	8002cc6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002cbe:	887a      	ldrh	r2, [r7, #2]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002cc4:	e003      	b.n	8002cce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002cc6:	887b      	ldrh	r3, [r7, #2]
 8002cc8:	041a      	lsls	r2, r3, #16
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	619a      	str	r2, [r3, #24]
}
 8002cce:	bf00      	nop
 8002cd0:	370c      	adds	r7, #12
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd8:	4770      	bx	lr
	...

08002cdc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d101      	bne.n	8002cee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e12b      	b.n	8002f46 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d106      	bne.n	8002d08 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f7ff f872 	bl	8001dec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2224      	movs	r2, #36	@ 0x24
 8002d0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f022 0201 	bic.w	r2, r2, #1
 8002d1e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002d2e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002d3e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002d40:	f000 fd40 	bl	80037c4 <HAL_RCC_GetPCLK1Freq>
 8002d44:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	4a81      	ldr	r2, [pc, #516]	@ (8002f50 <HAL_I2C_Init+0x274>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d807      	bhi.n	8002d60 <HAL_I2C_Init+0x84>
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	4a80      	ldr	r2, [pc, #512]	@ (8002f54 <HAL_I2C_Init+0x278>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	bf94      	ite	ls
 8002d58:	2301      	movls	r3, #1
 8002d5a:	2300      	movhi	r3, #0
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	e006      	b.n	8002d6e <HAL_I2C_Init+0x92>
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	4a7d      	ldr	r2, [pc, #500]	@ (8002f58 <HAL_I2C_Init+0x27c>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	bf94      	ite	ls
 8002d68:	2301      	movls	r3, #1
 8002d6a:	2300      	movhi	r3, #0
 8002d6c:	b2db      	uxtb	r3, r3
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d001      	beq.n	8002d76 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e0e7      	b.n	8002f46 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	4a78      	ldr	r2, [pc, #480]	@ (8002f5c <HAL_I2C_Init+0x280>)
 8002d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d7e:	0c9b      	lsrs	r3, r3, #18
 8002d80:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	68ba      	ldr	r2, [r7, #8]
 8002d92:	430a      	orrs	r2, r1
 8002d94:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	6a1b      	ldr	r3, [r3, #32]
 8002d9c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	4a6a      	ldr	r2, [pc, #424]	@ (8002f50 <HAL_I2C_Init+0x274>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d802      	bhi.n	8002db0 <HAL_I2C_Init+0xd4>
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	3301      	adds	r3, #1
 8002dae:	e009      	b.n	8002dc4 <HAL_I2C_Init+0xe8>
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002db6:	fb02 f303 	mul.w	r3, r2, r3
 8002dba:	4a69      	ldr	r2, [pc, #420]	@ (8002f60 <HAL_I2C_Init+0x284>)
 8002dbc:	fba2 2303 	umull	r2, r3, r2, r3
 8002dc0:	099b      	lsrs	r3, r3, #6
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	687a      	ldr	r2, [r7, #4]
 8002dc6:	6812      	ldr	r2, [r2, #0]
 8002dc8:	430b      	orrs	r3, r1
 8002dca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	69db      	ldr	r3, [r3, #28]
 8002dd2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002dd6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	495c      	ldr	r1, [pc, #368]	@ (8002f50 <HAL_I2C_Init+0x274>)
 8002de0:	428b      	cmp	r3, r1
 8002de2:	d819      	bhi.n	8002e18 <HAL_I2C_Init+0x13c>
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	1e59      	subs	r1, r3, #1
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	005b      	lsls	r3, r3, #1
 8002dee:	fbb1 f3f3 	udiv	r3, r1, r3
 8002df2:	1c59      	adds	r1, r3, #1
 8002df4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002df8:	400b      	ands	r3, r1
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d00a      	beq.n	8002e14 <HAL_I2C_Init+0x138>
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	1e59      	subs	r1, r3, #1
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	005b      	lsls	r3, r3, #1
 8002e08:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e0c:	3301      	adds	r3, #1
 8002e0e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e12:	e051      	b.n	8002eb8 <HAL_I2C_Init+0x1dc>
 8002e14:	2304      	movs	r3, #4
 8002e16:	e04f      	b.n	8002eb8 <HAL_I2C_Init+0x1dc>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d111      	bne.n	8002e44 <HAL_I2C_Init+0x168>
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	1e58      	subs	r0, r3, #1
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6859      	ldr	r1, [r3, #4]
 8002e28:	460b      	mov	r3, r1
 8002e2a:	005b      	lsls	r3, r3, #1
 8002e2c:	440b      	add	r3, r1
 8002e2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e32:	3301      	adds	r3, #1
 8002e34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	bf0c      	ite	eq
 8002e3c:	2301      	moveq	r3, #1
 8002e3e:	2300      	movne	r3, #0
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	e012      	b.n	8002e6a <HAL_I2C_Init+0x18e>
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	1e58      	subs	r0, r3, #1
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6859      	ldr	r1, [r3, #4]
 8002e4c:	460b      	mov	r3, r1
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	440b      	add	r3, r1
 8002e52:	0099      	lsls	r1, r3, #2
 8002e54:	440b      	add	r3, r1
 8002e56:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e5a:	3301      	adds	r3, #1
 8002e5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	bf0c      	ite	eq
 8002e64:	2301      	moveq	r3, #1
 8002e66:	2300      	movne	r3, #0
 8002e68:	b2db      	uxtb	r3, r3
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d001      	beq.n	8002e72 <HAL_I2C_Init+0x196>
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e022      	b.n	8002eb8 <HAL_I2C_Init+0x1dc>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d10e      	bne.n	8002e98 <HAL_I2C_Init+0x1bc>
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	1e58      	subs	r0, r3, #1
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6859      	ldr	r1, [r3, #4]
 8002e82:	460b      	mov	r3, r1
 8002e84:	005b      	lsls	r3, r3, #1
 8002e86:	440b      	add	r3, r1
 8002e88:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e8c:	3301      	adds	r3, #1
 8002e8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e92:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e96:	e00f      	b.n	8002eb8 <HAL_I2C_Init+0x1dc>
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	1e58      	subs	r0, r3, #1
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6859      	ldr	r1, [r3, #4]
 8002ea0:	460b      	mov	r3, r1
 8002ea2:	009b      	lsls	r3, r3, #2
 8002ea4:	440b      	add	r3, r1
 8002ea6:	0099      	lsls	r1, r3, #2
 8002ea8:	440b      	add	r3, r1
 8002eaa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002eae:	3301      	adds	r3, #1
 8002eb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eb4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002eb8:	6879      	ldr	r1, [r7, #4]
 8002eba:	6809      	ldr	r1, [r1, #0]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	69da      	ldr	r2, [r3, #28]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6a1b      	ldr	r3, [r3, #32]
 8002ed2:	431a      	orrs	r2, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	430a      	orrs	r2, r1
 8002eda:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002ee6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	6911      	ldr	r1, [r2, #16]
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	68d2      	ldr	r2, [r2, #12]
 8002ef2:	4311      	orrs	r1, r2
 8002ef4:	687a      	ldr	r2, [r7, #4]
 8002ef6:	6812      	ldr	r2, [r2, #0]
 8002ef8:	430b      	orrs	r3, r1
 8002efa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	68db      	ldr	r3, [r3, #12]
 8002f02:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	695a      	ldr	r2, [r3, #20]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	699b      	ldr	r3, [r3, #24]
 8002f0e:	431a      	orrs	r2, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	430a      	orrs	r2, r1
 8002f16:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f042 0201 	orr.w	r2, r2, #1
 8002f26:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2220      	movs	r2, #32
 8002f32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002f44:	2300      	movs	r3, #0
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3710      	adds	r7, #16
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	000186a0 	.word	0x000186a0
 8002f54:	001e847f 	.word	0x001e847f
 8002f58:	003d08ff 	.word	0x003d08ff
 8002f5c:	431bde83 	.word	0x431bde83
 8002f60:	10624dd3 	.word	0x10624dd3

08002f64 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b086      	sub	sp, #24
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d101      	bne.n	8002f76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e267      	b.n	8003446 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 0301 	and.w	r3, r3, #1
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d075      	beq.n	800306e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002f82:	4b88      	ldr	r3, [pc, #544]	@ (80031a4 <HAL_RCC_OscConfig+0x240>)
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	f003 030c 	and.w	r3, r3, #12
 8002f8a:	2b04      	cmp	r3, #4
 8002f8c:	d00c      	beq.n	8002fa8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f8e:	4b85      	ldr	r3, [pc, #532]	@ (80031a4 <HAL_RCC_OscConfig+0x240>)
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002f96:	2b08      	cmp	r3, #8
 8002f98:	d112      	bne.n	8002fc0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f9a:	4b82      	ldr	r3, [pc, #520]	@ (80031a4 <HAL_RCC_OscConfig+0x240>)
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fa2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002fa6:	d10b      	bne.n	8002fc0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fa8:	4b7e      	ldr	r3, [pc, #504]	@ (80031a4 <HAL_RCC_OscConfig+0x240>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d05b      	beq.n	800306c <HAL_RCC_OscConfig+0x108>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d157      	bne.n	800306c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e242      	b.n	8003446 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fc8:	d106      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x74>
 8002fca:	4b76      	ldr	r3, [pc, #472]	@ (80031a4 <HAL_RCC_OscConfig+0x240>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a75      	ldr	r2, [pc, #468]	@ (80031a4 <HAL_RCC_OscConfig+0x240>)
 8002fd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fd4:	6013      	str	r3, [r2, #0]
 8002fd6:	e01d      	b.n	8003014 <HAL_RCC_OscConfig+0xb0>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002fe0:	d10c      	bne.n	8002ffc <HAL_RCC_OscConfig+0x98>
 8002fe2:	4b70      	ldr	r3, [pc, #448]	@ (80031a4 <HAL_RCC_OscConfig+0x240>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a6f      	ldr	r2, [pc, #444]	@ (80031a4 <HAL_RCC_OscConfig+0x240>)
 8002fe8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002fec:	6013      	str	r3, [r2, #0]
 8002fee:	4b6d      	ldr	r3, [pc, #436]	@ (80031a4 <HAL_RCC_OscConfig+0x240>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a6c      	ldr	r2, [pc, #432]	@ (80031a4 <HAL_RCC_OscConfig+0x240>)
 8002ff4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ff8:	6013      	str	r3, [r2, #0]
 8002ffa:	e00b      	b.n	8003014 <HAL_RCC_OscConfig+0xb0>
 8002ffc:	4b69      	ldr	r3, [pc, #420]	@ (80031a4 <HAL_RCC_OscConfig+0x240>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a68      	ldr	r2, [pc, #416]	@ (80031a4 <HAL_RCC_OscConfig+0x240>)
 8003002:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003006:	6013      	str	r3, [r2, #0]
 8003008:	4b66      	ldr	r3, [pc, #408]	@ (80031a4 <HAL_RCC_OscConfig+0x240>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a65      	ldr	r2, [pc, #404]	@ (80031a4 <HAL_RCC_OscConfig+0x240>)
 800300e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003012:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d013      	beq.n	8003044 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800301c:	f7ff faec 	bl	80025f8 <HAL_GetTick>
 8003020:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003022:	e008      	b.n	8003036 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003024:	f7ff fae8 	bl	80025f8 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	2b64      	cmp	r3, #100	@ 0x64
 8003030:	d901      	bls.n	8003036 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e207      	b.n	8003446 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003036:	4b5b      	ldr	r3, [pc, #364]	@ (80031a4 <HAL_RCC_OscConfig+0x240>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800303e:	2b00      	cmp	r3, #0
 8003040:	d0f0      	beq.n	8003024 <HAL_RCC_OscConfig+0xc0>
 8003042:	e014      	b.n	800306e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003044:	f7ff fad8 	bl	80025f8 <HAL_GetTick>
 8003048:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800304a:	e008      	b.n	800305e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800304c:	f7ff fad4 	bl	80025f8 <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	2b64      	cmp	r3, #100	@ 0x64
 8003058:	d901      	bls.n	800305e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	e1f3      	b.n	8003446 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800305e:	4b51      	ldr	r3, [pc, #324]	@ (80031a4 <HAL_RCC_OscConfig+0x240>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003066:	2b00      	cmp	r3, #0
 8003068:	d1f0      	bne.n	800304c <HAL_RCC_OscConfig+0xe8>
 800306a:	e000      	b.n	800306e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800306c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 0302 	and.w	r3, r3, #2
 8003076:	2b00      	cmp	r3, #0
 8003078:	d063      	beq.n	8003142 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800307a:	4b4a      	ldr	r3, [pc, #296]	@ (80031a4 <HAL_RCC_OscConfig+0x240>)
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	f003 030c 	and.w	r3, r3, #12
 8003082:	2b00      	cmp	r3, #0
 8003084:	d00b      	beq.n	800309e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003086:	4b47      	ldr	r3, [pc, #284]	@ (80031a4 <HAL_RCC_OscConfig+0x240>)
 8003088:	689b      	ldr	r3, [r3, #8]
 800308a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800308e:	2b08      	cmp	r3, #8
 8003090:	d11c      	bne.n	80030cc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003092:	4b44      	ldr	r3, [pc, #272]	@ (80031a4 <HAL_RCC_OscConfig+0x240>)
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d116      	bne.n	80030cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800309e:	4b41      	ldr	r3, [pc, #260]	@ (80031a4 <HAL_RCC_OscConfig+0x240>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0302 	and.w	r3, r3, #2
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d005      	beq.n	80030b6 <HAL_RCC_OscConfig+0x152>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	68db      	ldr	r3, [r3, #12]
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d001      	beq.n	80030b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e1c7      	b.n	8003446 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030b6:	4b3b      	ldr	r3, [pc, #236]	@ (80031a4 <HAL_RCC_OscConfig+0x240>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	691b      	ldr	r3, [r3, #16]
 80030c2:	00db      	lsls	r3, r3, #3
 80030c4:	4937      	ldr	r1, [pc, #220]	@ (80031a4 <HAL_RCC_OscConfig+0x240>)
 80030c6:	4313      	orrs	r3, r2
 80030c8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030ca:	e03a      	b.n	8003142 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d020      	beq.n	8003116 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030d4:	4b34      	ldr	r3, [pc, #208]	@ (80031a8 <HAL_RCC_OscConfig+0x244>)
 80030d6:	2201      	movs	r2, #1
 80030d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030da:	f7ff fa8d 	bl	80025f8 <HAL_GetTick>
 80030de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030e0:	e008      	b.n	80030f4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80030e2:	f7ff fa89 	bl	80025f8 <HAL_GetTick>
 80030e6:	4602      	mov	r2, r0
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	1ad3      	subs	r3, r2, r3
 80030ec:	2b02      	cmp	r3, #2
 80030ee:	d901      	bls.n	80030f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80030f0:	2303      	movs	r3, #3
 80030f2:	e1a8      	b.n	8003446 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030f4:	4b2b      	ldr	r3, [pc, #172]	@ (80031a4 <HAL_RCC_OscConfig+0x240>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0302 	and.w	r3, r3, #2
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d0f0      	beq.n	80030e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003100:	4b28      	ldr	r3, [pc, #160]	@ (80031a4 <HAL_RCC_OscConfig+0x240>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	691b      	ldr	r3, [r3, #16]
 800310c:	00db      	lsls	r3, r3, #3
 800310e:	4925      	ldr	r1, [pc, #148]	@ (80031a4 <HAL_RCC_OscConfig+0x240>)
 8003110:	4313      	orrs	r3, r2
 8003112:	600b      	str	r3, [r1, #0]
 8003114:	e015      	b.n	8003142 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003116:	4b24      	ldr	r3, [pc, #144]	@ (80031a8 <HAL_RCC_OscConfig+0x244>)
 8003118:	2200      	movs	r2, #0
 800311a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800311c:	f7ff fa6c 	bl	80025f8 <HAL_GetTick>
 8003120:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003122:	e008      	b.n	8003136 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003124:	f7ff fa68 	bl	80025f8 <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	2b02      	cmp	r3, #2
 8003130:	d901      	bls.n	8003136 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e187      	b.n	8003446 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003136:	4b1b      	ldr	r3, [pc, #108]	@ (80031a4 <HAL_RCC_OscConfig+0x240>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 0302 	and.w	r3, r3, #2
 800313e:	2b00      	cmp	r3, #0
 8003140:	d1f0      	bne.n	8003124 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0308 	and.w	r3, r3, #8
 800314a:	2b00      	cmp	r3, #0
 800314c:	d036      	beq.n	80031bc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	695b      	ldr	r3, [r3, #20]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d016      	beq.n	8003184 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003156:	4b15      	ldr	r3, [pc, #84]	@ (80031ac <HAL_RCC_OscConfig+0x248>)
 8003158:	2201      	movs	r2, #1
 800315a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800315c:	f7ff fa4c 	bl	80025f8 <HAL_GetTick>
 8003160:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003162:	e008      	b.n	8003176 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003164:	f7ff fa48 	bl	80025f8 <HAL_GetTick>
 8003168:	4602      	mov	r2, r0
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	1ad3      	subs	r3, r2, r3
 800316e:	2b02      	cmp	r3, #2
 8003170:	d901      	bls.n	8003176 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003172:	2303      	movs	r3, #3
 8003174:	e167      	b.n	8003446 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003176:	4b0b      	ldr	r3, [pc, #44]	@ (80031a4 <HAL_RCC_OscConfig+0x240>)
 8003178:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800317a:	f003 0302 	and.w	r3, r3, #2
 800317e:	2b00      	cmp	r3, #0
 8003180:	d0f0      	beq.n	8003164 <HAL_RCC_OscConfig+0x200>
 8003182:	e01b      	b.n	80031bc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003184:	4b09      	ldr	r3, [pc, #36]	@ (80031ac <HAL_RCC_OscConfig+0x248>)
 8003186:	2200      	movs	r2, #0
 8003188:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800318a:	f7ff fa35 	bl	80025f8 <HAL_GetTick>
 800318e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003190:	e00e      	b.n	80031b0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003192:	f7ff fa31 	bl	80025f8 <HAL_GetTick>
 8003196:	4602      	mov	r2, r0
 8003198:	693b      	ldr	r3, [r7, #16]
 800319a:	1ad3      	subs	r3, r2, r3
 800319c:	2b02      	cmp	r3, #2
 800319e:	d907      	bls.n	80031b0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80031a0:	2303      	movs	r3, #3
 80031a2:	e150      	b.n	8003446 <HAL_RCC_OscConfig+0x4e2>
 80031a4:	40023800 	.word	0x40023800
 80031a8:	42470000 	.word	0x42470000
 80031ac:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031b0:	4b88      	ldr	r3, [pc, #544]	@ (80033d4 <HAL_RCC_OscConfig+0x470>)
 80031b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031b4:	f003 0302 	and.w	r3, r3, #2
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d1ea      	bne.n	8003192 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 0304 	and.w	r3, r3, #4
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	f000 8097 	beq.w	80032f8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031ca:	2300      	movs	r3, #0
 80031cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031ce:	4b81      	ldr	r3, [pc, #516]	@ (80033d4 <HAL_RCC_OscConfig+0x470>)
 80031d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d10f      	bne.n	80031fa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031da:	2300      	movs	r3, #0
 80031dc:	60bb      	str	r3, [r7, #8]
 80031de:	4b7d      	ldr	r3, [pc, #500]	@ (80033d4 <HAL_RCC_OscConfig+0x470>)
 80031e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e2:	4a7c      	ldr	r2, [pc, #496]	@ (80033d4 <HAL_RCC_OscConfig+0x470>)
 80031e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80031ea:	4b7a      	ldr	r3, [pc, #488]	@ (80033d4 <HAL_RCC_OscConfig+0x470>)
 80031ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031f2:	60bb      	str	r3, [r7, #8]
 80031f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031f6:	2301      	movs	r3, #1
 80031f8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031fa:	4b77      	ldr	r3, [pc, #476]	@ (80033d8 <HAL_RCC_OscConfig+0x474>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003202:	2b00      	cmp	r3, #0
 8003204:	d118      	bne.n	8003238 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003206:	4b74      	ldr	r3, [pc, #464]	@ (80033d8 <HAL_RCC_OscConfig+0x474>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a73      	ldr	r2, [pc, #460]	@ (80033d8 <HAL_RCC_OscConfig+0x474>)
 800320c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003210:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003212:	f7ff f9f1 	bl	80025f8 <HAL_GetTick>
 8003216:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003218:	e008      	b.n	800322c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800321a:	f7ff f9ed 	bl	80025f8 <HAL_GetTick>
 800321e:	4602      	mov	r2, r0
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	1ad3      	subs	r3, r2, r3
 8003224:	2b02      	cmp	r3, #2
 8003226:	d901      	bls.n	800322c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003228:	2303      	movs	r3, #3
 800322a:	e10c      	b.n	8003446 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800322c:	4b6a      	ldr	r3, [pc, #424]	@ (80033d8 <HAL_RCC_OscConfig+0x474>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003234:	2b00      	cmp	r3, #0
 8003236:	d0f0      	beq.n	800321a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	2b01      	cmp	r3, #1
 800323e:	d106      	bne.n	800324e <HAL_RCC_OscConfig+0x2ea>
 8003240:	4b64      	ldr	r3, [pc, #400]	@ (80033d4 <HAL_RCC_OscConfig+0x470>)
 8003242:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003244:	4a63      	ldr	r2, [pc, #396]	@ (80033d4 <HAL_RCC_OscConfig+0x470>)
 8003246:	f043 0301 	orr.w	r3, r3, #1
 800324a:	6713      	str	r3, [r2, #112]	@ 0x70
 800324c:	e01c      	b.n	8003288 <HAL_RCC_OscConfig+0x324>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	2b05      	cmp	r3, #5
 8003254:	d10c      	bne.n	8003270 <HAL_RCC_OscConfig+0x30c>
 8003256:	4b5f      	ldr	r3, [pc, #380]	@ (80033d4 <HAL_RCC_OscConfig+0x470>)
 8003258:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800325a:	4a5e      	ldr	r2, [pc, #376]	@ (80033d4 <HAL_RCC_OscConfig+0x470>)
 800325c:	f043 0304 	orr.w	r3, r3, #4
 8003260:	6713      	str	r3, [r2, #112]	@ 0x70
 8003262:	4b5c      	ldr	r3, [pc, #368]	@ (80033d4 <HAL_RCC_OscConfig+0x470>)
 8003264:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003266:	4a5b      	ldr	r2, [pc, #364]	@ (80033d4 <HAL_RCC_OscConfig+0x470>)
 8003268:	f043 0301 	orr.w	r3, r3, #1
 800326c:	6713      	str	r3, [r2, #112]	@ 0x70
 800326e:	e00b      	b.n	8003288 <HAL_RCC_OscConfig+0x324>
 8003270:	4b58      	ldr	r3, [pc, #352]	@ (80033d4 <HAL_RCC_OscConfig+0x470>)
 8003272:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003274:	4a57      	ldr	r2, [pc, #348]	@ (80033d4 <HAL_RCC_OscConfig+0x470>)
 8003276:	f023 0301 	bic.w	r3, r3, #1
 800327a:	6713      	str	r3, [r2, #112]	@ 0x70
 800327c:	4b55      	ldr	r3, [pc, #340]	@ (80033d4 <HAL_RCC_OscConfig+0x470>)
 800327e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003280:	4a54      	ldr	r2, [pc, #336]	@ (80033d4 <HAL_RCC_OscConfig+0x470>)
 8003282:	f023 0304 	bic.w	r3, r3, #4
 8003286:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d015      	beq.n	80032bc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003290:	f7ff f9b2 	bl	80025f8 <HAL_GetTick>
 8003294:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003296:	e00a      	b.n	80032ae <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003298:	f7ff f9ae 	bl	80025f8 <HAL_GetTick>
 800329c:	4602      	mov	r2, r0
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	1ad3      	subs	r3, r2, r3
 80032a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d901      	bls.n	80032ae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80032aa:	2303      	movs	r3, #3
 80032ac:	e0cb      	b.n	8003446 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032ae:	4b49      	ldr	r3, [pc, #292]	@ (80033d4 <HAL_RCC_OscConfig+0x470>)
 80032b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032b2:	f003 0302 	and.w	r3, r3, #2
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d0ee      	beq.n	8003298 <HAL_RCC_OscConfig+0x334>
 80032ba:	e014      	b.n	80032e6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032bc:	f7ff f99c 	bl	80025f8 <HAL_GetTick>
 80032c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032c2:	e00a      	b.n	80032da <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032c4:	f7ff f998 	bl	80025f8 <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d901      	bls.n	80032da <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80032d6:	2303      	movs	r3, #3
 80032d8:	e0b5      	b.n	8003446 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032da:	4b3e      	ldr	r3, [pc, #248]	@ (80033d4 <HAL_RCC_OscConfig+0x470>)
 80032dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032de:	f003 0302 	and.w	r3, r3, #2
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d1ee      	bne.n	80032c4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80032e6:	7dfb      	ldrb	r3, [r7, #23]
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d105      	bne.n	80032f8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032ec:	4b39      	ldr	r3, [pc, #228]	@ (80033d4 <HAL_RCC_OscConfig+0x470>)
 80032ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f0:	4a38      	ldr	r2, [pc, #224]	@ (80033d4 <HAL_RCC_OscConfig+0x470>)
 80032f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032f6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	699b      	ldr	r3, [r3, #24]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	f000 80a1 	beq.w	8003444 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003302:	4b34      	ldr	r3, [pc, #208]	@ (80033d4 <HAL_RCC_OscConfig+0x470>)
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	f003 030c 	and.w	r3, r3, #12
 800330a:	2b08      	cmp	r3, #8
 800330c:	d05c      	beq.n	80033c8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	699b      	ldr	r3, [r3, #24]
 8003312:	2b02      	cmp	r3, #2
 8003314:	d141      	bne.n	800339a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003316:	4b31      	ldr	r3, [pc, #196]	@ (80033dc <HAL_RCC_OscConfig+0x478>)
 8003318:	2200      	movs	r2, #0
 800331a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800331c:	f7ff f96c 	bl	80025f8 <HAL_GetTick>
 8003320:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003322:	e008      	b.n	8003336 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003324:	f7ff f968 	bl	80025f8 <HAL_GetTick>
 8003328:	4602      	mov	r2, r0
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	2b02      	cmp	r3, #2
 8003330:	d901      	bls.n	8003336 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003332:	2303      	movs	r3, #3
 8003334:	e087      	b.n	8003446 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003336:	4b27      	ldr	r3, [pc, #156]	@ (80033d4 <HAL_RCC_OscConfig+0x470>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d1f0      	bne.n	8003324 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	69da      	ldr	r2, [r3, #28]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6a1b      	ldr	r3, [r3, #32]
 800334a:	431a      	orrs	r2, r3
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003350:	019b      	lsls	r3, r3, #6
 8003352:	431a      	orrs	r2, r3
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003358:	085b      	lsrs	r3, r3, #1
 800335a:	3b01      	subs	r3, #1
 800335c:	041b      	lsls	r3, r3, #16
 800335e:	431a      	orrs	r2, r3
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003364:	061b      	lsls	r3, r3, #24
 8003366:	491b      	ldr	r1, [pc, #108]	@ (80033d4 <HAL_RCC_OscConfig+0x470>)
 8003368:	4313      	orrs	r3, r2
 800336a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800336c:	4b1b      	ldr	r3, [pc, #108]	@ (80033dc <HAL_RCC_OscConfig+0x478>)
 800336e:	2201      	movs	r2, #1
 8003370:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003372:	f7ff f941 	bl	80025f8 <HAL_GetTick>
 8003376:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003378:	e008      	b.n	800338c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800337a:	f7ff f93d 	bl	80025f8 <HAL_GetTick>
 800337e:	4602      	mov	r2, r0
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	1ad3      	subs	r3, r2, r3
 8003384:	2b02      	cmp	r3, #2
 8003386:	d901      	bls.n	800338c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003388:	2303      	movs	r3, #3
 800338a:	e05c      	b.n	8003446 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800338c:	4b11      	ldr	r3, [pc, #68]	@ (80033d4 <HAL_RCC_OscConfig+0x470>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003394:	2b00      	cmp	r3, #0
 8003396:	d0f0      	beq.n	800337a <HAL_RCC_OscConfig+0x416>
 8003398:	e054      	b.n	8003444 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800339a:	4b10      	ldr	r3, [pc, #64]	@ (80033dc <HAL_RCC_OscConfig+0x478>)
 800339c:	2200      	movs	r2, #0
 800339e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033a0:	f7ff f92a 	bl	80025f8 <HAL_GetTick>
 80033a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033a6:	e008      	b.n	80033ba <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033a8:	f7ff f926 	bl	80025f8 <HAL_GetTick>
 80033ac:	4602      	mov	r2, r0
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	1ad3      	subs	r3, r2, r3
 80033b2:	2b02      	cmp	r3, #2
 80033b4:	d901      	bls.n	80033ba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80033b6:	2303      	movs	r3, #3
 80033b8:	e045      	b.n	8003446 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033ba:	4b06      	ldr	r3, [pc, #24]	@ (80033d4 <HAL_RCC_OscConfig+0x470>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d1f0      	bne.n	80033a8 <HAL_RCC_OscConfig+0x444>
 80033c6:	e03d      	b.n	8003444 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	699b      	ldr	r3, [r3, #24]
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d107      	bne.n	80033e0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	e038      	b.n	8003446 <HAL_RCC_OscConfig+0x4e2>
 80033d4:	40023800 	.word	0x40023800
 80033d8:	40007000 	.word	0x40007000
 80033dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80033e0:	4b1b      	ldr	r3, [pc, #108]	@ (8003450 <HAL_RCC_OscConfig+0x4ec>)
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	699b      	ldr	r3, [r3, #24]
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d028      	beq.n	8003440 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033f8:	429a      	cmp	r2, r3
 80033fa:	d121      	bne.n	8003440 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003406:	429a      	cmp	r2, r3
 8003408:	d11a      	bne.n	8003440 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800340a:	68fa      	ldr	r2, [r7, #12]
 800340c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003410:	4013      	ands	r3, r2
 8003412:	687a      	ldr	r2, [r7, #4]
 8003414:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003416:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003418:	4293      	cmp	r3, r2
 800341a:	d111      	bne.n	8003440 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003426:	085b      	lsrs	r3, r3, #1
 8003428:	3b01      	subs	r3, #1
 800342a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800342c:	429a      	cmp	r2, r3
 800342e:	d107      	bne.n	8003440 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800343a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800343c:	429a      	cmp	r2, r3
 800343e:	d001      	beq.n	8003444 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	e000      	b.n	8003446 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003444:	2300      	movs	r3, #0
}
 8003446:	4618      	mov	r0, r3
 8003448:	3718      	adds	r7, #24
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
 800344e:	bf00      	nop
 8003450:	40023800 	.word	0x40023800

08003454 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b084      	sub	sp, #16
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
 800345c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d101      	bne.n	8003468 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e0cc      	b.n	8003602 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003468:	4b68      	ldr	r3, [pc, #416]	@ (800360c <HAL_RCC_ClockConfig+0x1b8>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 0307 	and.w	r3, r3, #7
 8003470:	683a      	ldr	r2, [r7, #0]
 8003472:	429a      	cmp	r2, r3
 8003474:	d90c      	bls.n	8003490 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003476:	4b65      	ldr	r3, [pc, #404]	@ (800360c <HAL_RCC_ClockConfig+0x1b8>)
 8003478:	683a      	ldr	r2, [r7, #0]
 800347a:	b2d2      	uxtb	r2, r2
 800347c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800347e:	4b63      	ldr	r3, [pc, #396]	@ (800360c <HAL_RCC_ClockConfig+0x1b8>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 0307 	and.w	r3, r3, #7
 8003486:	683a      	ldr	r2, [r7, #0]
 8003488:	429a      	cmp	r2, r3
 800348a:	d001      	beq.n	8003490 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	e0b8      	b.n	8003602 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f003 0302 	and.w	r3, r3, #2
 8003498:	2b00      	cmp	r3, #0
 800349a:	d020      	beq.n	80034de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 0304 	and.w	r3, r3, #4
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d005      	beq.n	80034b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034a8:	4b59      	ldr	r3, [pc, #356]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	4a58      	ldr	r2, [pc, #352]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80034ae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80034b2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0308 	and.w	r3, r3, #8
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d005      	beq.n	80034cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034c0:	4b53      	ldr	r3, [pc, #332]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	4a52      	ldr	r2, [pc, #328]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80034c6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80034ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034cc:	4b50      	ldr	r3, [pc, #320]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	494d      	ldr	r1, [pc, #308]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80034da:	4313      	orrs	r3, r2
 80034dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0301 	and.w	r3, r3, #1
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d044      	beq.n	8003574 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d107      	bne.n	8003502 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034f2:	4b47      	ldr	r3, [pc, #284]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d119      	bne.n	8003532 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e07f      	b.n	8003602 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	2b02      	cmp	r3, #2
 8003508:	d003      	beq.n	8003512 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800350e:	2b03      	cmp	r3, #3
 8003510:	d107      	bne.n	8003522 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003512:	4b3f      	ldr	r3, [pc, #252]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800351a:	2b00      	cmp	r3, #0
 800351c:	d109      	bne.n	8003532 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	e06f      	b.n	8003602 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003522:	4b3b      	ldr	r3, [pc, #236]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f003 0302 	and.w	r3, r3, #2
 800352a:	2b00      	cmp	r3, #0
 800352c:	d101      	bne.n	8003532 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	e067      	b.n	8003602 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003532:	4b37      	ldr	r3, [pc, #220]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	f023 0203 	bic.w	r2, r3, #3
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	4934      	ldr	r1, [pc, #208]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 8003540:	4313      	orrs	r3, r2
 8003542:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003544:	f7ff f858 	bl	80025f8 <HAL_GetTick>
 8003548:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800354a:	e00a      	b.n	8003562 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800354c:	f7ff f854 	bl	80025f8 <HAL_GetTick>
 8003550:	4602      	mov	r2, r0
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	1ad3      	subs	r3, r2, r3
 8003556:	f241 3288 	movw	r2, #5000	@ 0x1388
 800355a:	4293      	cmp	r3, r2
 800355c:	d901      	bls.n	8003562 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800355e:	2303      	movs	r3, #3
 8003560:	e04f      	b.n	8003602 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003562:	4b2b      	ldr	r3, [pc, #172]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	f003 020c 	and.w	r2, r3, #12
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	429a      	cmp	r2, r3
 8003572:	d1eb      	bne.n	800354c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003574:	4b25      	ldr	r3, [pc, #148]	@ (800360c <HAL_RCC_ClockConfig+0x1b8>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 0307 	and.w	r3, r3, #7
 800357c:	683a      	ldr	r2, [r7, #0]
 800357e:	429a      	cmp	r2, r3
 8003580:	d20c      	bcs.n	800359c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003582:	4b22      	ldr	r3, [pc, #136]	@ (800360c <HAL_RCC_ClockConfig+0x1b8>)
 8003584:	683a      	ldr	r2, [r7, #0]
 8003586:	b2d2      	uxtb	r2, r2
 8003588:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800358a:	4b20      	ldr	r3, [pc, #128]	@ (800360c <HAL_RCC_ClockConfig+0x1b8>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 0307 	and.w	r3, r3, #7
 8003592:	683a      	ldr	r2, [r7, #0]
 8003594:	429a      	cmp	r2, r3
 8003596:	d001      	beq.n	800359c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e032      	b.n	8003602 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0304 	and.w	r3, r3, #4
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d008      	beq.n	80035ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035a8:	4b19      	ldr	r3, [pc, #100]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	68db      	ldr	r3, [r3, #12]
 80035b4:	4916      	ldr	r1, [pc, #88]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80035b6:	4313      	orrs	r3, r2
 80035b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0308 	and.w	r3, r3, #8
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d009      	beq.n	80035da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035c6:	4b12      	ldr	r3, [pc, #72]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	691b      	ldr	r3, [r3, #16]
 80035d2:	00db      	lsls	r3, r3, #3
 80035d4:	490e      	ldr	r1, [pc, #56]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80035d6:	4313      	orrs	r3, r2
 80035d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80035da:	f000 f821 	bl	8003620 <HAL_RCC_GetSysClockFreq>
 80035de:	4602      	mov	r2, r0
 80035e0:	4b0b      	ldr	r3, [pc, #44]	@ (8003610 <HAL_RCC_ClockConfig+0x1bc>)
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	091b      	lsrs	r3, r3, #4
 80035e6:	f003 030f 	and.w	r3, r3, #15
 80035ea:	490a      	ldr	r1, [pc, #40]	@ (8003614 <HAL_RCC_ClockConfig+0x1c0>)
 80035ec:	5ccb      	ldrb	r3, [r1, r3]
 80035ee:	fa22 f303 	lsr.w	r3, r2, r3
 80035f2:	4a09      	ldr	r2, [pc, #36]	@ (8003618 <HAL_RCC_ClockConfig+0x1c4>)
 80035f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80035f6:	4b09      	ldr	r3, [pc, #36]	@ (800361c <HAL_RCC_ClockConfig+0x1c8>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4618      	mov	r0, r3
 80035fc:	f7fe ffb8 	bl	8002570 <HAL_InitTick>

  return HAL_OK;
 8003600:	2300      	movs	r3, #0
}
 8003602:	4618      	mov	r0, r3
 8003604:	3710      	adds	r7, #16
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	40023c00 	.word	0x40023c00
 8003610:	40023800 	.word	0x40023800
 8003614:	0800a69c 	.word	0x0800a69c
 8003618:	20000000 	.word	0x20000000
 800361c:	20000004 	.word	0x20000004

08003620 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003620:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003624:	b090      	sub	sp, #64	@ 0x40
 8003626:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003628:	2300      	movs	r3, #0
 800362a:	637b      	str	r3, [r7, #52]	@ 0x34
 800362c:	2300      	movs	r3, #0
 800362e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003630:	2300      	movs	r3, #0
 8003632:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003634:	2300      	movs	r3, #0
 8003636:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003638:	4b59      	ldr	r3, [pc, #356]	@ (80037a0 <HAL_RCC_GetSysClockFreq+0x180>)
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	f003 030c 	and.w	r3, r3, #12
 8003640:	2b08      	cmp	r3, #8
 8003642:	d00d      	beq.n	8003660 <HAL_RCC_GetSysClockFreq+0x40>
 8003644:	2b08      	cmp	r3, #8
 8003646:	f200 80a1 	bhi.w	800378c <HAL_RCC_GetSysClockFreq+0x16c>
 800364a:	2b00      	cmp	r3, #0
 800364c:	d002      	beq.n	8003654 <HAL_RCC_GetSysClockFreq+0x34>
 800364e:	2b04      	cmp	r3, #4
 8003650:	d003      	beq.n	800365a <HAL_RCC_GetSysClockFreq+0x3a>
 8003652:	e09b      	b.n	800378c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003654:	4b53      	ldr	r3, [pc, #332]	@ (80037a4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003656:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8003658:	e09b      	b.n	8003792 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800365a:	4b53      	ldr	r3, [pc, #332]	@ (80037a8 <HAL_RCC_GetSysClockFreq+0x188>)
 800365c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800365e:	e098      	b.n	8003792 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003660:	4b4f      	ldr	r3, [pc, #316]	@ (80037a0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003668:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800366a:	4b4d      	ldr	r3, [pc, #308]	@ (80037a0 <HAL_RCC_GetSysClockFreq+0x180>)
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003672:	2b00      	cmp	r3, #0
 8003674:	d028      	beq.n	80036c8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003676:	4b4a      	ldr	r3, [pc, #296]	@ (80037a0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	099b      	lsrs	r3, r3, #6
 800367c:	2200      	movs	r2, #0
 800367e:	623b      	str	r3, [r7, #32]
 8003680:	627a      	str	r2, [r7, #36]	@ 0x24
 8003682:	6a3b      	ldr	r3, [r7, #32]
 8003684:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003688:	2100      	movs	r1, #0
 800368a:	4b47      	ldr	r3, [pc, #284]	@ (80037a8 <HAL_RCC_GetSysClockFreq+0x188>)
 800368c:	fb03 f201 	mul.w	r2, r3, r1
 8003690:	2300      	movs	r3, #0
 8003692:	fb00 f303 	mul.w	r3, r0, r3
 8003696:	4413      	add	r3, r2
 8003698:	4a43      	ldr	r2, [pc, #268]	@ (80037a8 <HAL_RCC_GetSysClockFreq+0x188>)
 800369a:	fba0 1202 	umull	r1, r2, r0, r2
 800369e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80036a0:	460a      	mov	r2, r1
 80036a2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80036a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036a6:	4413      	add	r3, r2
 80036a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80036aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036ac:	2200      	movs	r2, #0
 80036ae:	61bb      	str	r3, [r7, #24]
 80036b0:	61fa      	str	r2, [r7, #28]
 80036b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80036b6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80036ba:	f7fd faed 	bl	8000c98 <__aeabi_uldivmod>
 80036be:	4602      	mov	r2, r0
 80036c0:	460b      	mov	r3, r1
 80036c2:	4613      	mov	r3, r2
 80036c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80036c6:	e053      	b.n	8003770 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036c8:	4b35      	ldr	r3, [pc, #212]	@ (80037a0 <HAL_RCC_GetSysClockFreq+0x180>)
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	099b      	lsrs	r3, r3, #6
 80036ce:	2200      	movs	r2, #0
 80036d0:	613b      	str	r3, [r7, #16]
 80036d2:	617a      	str	r2, [r7, #20]
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80036da:	f04f 0b00 	mov.w	fp, #0
 80036de:	4652      	mov	r2, sl
 80036e0:	465b      	mov	r3, fp
 80036e2:	f04f 0000 	mov.w	r0, #0
 80036e6:	f04f 0100 	mov.w	r1, #0
 80036ea:	0159      	lsls	r1, r3, #5
 80036ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036f0:	0150      	lsls	r0, r2, #5
 80036f2:	4602      	mov	r2, r0
 80036f4:	460b      	mov	r3, r1
 80036f6:	ebb2 080a 	subs.w	r8, r2, sl
 80036fa:	eb63 090b 	sbc.w	r9, r3, fp
 80036fe:	f04f 0200 	mov.w	r2, #0
 8003702:	f04f 0300 	mov.w	r3, #0
 8003706:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800370a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800370e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003712:	ebb2 0408 	subs.w	r4, r2, r8
 8003716:	eb63 0509 	sbc.w	r5, r3, r9
 800371a:	f04f 0200 	mov.w	r2, #0
 800371e:	f04f 0300 	mov.w	r3, #0
 8003722:	00eb      	lsls	r3, r5, #3
 8003724:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003728:	00e2      	lsls	r2, r4, #3
 800372a:	4614      	mov	r4, r2
 800372c:	461d      	mov	r5, r3
 800372e:	eb14 030a 	adds.w	r3, r4, sl
 8003732:	603b      	str	r3, [r7, #0]
 8003734:	eb45 030b 	adc.w	r3, r5, fp
 8003738:	607b      	str	r3, [r7, #4]
 800373a:	f04f 0200 	mov.w	r2, #0
 800373e:	f04f 0300 	mov.w	r3, #0
 8003742:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003746:	4629      	mov	r1, r5
 8003748:	028b      	lsls	r3, r1, #10
 800374a:	4621      	mov	r1, r4
 800374c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003750:	4621      	mov	r1, r4
 8003752:	028a      	lsls	r2, r1, #10
 8003754:	4610      	mov	r0, r2
 8003756:	4619      	mov	r1, r3
 8003758:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800375a:	2200      	movs	r2, #0
 800375c:	60bb      	str	r3, [r7, #8]
 800375e:	60fa      	str	r2, [r7, #12]
 8003760:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003764:	f7fd fa98 	bl	8000c98 <__aeabi_uldivmod>
 8003768:	4602      	mov	r2, r0
 800376a:	460b      	mov	r3, r1
 800376c:	4613      	mov	r3, r2
 800376e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003770:	4b0b      	ldr	r3, [pc, #44]	@ (80037a0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	0c1b      	lsrs	r3, r3, #16
 8003776:	f003 0303 	and.w	r3, r3, #3
 800377a:	3301      	adds	r3, #1
 800377c:	005b      	lsls	r3, r3, #1
 800377e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8003780:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003784:	fbb2 f3f3 	udiv	r3, r2, r3
 8003788:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800378a:	e002      	b.n	8003792 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800378c:	4b05      	ldr	r3, [pc, #20]	@ (80037a4 <HAL_RCC_GetSysClockFreq+0x184>)
 800378e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003790:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003794:	4618      	mov	r0, r3
 8003796:	3740      	adds	r7, #64	@ 0x40
 8003798:	46bd      	mov	sp, r7
 800379a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800379e:	bf00      	nop
 80037a0:	40023800 	.word	0x40023800
 80037a4:	00f42400 	.word	0x00f42400
 80037a8:	017d7840 	.word	0x017d7840

080037ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037ac:	b480      	push	{r7}
 80037ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037b0:	4b03      	ldr	r3, [pc, #12]	@ (80037c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80037b2:	681b      	ldr	r3, [r3, #0]
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr
 80037be:	bf00      	nop
 80037c0:	20000000 	.word	0x20000000

080037c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80037c8:	f7ff fff0 	bl	80037ac <HAL_RCC_GetHCLKFreq>
 80037cc:	4602      	mov	r2, r0
 80037ce:	4b05      	ldr	r3, [pc, #20]	@ (80037e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	0a9b      	lsrs	r3, r3, #10
 80037d4:	f003 0307 	and.w	r3, r3, #7
 80037d8:	4903      	ldr	r1, [pc, #12]	@ (80037e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037da:	5ccb      	ldrb	r3, [r1, r3]
 80037dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	40023800 	.word	0x40023800
 80037e8:	0800a6ac 	.word	0x0800a6ac

080037ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80037f0:	f7ff ffdc 	bl	80037ac <HAL_RCC_GetHCLKFreq>
 80037f4:	4602      	mov	r2, r0
 80037f6:	4b05      	ldr	r3, [pc, #20]	@ (800380c <HAL_RCC_GetPCLK2Freq+0x20>)
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	0b5b      	lsrs	r3, r3, #13
 80037fc:	f003 0307 	and.w	r3, r3, #7
 8003800:	4903      	ldr	r1, [pc, #12]	@ (8003810 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003802:	5ccb      	ldrb	r3, [r1, r3]
 8003804:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003808:	4618      	mov	r0, r3
 800380a:	bd80      	pop	{r7, pc}
 800380c:	40023800 	.word	0x40023800
 8003810:	0800a6ac 	.word	0x0800a6ac

08003814 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b082      	sub	sp, #8
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d101      	bne.n	8003826 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e041      	b.n	80038aa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800382c:	b2db      	uxtb	r3, r3
 800382e:	2b00      	cmp	r3, #0
 8003830:	d106      	bne.n	8003840 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	f7fe fc0e 	bl	800205c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2202      	movs	r2, #2
 8003844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	3304      	adds	r3, #4
 8003850:	4619      	mov	r1, r3
 8003852:	4610      	mov	r0, r2
 8003854:	f000 fef0 	bl	8004638 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2201      	movs	r2, #1
 800385c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2201      	movs	r2, #1
 8003864:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2201      	movs	r2, #1
 800386c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2201      	movs	r2, #1
 8003874:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2201      	movs	r2, #1
 800387c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2201      	movs	r2, #1
 8003884:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2201      	movs	r2, #1
 800388c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2201      	movs	r2, #1
 8003894:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2201      	movs	r2, #1
 800389c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2201      	movs	r2, #1
 80038a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80038a8:	2300      	movs	r3, #0
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3708      	adds	r7, #8
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}

080038b2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80038b2:	b580      	push	{r7, lr}
 80038b4:	b082      	sub	sp, #8
 80038b6:	af00      	add	r7, sp, #0
 80038b8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d101      	bne.n	80038c4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80038c0:	2301      	movs	r3, #1
 80038c2:	e041      	b.n	8003948 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038ca:	b2db      	uxtb	r3, r3
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d106      	bne.n	80038de <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2200      	movs	r2, #0
 80038d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80038d8:	6878      	ldr	r0, [r7, #4]
 80038da:	f7fe facf 	bl	8001e7c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2202      	movs	r2, #2
 80038e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	3304      	adds	r3, #4
 80038ee:	4619      	mov	r1, r3
 80038f0:	4610      	mov	r0, r2
 80038f2:	f000 fea1 	bl	8004638 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2201      	movs	r2, #1
 80038fa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2201      	movs	r2, #1
 8003902:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2201      	movs	r2, #1
 800390a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2201      	movs	r2, #1
 8003912:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2201      	movs	r2, #1
 800391a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2201      	movs	r2, #1
 8003922:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2201      	movs	r2, #1
 800392a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2201      	movs	r2, #1
 8003932:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2201      	movs	r2, #1
 800393a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2201      	movs	r2, #1
 8003942:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003946:	2300      	movs	r3, #0
}
 8003948:	4618      	mov	r0, r3
 800394a:	3708      	adds	r7, #8
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}

08003950 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b084      	sub	sp, #16
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
 8003958:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d109      	bne.n	8003974 <HAL_TIM_PWM_Start+0x24>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003966:	b2db      	uxtb	r3, r3
 8003968:	2b01      	cmp	r3, #1
 800396a:	bf14      	ite	ne
 800396c:	2301      	movne	r3, #1
 800396e:	2300      	moveq	r3, #0
 8003970:	b2db      	uxtb	r3, r3
 8003972:	e022      	b.n	80039ba <HAL_TIM_PWM_Start+0x6a>
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	2b04      	cmp	r3, #4
 8003978:	d109      	bne.n	800398e <HAL_TIM_PWM_Start+0x3e>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003980:	b2db      	uxtb	r3, r3
 8003982:	2b01      	cmp	r3, #1
 8003984:	bf14      	ite	ne
 8003986:	2301      	movne	r3, #1
 8003988:	2300      	moveq	r3, #0
 800398a:	b2db      	uxtb	r3, r3
 800398c:	e015      	b.n	80039ba <HAL_TIM_PWM_Start+0x6a>
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	2b08      	cmp	r3, #8
 8003992:	d109      	bne.n	80039a8 <HAL_TIM_PWM_Start+0x58>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800399a:	b2db      	uxtb	r3, r3
 800399c:	2b01      	cmp	r3, #1
 800399e:	bf14      	ite	ne
 80039a0:	2301      	movne	r3, #1
 80039a2:	2300      	moveq	r3, #0
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	e008      	b.n	80039ba <HAL_TIM_PWM_Start+0x6a>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039ae:	b2db      	uxtb	r3, r3
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	bf14      	ite	ne
 80039b4:	2301      	movne	r3, #1
 80039b6:	2300      	moveq	r3, #0
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d001      	beq.n	80039c2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e068      	b.n	8003a94 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d104      	bne.n	80039d2 <HAL_TIM_PWM_Start+0x82>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2202      	movs	r2, #2
 80039cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80039d0:	e013      	b.n	80039fa <HAL_TIM_PWM_Start+0xaa>
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	2b04      	cmp	r3, #4
 80039d6:	d104      	bne.n	80039e2 <HAL_TIM_PWM_Start+0x92>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2202      	movs	r2, #2
 80039dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80039e0:	e00b      	b.n	80039fa <HAL_TIM_PWM_Start+0xaa>
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	2b08      	cmp	r3, #8
 80039e6:	d104      	bne.n	80039f2 <HAL_TIM_PWM_Start+0xa2>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2202      	movs	r2, #2
 80039ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80039f0:	e003      	b.n	80039fa <HAL_TIM_PWM_Start+0xaa>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2202      	movs	r2, #2
 80039f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	2201      	movs	r2, #1
 8003a00:	6839      	ldr	r1, [r7, #0]
 8003a02:	4618      	mov	r0, r3
 8003a04:	f001 fa5f 	bl	8004ec6 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a23      	ldr	r2, [pc, #140]	@ (8003a9c <HAL_TIM_PWM_Start+0x14c>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d107      	bne.n	8003a22 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a20:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a1d      	ldr	r2, [pc, #116]	@ (8003a9c <HAL_TIM_PWM_Start+0x14c>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d018      	beq.n	8003a5e <HAL_TIM_PWM_Start+0x10e>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a34:	d013      	beq.n	8003a5e <HAL_TIM_PWM_Start+0x10e>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a19      	ldr	r2, [pc, #100]	@ (8003aa0 <HAL_TIM_PWM_Start+0x150>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d00e      	beq.n	8003a5e <HAL_TIM_PWM_Start+0x10e>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a17      	ldr	r2, [pc, #92]	@ (8003aa4 <HAL_TIM_PWM_Start+0x154>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d009      	beq.n	8003a5e <HAL_TIM_PWM_Start+0x10e>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a16      	ldr	r2, [pc, #88]	@ (8003aa8 <HAL_TIM_PWM_Start+0x158>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d004      	beq.n	8003a5e <HAL_TIM_PWM_Start+0x10e>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a14      	ldr	r2, [pc, #80]	@ (8003aac <HAL_TIM_PWM_Start+0x15c>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d111      	bne.n	8003a82 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	f003 0307 	and.w	r3, r3, #7
 8003a68:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	2b06      	cmp	r3, #6
 8003a6e:	d010      	beq.n	8003a92 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	681a      	ldr	r2, [r3, #0]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f042 0201 	orr.w	r2, r2, #1
 8003a7e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a80:	e007      	b.n	8003a92 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f042 0201 	orr.w	r2, r2, #1
 8003a90:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a92:	2300      	movs	r3, #0
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3710      	adds	r7, #16
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}
 8003a9c:	40010000 	.word	0x40010000
 8003aa0:	40000400 	.word	0x40000400
 8003aa4:	40000800 	.word	0x40000800
 8003aa8:	40000c00 	.word	0x40000c00
 8003aac:	40014000 	.word	0x40014000

08003ab0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d101      	bne.n	8003ac2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e041      	b.n	8003b46 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d106      	bne.n	8003adc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f000 f839 	bl	8003b4e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2202      	movs	r2, #2
 8003ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	3304      	adds	r3, #4
 8003aec:	4619      	mov	r1, r3
 8003aee:	4610      	mov	r0, r2
 8003af0:	f000 fda2 	bl	8004638 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2201      	movs	r2, #1
 8003af8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2201      	movs	r2, #1
 8003b00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2201      	movs	r2, #1
 8003b08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2201      	movs	r2, #1
 8003b10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2201      	movs	r2, #1
 8003b18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2201      	movs	r2, #1
 8003b20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2201      	movs	r2, #1
 8003b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003b44:	2300      	movs	r3, #0
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3708      	adds	r7, #8
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}

08003b4e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003b4e:	b480      	push	{r7}
 8003b50:	b083      	sub	sp, #12
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003b56:	bf00      	nop
 8003b58:	370c      	adds	r7, #12
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr
	...

08003b64 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b084      	sub	sp, #16
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
 8003b6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d104      	bne.n	8003b82 <HAL_TIM_IC_Start_IT+0x1e>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b7e:	b2db      	uxtb	r3, r3
 8003b80:	e013      	b.n	8003baa <HAL_TIM_IC_Start_IT+0x46>
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	2b04      	cmp	r3, #4
 8003b86:	d104      	bne.n	8003b92 <HAL_TIM_IC_Start_IT+0x2e>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003b8e:	b2db      	uxtb	r3, r3
 8003b90:	e00b      	b.n	8003baa <HAL_TIM_IC_Start_IT+0x46>
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	2b08      	cmp	r3, #8
 8003b96:	d104      	bne.n	8003ba2 <HAL_TIM_IC_Start_IT+0x3e>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b9e:	b2db      	uxtb	r3, r3
 8003ba0:	e003      	b.n	8003baa <HAL_TIM_IC_Start_IT+0x46>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d104      	bne.n	8003bbc <HAL_TIM_IC_Start_IT+0x58>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003bb8:	b2db      	uxtb	r3, r3
 8003bba:	e013      	b.n	8003be4 <HAL_TIM_IC_Start_IT+0x80>
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	2b04      	cmp	r3, #4
 8003bc0:	d104      	bne.n	8003bcc <HAL_TIM_IC_Start_IT+0x68>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	e00b      	b.n	8003be4 <HAL_TIM_IC_Start_IT+0x80>
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	2b08      	cmp	r3, #8
 8003bd0:	d104      	bne.n	8003bdc <HAL_TIM_IC_Start_IT+0x78>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	e003      	b.n	8003be4 <HAL_TIM_IC_Start_IT+0x80>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003be6:	7bbb      	ldrb	r3, [r7, #14]
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d102      	bne.n	8003bf2 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003bec:	7b7b      	ldrb	r3, [r7, #13]
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d001      	beq.n	8003bf6 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e0c2      	b.n	8003d7c <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d104      	bne.n	8003c06 <HAL_TIM_IC_Start_IT+0xa2>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2202      	movs	r2, #2
 8003c00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c04:	e013      	b.n	8003c2e <HAL_TIM_IC_Start_IT+0xca>
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	2b04      	cmp	r3, #4
 8003c0a:	d104      	bne.n	8003c16 <HAL_TIM_IC_Start_IT+0xb2>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2202      	movs	r2, #2
 8003c10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c14:	e00b      	b.n	8003c2e <HAL_TIM_IC_Start_IT+0xca>
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	2b08      	cmp	r3, #8
 8003c1a:	d104      	bne.n	8003c26 <HAL_TIM_IC_Start_IT+0xc2>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2202      	movs	r2, #2
 8003c20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c24:	e003      	b.n	8003c2e <HAL_TIM_IC_Start_IT+0xca>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2202      	movs	r2, #2
 8003c2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d104      	bne.n	8003c3e <HAL_TIM_IC_Start_IT+0xda>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2202      	movs	r2, #2
 8003c38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c3c:	e013      	b.n	8003c66 <HAL_TIM_IC_Start_IT+0x102>
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	2b04      	cmp	r3, #4
 8003c42:	d104      	bne.n	8003c4e <HAL_TIM_IC_Start_IT+0xea>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2202      	movs	r2, #2
 8003c48:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003c4c:	e00b      	b.n	8003c66 <HAL_TIM_IC_Start_IT+0x102>
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	2b08      	cmp	r3, #8
 8003c52:	d104      	bne.n	8003c5e <HAL_TIM_IC_Start_IT+0xfa>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2202      	movs	r2, #2
 8003c58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c5c:	e003      	b.n	8003c66 <HAL_TIM_IC_Start_IT+0x102>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2202      	movs	r2, #2
 8003c62:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	2b0c      	cmp	r3, #12
 8003c6a:	d841      	bhi.n	8003cf0 <HAL_TIM_IC_Start_IT+0x18c>
 8003c6c:	a201      	add	r2, pc, #4	@ (adr r2, 8003c74 <HAL_TIM_IC_Start_IT+0x110>)
 8003c6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c72:	bf00      	nop
 8003c74:	08003ca9 	.word	0x08003ca9
 8003c78:	08003cf1 	.word	0x08003cf1
 8003c7c:	08003cf1 	.word	0x08003cf1
 8003c80:	08003cf1 	.word	0x08003cf1
 8003c84:	08003cbb 	.word	0x08003cbb
 8003c88:	08003cf1 	.word	0x08003cf1
 8003c8c:	08003cf1 	.word	0x08003cf1
 8003c90:	08003cf1 	.word	0x08003cf1
 8003c94:	08003ccd 	.word	0x08003ccd
 8003c98:	08003cf1 	.word	0x08003cf1
 8003c9c:	08003cf1 	.word	0x08003cf1
 8003ca0:	08003cf1 	.word	0x08003cf1
 8003ca4:	08003cdf 	.word	0x08003cdf
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	68da      	ldr	r2, [r3, #12]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f042 0202 	orr.w	r2, r2, #2
 8003cb6:	60da      	str	r2, [r3, #12]
      break;
 8003cb8:	e01d      	b.n	8003cf6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	68da      	ldr	r2, [r3, #12]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f042 0204 	orr.w	r2, r2, #4
 8003cc8:	60da      	str	r2, [r3, #12]
      break;
 8003cca:	e014      	b.n	8003cf6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	68da      	ldr	r2, [r3, #12]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f042 0208 	orr.w	r2, r2, #8
 8003cda:	60da      	str	r2, [r3, #12]
      break;
 8003cdc:	e00b      	b.n	8003cf6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	68da      	ldr	r2, [r3, #12]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f042 0210 	orr.w	r2, r2, #16
 8003cec:	60da      	str	r2, [r3, #12]
      break;
 8003cee:	e002      	b.n	8003cf6 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	73fb      	strb	r3, [r7, #15]
      break;
 8003cf4:	bf00      	nop
  }

  if (status == HAL_OK)
 8003cf6:	7bfb      	ldrb	r3, [r7, #15]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d13e      	bne.n	8003d7a <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	2201      	movs	r2, #1
 8003d02:	6839      	ldr	r1, [r7, #0]
 8003d04:	4618      	mov	r0, r3
 8003d06:	f001 f8de 	bl	8004ec6 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a1d      	ldr	r2, [pc, #116]	@ (8003d84 <HAL_TIM_IC_Start_IT+0x220>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d018      	beq.n	8003d46 <HAL_TIM_IC_Start_IT+0x1e2>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d1c:	d013      	beq.n	8003d46 <HAL_TIM_IC_Start_IT+0x1e2>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a19      	ldr	r2, [pc, #100]	@ (8003d88 <HAL_TIM_IC_Start_IT+0x224>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d00e      	beq.n	8003d46 <HAL_TIM_IC_Start_IT+0x1e2>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a17      	ldr	r2, [pc, #92]	@ (8003d8c <HAL_TIM_IC_Start_IT+0x228>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d009      	beq.n	8003d46 <HAL_TIM_IC_Start_IT+0x1e2>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a16      	ldr	r2, [pc, #88]	@ (8003d90 <HAL_TIM_IC_Start_IT+0x22c>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d004      	beq.n	8003d46 <HAL_TIM_IC_Start_IT+0x1e2>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a14      	ldr	r2, [pc, #80]	@ (8003d94 <HAL_TIM_IC_Start_IT+0x230>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d111      	bne.n	8003d6a <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	f003 0307 	and.w	r3, r3, #7
 8003d50:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	2b06      	cmp	r3, #6
 8003d56:	d010      	beq.n	8003d7a <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f042 0201 	orr.w	r2, r2, #1
 8003d66:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d68:	e007      	b.n	8003d7a <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f042 0201 	orr.w	r2, r2, #1
 8003d78:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003d7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	3710      	adds	r7, #16
 8003d80:	46bd      	mov	sp, r7
 8003d82:	bd80      	pop	{r7, pc}
 8003d84:	40010000 	.word	0x40010000
 8003d88:	40000400 	.word	0x40000400
 8003d8c:	40000800 	.word	0x40000800
 8003d90:	40000c00 	.word	0x40000c00
 8003d94:	40014000 	.word	0x40014000

08003d98 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b086      	sub	sp, #24
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
 8003da0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d101      	bne.n	8003dac <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e097      	b.n	8003edc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d106      	bne.n	8003dc6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	f7fe f883 	bl	8001ecc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2202      	movs	r2, #2
 8003dca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	687a      	ldr	r2, [r7, #4]
 8003dd6:	6812      	ldr	r2, [r2, #0]
 8003dd8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003ddc:	f023 0307 	bic.w	r3, r3, #7
 8003de0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	3304      	adds	r3, #4
 8003dea:	4619      	mov	r1, r3
 8003dec:	4610      	mov	r0, r2
 8003dee:	f000 fc23 	bl	8004638 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	699b      	ldr	r3, [r3, #24]
 8003e00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	6a1b      	ldr	r3, [r3, #32]
 8003e08:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	697a      	ldr	r2, [r7, #20]
 8003e10:	4313      	orrs	r3, r2
 8003e12:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e1a:	f023 0303 	bic.w	r3, r3, #3
 8003e1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	689a      	ldr	r2, [r3, #8]
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	699b      	ldr	r3, [r3, #24]
 8003e28:	021b      	lsls	r3, r3, #8
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	693a      	ldr	r2, [r7, #16]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003e38:	f023 030c 	bic.w	r3, r3, #12
 8003e3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003e44:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e48:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	68da      	ldr	r2, [r3, #12]
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	69db      	ldr	r3, [r3, #28]
 8003e52:	021b      	lsls	r3, r3, #8
 8003e54:	4313      	orrs	r3, r2
 8003e56:	693a      	ldr	r2, [r7, #16]
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	691b      	ldr	r3, [r3, #16]
 8003e60:	011a      	lsls	r2, r3, #4
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	6a1b      	ldr	r3, [r3, #32]
 8003e66:	031b      	lsls	r3, r3, #12
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	693a      	ldr	r2, [r7, #16]
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003e76:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8003e7e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	685a      	ldr	r2, [r3, #4]
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	695b      	ldr	r3, [r3, #20]
 8003e88:	011b      	lsls	r3, r3, #4
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	68fa      	ldr	r2, [r7, #12]
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	697a      	ldr	r2, [r7, #20]
 8003e98:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	693a      	ldr	r2, [r7, #16]
 8003ea0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	68fa      	ldr	r2, [r7, #12]
 8003ea8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2201      	movs	r2, #1
 8003eae:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2201      	movs	r2, #1
 8003ece:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003eda:	2300      	movs	r3, #0
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	3718      	adds	r7, #24
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}

08003ee4 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b084      	sub	sp, #16
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
 8003eec:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003ef4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003efc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003f04:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003f0c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d110      	bne.n	8003f36 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f14:	7bfb      	ldrb	r3, [r7, #15]
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	d102      	bne.n	8003f20 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003f1a:	7b7b      	ldrb	r3, [r7, #13]
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d001      	beq.n	8003f24 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e089      	b.n	8004038 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2202      	movs	r2, #2
 8003f28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2202      	movs	r2, #2
 8003f30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f34:	e031      	b.n	8003f9a <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	2b04      	cmp	r3, #4
 8003f3a:	d110      	bne.n	8003f5e <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f3c:	7bbb      	ldrb	r3, [r7, #14]
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d102      	bne.n	8003f48 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003f42:	7b3b      	ldrb	r3, [r7, #12]
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d001      	beq.n	8003f4c <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e075      	b.n	8004038 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2202      	movs	r2, #2
 8003f50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2202      	movs	r2, #2
 8003f58:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f5c:	e01d      	b.n	8003f9a <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f5e:	7bfb      	ldrb	r3, [r7, #15]
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d108      	bne.n	8003f76 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f64:	7bbb      	ldrb	r3, [r7, #14]
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d105      	bne.n	8003f76 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f6a:	7b7b      	ldrb	r3, [r7, #13]
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	d102      	bne.n	8003f76 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003f70:	7b3b      	ldrb	r3, [r7, #12]
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d001      	beq.n	8003f7a <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	e05e      	b.n	8004038 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2202      	movs	r2, #2
 8003f7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2202      	movs	r2, #2
 8003f86:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2202      	movs	r2, #2
 8003f8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2202      	movs	r2, #2
 8003f96:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d003      	beq.n	8003fa8 <HAL_TIM_Encoder_Start_IT+0xc4>
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	2b04      	cmp	r3, #4
 8003fa4:	d010      	beq.n	8003fc8 <HAL_TIM_Encoder_Start_IT+0xe4>
 8003fa6:	e01f      	b.n	8003fe8 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	2201      	movs	r2, #1
 8003fae:	2100      	movs	r1, #0
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f000 ff88 	bl	8004ec6 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	68da      	ldr	r2, [r3, #12]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f042 0202 	orr.w	r2, r2, #2
 8003fc4:	60da      	str	r2, [r3, #12]
      break;
 8003fc6:	e02e      	b.n	8004026 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	2104      	movs	r1, #4
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f000 ff78 	bl	8004ec6 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	68da      	ldr	r2, [r3, #12]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f042 0204 	orr.w	r2, r2, #4
 8003fe4:	60da      	str	r2, [r3, #12]
      break;
 8003fe6:	e01e      	b.n	8004026 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	2201      	movs	r2, #1
 8003fee:	2100      	movs	r1, #0
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	f000 ff68 	bl	8004ec6 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	2104      	movs	r1, #4
 8003ffe:	4618      	mov	r0, r3
 8004000:	f000 ff61 	bl	8004ec6 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	68da      	ldr	r2, [r3, #12]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f042 0202 	orr.w	r2, r2, #2
 8004012:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	68da      	ldr	r2, [r3, #12]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f042 0204 	orr.w	r2, r2, #4
 8004022:	60da      	str	r2, [r3, #12]
      break;
 8004024:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f042 0201 	orr.w	r2, r2, #1
 8004034:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004036:	2300      	movs	r3, #0
}
 8004038:	4618      	mov	r0, r3
 800403a:	3710      	adds	r7, #16
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}

08004040 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b084      	sub	sp, #16
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	68db      	ldr	r3, [r3, #12]
 800404e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	691b      	ldr	r3, [r3, #16]
 8004056:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	f003 0302 	and.w	r3, r3, #2
 800405e:	2b00      	cmp	r3, #0
 8004060:	d020      	beq.n	80040a4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	f003 0302 	and.w	r3, r3, #2
 8004068:	2b00      	cmp	r3, #0
 800406a:	d01b      	beq.n	80040a4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f06f 0202 	mvn.w	r2, #2
 8004074:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2201      	movs	r2, #1
 800407a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	699b      	ldr	r3, [r3, #24]
 8004082:	f003 0303 	and.w	r3, r3, #3
 8004086:	2b00      	cmp	r3, #0
 8004088:	d003      	beq.n	8004092 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f7fd fb84 	bl	8001798 <HAL_TIM_IC_CaptureCallback>
 8004090:	e005      	b.n	800409e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	f000 fab2 	bl	80045fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	f000 fab9 	bl	8004610 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2200      	movs	r2, #0
 80040a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	f003 0304 	and.w	r3, r3, #4
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d020      	beq.n	80040f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	f003 0304 	and.w	r3, r3, #4
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d01b      	beq.n	80040f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f06f 0204 	mvn.w	r2, #4
 80040c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2202      	movs	r2, #2
 80040c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	699b      	ldr	r3, [r3, #24]
 80040ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d003      	beq.n	80040de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f7fd fb5e 	bl	8001798 <HAL_TIM_IC_CaptureCallback>
 80040dc:	e005      	b.n	80040ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f000 fa8c 	bl	80045fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f000 fa93 	bl	8004610 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2200      	movs	r2, #0
 80040ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	f003 0308 	and.w	r3, r3, #8
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d020      	beq.n	800413c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	f003 0308 	and.w	r3, r3, #8
 8004100:	2b00      	cmp	r3, #0
 8004102:	d01b      	beq.n	800413c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f06f 0208 	mvn.w	r2, #8
 800410c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2204      	movs	r2, #4
 8004112:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	69db      	ldr	r3, [r3, #28]
 800411a:	f003 0303 	and.w	r3, r3, #3
 800411e:	2b00      	cmp	r3, #0
 8004120:	d003      	beq.n	800412a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f7fd fb38 	bl	8001798 <HAL_TIM_IC_CaptureCallback>
 8004128:	e005      	b.n	8004136 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f000 fa66 	bl	80045fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004130:	6878      	ldr	r0, [r7, #4]
 8004132:	f000 fa6d 	bl	8004610 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	f003 0310 	and.w	r3, r3, #16
 8004142:	2b00      	cmp	r3, #0
 8004144:	d020      	beq.n	8004188 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f003 0310 	and.w	r3, r3, #16
 800414c:	2b00      	cmp	r3, #0
 800414e:	d01b      	beq.n	8004188 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f06f 0210 	mvn.w	r2, #16
 8004158:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2208      	movs	r2, #8
 800415e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	69db      	ldr	r3, [r3, #28]
 8004166:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800416a:	2b00      	cmp	r3, #0
 800416c:	d003      	beq.n	8004176 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f7fd fb12 	bl	8001798 <HAL_TIM_IC_CaptureCallback>
 8004174:	e005      	b.n	8004182 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	f000 fa40 	bl	80045fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	f000 fa47 	bl	8004610 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2200      	movs	r2, #0
 8004186:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	f003 0301 	and.w	r3, r3, #1
 800418e:	2b00      	cmp	r3, #0
 8004190:	d00c      	beq.n	80041ac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	f003 0301 	and.w	r3, r3, #1
 8004198:	2b00      	cmp	r3, #0
 800419a:	d007      	beq.n	80041ac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f06f 0201 	mvn.w	r2, #1
 80041a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f000 fa1e 	bl	80045e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d00c      	beq.n	80041d0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d007      	beq.n	80041d0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80041c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f000 ff6a 	bl	80050a4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d00c      	beq.n	80041f4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d007      	beq.n	80041f4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80041ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f000 fa18 	bl	8004624 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	f003 0320 	and.w	r3, r3, #32
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d00c      	beq.n	8004218 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	f003 0320 	and.w	r3, r3, #32
 8004204:	2b00      	cmp	r3, #0
 8004206:	d007      	beq.n	8004218 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f06f 0220 	mvn.w	r2, #32
 8004210:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f000 ff3c 	bl	8005090 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004218:	bf00      	nop
 800421a:	3710      	adds	r7, #16
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}

08004220 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b086      	sub	sp, #24
 8004224:	af00      	add	r7, sp, #0
 8004226:	60f8      	str	r0, [r7, #12]
 8004228:	60b9      	str	r1, [r7, #8]
 800422a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800422c:	2300      	movs	r3, #0
 800422e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004236:	2b01      	cmp	r3, #1
 8004238:	d101      	bne.n	800423e <HAL_TIM_IC_ConfigChannel+0x1e>
 800423a:	2302      	movs	r3, #2
 800423c:	e088      	b.n	8004350 <HAL_TIM_IC_ConfigChannel+0x130>
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2201      	movs	r2, #1
 8004242:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d11b      	bne.n	8004284 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800425c:	f000 fc96 	bl	8004b8c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	699a      	ldr	r2, [r3, #24]
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f022 020c 	bic.w	r2, r2, #12
 800426e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	6999      	ldr	r1, [r3, #24]
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	689a      	ldr	r2, [r3, #8]
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	430a      	orrs	r2, r1
 8004280:	619a      	str	r2, [r3, #24]
 8004282:	e060      	b.n	8004346 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2b04      	cmp	r3, #4
 8004288:	d11c      	bne.n	80042c4 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800429a:	f000 fd0e 	bl	8004cba <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	699a      	ldr	r2, [r3, #24]
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80042ac:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	6999      	ldr	r1, [r3, #24]
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	021a      	lsls	r2, r3, #8
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	430a      	orrs	r2, r1
 80042c0:	619a      	str	r2, [r3, #24]
 80042c2:	e040      	b.n	8004346 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2b08      	cmp	r3, #8
 80042c8:	d11b      	bne.n	8004302 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80042da:	f000 fd5b 	bl	8004d94 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	69da      	ldr	r2, [r3, #28]
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f022 020c 	bic.w	r2, r2, #12
 80042ec:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	69d9      	ldr	r1, [r3, #28]
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	689a      	ldr	r2, [r3, #8]
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	430a      	orrs	r2, r1
 80042fe:	61da      	str	r2, [r3, #28]
 8004300:	e021      	b.n	8004346 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2b0c      	cmp	r3, #12
 8004306:	d11c      	bne.n	8004342 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004318:	f000 fd78 	bl	8004e0c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	69da      	ldr	r2, [r3, #28]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800432a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	69d9      	ldr	r1, [r3, #28]
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	689b      	ldr	r3, [r3, #8]
 8004336:	021a      	lsls	r2, r3, #8
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	430a      	orrs	r2, r1
 800433e:	61da      	str	r2, [r3, #28]
 8004340:	e001      	b.n	8004346 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2200      	movs	r2, #0
 800434a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800434e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004350:	4618      	mov	r0, r3
 8004352:	3718      	adds	r7, #24
 8004354:	46bd      	mov	sp, r7
 8004356:	bd80      	pop	{r7, pc}

08004358 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b086      	sub	sp, #24
 800435c:	af00      	add	r7, sp, #0
 800435e:	60f8      	str	r0, [r7, #12]
 8004360:	60b9      	str	r1, [r7, #8]
 8004362:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004364:	2300      	movs	r3, #0
 8004366:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800436e:	2b01      	cmp	r3, #1
 8004370:	d101      	bne.n	8004376 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004372:	2302      	movs	r3, #2
 8004374:	e0ae      	b.n	80044d4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2201      	movs	r2, #1
 800437a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2b0c      	cmp	r3, #12
 8004382:	f200 809f 	bhi.w	80044c4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004386:	a201      	add	r2, pc, #4	@ (adr r2, 800438c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004388:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800438c:	080043c1 	.word	0x080043c1
 8004390:	080044c5 	.word	0x080044c5
 8004394:	080044c5 	.word	0x080044c5
 8004398:	080044c5 	.word	0x080044c5
 800439c:	08004401 	.word	0x08004401
 80043a0:	080044c5 	.word	0x080044c5
 80043a4:	080044c5 	.word	0x080044c5
 80043a8:	080044c5 	.word	0x080044c5
 80043ac:	08004443 	.word	0x08004443
 80043b0:	080044c5 	.word	0x080044c5
 80043b4:	080044c5 	.word	0x080044c5
 80043b8:	080044c5 	.word	0x080044c5
 80043bc:	08004483 	.word	0x08004483
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	68b9      	ldr	r1, [r7, #8]
 80043c6:	4618      	mov	r0, r3
 80043c8:	f000 f9c2 	bl	8004750 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	699a      	ldr	r2, [r3, #24]
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f042 0208 	orr.w	r2, r2, #8
 80043da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	699a      	ldr	r2, [r3, #24]
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f022 0204 	bic.w	r2, r2, #4
 80043ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	6999      	ldr	r1, [r3, #24]
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	691a      	ldr	r2, [r3, #16]
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	430a      	orrs	r2, r1
 80043fc:	619a      	str	r2, [r3, #24]
      break;
 80043fe:	e064      	b.n	80044ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	68b9      	ldr	r1, [r7, #8]
 8004406:	4618      	mov	r0, r3
 8004408:	f000 fa08 	bl	800481c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	699a      	ldr	r2, [r3, #24]
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800441a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	699a      	ldr	r2, [r3, #24]
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800442a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	6999      	ldr	r1, [r3, #24]
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	691b      	ldr	r3, [r3, #16]
 8004436:	021a      	lsls	r2, r3, #8
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	430a      	orrs	r2, r1
 800443e:	619a      	str	r2, [r3, #24]
      break;
 8004440:	e043      	b.n	80044ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	68b9      	ldr	r1, [r7, #8]
 8004448:	4618      	mov	r0, r3
 800444a:	f000 fa53 	bl	80048f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	69da      	ldr	r2, [r3, #28]
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f042 0208 	orr.w	r2, r2, #8
 800445c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	69da      	ldr	r2, [r3, #28]
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f022 0204 	bic.w	r2, r2, #4
 800446c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	69d9      	ldr	r1, [r3, #28]
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	691a      	ldr	r2, [r3, #16]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	430a      	orrs	r2, r1
 800447e:	61da      	str	r2, [r3, #28]
      break;
 8004480:	e023      	b.n	80044ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	68b9      	ldr	r1, [r7, #8]
 8004488:	4618      	mov	r0, r3
 800448a:	f000 fa9d 	bl	80049c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	69da      	ldr	r2, [r3, #28]
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800449c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	69da      	ldr	r2, [r3, #28]
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	69d9      	ldr	r1, [r3, #28]
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	691b      	ldr	r3, [r3, #16]
 80044b8:	021a      	lsls	r2, r3, #8
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	430a      	orrs	r2, r1
 80044c0:	61da      	str	r2, [r3, #28]
      break;
 80044c2:	e002      	b.n	80044ca <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	75fb      	strb	r3, [r7, #23]
      break;
 80044c8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2200      	movs	r2, #0
 80044ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80044d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	3718      	adds	r7, #24
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}

080044dc <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b082      	sub	sp, #8
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
 80044e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d101      	bne.n	80044f4 <HAL_TIM_SlaveConfigSynchro+0x18>
 80044f0:	2302      	movs	r3, #2
 80044f2:	e031      	b.n	8004558 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2201      	movs	r2, #1
 80044f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2202      	movs	r2, #2
 8004500:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8004504:	6839      	ldr	r1, [r7, #0]
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f000 faae 	bl	8004a68 <TIM_SlaveTimer_SetConfig>
 800450c:	4603      	mov	r3, r0
 800450e:	2b00      	cmp	r3, #0
 8004510:	d009      	beq.n	8004526 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2201      	movs	r2, #1
 8004516:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2200      	movs	r2, #0
 800451e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	e018      	b.n	8004558 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	68da      	ldr	r2, [r3, #12]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004534:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	68da      	ldr	r2, [r3, #12]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004544:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2201      	movs	r2, #1
 800454a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2200      	movs	r2, #0
 8004552:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004556:	2300      	movs	r3, #0
}
 8004558:	4618      	mov	r0, r3
 800455a:	3708      	adds	r7, #8
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}

08004560 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004560:	b480      	push	{r7}
 8004562:	b085      	sub	sp, #20
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
 8004568:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800456a:	2300      	movs	r3, #0
 800456c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	2b0c      	cmp	r3, #12
 8004572:	d831      	bhi.n	80045d8 <HAL_TIM_ReadCapturedValue+0x78>
 8004574:	a201      	add	r2, pc, #4	@ (adr r2, 800457c <HAL_TIM_ReadCapturedValue+0x1c>)
 8004576:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800457a:	bf00      	nop
 800457c:	080045b1 	.word	0x080045b1
 8004580:	080045d9 	.word	0x080045d9
 8004584:	080045d9 	.word	0x080045d9
 8004588:	080045d9 	.word	0x080045d9
 800458c:	080045bb 	.word	0x080045bb
 8004590:	080045d9 	.word	0x080045d9
 8004594:	080045d9 	.word	0x080045d9
 8004598:	080045d9 	.word	0x080045d9
 800459c:	080045c5 	.word	0x080045c5
 80045a0:	080045d9 	.word	0x080045d9
 80045a4:	080045d9 	.word	0x080045d9
 80045a8:	080045d9 	.word	0x080045d9
 80045ac:	080045cf 	.word	0x080045cf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045b6:	60fb      	str	r3, [r7, #12]

      break;
 80045b8:	e00f      	b.n	80045da <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045c0:	60fb      	str	r3, [r7, #12]

      break;
 80045c2:	e00a      	b.n	80045da <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045ca:	60fb      	str	r3, [r7, #12]

      break;
 80045cc:	e005      	b.n	80045da <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d4:	60fb      	str	r3, [r7, #12]

      break;
 80045d6:	e000      	b.n	80045da <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80045d8:	bf00      	nop
  }

  return tmpreg;
 80045da:	68fb      	ldr	r3, [r7, #12]
}
 80045dc:	4618      	mov	r0, r3
 80045de:	3714      	adds	r7, #20
 80045e0:	46bd      	mov	sp, r7
 80045e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e6:	4770      	bx	lr

080045e8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b083      	sub	sp, #12
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80045f0:	bf00      	nop
 80045f2:	370c      	adds	r7, #12
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr

080045fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b083      	sub	sp, #12
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004604:	bf00      	nop
 8004606:	370c      	adds	r7, #12
 8004608:	46bd      	mov	sp, r7
 800460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460e:	4770      	bx	lr

08004610 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004610:	b480      	push	{r7}
 8004612:	b083      	sub	sp, #12
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004618:	bf00      	nop
 800461a:	370c      	adds	r7, #12
 800461c:	46bd      	mov	sp, r7
 800461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004622:	4770      	bx	lr

08004624 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004624:	b480      	push	{r7}
 8004626:	b083      	sub	sp, #12
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800462c:	bf00      	nop
 800462e:	370c      	adds	r7, #12
 8004630:	46bd      	mov	sp, r7
 8004632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004636:	4770      	bx	lr

08004638 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004638:	b480      	push	{r7}
 800463a:	b085      	sub	sp, #20
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
 8004640:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	4a3a      	ldr	r2, [pc, #232]	@ (8004734 <TIM_Base_SetConfig+0xfc>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d00f      	beq.n	8004670 <TIM_Base_SetConfig+0x38>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004656:	d00b      	beq.n	8004670 <TIM_Base_SetConfig+0x38>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	4a37      	ldr	r2, [pc, #220]	@ (8004738 <TIM_Base_SetConfig+0x100>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d007      	beq.n	8004670 <TIM_Base_SetConfig+0x38>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	4a36      	ldr	r2, [pc, #216]	@ (800473c <TIM_Base_SetConfig+0x104>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d003      	beq.n	8004670 <TIM_Base_SetConfig+0x38>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	4a35      	ldr	r2, [pc, #212]	@ (8004740 <TIM_Base_SetConfig+0x108>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d108      	bne.n	8004682 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004676:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	68fa      	ldr	r2, [r7, #12]
 800467e:	4313      	orrs	r3, r2
 8004680:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	4a2b      	ldr	r2, [pc, #172]	@ (8004734 <TIM_Base_SetConfig+0xfc>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d01b      	beq.n	80046c2 <TIM_Base_SetConfig+0x8a>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004690:	d017      	beq.n	80046c2 <TIM_Base_SetConfig+0x8a>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	4a28      	ldr	r2, [pc, #160]	@ (8004738 <TIM_Base_SetConfig+0x100>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d013      	beq.n	80046c2 <TIM_Base_SetConfig+0x8a>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	4a27      	ldr	r2, [pc, #156]	@ (800473c <TIM_Base_SetConfig+0x104>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d00f      	beq.n	80046c2 <TIM_Base_SetConfig+0x8a>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	4a26      	ldr	r2, [pc, #152]	@ (8004740 <TIM_Base_SetConfig+0x108>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d00b      	beq.n	80046c2 <TIM_Base_SetConfig+0x8a>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	4a25      	ldr	r2, [pc, #148]	@ (8004744 <TIM_Base_SetConfig+0x10c>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d007      	beq.n	80046c2 <TIM_Base_SetConfig+0x8a>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	4a24      	ldr	r2, [pc, #144]	@ (8004748 <TIM_Base_SetConfig+0x110>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d003      	beq.n	80046c2 <TIM_Base_SetConfig+0x8a>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a23      	ldr	r2, [pc, #140]	@ (800474c <TIM_Base_SetConfig+0x114>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d108      	bne.n	80046d4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	68db      	ldr	r3, [r3, #12]
 80046ce:	68fa      	ldr	r2, [r7, #12]
 80046d0:	4313      	orrs	r3, r2
 80046d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	695b      	ldr	r3, [r3, #20]
 80046de:	4313      	orrs	r3, r2
 80046e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	68fa      	ldr	r2, [r7, #12]
 80046e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	689a      	ldr	r2, [r3, #8]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	681a      	ldr	r2, [r3, #0]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	4a0e      	ldr	r2, [pc, #56]	@ (8004734 <TIM_Base_SetConfig+0xfc>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d103      	bne.n	8004708 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	691a      	ldr	r2, [r3, #16]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2201      	movs	r2, #1
 800470c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	691b      	ldr	r3, [r3, #16]
 8004712:	f003 0301 	and.w	r3, r3, #1
 8004716:	2b01      	cmp	r3, #1
 8004718:	d105      	bne.n	8004726 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	691b      	ldr	r3, [r3, #16]
 800471e:	f023 0201 	bic.w	r2, r3, #1
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	611a      	str	r2, [r3, #16]
  }
}
 8004726:	bf00      	nop
 8004728:	3714      	adds	r7, #20
 800472a:	46bd      	mov	sp, r7
 800472c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004730:	4770      	bx	lr
 8004732:	bf00      	nop
 8004734:	40010000 	.word	0x40010000
 8004738:	40000400 	.word	0x40000400
 800473c:	40000800 	.word	0x40000800
 8004740:	40000c00 	.word	0x40000c00
 8004744:	40014000 	.word	0x40014000
 8004748:	40014400 	.word	0x40014400
 800474c:	40014800 	.word	0x40014800

08004750 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004750:	b480      	push	{r7}
 8004752:	b087      	sub	sp, #28
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
 8004758:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6a1b      	ldr	r3, [r3, #32]
 800475e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6a1b      	ldr	r3, [r3, #32]
 8004764:	f023 0201 	bic.w	r2, r3, #1
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	699b      	ldr	r3, [r3, #24]
 8004776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800477e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f023 0303 	bic.w	r3, r3, #3
 8004786:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	68fa      	ldr	r2, [r7, #12]
 800478e:	4313      	orrs	r3, r2
 8004790:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	f023 0302 	bic.w	r3, r3, #2
 8004798:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	689b      	ldr	r3, [r3, #8]
 800479e:	697a      	ldr	r2, [r7, #20]
 80047a0:	4313      	orrs	r3, r2
 80047a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	4a1c      	ldr	r2, [pc, #112]	@ (8004818 <TIM_OC1_SetConfig+0xc8>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d10c      	bne.n	80047c6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80047ac:	697b      	ldr	r3, [r7, #20]
 80047ae:	f023 0308 	bic.w	r3, r3, #8
 80047b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	697a      	ldr	r2, [r7, #20]
 80047ba:	4313      	orrs	r3, r2
 80047bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	f023 0304 	bic.w	r3, r3, #4
 80047c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	4a13      	ldr	r2, [pc, #76]	@ (8004818 <TIM_OC1_SetConfig+0xc8>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d111      	bne.n	80047f2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80047d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80047dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	695b      	ldr	r3, [r3, #20]
 80047e2:	693a      	ldr	r2, [r7, #16]
 80047e4:	4313      	orrs	r3, r2
 80047e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	699b      	ldr	r3, [r3, #24]
 80047ec:	693a      	ldr	r2, [r7, #16]
 80047ee:	4313      	orrs	r3, r2
 80047f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	693a      	ldr	r2, [r7, #16]
 80047f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	68fa      	ldr	r2, [r7, #12]
 80047fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	685a      	ldr	r2, [r3, #4]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	697a      	ldr	r2, [r7, #20]
 800480a:	621a      	str	r2, [r3, #32]
}
 800480c:	bf00      	nop
 800480e:	371c      	adds	r7, #28
 8004810:	46bd      	mov	sp, r7
 8004812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004816:	4770      	bx	lr
 8004818:	40010000 	.word	0x40010000

0800481c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800481c:	b480      	push	{r7}
 800481e:	b087      	sub	sp, #28
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
 8004824:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6a1b      	ldr	r3, [r3, #32]
 800482a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6a1b      	ldr	r3, [r3, #32]
 8004830:	f023 0210 	bic.w	r2, r3, #16
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	699b      	ldr	r3, [r3, #24]
 8004842:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800484a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004852:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	021b      	lsls	r3, r3, #8
 800485a:	68fa      	ldr	r2, [r7, #12]
 800485c:	4313      	orrs	r3, r2
 800485e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	f023 0320 	bic.w	r3, r3, #32
 8004866:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	011b      	lsls	r3, r3, #4
 800486e:	697a      	ldr	r2, [r7, #20]
 8004870:	4313      	orrs	r3, r2
 8004872:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	4a1e      	ldr	r2, [pc, #120]	@ (80048f0 <TIM_OC2_SetConfig+0xd4>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d10d      	bne.n	8004898 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004882:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	68db      	ldr	r3, [r3, #12]
 8004888:	011b      	lsls	r3, r3, #4
 800488a:	697a      	ldr	r2, [r7, #20]
 800488c:	4313      	orrs	r3, r2
 800488e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004896:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	4a15      	ldr	r2, [pc, #84]	@ (80048f0 <TIM_OC2_SetConfig+0xd4>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d113      	bne.n	80048c8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80048a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80048ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	695b      	ldr	r3, [r3, #20]
 80048b4:	009b      	lsls	r3, r3, #2
 80048b6:	693a      	ldr	r2, [r7, #16]
 80048b8:	4313      	orrs	r3, r2
 80048ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	699b      	ldr	r3, [r3, #24]
 80048c0:	009b      	lsls	r3, r3, #2
 80048c2:	693a      	ldr	r2, [r7, #16]
 80048c4:	4313      	orrs	r3, r2
 80048c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	693a      	ldr	r2, [r7, #16]
 80048cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	68fa      	ldr	r2, [r7, #12]
 80048d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	685a      	ldr	r2, [r3, #4]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	697a      	ldr	r2, [r7, #20]
 80048e0:	621a      	str	r2, [r3, #32]
}
 80048e2:	bf00      	nop
 80048e4:	371c      	adds	r7, #28
 80048e6:	46bd      	mov	sp, r7
 80048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ec:	4770      	bx	lr
 80048ee:	bf00      	nop
 80048f0:	40010000 	.word	0x40010000

080048f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b087      	sub	sp, #28
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
 80048fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6a1b      	ldr	r3, [r3, #32]
 8004902:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6a1b      	ldr	r3, [r3, #32]
 8004908:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	69db      	ldr	r3, [r3, #28]
 800491a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004922:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f023 0303 	bic.w	r3, r3, #3
 800492a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	68fa      	ldr	r2, [r7, #12]
 8004932:	4313      	orrs	r3, r2
 8004934:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800493c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	021b      	lsls	r3, r3, #8
 8004944:	697a      	ldr	r2, [r7, #20]
 8004946:	4313      	orrs	r3, r2
 8004948:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	4a1d      	ldr	r2, [pc, #116]	@ (80049c4 <TIM_OC3_SetConfig+0xd0>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d10d      	bne.n	800496e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004958:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	68db      	ldr	r3, [r3, #12]
 800495e:	021b      	lsls	r3, r3, #8
 8004960:	697a      	ldr	r2, [r7, #20]
 8004962:	4313      	orrs	r3, r2
 8004964:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800496c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	4a14      	ldr	r2, [pc, #80]	@ (80049c4 <TIM_OC3_SetConfig+0xd0>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d113      	bne.n	800499e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800497c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004984:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	695b      	ldr	r3, [r3, #20]
 800498a:	011b      	lsls	r3, r3, #4
 800498c:	693a      	ldr	r2, [r7, #16]
 800498e:	4313      	orrs	r3, r2
 8004990:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	699b      	ldr	r3, [r3, #24]
 8004996:	011b      	lsls	r3, r3, #4
 8004998:	693a      	ldr	r2, [r7, #16]
 800499a:	4313      	orrs	r3, r2
 800499c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	693a      	ldr	r2, [r7, #16]
 80049a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	68fa      	ldr	r2, [r7, #12]
 80049a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	685a      	ldr	r2, [r3, #4]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	697a      	ldr	r2, [r7, #20]
 80049b6:	621a      	str	r2, [r3, #32]
}
 80049b8:	bf00      	nop
 80049ba:	371c      	adds	r7, #28
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr
 80049c4:	40010000 	.word	0x40010000

080049c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b087      	sub	sp, #28
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
 80049d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6a1b      	ldr	r3, [r3, #32]
 80049d6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6a1b      	ldr	r3, [r3, #32]
 80049dc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	69db      	ldr	r3, [r3, #28]
 80049ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80049f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	021b      	lsls	r3, r3, #8
 8004a06:	68fa      	ldr	r2, [r7, #12]
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004a12:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	031b      	lsls	r3, r3, #12
 8004a1a:	693a      	ldr	r2, [r7, #16]
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	4a10      	ldr	r2, [pc, #64]	@ (8004a64 <TIM_OC4_SetConfig+0x9c>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d109      	bne.n	8004a3c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004a2e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	695b      	ldr	r3, [r3, #20]
 8004a34:	019b      	lsls	r3, r3, #6
 8004a36:	697a      	ldr	r2, [r7, #20]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	697a      	ldr	r2, [r7, #20]
 8004a40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	68fa      	ldr	r2, [r7, #12]
 8004a46:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	685a      	ldr	r2, [r3, #4]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	693a      	ldr	r2, [r7, #16]
 8004a54:	621a      	str	r2, [r3, #32]
}
 8004a56:	bf00      	nop
 8004a58:	371c      	adds	r7, #28
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr
 8004a62:	bf00      	nop
 8004a64:	40010000 	.word	0x40010000

08004a68 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b086      	sub	sp, #24
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
 8004a70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a72:	2300      	movs	r3, #0
 8004a74:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a84:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	693a      	ldr	r2, [r7, #16]
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004a90:	693b      	ldr	r3, [r7, #16]
 8004a92:	f023 0307 	bic.w	r3, r3, #7
 8004a96:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	693a      	ldr	r2, [r7, #16]
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	693a      	ldr	r2, [r7, #16]
 8004aa8:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	2b70      	cmp	r3, #112	@ 0x70
 8004ab0:	d01a      	beq.n	8004ae8 <TIM_SlaveTimer_SetConfig+0x80>
 8004ab2:	2b70      	cmp	r3, #112	@ 0x70
 8004ab4:	d860      	bhi.n	8004b78 <TIM_SlaveTimer_SetConfig+0x110>
 8004ab6:	2b60      	cmp	r3, #96	@ 0x60
 8004ab8:	d054      	beq.n	8004b64 <TIM_SlaveTimer_SetConfig+0xfc>
 8004aba:	2b60      	cmp	r3, #96	@ 0x60
 8004abc:	d85c      	bhi.n	8004b78 <TIM_SlaveTimer_SetConfig+0x110>
 8004abe:	2b50      	cmp	r3, #80	@ 0x50
 8004ac0:	d046      	beq.n	8004b50 <TIM_SlaveTimer_SetConfig+0xe8>
 8004ac2:	2b50      	cmp	r3, #80	@ 0x50
 8004ac4:	d858      	bhi.n	8004b78 <TIM_SlaveTimer_SetConfig+0x110>
 8004ac6:	2b40      	cmp	r3, #64	@ 0x40
 8004ac8:	d019      	beq.n	8004afe <TIM_SlaveTimer_SetConfig+0x96>
 8004aca:	2b40      	cmp	r3, #64	@ 0x40
 8004acc:	d854      	bhi.n	8004b78 <TIM_SlaveTimer_SetConfig+0x110>
 8004ace:	2b30      	cmp	r3, #48	@ 0x30
 8004ad0:	d055      	beq.n	8004b7e <TIM_SlaveTimer_SetConfig+0x116>
 8004ad2:	2b30      	cmp	r3, #48	@ 0x30
 8004ad4:	d850      	bhi.n	8004b78 <TIM_SlaveTimer_SetConfig+0x110>
 8004ad6:	2b20      	cmp	r3, #32
 8004ad8:	d051      	beq.n	8004b7e <TIM_SlaveTimer_SetConfig+0x116>
 8004ada:	2b20      	cmp	r3, #32
 8004adc:	d84c      	bhi.n	8004b78 <TIM_SlaveTimer_SetConfig+0x110>
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d04d      	beq.n	8004b7e <TIM_SlaveTimer_SetConfig+0x116>
 8004ae2:	2b10      	cmp	r3, #16
 8004ae4:	d04b      	beq.n	8004b7e <TIM_SlaveTimer_SetConfig+0x116>
 8004ae6:	e047      	b.n	8004b78 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8004af8:	f000 f9c5 	bl	8004e86 <TIM_ETR_SetConfig>
      break;
 8004afc:	e040      	b.n	8004b80 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	2b05      	cmp	r3, #5
 8004b04:	d101      	bne.n	8004b0a <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e03b      	b.n	8004b82 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	6a1b      	ldr	r3, [r3, #32]
 8004b10:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	6a1a      	ldr	r2, [r3, #32]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f022 0201 	bic.w	r2, r2, #1
 8004b20:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	699b      	ldr	r3, [r3, #24]
 8004b28:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b30:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	691b      	ldr	r3, [r3, #16]
 8004b36:	011b      	lsls	r3, r3, #4
 8004b38:	68ba      	ldr	r2, [r7, #8]
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	68ba      	ldr	r2, [r7, #8]
 8004b44:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	68fa      	ldr	r2, [r7, #12]
 8004b4c:	621a      	str	r2, [r3, #32]
      break;
 8004b4e:	e017      	b.n	8004b80 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b5c:	461a      	mov	r2, r3
 8004b5e:	f000 f87d 	bl	8004c5c <TIM_TI1_ConfigInputStage>
      break;
 8004b62:	e00d      	b.n	8004b80 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b70:	461a      	mov	r2, r3
 8004b72:	f000 f8df 	bl	8004d34 <TIM_TI2_ConfigInputStage>
      break;
 8004b76:	e003      	b.n	8004b80 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	75fb      	strb	r3, [r7, #23]
      break;
 8004b7c:	e000      	b.n	8004b80 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8004b7e:	bf00      	nop
  }

  return status;
 8004b80:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3718      	adds	r7, #24
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
	...

08004b8c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b087      	sub	sp, #28
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	60f8      	str	r0, [r7, #12]
 8004b94:	60b9      	str	r1, [r7, #8]
 8004b96:	607a      	str	r2, [r7, #4]
 8004b98:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	6a1b      	ldr	r3, [r3, #32]
 8004b9e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	6a1b      	ldr	r3, [r3, #32]
 8004ba4:	f023 0201 	bic.w	r2, r3, #1
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	699b      	ldr	r3, [r3, #24]
 8004bb0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	4a24      	ldr	r2, [pc, #144]	@ (8004c48 <TIM_TI1_SetConfig+0xbc>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d013      	beq.n	8004be2 <TIM_TI1_SetConfig+0x56>
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bc0:	d00f      	beq.n	8004be2 <TIM_TI1_SetConfig+0x56>
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	4a21      	ldr	r2, [pc, #132]	@ (8004c4c <TIM_TI1_SetConfig+0xc0>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d00b      	beq.n	8004be2 <TIM_TI1_SetConfig+0x56>
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	4a20      	ldr	r2, [pc, #128]	@ (8004c50 <TIM_TI1_SetConfig+0xc4>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d007      	beq.n	8004be2 <TIM_TI1_SetConfig+0x56>
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	4a1f      	ldr	r2, [pc, #124]	@ (8004c54 <TIM_TI1_SetConfig+0xc8>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d003      	beq.n	8004be2 <TIM_TI1_SetConfig+0x56>
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	4a1e      	ldr	r2, [pc, #120]	@ (8004c58 <TIM_TI1_SetConfig+0xcc>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d101      	bne.n	8004be6 <TIM_TI1_SetConfig+0x5a>
 8004be2:	2301      	movs	r3, #1
 8004be4:	e000      	b.n	8004be8 <TIM_TI1_SetConfig+0x5c>
 8004be6:	2300      	movs	r3, #0
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d008      	beq.n	8004bfe <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	f023 0303 	bic.w	r3, r3, #3
 8004bf2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004bf4:	697a      	ldr	r2, [r7, #20]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	617b      	str	r3, [r7, #20]
 8004bfc:	e003      	b.n	8004c06 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	f043 0301 	orr.w	r3, r3, #1
 8004c04:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c06:	697b      	ldr	r3, [r7, #20]
 8004c08:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c0c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	011b      	lsls	r3, r3, #4
 8004c12:	b2db      	uxtb	r3, r3
 8004c14:	697a      	ldr	r2, [r7, #20]
 8004c16:	4313      	orrs	r3, r2
 8004c18:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	f023 030a 	bic.w	r3, r3, #10
 8004c20:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	f003 030a 	and.w	r3, r3, #10
 8004c28:	693a      	ldr	r2, [r7, #16]
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	697a      	ldr	r2, [r7, #20]
 8004c32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	693a      	ldr	r2, [r7, #16]
 8004c38:	621a      	str	r2, [r3, #32]
}
 8004c3a:	bf00      	nop
 8004c3c:	371c      	adds	r7, #28
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c44:	4770      	bx	lr
 8004c46:	bf00      	nop
 8004c48:	40010000 	.word	0x40010000
 8004c4c:	40000400 	.word	0x40000400
 8004c50:	40000800 	.word	0x40000800
 8004c54:	40000c00 	.word	0x40000c00
 8004c58:	40014000 	.word	0x40014000

08004c5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b087      	sub	sp, #28
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	60f8      	str	r0, [r7, #12]
 8004c64:	60b9      	str	r1, [r7, #8]
 8004c66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	6a1b      	ldr	r3, [r3, #32]
 8004c6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	6a1b      	ldr	r3, [r3, #32]
 8004c72:	f023 0201 	bic.w	r2, r3, #1
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	699b      	ldr	r3, [r3, #24]
 8004c7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c80:	693b      	ldr	r3, [r7, #16]
 8004c82:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	011b      	lsls	r3, r3, #4
 8004c8c:	693a      	ldr	r2, [r7, #16]
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c92:	697b      	ldr	r3, [r7, #20]
 8004c94:	f023 030a 	bic.w	r3, r3, #10
 8004c98:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c9a:	697a      	ldr	r2, [r7, #20]
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	693a      	ldr	r2, [r7, #16]
 8004ca6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	697a      	ldr	r2, [r7, #20]
 8004cac:	621a      	str	r2, [r3, #32]
}
 8004cae:	bf00      	nop
 8004cb0:	371c      	adds	r7, #28
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb8:	4770      	bx	lr

08004cba <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004cba:	b480      	push	{r7}
 8004cbc:	b087      	sub	sp, #28
 8004cbe:	af00      	add	r7, sp, #0
 8004cc0:	60f8      	str	r0, [r7, #12]
 8004cc2:	60b9      	str	r1, [r7, #8]
 8004cc4:	607a      	str	r2, [r7, #4]
 8004cc6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	6a1b      	ldr	r3, [r3, #32]
 8004ccc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	6a1b      	ldr	r3, [r3, #32]
 8004cd2:	f023 0210 	bic.w	r2, r3, #16
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	699b      	ldr	r3, [r3, #24]
 8004cde:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004ce0:	693b      	ldr	r3, [r7, #16]
 8004ce2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ce6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	021b      	lsls	r3, r3, #8
 8004cec:	693a      	ldr	r2, [r7, #16]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004cf8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	031b      	lsls	r3, r3, #12
 8004cfe:	b29b      	uxth	r3, r3
 8004d00:	693a      	ldr	r2, [r7, #16]
 8004d02:	4313      	orrs	r3, r2
 8004d04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004d0c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	011b      	lsls	r3, r3, #4
 8004d12:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8004d16:	697a      	ldr	r2, [r7, #20]
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	693a      	ldr	r2, [r7, #16]
 8004d20:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	697a      	ldr	r2, [r7, #20]
 8004d26:	621a      	str	r2, [r3, #32]
}
 8004d28:	bf00      	nop
 8004d2a:	371c      	adds	r7, #28
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr

08004d34 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b087      	sub	sp, #28
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	60f8      	str	r0, [r7, #12]
 8004d3c:	60b9      	str	r1, [r7, #8]
 8004d3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6a1b      	ldr	r3, [r3, #32]
 8004d44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	6a1b      	ldr	r3, [r3, #32]
 8004d4a:	f023 0210 	bic.w	r2, r3, #16
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	699b      	ldr	r3, [r3, #24]
 8004d56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004d5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	031b      	lsls	r3, r3, #12
 8004d64:	693a      	ldr	r2, [r7, #16]
 8004d66:	4313      	orrs	r3, r2
 8004d68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004d70:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	011b      	lsls	r3, r3, #4
 8004d76:	697a      	ldr	r2, [r7, #20]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	693a      	ldr	r2, [r7, #16]
 8004d80:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	697a      	ldr	r2, [r7, #20]
 8004d86:	621a      	str	r2, [r3, #32]
}
 8004d88:	bf00      	nop
 8004d8a:	371c      	adds	r7, #28
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d92:	4770      	bx	lr

08004d94 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b087      	sub	sp, #28
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	60f8      	str	r0, [r7, #12]
 8004d9c:	60b9      	str	r1, [r7, #8]
 8004d9e:	607a      	str	r2, [r7, #4]
 8004da0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	6a1b      	ldr	r3, [r3, #32]
 8004da6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	6a1b      	ldr	r3, [r3, #32]
 8004dac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	69db      	ldr	r3, [r3, #28]
 8004db8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	f023 0303 	bic.w	r3, r3, #3
 8004dc0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8004dc2:	693a      	ldr	r2, [r7, #16]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004dca:	693b      	ldr	r3, [r7, #16]
 8004dcc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004dd0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	011b      	lsls	r3, r3, #4
 8004dd6:	b2db      	uxtb	r3, r3
 8004dd8:	693a      	ldr	r2, [r7, #16]
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8004de4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	021b      	lsls	r3, r3, #8
 8004dea:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8004dee:	697a      	ldr	r2, [r7, #20]
 8004df0:	4313      	orrs	r3, r2
 8004df2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	693a      	ldr	r2, [r7, #16]
 8004df8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	697a      	ldr	r2, [r7, #20]
 8004dfe:	621a      	str	r2, [r3, #32]
}
 8004e00:	bf00      	nop
 8004e02:	371c      	adds	r7, #28
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr

08004e0c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b087      	sub	sp, #28
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	60f8      	str	r0, [r7, #12]
 8004e14:	60b9      	str	r1, [r7, #8]
 8004e16:	607a      	str	r2, [r7, #4]
 8004e18:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	6a1b      	ldr	r3, [r3, #32]
 8004e1e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	6a1b      	ldr	r3, [r3, #32]
 8004e24:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	69db      	ldr	r3, [r3, #28]
 8004e30:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e38:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	021b      	lsls	r3, r3, #8
 8004e3e:	693a      	ldr	r2, [r7, #16]
 8004e40:	4313      	orrs	r3, r2
 8004e42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004e4a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	031b      	lsls	r3, r3, #12
 8004e50:	b29b      	uxth	r3, r3
 8004e52:	693a      	ldr	r2, [r7, #16]
 8004e54:	4313      	orrs	r3, r2
 8004e56:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004e5e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004e60:	68bb      	ldr	r3, [r7, #8]
 8004e62:	031b      	lsls	r3, r3, #12
 8004e64:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8004e68:	697a      	ldr	r2, [r7, #20]
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	693a      	ldr	r2, [r7, #16]
 8004e72:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	697a      	ldr	r2, [r7, #20]
 8004e78:	621a      	str	r2, [r3, #32]
}
 8004e7a:	bf00      	nop
 8004e7c:	371c      	adds	r7, #28
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr

08004e86 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e86:	b480      	push	{r7}
 8004e88:	b087      	sub	sp, #28
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	60f8      	str	r0, [r7, #12]
 8004e8e:	60b9      	str	r1, [r7, #8]
 8004e90:	607a      	str	r2, [r7, #4]
 8004e92:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004ea0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	021a      	lsls	r2, r3, #8
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	431a      	orrs	r2, r3
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	4313      	orrs	r3, r2
 8004eae:	697a      	ldr	r2, [r7, #20]
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	697a      	ldr	r2, [r7, #20]
 8004eb8:	609a      	str	r2, [r3, #8]
}
 8004eba:	bf00      	nop
 8004ebc:	371c      	adds	r7, #28
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec4:	4770      	bx	lr

08004ec6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004ec6:	b480      	push	{r7}
 8004ec8:	b087      	sub	sp, #28
 8004eca:	af00      	add	r7, sp, #0
 8004ecc:	60f8      	str	r0, [r7, #12]
 8004ece:	60b9      	str	r1, [r7, #8]
 8004ed0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	f003 031f 	and.w	r3, r3, #31
 8004ed8:	2201      	movs	r2, #1
 8004eda:	fa02 f303 	lsl.w	r3, r2, r3
 8004ede:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	6a1a      	ldr	r2, [r3, #32]
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	43db      	mvns	r3, r3
 8004ee8:	401a      	ands	r2, r3
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	6a1a      	ldr	r2, [r3, #32]
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	f003 031f 	and.w	r3, r3, #31
 8004ef8:	6879      	ldr	r1, [r7, #4]
 8004efa:	fa01 f303 	lsl.w	r3, r1, r3
 8004efe:	431a      	orrs	r2, r3
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	621a      	str	r2, [r3, #32]
}
 8004f04:	bf00      	nop
 8004f06:	371c      	adds	r7, #28
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0e:	4770      	bx	lr

08004f10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b085      	sub	sp, #20
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
 8004f18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d101      	bne.n	8004f28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f24:	2302      	movs	r3, #2
 8004f26:	e050      	b.n	8004fca <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2202      	movs	r2, #2
 8004f34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	689b      	ldr	r3, [r3, #8]
 8004f46:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f4e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	68fa      	ldr	r2, [r7, #12]
 8004f56:	4313      	orrs	r3, r2
 8004f58:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	68fa      	ldr	r2, [r7, #12]
 8004f60:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a1c      	ldr	r2, [pc, #112]	@ (8004fd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d018      	beq.n	8004f9e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f74:	d013      	beq.n	8004f9e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4a18      	ldr	r2, [pc, #96]	@ (8004fdc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d00e      	beq.n	8004f9e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a16      	ldr	r2, [pc, #88]	@ (8004fe0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d009      	beq.n	8004f9e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a15      	ldr	r2, [pc, #84]	@ (8004fe4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d004      	beq.n	8004f9e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4a13      	ldr	r2, [pc, #76]	@ (8004fe8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d10c      	bne.n	8004fb8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004fa4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	68ba      	ldr	r2, [r7, #8]
 8004fac:	4313      	orrs	r3, r2
 8004fae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	68ba      	ldr	r2, [r7, #8]
 8004fb6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004fc8:	2300      	movs	r3, #0
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3714      	adds	r7, #20
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd4:	4770      	bx	lr
 8004fd6:	bf00      	nop
 8004fd8:	40010000 	.word	0x40010000
 8004fdc:	40000400 	.word	0x40000400
 8004fe0:	40000800 	.word	0x40000800
 8004fe4:	40000c00 	.word	0x40000c00
 8004fe8:	40014000 	.word	0x40014000

08004fec <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b085      	sub	sp, #20
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
 8004ff4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005000:	2b01      	cmp	r3, #1
 8005002:	d101      	bne.n	8005008 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005004:	2302      	movs	r3, #2
 8005006:	e03d      	b.n	8005084 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2201      	movs	r2, #1
 800500c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	68db      	ldr	r3, [r3, #12]
 800501a:	4313      	orrs	r3, r2
 800501c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	4313      	orrs	r3, r2
 800502a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	4313      	orrs	r3, r2
 8005038:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4313      	orrs	r3, r2
 8005046:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	691b      	ldr	r3, [r3, #16]
 8005052:	4313      	orrs	r3, r2
 8005054:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	695b      	ldr	r3, [r3, #20]
 8005060:	4313      	orrs	r3, r2
 8005062:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	69db      	ldr	r3, [r3, #28]
 800506e:	4313      	orrs	r3, r2
 8005070:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	68fa      	ldr	r2, [r7, #12]
 8005078:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2200      	movs	r2, #0
 800507e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005082:	2300      	movs	r3, #0
}
 8005084:	4618      	mov	r0, r3
 8005086:	3714      	adds	r7, #20
 8005088:	46bd      	mov	sp, r7
 800508a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508e:	4770      	bx	lr

08005090 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005090:	b480      	push	{r7}
 8005092:	b083      	sub	sp, #12
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005098:	bf00      	nop
 800509a:	370c      	adds	r7, #12
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr

080050a4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b083      	sub	sp, #12
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80050ac:	bf00      	nop
 80050ae:	370c      	adds	r7, #12
 80050b0:	46bd      	mov	sp, r7
 80050b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b6:	4770      	bx	lr

080050b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b082      	sub	sp, #8
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d101      	bne.n	80050ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	e042      	b.n	8005150 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d106      	bne.n	80050e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2200      	movs	r2, #0
 80050da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f7fd f846 	bl	8002170 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2224      	movs	r2, #36	@ 0x24
 80050e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	68da      	ldr	r2, [r3, #12]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80050fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80050fc:	6878      	ldr	r0, [r7, #4]
 80050fe:	f000 fcbb 	bl	8005a78 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	691a      	ldr	r2, [r3, #16]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005110:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	695a      	ldr	r2, [r3, #20]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005120:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	68da      	ldr	r2, [r3, #12]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005130:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2200      	movs	r2, #0
 8005136:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2220      	movs	r2, #32
 800513c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2220      	movs	r2, #32
 8005144:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2200      	movs	r2, #0
 800514c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800514e:	2300      	movs	r3, #0
}
 8005150:	4618      	mov	r0, r3
 8005152:	3708      	adds	r7, #8
 8005154:	46bd      	mov	sp, r7
 8005156:	bd80      	pop	{r7, pc}

08005158 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005158:	b480      	push	{r7}
 800515a:	b085      	sub	sp, #20
 800515c:	af00      	add	r7, sp, #0
 800515e:	60f8      	str	r0, [r7, #12]
 8005160:	60b9      	str	r1, [r7, #8]
 8005162:	4613      	mov	r3, r2
 8005164:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800516c:	b2db      	uxtb	r3, r3
 800516e:	2b20      	cmp	r3, #32
 8005170:	d121      	bne.n	80051b6 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d002      	beq.n	800517e <HAL_UART_Transmit_IT+0x26>
 8005178:	88fb      	ldrh	r3, [r7, #6]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d101      	bne.n	8005182 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800517e:	2301      	movs	r3, #1
 8005180:	e01a      	b.n	80051b8 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	68ba      	ldr	r2, [r7, #8]
 8005186:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	88fa      	ldrh	r2, [r7, #6]
 800518c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	88fa      	ldrh	r2, [r7, #6]
 8005192:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2200      	movs	r2, #0
 8005198:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2221      	movs	r2, #33	@ 0x21
 800519e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	68da      	ldr	r2, [r3, #12]
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80051b0:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80051b2:	2300      	movs	r3, #0
 80051b4:	e000      	b.n	80051b8 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 80051b6:	2302      	movs	r3, #2
  }
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	3714      	adds	r7, #20
 80051bc:	46bd      	mov	sp, r7
 80051be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c2:	4770      	bx	lr

080051c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b0ba      	sub	sp, #232	@ 0xe8
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	68db      	ldr	r3, [r3, #12]
 80051dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	695b      	ldr	r3, [r3, #20]
 80051e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80051ea:	2300      	movs	r3, #0
 80051ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80051f0:	2300      	movs	r3, #0
 80051f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80051f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051fa:	f003 030f 	and.w	r3, r3, #15
 80051fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005202:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005206:	2b00      	cmp	r3, #0
 8005208:	d10f      	bne.n	800522a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800520a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800520e:	f003 0320 	and.w	r3, r3, #32
 8005212:	2b00      	cmp	r3, #0
 8005214:	d009      	beq.n	800522a <HAL_UART_IRQHandler+0x66>
 8005216:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800521a:	f003 0320 	and.w	r3, r3, #32
 800521e:	2b00      	cmp	r3, #0
 8005220:	d003      	beq.n	800522a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	f000 fb69 	bl	80058fa <UART_Receive_IT>
      return;
 8005228:	e25b      	b.n	80056e2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800522a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800522e:	2b00      	cmp	r3, #0
 8005230:	f000 80de 	beq.w	80053f0 <HAL_UART_IRQHandler+0x22c>
 8005234:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005238:	f003 0301 	and.w	r3, r3, #1
 800523c:	2b00      	cmp	r3, #0
 800523e:	d106      	bne.n	800524e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005240:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005244:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005248:	2b00      	cmp	r3, #0
 800524a:	f000 80d1 	beq.w	80053f0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800524e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005252:	f003 0301 	and.w	r3, r3, #1
 8005256:	2b00      	cmp	r3, #0
 8005258:	d00b      	beq.n	8005272 <HAL_UART_IRQHandler+0xae>
 800525a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800525e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005262:	2b00      	cmp	r3, #0
 8005264:	d005      	beq.n	8005272 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800526a:	f043 0201 	orr.w	r2, r3, #1
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005272:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005276:	f003 0304 	and.w	r3, r3, #4
 800527a:	2b00      	cmp	r3, #0
 800527c:	d00b      	beq.n	8005296 <HAL_UART_IRQHandler+0xd2>
 800527e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005282:	f003 0301 	and.w	r3, r3, #1
 8005286:	2b00      	cmp	r3, #0
 8005288:	d005      	beq.n	8005296 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800528e:	f043 0202 	orr.w	r2, r3, #2
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005296:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800529a:	f003 0302 	and.w	r3, r3, #2
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d00b      	beq.n	80052ba <HAL_UART_IRQHandler+0xf6>
 80052a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80052a6:	f003 0301 	and.w	r3, r3, #1
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d005      	beq.n	80052ba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052b2:	f043 0204 	orr.w	r2, r3, #4
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80052ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052be:	f003 0308 	and.w	r3, r3, #8
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d011      	beq.n	80052ea <HAL_UART_IRQHandler+0x126>
 80052c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052ca:	f003 0320 	and.w	r3, r3, #32
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d105      	bne.n	80052de <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80052d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80052d6:	f003 0301 	and.w	r3, r3, #1
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d005      	beq.n	80052ea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052e2:	f043 0208 	orr.w	r2, r3, #8
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	f000 81f2 	beq.w	80056d8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80052f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052f8:	f003 0320 	and.w	r3, r3, #32
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d008      	beq.n	8005312 <HAL_UART_IRQHandler+0x14e>
 8005300:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005304:	f003 0320 	and.w	r3, r3, #32
 8005308:	2b00      	cmp	r3, #0
 800530a:	d002      	beq.n	8005312 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800530c:	6878      	ldr	r0, [r7, #4]
 800530e:	f000 faf4 	bl	80058fa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	695b      	ldr	r3, [r3, #20]
 8005318:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800531c:	2b40      	cmp	r3, #64	@ 0x40
 800531e:	bf0c      	ite	eq
 8005320:	2301      	moveq	r3, #1
 8005322:	2300      	movne	r3, #0
 8005324:	b2db      	uxtb	r3, r3
 8005326:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800532e:	f003 0308 	and.w	r3, r3, #8
 8005332:	2b00      	cmp	r3, #0
 8005334:	d103      	bne.n	800533e <HAL_UART_IRQHandler+0x17a>
 8005336:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800533a:	2b00      	cmp	r3, #0
 800533c:	d04f      	beq.n	80053de <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f000 f9fc 	bl	800573c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	695b      	ldr	r3, [r3, #20]
 800534a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800534e:	2b40      	cmp	r3, #64	@ 0x40
 8005350:	d141      	bne.n	80053d6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	3314      	adds	r3, #20
 8005358:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800535c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005360:	e853 3f00 	ldrex	r3, [r3]
 8005364:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005368:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800536c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005370:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	3314      	adds	r3, #20
 800537a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800537e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005382:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005386:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800538a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800538e:	e841 2300 	strex	r3, r2, [r1]
 8005392:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005396:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800539a:	2b00      	cmp	r3, #0
 800539c:	d1d9      	bne.n	8005352 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d013      	beq.n	80053ce <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053aa:	4a7e      	ldr	r2, [pc, #504]	@ (80055a4 <HAL_UART_IRQHandler+0x3e0>)
 80053ac:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053b2:	4618      	mov	r0, r3
 80053b4:	f7fd fad1 	bl	800295a <HAL_DMA_Abort_IT>
 80053b8:	4603      	mov	r3, r0
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d016      	beq.n	80053ec <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053c4:	687a      	ldr	r2, [r7, #4]
 80053c6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80053c8:	4610      	mov	r0, r2
 80053ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053cc:	e00e      	b.n	80053ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f000 f99e 	bl	8005710 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053d4:	e00a      	b.n	80053ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f000 f99a 	bl	8005710 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053dc:	e006      	b.n	80053ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f000 f996 	bl	8005710 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2200      	movs	r2, #0
 80053e8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80053ea:	e175      	b.n	80056d8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053ec:	bf00      	nop
    return;
 80053ee:	e173      	b.n	80056d8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053f4:	2b01      	cmp	r3, #1
 80053f6:	f040 814f 	bne.w	8005698 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80053fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053fe:	f003 0310 	and.w	r3, r3, #16
 8005402:	2b00      	cmp	r3, #0
 8005404:	f000 8148 	beq.w	8005698 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005408:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800540c:	f003 0310 	and.w	r3, r3, #16
 8005410:	2b00      	cmp	r3, #0
 8005412:	f000 8141 	beq.w	8005698 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005416:	2300      	movs	r3, #0
 8005418:	60bb      	str	r3, [r7, #8]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	60bb      	str	r3, [r7, #8]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	60bb      	str	r3, [r7, #8]
 800542a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	695b      	ldr	r3, [r3, #20]
 8005432:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005436:	2b40      	cmp	r3, #64	@ 0x40
 8005438:	f040 80b6 	bne.w	80055a8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005448:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800544c:	2b00      	cmp	r3, #0
 800544e:	f000 8145 	beq.w	80056dc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005456:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800545a:	429a      	cmp	r2, r3
 800545c:	f080 813e 	bcs.w	80056dc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005466:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800546c:	69db      	ldr	r3, [r3, #28]
 800546e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005472:	f000 8088 	beq.w	8005586 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	330c      	adds	r3, #12
 800547c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005480:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005484:	e853 3f00 	ldrex	r3, [r3]
 8005488:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800548c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005490:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005494:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	330c      	adds	r3, #12
 800549e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80054a2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80054a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054aa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80054ae:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80054b2:	e841 2300 	strex	r3, r2, [r1]
 80054b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80054ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d1d9      	bne.n	8005476 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	3314      	adds	r3, #20
 80054c8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80054cc:	e853 3f00 	ldrex	r3, [r3]
 80054d0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80054d2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80054d4:	f023 0301 	bic.w	r3, r3, #1
 80054d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	3314      	adds	r3, #20
 80054e2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80054e6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80054ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ec:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80054ee:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80054f2:	e841 2300 	strex	r3, r2, [r1]
 80054f6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80054f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d1e1      	bne.n	80054c2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	3314      	adds	r3, #20
 8005504:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005506:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005508:	e853 3f00 	ldrex	r3, [r3]
 800550c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800550e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005510:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005514:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	3314      	adds	r3, #20
 800551e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005522:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005524:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005526:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005528:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800552a:	e841 2300 	strex	r3, r2, [r1]
 800552e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005530:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005532:	2b00      	cmp	r3, #0
 8005534:	d1e3      	bne.n	80054fe <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2220      	movs	r2, #32
 800553a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2200      	movs	r2, #0
 8005542:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	330c      	adds	r3, #12
 800554a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800554c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800554e:	e853 3f00 	ldrex	r3, [r3]
 8005552:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005554:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005556:	f023 0310 	bic.w	r3, r3, #16
 800555a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	330c      	adds	r3, #12
 8005564:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005568:	65ba      	str	r2, [r7, #88]	@ 0x58
 800556a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800556c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800556e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005570:	e841 2300 	strex	r3, r2, [r1]
 8005574:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005576:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005578:	2b00      	cmp	r3, #0
 800557a:	d1e3      	bne.n	8005544 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005580:	4618      	mov	r0, r3
 8005582:	f7fd f97a 	bl	800287a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2202      	movs	r2, #2
 800558a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005594:	b29b      	uxth	r3, r3
 8005596:	1ad3      	subs	r3, r2, r3
 8005598:	b29b      	uxth	r3, r3
 800559a:	4619      	mov	r1, r3
 800559c:	6878      	ldr	r0, [r7, #4]
 800559e:	f000 f8c1 	bl	8005724 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80055a2:	e09b      	b.n	80056dc <HAL_UART_IRQHandler+0x518>
 80055a4:	08005803 	.word	0x08005803
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80055b0:	b29b      	uxth	r3, r3
 80055b2:	1ad3      	subs	r3, r2, r3
 80055b4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80055bc:	b29b      	uxth	r3, r3
 80055be:	2b00      	cmp	r3, #0
 80055c0:	f000 808e 	beq.w	80056e0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80055c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	f000 8089 	beq.w	80056e0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	330c      	adds	r3, #12
 80055d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055d8:	e853 3f00 	ldrex	r3, [r3]
 80055dc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80055de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80055e4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	330c      	adds	r3, #12
 80055ee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80055f2:	647a      	str	r2, [r7, #68]	@ 0x44
 80055f4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055f6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80055f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80055fa:	e841 2300 	strex	r3, r2, [r1]
 80055fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005600:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005602:	2b00      	cmp	r3, #0
 8005604:	d1e3      	bne.n	80055ce <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	3314      	adds	r3, #20
 800560c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800560e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005610:	e853 3f00 	ldrex	r3, [r3]
 8005614:	623b      	str	r3, [r7, #32]
   return(result);
 8005616:	6a3b      	ldr	r3, [r7, #32]
 8005618:	f023 0301 	bic.w	r3, r3, #1
 800561c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	3314      	adds	r3, #20
 8005626:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800562a:	633a      	str	r2, [r7, #48]	@ 0x30
 800562c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800562e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005630:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005632:	e841 2300 	strex	r3, r2, [r1]
 8005636:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800563a:	2b00      	cmp	r3, #0
 800563c:	d1e3      	bne.n	8005606 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2220      	movs	r2, #32
 8005642:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2200      	movs	r2, #0
 800564a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	330c      	adds	r3, #12
 8005652:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005654:	693b      	ldr	r3, [r7, #16]
 8005656:	e853 3f00 	ldrex	r3, [r3]
 800565a:	60fb      	str	r3, [r7, #12]
   return(result);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	f023 0310 	bic.w	r3, r3, #16
 8005662:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	330c      	adds	r3, #12
 800566c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005670:	61fa      	str	r2, [r7, #28]
 8005672:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005674:	69b9      	ldr	r1, [r7, #24]
 8005676:	69fa      	ldr	r2, [r7, #28]
 8005678:	e841 2300 	strex	r3, r2, [r1]
 800567c:	617b      	str	r3, [r7, #20]
   return(result);
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d1e3      	bne.n	800564c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2202      	movs	r2, #2
 8005688:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800568a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800568e:	4619      	mov	r1, r3
 8005690:	6878      	ldr	r0, [r7, #4]
 8005692:	f000 f847 	bl	8005724 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005696:	e023      	b.n	80056e0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005698:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800569c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d009      	beq.n	80056b8 <HAL_UART_IRQHandler+0x4f4>
 80056a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d003      	beq.n	80056b8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f000 f8ba 	bl	800582a <UART_Transmit_IT>
    return;
 80056b6:	e014      	b.n	80056e2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80056b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d00e      	beq.n	80056e2 <HAL_UART_IRQHandler+0x51e>
 80056c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d008      	beq.n	80056e2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f000 f8fa 	bl	80058ca <UART_EndTransmit_IT>
    return;
 80056d6:	e004      	b.n	80056e2 <HAL_UART_IRQHandler+0x51e>
    return;
 80056d8:	bf00      	nop
 80056da:	e002      	b.n	80056e2 <HAL_UART_IRQHandler+0x51e>
      return;
 80056dc:	bf00      	nop
 80056de:	e000      	b.n	80056e2 <HAL_UART_IRQHandler+0x51e>
      return;
 80056e0:	bf00      	nop
  }
}
 80056e2:	37e8      	adds	r7, #232	@ 0xe8
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}

080056e8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b083      	sub	sp, #12
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80056f0:	bf00      	nop
 80056f2:	370c      	adds	r7, #12
 80056f4:	46bd      	mov	sp, r7
 80056f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fa:	4770      	bx	lr

080056fc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b083      	sub	sp, #12
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005704:	bf00      	nop
 8005706:	370c      	adds	r7, #12
 8005708:	46bd      	mov	sp, r7
 800570a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570e:	4770      	bx	lr

08005710 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005710:	b480      	push	{r7}
 8005712:	b083      	sub	sp, #12
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005718:	bf00      	nop
 800571a:	370c      	adds	r7, #12
 800571c:	46bd      	mov	sp, r7
 800571e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005722:	4770      	bx	lr

08005724 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005724:	b480      	push	{r7}
 8005726:	b083      	sub	sp, #12
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
 800572c:	460b      	mov	r3, r1
 800572e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005730:	bf00      	nop
 8005732:	370c      	adds	r7, #12
 8005734:	46bd      	mov	sp, r7
 8005736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573a:	4770      	bx	lr

0800573c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800573c:	b480      	push	{r7}
 800573e:	b095      	sub	sp, #84	@ 0x54
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	330c      	adds	r3, #12
 800574a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800574c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800574e:	e853 3f00 	ldrex	r3, [r3]
 8005752:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005756:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800575a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	330c      	adds	r3, #12
 8005762:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005764:	643a      	str	r2, [r7, #64]	@ 0x40
 8005766:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005768:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800576a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800576c:	e841 2300 	strex	r3, r2, [r1]
 8005770:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005774:	2b00      	cmp	r3, #0
 8005776:	d1e5      	bne.n	8005744 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	3314      	adds	r3, #20
 800577e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005780:	6a3b      	ldr	r3, [r7, #32]
 8005782:	e853 3f00 	ldrex	r3, [r3]
 8005786:	61fb      	str	r3, [r7, #28]
   return(result);
 8005788:	69fb      	ldr	r3, [r7, #28]
 800578a:	f023 0301 	bic.w	r3, r3, #1
 800578e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	3314      	adds	r3, #20
 8005796:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005798:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800579a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800579c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800579e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057a0:	e841 2300 	strex	r3, r2, [r1]
 80057a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80057a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d1e5      	bne.n	8005778 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d119      	bne.n	80057e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	330c      	adds	r3, #12
 80057ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	e853 3f00 	ldrex	r3, [r3]
 80057c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	f023 0310 	bic.w	r3, r3, #16
 80057ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	330c      	adds	r3, #12
 80057d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80057d4:	61ba      	str	r2, [r7, #24]
 80057d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d8:	6979      	ldr	r1, [r7, #20]
 80057da:	69ba      	ldr	r2, [r7, #24]
 80057dc:	e841 2300 	strex	r3, r2, [r1]
 80057e0:	613b      	str	r3, [r7, #16]
   return(result);
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d1e5      	bne.n	80057b4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2220      	movs	r2, #32
 80057ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2200      	movs	r2, #0
 80057f4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80057f6:	bf00      	nop
 80057f8:	3754      	adds	r7, #84	@ 0x54
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr

08005802 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005802:	b580      	push	{r7, lr}
 8005804:	b084      	sub	sp, #16
 8005806:	af00      	add	r7, sp, #0
 8005808:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800580e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2200      	movs	r2, #0
 8005814:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	2200      	movs	r2, #0
 800581a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800581c:	68f8      	ldr	r0, [r7, #12]
 800581e:	f7ff ff77 	bl	8005710 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005822:	bf00      	nop
 8005824:	3710      	adds	r7, #16
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}

0800582a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800582a:	b480      	push	{r7}
 800582c:	b085      	sub	sp, #20
 800582e:	af00      	add	r7, sp, #0
 8005830:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005838:	b2db      	uxtb	r3, r3
 800583a:	2b21      	cmp	r3, #33	@ 0x21
 800583c:	d13e      	bne.n	80058bc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	689b      	ldr	r3, [r3, #8]
 8005842:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005846:	d114      	bne.n	8005872 <UART_Transmit_IT+0x48>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	691b      	ldr	r3, [r3, #16]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d110      	bne.n	8005872 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6a1b      	ldr	r3, [r3, #32]
 8005854:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	881b      	ldrh	r3, [r3, #0]
 800585a:	461a      	mov	r2, r3
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005864:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6a1b      	ldr	r3, [r3, #32]
 800586a:	1c9a      	adds	r2, r3, #2
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	621a      	str	r2, [r3, #32]
 8005870:	e008      	b.n	8005884 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6a1b      	ldr	r3, [r3, #32]
 8005876:	1c59      	adds	r1, r3, #1
 8005878:	687a      	ldr	r2, [r7, #4]
 800587a:	6211      	str	r1, [r2, #32]
 800587c:	781a      	ldrb	r2, [r3, #0]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005888:	b29b      	uxth	r3, r3
 800588a:	3b01      	subs	r3, #1
 800588c:	b29b      	uxth	r3, r3
 800588e:	687a      	ldr	r2, [r7, #4]
 8005890:	4619      	mov	r1, r3
 8005892:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005894:	2b00      	cmp	r3, #0
 8005896:	d10f      	bne.n	80058b8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	68da      	ldr	r2, [r3, #12]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80058a6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	68da      	ldr	r2, [r3, #12]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80058b6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80058b8:	2300      	movs	r3, #0
 80058ba:	e000      	b.n	80058be <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80058bc:	2302      	movs	r3, #2
  }
}
 80058be:	4618      	mov	r0, r3
 80058c0:	3714      	adds	r7, #20
 80058c2:	46bd      	mov	sp, r7
 80058c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c8:	4770      	bx	lr

080058ca <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80058ca:	b580      	push	{r7, lr}
 80058cc:	b082      	sub	sp, #8
 80058ce:	af00      	add	r7, sp, #0
 80058d0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	68da      	ldr	r2, [r3, #12]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058e0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2220      	movs	r2, #32
 80058e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f7ff fefc 	bl	80056e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80058f0:	2300      	movs	r3, #0
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	3708      	adds	r7, #8
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd80      	pop	{r7, pc}

080058fa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80058fa:	b580      	push	{r7, lr}
 80058fc:	b08c      	sub	sp, #48	@ 0x30
 80058fe:	af00      	add	r7, sp, #0
 8005900:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005908:	b2db      	uxtb	r3, r3
 800590a:	2b22      	cmp	r3, #34	@ 0x22
 800590c:	f040 80ae 	bne.w	8005a6c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005918:	d117      	bne.n	800594a <UART_Receive_IT+0x50>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	691b      	ldr	r3, [r3, #16]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d113      	bne.n	800594a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005922:	2300      	movs	r3, #0
 8005924:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800592a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	b29b      	uxth	r3, r3
 8005934:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005938:	b29a      	uxth	r2, r3
 800593a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800593c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005942:	1c9a      	adds	r2, r3, #2
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	629a      	str	r2, [r3, #40]	@ 0x28
 8005948:	e026      	b.n	8005998 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800594e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005950:	2300      	movs	r3, #0
 8005952:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800595c:	d007      	beq.n	800596e <UART_Receive_IT+0x74>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d10a      	bne.n	800597c <UART_Receive_IT+0x82>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	691b      	ldr	r3, [r3, #16]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d106      	bne.n	800597c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	b2da      	uxtb	r2, r3
 8005976:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005978:	701a      	strb	r2, [r3, #0]
 800597a:	e008      	b.n	800598e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	685b      	ldr	r3, [r3, #4]
 8005982:	b2db      	uxtb	r3, r3
 8005984:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005988:	b2da      	uxtb	r2, r3
 800598a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800598c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005992:	1c5a      	adds	r2, r3, #1
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800599c:	b29b      	uxth	r3, r3
 800599e:	3b01      	subs	r3, #1
 80059a0:	b29b      	uxth	r3, r3
 80059a2:	687a      	ldr	r2, [r7, #4]
 80059a4:	4619      	mov	r1, r3
 80059a6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d15d      	bne.n	8005a68 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	68da      	ldr	r2, [r3, #12]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f022 0220 	bic.w	r2, r2, #32
 80059ba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	68da      	ldr	r2, [r3, #12]
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80059ca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	695a      	ldr	r2, [r3, #20]
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f022 0201 	bic.w	r2, r2, #1
 80059da:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2220      	movs	r2, #32
 80059e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059ee:	2b01      	cmp	r3, #1
 80059f0:	d135      	bne.n	8005a5e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2200      	movs	r2, #0
 80059f6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	330c      	adds	r3, #12
 80059fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a00:	697b      	ldr	r3, [r7, #20]
 8005a02:	e853 3f00 	ldrex	r3, [r3]
 8005a06:	613b      	str	r3, [r7, #16]
   return(result);
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	f023 0310 	bic.w	r3, r3, #16
 8005a0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	330c      	adds	r3, #12
 8005a16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a18:	623a      	str	r2, [r7, #32]
 8005a1a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a1c:	69f9      	ldr	r1, [r7, #28]
 8005a1e:	6a3a      	ldr	r2, [r7, #32]
 8005a20:	e841 2300 	strex	r3, r2, [r1]
 8005a24:	61bb      	str	r3, [r7, #24]
   return(result);
 8005a26:	69bb      	ldr	r3, [r7, #24]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d1e5      	bne.n	80059f8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f003 0310 	and.w	r3, r3, #16
 8005a36:	2b10      	cmp	r3, #16
 8005a38:	d10a      	bne.n	8005a50 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	60fb      	str	r3, [r7, #12]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	60fb      	str	r3, [r7, #12]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	60fb      	str	r3, [r7, #12]
 8005a4e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005a54:	4619      	mov	r1, r3
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	f7ff fe64 	bl	8005724 <HAL_UARTEx_RxEventCallback>
 8005a5c:	e002      	b.n	8005a64 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005a5e:	6878      	ldr	r0, [r7, #4]
 8005a60:	f7ff fe4c 	bl	80056fc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005a64:	2300      	movs	r3, #0
 8005a66:	e002      	b.n	8005a6e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005a68:	2300      	movs	r3, #0
 8005a6a:	e000      	b.n	8005a6e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005a6c:	2302      	movs	r3, #2
  }
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	3730      	adds	r7, #48	@ 0x30
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}
	...

08005a78 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a7c:	b0c0      	sub	sp, #256	@ 0x100
 8005a7e:	af00      	add	r7, sp, #0
 8005a80:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	691b      	ldr	r3, [r3, #16]
 8005a8c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a94:	68d9      	ldr	r1, [r3, #12]
 8005a96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a9a:	681a      	ldr	r2, [r3, #0]
 8005a9c:	ea40 0301 	orr.w	r3, r0, r1
 8005aa0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005aa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aa6:	689a      	ldr	r2, [r3, #8]
 8005aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aac:	691b      	ldr	r3, [r3, #16]
 8005aae:	431a      	orrs	r2, r3
 8005ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ab4:	695b      	ldr	r3, [r3, #20]
 8005ab6:	431a      	orrs	r2, r3
 8005ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005abc:	69db      	ldr	r3, [r3, #28]
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005ac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	68db      	ldr	r3, [r3, #12]
 8005acc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005ad0:	f021 010c 	bic.w	r1, r1, #12
 8005ad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005ade:	430b      	orrs	r3, r1
 8005ae0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005ae2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	695b      	ldr	r3, [r3, #20]
 8005aea:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005aee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005af2:	6999      	ldr	r1, [r3, #24]
 8005af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005af8:	681a      	ldr	r2, [r3, #0]
 8005afa:	ea40 0301 	orr.w	r3, r0, r1
 8005afe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005b00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b04:	681a      	ldr	r2, [r3, #0]
 8005b06:	4b8f      	ldr	r3, [pc, #572]	@ (8005d44 <UART_SetConfig+0x2cc>)
 8005b08:	429a      	cmp	r2, r3
 8005b0a:	d005      	beq.n	8005b18 <UART_SetConfig+0xa0>
 8005b0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b10:	681a      	ldr	r2, [r3, #0]
 8005b12:	4b8d      	ldr	r3, [pc, #564]	@ (8005d48 <UART_SetConfig+0x2d0>)
 8005b14:	429a      	cmp	r2, r3
 8005b16:	d104      	bne.n	8005b22 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005b18:	f7fd fe68 	bl	80037ec <HAL_RCC_GetPCLK2Freq>
 8005b1c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005b20:	e003      	b.n	8005b2a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005b22:	f7fd fe4f 	bl	80037c4 <HAL_RCC_GetPCLK1Freq>
 8005b26:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b2e:	69db      	ldr	r3, [r3, #28]
 8005b30:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b34:	f040 810c 	bne.w	8005d50 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005b38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005b42:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005b46:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005b4a:	4622      	mov	r2, r4
 8005b4c:	462b      	mov	r3, r5
 8005b4e:	1891      	adds	r1, r2, r2
 8005b50:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005b52:	415b      	adcs	r3, r3
 8005b54:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005b56:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005b5a:	4621      	mov	r1, r4
 8005b5c:	eb12 0801 	adds.w	r8, r2, r1
 8005b60:	4629      	mov	r1, r5
 8005b62:	eb43 0901 	adc.w	r9, r3, r1
 8005b66:	f04f 0200 	mov.w	r2, #0
 8005b6a:	f04f 0300 	mov.w	r3, #0
 8005b6e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b72:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b76:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b7a:	4690      	mov	r8, r2
 8005b7c:	4699      	mov	r9, r3
 8005b7e:	4623      	mov	r3, r4
 8005b80:	eb18 0303 	adds.w	r3, r8, r3
 8005b84:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005b88:	462b      	mov	r3, r5
 8005b8a:	eb49 0303 	adc.w	r3, r9, r3
 8005b8e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005b92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005b9e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005ba2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005ba6:	460b      	mov	r3, r1
 8005ba8:	18db      	adds	r3, r3, r3
 8005baa:	653b      	str	r3, [r7, #80]	@ 0x50
 8005bac:	4613      	mov	r3, r2
 8005bae:	eb42 0303 	adc.w	r3, r2, r3
 8005bb2:	657b      	str	r3, [r7, #84]	@ 0x54
 8005bb4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005bb8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005bbc:	f7fb f86c 	bl	8000c98 <__aeabi_uldivmod>
 8005bc0:	4602      	mov	r2, r0
 8005bc2:	460b      	mov	r3, r1
 8005bc4:	4b61      	ldr	r3, [pc, #388]	@ (8005d4c <UART_SetConfig+0x2d4>)
 8005bc6:	fba3 2302 	umull	r2, r3, r3, r2
 8005bca:	095b      	lsrs	r3, r3, #5
 8005bcc:	011c      	lsls	r4, r3, #4
 8005bce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005bd8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005bdc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005be0:	4642      	mov	r2, r8
 8005be2:	464b      	mov	r3, r9
 8005be4:	1891      	adds	r1, r2, r2
 8005be6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005be8:	415b      	adcs	r3, r3
 8005bea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005bec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005bf0:	4641      	mov	r1, r8
 8005bf2:	eb12 0a01 	adds.w	sl, r2, r1
 8005bf6:	4649      	mov	r1, r9
 8005bf8:	eb43 0b01 	adc.w	fp, r3, r1
 8005bfc:	f04f 0200 	mov.w	r2, #0
 8005c00:	f04f 0300 	mov.w	r3, #0
 8005c04:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005c08:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005c0c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005c10:	4692      	mov	sl, r2
 8005c12:	469b      	mov	fp, r3
 8005c14:	4643      	mov	r3, r8
 8005c16:	eb1a 0303 	adds.w	r3, sl, r3
 8005c1a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005c1e:	464b      	mov	r3, r9
 8005c20:	eb4b 0303 	adc.w	r3, fp, r3
 8005c24:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005c34:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005c38:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005c3c:	460b      	mov	r3, r1
 8005c3e:	18db      	adds	r3, r3, r3
 8005c40:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c42:	4613      	mov	r3, r2
 8005c44:	eb42 0303 	adc.w	r3, r2, r3
 8005c48:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c4a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005c4e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005c52:	f7fb f821 	bl	8000c98 <__aeabi_uldivmod>
 8005c56:	4602      	mov	r2, r0
 8005c58:	460b      	mov	r3, r1
 8005c5a:	4611      	mov	r1, r2
 8005c5c:	4b3b      	ldr	r3, [pc, #236]	@ (8005d4c <UART_SetConfig+0x2d4>)
 8005c5e:	fba3 2301 	umull	r2, r3, r3, r1
 8005c62:	095b      	lsrs	r3, r3, #5
 8005c64:	2264      	movs	r2, #100	@ 0x64
 8005c66:	fb02 f303 	mul.w	r3, r2, r3
 8005c6a:	1acb      	subs	r3, r1, r3
 8005c6c:	00db      	lsls	r3, r3, #3
 8005c6e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005c72:	4b36      	ldr	r3, [pc, #216]	@ (8005d4c <UART_SetConfig+0x2d4>)
 8005c74:	fba3 2302 	umull	r2, r3, r3, r2
 8005c78:	095b      	lsrs	r3, r3, #5
 8005c7a:	005b      	lsls	r3, r3, #1
 8005c7c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005c80:	441c      	add	r4, r3
 8005c82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c86:	2200      	movs	r2, #0
 8005c88:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c8c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005c90:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005c94:	4642      	mov	r2, r8
 8005c96:	464b      	mov	r3, r9
 8005c98:	1891      	adds	r1, r2, r2
 8005c9a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005c9c:	415b      	adcs	r3, r3
 8005c9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ca0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005ca4:	4641      	mov	r1, r8
 8005ca6:	1851      	adds	r1, r2, r1
 8005ca8:	6339      	str	r1, [r7, #48]	@ 0x30
 8005caa:	4649      	mov	r1, r9
 8005cac:	414b      	adcs	r3, r1
 8005cae:	637b      	str	r3, [r7, #52]	@ 0x34
 8005cb0:	f04f 0200 	mov.w	r2, #0
 8005cb4:	f04f 0300 	mov.w	r3, #0
 8005cb8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005cbc:	4659      	mov	r1, fp
 8005cbe:	00cb      	lsls	r3, r1, #3
 8005cc0:	4651      	mov	r1, sl
 8005cc2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005cc6:	4651      	mov	r1, sl
 8005cc8:	00ca      	lsls	r2, r1, #3
 8005cca:	4610      	mov	r0, r2
 8005ccc:	4619      	mov	r1, r3
 8005cce:	4603      	mov	r3, r0
 8005cd0:	4642      	mov	r2, r8
 8005cd2:	189b      	adds	r3, r3, r2
 8005cd4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005cd8:	464b      	mov	r3, r9
 8005cda:	460a      	mov	r2, r1
 8005cdc:	eb42 0303 	adc.w	r3, r2, r3
 8005ce0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005ce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	2200      	movs	r2, #0
 8005cec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005cf0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005cf4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005cf8:	460b      	mov	r3, r1
 8005cfa:	18db      	adds	r3, r3, r3
 8005cfc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005cfe:	4613      	mov	r3, r2
 8005d00:	eb42 0303 	adc.w	r3, r2, r3
 8005d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d06:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005d0a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005d0e:	f7fa ffc3 	bl	8000c98 <__aeabi_uldivmod>
 8005d12:	4602      	mov	r2, r0
 8005d14:	460b      	mov	r3, r1
 8005d16:	4b0d      	ldr	r3, [pc, #52]	@ (8005d4c <UART_SetConfig+0x2d4>)
 8005d18:	fba3 1302 	umull	r1, r3, r3, r2
 8005d1c:	095b      	lsrs	r3, r3, #5
 8005d1e:	2164      	movs	r1, #100	@ 0x64
 8005d20:	fb01 f303 	mul.w	r3, r1, r3
 8005d24:	1ad3      	subs	r3, r2, r3
 8005d26:	00db      	lsls	r3, r3, #3
 8005d28:	3332      	adds	r3, #50	@ 0x32
 8005d2a:	4a08      	ldr	r2, [pc, #32]	@ (8005d4c <UART_SetConfig+0x2d4>)
 8005d2c:	fba2 2303 	umull	r2, r3, r2, r3
 8005d30:	095b      	lsrs	r3, r3, #5
 8005d32:	f003 0207 	and.w	r2, r3, #7
 8005d36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4422      	add	r2, r4
 8005d3e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005d40:	e106      	b.n	8005f50 <UART_SetConfig+0x4d8>
 8005d42:	bf00      	nop
 8005d44:	40011000 	.word	0x40011000
 8005d48:	40011400 	.word	0x40011400
 8005d4c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d54:	2200      	movs	r2, #0
 8005d56:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005d5a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005d5e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005d62:	4642      	mov	r2, r8
 8005d64:	464b      	mov	r3, r9
 8005d66:	1891      	adds	r1, r2, r2
 8005d68:	6239      	str	r1, [r7, #32]
 8005d6a:	415b      	adcs	r3, r3
 8005d6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d6e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005d72:	4641      	mov	r1, r8
 8005d74:	1854      	adds	r4, r2, r1
 8005d76:	4649      	mov	r1, r9
 8005d78:	eb43 0501 	adc.w	r5, r3, r1
 8005d7c:	f04f 0200 	mov.w	r2, #0
 8005d80:	f04f 0300 	mov.w	r3, #0
 8005d84:	00eb      	lsls	r3, r5, #3
 8005d86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d8a:	00e2      	lsls	r2, r4, #3
 8005d8c:	4614      	mov	r4, r2
 8005d8e:	461d      	mov	r5, r3
 8005d90:	4643      	mov	r3, r8
 8005d92:	18e3      	adds	r3, r4, r3
 8005d94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005d98:	464b      	mov	r3, r9
 8005d9a:	eb45 0303 	adc.w	r3, r5, r3
 8005d9e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005da2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	2200      	movs	r2, #0
 8005daa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005dae:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005db2:	f04f 0200 	mov.w	r2, #0
 8005db6:	f04f 0300 	mov.w	r3, #0
 8005dba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005dbe:	4629      	mov	r1, r5
 8005dc0:	008b      	lsls	r3, r1, #2
 8005dc2:	4621      	mov	r1, r4
 8005dc4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005dc8:	4621      	mov	r1, r4
 8005dca:	008a      	lsls	r2, r1, #2
 8005dcc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005dd0:	f7fa ff62 	bl	8000c98 <__aeabi_uldivmod>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	460b      	mov	r3, r1
 8005dd8:	4b60      	ldr	r3, [pc, #384]	@ (8005f5c <UART_SetConfig+0x4e4>)
 8005dda:	fba3 2302 	umull	r2, r3, r3, r2
 8005dde:	095b      	lsrs	r3, r3, #5
 8005de0:	011c      	lsls	r4, r3, #4
 8005de2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005de6:	2200      	movs	r2, #0
 8005de8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005dec:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005df0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005df4:	4642      	mov	r2, r8
 8005df6:	464b      	mov	r3, r9
 8005df8:	1891      	adds	r1, r2, r2
 8005dfa:	61b9      	str	r1, [r7, #24]
 8005dfc:	415b      	adcs	r3, r3
 8005dfe:	61fb      	str	r3, [r7, #28]
 8005e00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e04:	4641      	mov	r1, r8
 8005e06:	1851      	adds	r1, r2, r1
 8005e08:	6139      	str	r1, [r7, #16]
 8005e0a:	4649      	mov	r1, r9
 8005e0c:	414b      	adcs	r3, r1
 8005e0e:	617b      	str	r3, [r7, #20]
 8005e10:	f04f 0200 	mov.w	r2, #0
 8005e14:	f04f 0300 	mov.w	r3, #0
 8005e18:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005e1c:	4659      	mov	r1, fp
 8005e1e:	00cb      	lsls	r3, r1, #3
 8005e20:	4651      	mov	r1, sl
 8005e22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e26:	4651      	mov	r1, sl
 8005e28:	00ca      	lsls	r2, r1, #3
 8005e2a:	4610      	mov	r0, r2
 8005e2c:	4619      	mov	r1, r3
 8005e2e:	4603      	mov	r3, r0
 8005e30:	4642      	mov	r2, r8
 8005e32:	189b      	adds	r3, r3, r2
 8005e34:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005e38:	464b      	mov	r3, r9
 8005e3a:	460a      	mov	r2, r1
 8005e3c:	eb42 0303 	adc.w	r3, r2, r3
 8005e40:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005e4e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005e50:	f04f 0200 	mov.w	r2, #0
 8005e54:	f04f 0300 	mov.w	r3, #0
 8005e58:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005e5c:	4649      	mov	r1, r9
 8005e5e:	008b      	lsls	r3, r1, #2
 8005e60:	4641      	mov	r1, r8
 8005e62:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e66:	4641      	mov	r1, r8
 8005e68:	008a      	lsls	r2, r1, #2
 8005e6a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005e6e:	f7fa ff13 	bl	8000c98 <__aeabi_uldivmod>
 8005e72:	4602      	mov	r2, r0
 8005e74:	460b      	mov	r3, r1
 8005e76:	4611      	mov	r1, r2
 8005e78:	4b38      	ldr	r3, [pc, #224]	@ (8005f5c <UART_SetConfig+0x4e4>)
 8005e7a:	fba3 2301 	umull	r2, r3, r3, r1
 8005e7e:	095b      	lsrs	r3, r3, #5
 8005e80:	2264      	movs	r2, #100	@ 0x64
 8005e82:	fb02 f303 	mul.w	r3, r2, r3
 8005e86:	1acb      	subs	r3, r1, r3
 8005e88:	011b      	lsls	r3, r3, #4
 8005e8a:	3332      	adds	r3, #50	@ 0x32
 8005e8c:	4a33      	ldr	r2, [pc, #204]	@ (8005f5c <UART_SetConfig+0x4e4>)
 8005e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e92:	095b      	lsrs	r3, r3, #5
 8005e94:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e98:	441c      	add	r4, r3
 8005e9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	673b      	str	r3, [r7, #112]	@ 0x70
 8005ea2:	677a      	str	r2, [r7, #116]	@ 0x74
 8005ea4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005ea8:	4642      	mov	r2, r8
 8005eaa:	464b      	mov	r3, r9
 8005eac:	1891      	adds	r1, r2, r2
 8005eae:	60b9      	str	r1, [r7, #8]
 8005eb0:	415b      	adcs	r3, r3
 8005eb2:	60fb      	str	r3, [r7, #12]
 8005eb4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005eb8:	4641      	mov	r1, r8
 8005eba:	1851      	adds	r1, r2, r1
 8005ebc:	6039      	str	r1, [r7, #0]
 8005ebe:	4649      	mov	r1, r9
 8005ec0:	414b      	adcs	r3, r1
 8005ec2:	607b      	str	r3, [r7, #4]
 8005ec4:	f04f 0200 	mov.w	r2, #0
 8005ec8:	f04f 0300 	mov.w	r3, #0
 8005ecc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005ed0:	4659      	mov	r1, fp
 8005ed2:	00cb      	lsls	r3, r1, #3
 8005ed4:	4651      	mov	r1, sl
 8005ed6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005eda:	4651      	mov	r1, sl
 8005edc:	00ca      	lsls	r2, r1, #3
 8005ede:	4610      	mov	r0, r2
 8005ee0:	4619      	mov	r1, r3
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	4642      	mov	r2, r8
 8005ee6:	189b      	adds	r3, r3, r2
 8005ee8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005eea:	464b      	mov	r3, r9
 8005eec:	460a      	mov	r2, r1
 8005eee:	eb42 0303 	adc.w	r3, r2, r3
 8005ef2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	2200      	movs	r2, #0
 8005efc:	663b      	str	r3, [r7, #96]	@ 0x60
 8005efe:	667a      	str	r2, [r7, #100]	@ 0x64
 8005f00:	f04f 0200 	mov.w	r2, #0
 8005f04:	f04f 0300 	mov.w	r3, #0
 8005f08:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005f0c:	4649      	mov	r1, r9
 8005f0e:	008b      	lsls	r3, r1, #2
 8005f10:	4641      	mov	r1, r8
 8005f12:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f16:	4641      	mov	r1, r8
 8005f18:	008a      	lsls	r2, r1, #2
 8005f1a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005f1e:	f7fa febb 	bl	8000c98 <__aeabi_uldivmod>
 8005f22:	4602      	mov	r2, r0
 8005f24:	460b      	mov	r3, r1
 8005f26:	4b0d      	ldr	r3, [pc, #52]	@ (8005f5c <UART_SetConfig+0x4e4>)
 8005f28:	fba3 1302 	umull	r1, r3, r3, r2
 8005f2c:	095b      	lsrs	r3, r3, #5
 8005f2e:	2164      	movs	r1, #100	@ 0x64
 8005f30:	fb01 f303 	mul.w	r3, r1, r3
 8005f34:	1ad3      	subs	r3, r2, r3
 8005f36:	011b      	lsls	r3, r3, #4
 8005f38:	3332      	adds	r3, #50	@ 0x32
 8005f3a:	4a08      	ldr	r2, [pc, #32]	@ (8005f5c <UART_SetConfig+0x4e4>)
 8005f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8005f40:	095b      	lsrs	r3, r3, #5
 8005f42:	f003 020f 	and.w	r2, r3, #15
 8005f46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	4422      	add	r2, r4
 8005f4e:	609a      	str	r2, [r3, #8]
}
 8005f50:	bf00      	nop
 8005f52:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005f56:	46bd      	mov	sp, r7
 8005f58:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f5c:	51eb851f 	.word	0x51eb851f

08005f60 <__cvt>:
 8005f60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f64:	ec57 6b10 	vmov	r6, r7, d0
 8005f68:	2f00      	cmp	r7, #0
 8005f6a:	460c      	mov	r4, r1
 8005f6c:	4619      	mov	r1, r3
 8005f6e:	463b      	mov	r3, r7
 8005f70:	bfbb      	ittet	lt
 8005f72:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005f76:	461f      	movlt	r7, r3
 8005f78:	2300      	movge	r3, #0
 8005f7a:	232d      	movlt	r3, #45	@ 0x2d
 8005f7c:	700b      	strb	r3, [r1, #0]
 8005f7e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f80:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005f84:	4691      	mov	r9, r2
 8005f86:	f023 0820 	bic.w	r8, r3, #32
 8005f8a:	bfbc      	itt	lt
 8005f8c:	4632      	movlt	r2, r6
 8005f8e:	4616      	movlt	r6, r2
 8005f90:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005f94:	d005      	beq.n	8005fa2 <__cvt+0x42>
 8005f96:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005f9a:	d100      	bne.n	8005f9e <__cvt+0x3e>
 8005f9c:	3401      	adds	r4, #1
 8005f9e:	2102      	movs	r1, #2
 8005fa0:	e000      	b.n	8005fa4 <__cvt+0x44>
 8005fa2:	2103      	movs	r1, #3
 8005fa4:	ab03      	add	r3, sp, #12
 8005fa6:	9301      	str	r3, [sp, #4]
 8005fa8:	ab02      	add	r3, sp, #8
 8005faa:	9300      	str	r3, [sp, #0]
 8005fac:	ec47 6b10 	vmov	d0, r6, r7
 8005fb0:	4653      	mov	r3, sl
 8005fb2:	4622      	mov	r2, r4
 8005fb4:	f001 f884 	bl	80070c0 <_dtoa_r>
 8005fb8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005fbc:	4605      	mov	r5, r0
 8005fbe:	d119      	bne.n	8005ff4 <__cvt+0x94>
 8005fc0:	f019 0f01 	tst.w	r9, #1
 8005fc4:	d00e      	beq.n	8005fe4 <__cvt+0x84>
 8005fc6:	eb00 0904 	add.w	r9, r0, r4
 8005fca:	2200      	movs	r2, #0
 8005fcc:	2300      	movs	r3, #0
 8005fce:	4630      	mov	r0, r6
 8005fd0:	4639      	mov	r1, r7
 8005fd2:	f7fa fd81 	bl	8000ad8 <__aeabi_dcmpeq>
 8005fd6:	b108      	cbz	r0, 8005fdc <__cvt+0x7c>
 8005fd8:	f8cd 900c 	str.w	r9, [sp, #12]
 8005fdc:	2230      	movs	r2, #48	@ 0x30
 8005fde:	9b03      	ldr	r3, [sp, #12]
 8005fe0:	454b      	cmp	r3, r9
 8005fe2:	d31e      	bcc.n	8006022 <__cvt+0xc2>
 8005fe4:	9b03      	ldr	r3, [sp, #12]
 8005fe6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005fe8:	1b5b      	subs	r3, r3, r5
 8005fea:	4628      	mov	r0, r5
 8005fec:	6013      	str	r3, [r2, #0]
 8005fee:	b004      	add	sp, #16
 8005ff0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ff4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005ff8:	eb00 0904 	add.w	r9, r0, r4
 8005ffc:	d1e5      	bne.n	8005fca <__cvt+0x6a>
 8005ffe:	7803      	ldrb	r3, [r0, #0]
 8006000:	2b30      	cmp	r3, #48	@ 0x30
 8006002:	d10a      	bne.n	800601a <__cvt+0xba>
 8006004:	2200      	movs	r2, #0
 8006006:	2300      	movs	r3, #0
 8006008:	4630      	mov	r0, r6
 800600a:	4639      	mov	r1, r7
 800600c:	f7fa fd64 	bl	8000ad8 <__aeabi_dcmpeq>
 8006010:	b918      	cbnz	r0, 800601a <__cvt+0xba>
 8006012:	f1c4 0401 	rsb	r4, r4, #1
 8006016:	f8ca 4000 	str.w	r4, [sl]
 800601a:	f8da 3000 	ldr.w	r3, [sl]
 800601e:	4499      	add	r9, r3
 8006020:	e7d3      	b.n	8005fca <__cvt+0x6a>
 8006022:	1c59      	adds	r1, r3, #1
 8006024:	9103      	str	r1, [sp, #12]
 8006026:	701a      	strb	r2, [r3, #0]
 8006028:	e7d9      	b.n	8005fde <__cvt+0x7e>

0800602a <__exponent>:
 800602a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800602c:	2900      	cmp	r1, #0
 800602e:	bfba      	itte	lt
 8006030:	4249      	neglt	r1, r1
 8006032:	232d      	movlt	r3, #45	@ 0x2d
 8006034:	232b      	movge	r3, #43	@ 0x2b
 8006036:	2909      	cmp	r1, #9
 8006038:	7002      	strb	r2, [r0, #0]
 800603a:	7043      	strb	r3, [r0, #1]
 800603c:	dd29      	ble.n	8006092 <__exponent+0x68>
 800603e:	f10d 0307 	add.w	r3, sp, #7
 8006042:	461d      	mov	r5, r3
 8006044:	270a      	movs	r7, #10
 8006046:	461a      	mov	r2, r3
 8006048:	fbb1 f6f7 	udiv	r6, r1, r7
 800604c:	fb07 1416 	mls	r4, r7, r6, r1
 8006050:	3430      	adds	r4, #48	@ 0x30
 8006052:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006056:	460c      	mov	r4, r1
 8006058:	2c63      	cmp	r4, #99	@ 0x63
 800605a:	f103 33ff 	add.w	r3, r3, #4294967295
 800605e:	4631      	mov	r1, r6
 8006060:	dcf1      	bgt.n	8006046 <__exponent+0x1c>
 8006062:	3130      	adds	r1, #48	@ 0x30
 8006064:	1e94      	subs	r4, r2, #2
 8006066:	f803 1c01 	strb.w	r1, [r3, #-1]
 800606a:	1c41      	adds	r1, r0, #1
 800606c:	4623      	mov	r3, r4
 800606e:	42ab      	cmp	r3, r5
 8006070:	d30a      	bcc.n	8006088 <__exponent+0x5e>
 8006072:	f10d 0309 	add.w	r3, sp, #9
 8006076:	1a9b      	subs	r3, r3, r2
 8006078:	42ac      	cmp	r4, r5
 800607a:	bf88      	it	hi
 800607c:	2300      	movhi	r3, #0
 800607e:	3302      	adds	r3, #2
 8006080:	4403      	add	r3, r0
 8006082:	1a18      	subs	r0, r3, r0
 8006084:	b003      	add	sp, #12
 8006086:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006088:	f813 6b01 	ldrb.w	r6, [r3], #1
 800608c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006090:	e7ed      	b.n	800606e <__exponent+0x44>
 8006092:	2330      	movs	r3, #48	@ 0x30
 8006094:	3130      	adds	r1, #48	@ 0x30
 8006096:	7083      	strb	r3, [r0, #2]
 8006098:	70c1      	strb	r1, [r0, #3]
 800609a:	1d03      	adds	r3, r0, #4
 800609c:	e7f1      	b.n	8006082 <__exponent+0x58>
	...

080060a0 <_printf_float>:
 80060a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060a4:	b08d      	sub	sp, #52	@ 0x34
 80060a6:	460c      	mov	r4, r1
 80060a8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80060ac:	4616      	mov	r6, r2
 80060ae:	461f      	mov	r7, r3
 80060b0:	4605      	mov	r5, r0
 80060b2:	f000 feef 	bl	8006e94 <_localeconv_r>
 80060b6:	6803      	ldr	r3, [r0, #0]
 80060b8:	9304      	str	r3, [sp, #16]
 80060ba:	4618      	mov	r0, r3
 80060bc:	f7fa f8e0 	bl	8000280 <strlen>
 80060c0:	2300      	movs	r3, #0
 80060c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80060c4:	f8d8 3000 	ldr.w	r3, [r8]
 80060c8:	9005      	str	r0, [sp, #20]
 80060ca:	3307      	adds	r3, #7
 80060cc:	f023 0307 	bic.w	r3, r3, #7
 80060d0:	f103 0208 	add.w	r2, r3, #8
 80060d4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80060d8:	f8d4 b000 	ldr.w	fp, [r4]
 80060dc:	f8c8 2000 	str.w	r2, [r8]
 80060e0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80060e4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80060e8:	9307      	str	r3, [sp, #28]
 80060ea:	f8cd 8018 	str.w	r8, [sp, #24]
 80060ee:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80060f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060f6:	4b9c      	ldr	r3, [pc, #624]	@ (8006368 <_printf_float+0x2c8>)
 80060f8:	f04f 32ff 	mov.w	r2, #4294967295
 80060fc:	f7fa fd1e 	bl	8000b3c <__aeabi_dcmpun>
 8006100:	bb70      	cbnz	r0, 8006160 <_printf_float+0xc0>
 8006102:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006106:	4b98      	ldr	r3, [pc, #608]	@ (8006368 <_printf_float+0x2c8>)
 8006108:	f04f 32ff 	mov.w	r2, #4294967295
 800610c:	f7fa fcf8 	bl	8000b00 <__aeabi_dcmple>
 8006110:	bb30      	cbnz	r0, 8006160 <_printf_float+0xc0>
 8006112:	2200      	movs	r2, #0
 8006114:	2300      	movs	r3, #0
 8006116:	4640      	mov	r0, r8
 8006118:	4649      	mov	r1, r9
 800611a:	f7fa fce7 	bl	8000aec <__aeabi_dcmplt>
 800611e:	b110      	cbz	r0, 8006126 <_printf_float+0x86>
 8006120:	232d      	movs	r3, #45	@ 0x2d
 8006122:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006126:	4a91      	ldr	r2, [pc, #580]	@ (800636c <_printf_float+0x2cc>)
 8006128:	4b91      	ldr	r3, [pc, #580]	@ (8006370 <_printf_float+0x2d0>)
 800612a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800612e:	bf94      	ite	ls
 8006130:	4690      	movls	r8, r2
 8006132:	4698      	movhi	r8, r3
 8006134:	2303      	movs	r3, #3
 8006136:	6123      	str	r3, [r4, #16]
 8006138:	f02b 0304 	bic.w	r3, fp, #4
 800613c:	6023      	str	r3, [r4, #0]
 800613e:	f04f 0900 	mov.w	r9, #0
 8006142:	9700      	str	r7, [sp, #0]
 8006144:	4633      	mov	r3, r6
 8006146:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006148:	4621      	mov	r1, r4
 800614a:	4628      	mov	r0, r5
 800614c:	f000 f9d2 	bl	80064f4 <_printf_common>
 8006150:	3001      	adds	r0, #1
 8006152:	f040 808d 	bne.w	8006270 <_printf_float+0x1d0>
 8006156:	f04f 30ff 	mov.w	r0, #4294967295
 800615a:	b00d      	add	sp, #52	@ 0x34
 800615c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006160:	4642      	mov	r2, r8
 8006162:	464b      	mov	r3, r9
 8006164:	4640      	mov	r0, r8
 8006166:	4649      	mov	r1, r9
 8006168:	f7fa fce8 	bl	8000b3c <__aeabi_dcmpun>
 800616c:	b140      	cbz	r0, 8006180 <_printf_float+0xe0>
 800616e:	464b      	mov	r3, r9
 8006170:	2b00      	cmp	r3, #0
 8006172:	bfbc      	itt	lt
 8006174:	232d      	movlt	r3, #45	@ 0x2d
 8006176:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800617a:	4a7e      	ldr	r2, [pc, #504]	@ (8006374 <_printf_float+0x2d4>)
 800617c:	4b7e      	ldr	r3, [pc, #504]	@ (8006378 <_printf_float+0x2d8>)
 800617e:	e7d4      	b.n	800612a <_printf_float+0x8a>
 8006180:	6863      	ldr	r3, [r4, #4]
 8006182:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006186:	9206      	str	r2, [sp, #24]
 8006188:	1c5a      	adds	r2, r3, #1
 800618a:	d13b      	bne.n	8006204 <_printf_float+0x164>
 800618c:	2306      	movs	r3, #6
 800618e:	6063      	str	r3, [r4, #4]
 8006190:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006194:	2300      	movs	r3, #0
 8006196:	6022      	str	r2, [r4, #0]
 8006198:	9303      	str	r3, [sp, #12]
 800619a:	ab0a      	add	r3, sp, #40	@ 0x28
 800619c:	e9cd a301 	strd	sl, r3, [sp, #4]
 80061a0:	ab09      	add	r3, sp, #36	@ 0x24
 80061a2:	9300      	str	r3, [sp, #0]
 80061a4:	6861      	ldr	r1, [r4, #4]
 80061a6:	ec49 8b10 	vmov	d0, r8, r9
 80061aa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80061ae:	4628      	mov	r0, r5
 80061b0:	f7ff fed6 	bl	8005f60 <__cvt>
 80061b4:	9b06      	ldr	r3, [sp, #24]
 80061b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80061b8:	2b47      	cmp	r3, #71	@ 0x47
 80061ba:	4680      	mov	r8, r0
 80061bc:	d129      	bne.n	8006212 <_printf_float+0x172>
 80061be:	1cc8      	adds	r0, r1, #3
 80061c0:	db02      	blt.n	80061c8 <_printf_float+0x128>
 80061c2:	6863      	ldr	r3, [r4, #4]
 80061c4:	4299      	cmp	r1, r3
 80061c6:	dd41      	ble.n	800624c <_printf_float+0x1ac>
 80061c8:	f1aa 0a02 	sub.w	sl, sl, #2
 80061cc:	fa5f fa8a 	uxtb.w	sl, sl
 80061d0:	3901      	subs	r1, #1
 80061d2:	4652      	mov	r2, sl
 80061d4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80061d8:	9109      	str	r1, [sp, #36]	@ 0x24
 80061da:	f7ff ff26 	bl	800602a <__exponent>
 80061de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80061e0:	1813      	adds	r3, r2, r0
 80061e2:	2a01      	cmp	r2, #1
 80061e4:	4681      	mov	r9, r0
 80061e6:	6123      	str	r3, [r4, #16]
 80061e8:	dc02      	bgt.n	80061f0 <_printf_float+0x150>
 80061ea:	6822      	ldr	r2, [r4, #0]
 80061ec:	07d2      	lsls	r2, r2, #31
 80061ee:	d501      	bpl.n	80061f4 <_printf_float+0x154>
 80061f0:	3301      	adds	r3, #1
 80061f2:	6123      	str	r3, [r4, #16]
 80061f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d0a2      	beq.n	8006142 <_printf_float+0xa2>
 80061fc:	232d      	movs	r3, #45	@ 0x2d
 80061fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006202:	e79e      	b.n	8006142 <_printf_float+0xa2>
 8006204:	9a06      	ldr	r2, [sp, #24]
 8006206:	2a47      	cmp	r2, #71	@ 0x47
 8006208:	d1c2      	bne.n	8006190 <_printf_float+0xf0>
 800620a:	2b00      	cmp	r3, #0
 800620c:	d1c0      	bne.n	8006190 <_printf_float+0xf0>
 800620e:	2301      	movs	r3, #1
 8006210:	e7bd      	b.n	800618e <_printf_float+0xee>
 8006212:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006216:	d9db      	bls.n	80061d0 <_printf_float+0x130>
 8006218:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800621c:	d118      	bne.n	8006250 <_printf_float+0x1b0>
 800621e:	2900      	cmp	r1, #0
 8006220:	6863      	ldr	r3, [r4, #4]
 8006222:	dd0b      	ble.n	800623c <_printf_float+0x19c>
 8006224:	6121      	str	r1, [r4, #16]
 8006226:	b913      	cbnz	r3, 800622e <_printf_float+0x18e>
 8006228:	6822      	ldr	r2, [r4, #0]
 800622a:	07d0      	lsls	r0, r2, #31
 800622c:	d502      	bpl.n	8006234 <_printf_float+0x194>
 800622e:	3301      	adds	r3, #1
 8006230:	440b      	add	r3, r1
 8006232:	6123      	str	r3, [r4, #16]
 8006234:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006236:	f04f 0900 	mov.w	r9, #0
 800623a:	e7db      	b.n	80061f4 <_printf_float+0x154>
 800623c:	b913      	cbnz	r3, 8006244 <_printf_float+0x1a4>
 800623e:	6822      	ldr	r2, [r4, #0]
 8006240:	07d2      	lsls	r2, r2, #31
 8006242:	d501      	bpl.n	8006248 <_printf_float+0x1a8>
 8006244:	3302      	adds	r3, #2
 8006246:	e7f4      	b.n	8006232 <_printf_float+0x192>
 8006248:	2301      	movs	r3, #1
 800624a:	e7f2      	b.n	8006232 <_printf_float+0x192>
 800624c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006250:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006252:	4299      	cmp	r1, r3
 8006254:	db05      	blt.n	8006262 <_printf_float+0x1c2>
 8006256:	6823      	ldr	r3, [r4, #0]
 8006258:	6121      	str	r1, [r4, #16]
 800625a:	07d8      	lsls	r0, r3, #31
 800625c:	d5ea      	bpl.n	8006234 <_printf_float+0x194>
 800625e:	1c4b      	adds	r3, r1, #1
 8006260:	e7e7      	b.n	8006232 <_printf_float+0x192>
 8006262:	2900      	cmp	r1, #0
 8006264:	bfd4      	ite	le
 8006266:	f1c1 0202 	rsble	r2, r1, #2
 800626a:	2201      	movgt	r2, #1
 800626c:	4413      	add	r3, r2
 800626e:	e7e0      	b.n	8006232 <_printf_float+0x192>
 8006270:	6823      	ldr	r3, [r4, #0]
 8006272:	055a      	lsls	r2, r3, #21
 8006274:	d407      	bmi.n	8006286 <_printf_float+0x1e6>
 8006276:	6923      	ldr	r3, [r4, #16]
 8006278:	4642      	mov	r2, r8
 800627a:	4631      	mov	r1, r6
 800627c:	4628      	mov	r0, r5
 800627e:	47b8      	blx	r7
 8006280:	3001      	adds	r0, #1
 8006282:	d12b      	bne.n	80062dc <_printf_float+0x23c>
 8006284:	e767      	b.n	8006156 <_printf_float+0xb6>
 8006286:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800628a:	f240 80dd 	bls.w	8006448 <_printf_float+0x3a8>
 800628e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006292:	2200      	movs	r2, #0
 8006294:	2300      	movs	r3, #0
 8006296:	f7fa fc1f 	bl	8000ad8 <__aeabi_dcmpeq>
 800629a:	2800      	cmp	r0, #0
 800629c:	d033      	beq.n	8006306 <_printf_float+0x266>
 800629e:	4a37      	ldr	r2, [pc, #220]	@ (800637c <_printf_float+0x2dc>)
 80062a0:	2301      	movs	r3, #1
 80062a2:	4631      	mov	r1, r6
 80062a4:	4628      	mov	r0, r5
 80062a6:	47b8      	blx	r7
 80062a8:	3001      	adds	r0, #1
 80062aa:	f43f af54 	beq.w	8006156 <_printf_float+0xb6>
 80062ae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80062b2:	4543      	cmp	r3, r8
 80062b4:	db02      	blt.n	80062bc <_printf_float+0x21c>
 80062b6:	6823      	ldr	r3, [r4, #0]
 80062b8:	07d8      	lsls	r0, r3, #31
 80062ba:	d50f      	bpl.n	80062dc <_printf_float+0x23c>
 80062bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062c0:	4631      	mov	r1, r6
 80062c2:	4628      	mov	r0, r5
 80062c4:	47b8      	blx	r7
 80062c6:	3001      	adds	r0, #1
 80062c8:	f43f af45 	beq.w	8006156 <_printf_float+0xb6>
 80062cc:	f04f 0900 	mov.w	r9, #0
 80062d0:	f108 38ff 	add.w	r8, r8, #4294967295
 80062d4:	f104 0a1a 	add.w	sl, r4, #26
 80062d8:	45c8      	cmp	r8, r9
 80062da:	dc09      	bgt.n	80062f0 <_printf_float+0x250>
 80062dc:	6823      	ldr	r3, [r4, #0]
 80062de:	079b      	lsls	r3, r3, #30
 80062e0:	f100 8103 	bmi.w	80064ea <_printf_float+0x44a>
 80062e4:	68e0      	ldr	r0, [r4, #12]
 80062e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062e8:	4298      	cmp	r0, r3
 80062ea:	bfb8      	it	lt
 80062ec:	4618      	movlt	r0, r3
 80062ee:	e734      	b.n	800615a <_printf_float+0xba>
 80062f0:	2301      	movs	r3, #1
 80062f2:	4652      	mov	r2, sl
 80062f4:	4631      	mov	r1, r6
 80062f6:	4628      	mov	r0, r5
 80062f8:	47b8      	blx	r7
 80062fa:	3001      	adds	r0, #1
 80062fc:	f43f af2b 	beq.w	8006156 <_printf_float+0xb6>
 8006300:	f109 0901 	add.w	r9, r9, #1
 8006304:	e7e8      	b.n	80062d8 <_printf_float+0x238>
 8006306:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006308:	2b00      	cmp	r3, #0
 800630a:	dc39      	bgt.n	8006380 <_printf_float+0x2e0>
 800630c:	4a1b      	ldr	r2, [pc, #108]	@ (800637c <_printf_float+0x2dc>)
 800630e:	2301      	movs	r3, #1
 8006310:	4631      	mov	r1, r6
 8006312:	4628      	mov	r0, r5
 8006314:	47b8      	blx	r7
 8006316:	3001      	adds	r0, #1
 8006318:	f43f af1d 	beq.w	8006156 <_printf_float+0xb6>
 800631c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006320:	ea59 0303 	orrs.w	r3, r9, r3
 8006324:	d102      	bne.n	800632c <_printf_float+0x28c>
 8006326:	6823      	ldr	r3, [r4, #0]
 8006328:	07d9      	lsls	r1, r3, #31
 800632a:	d5d7      	bpl.n	80062dc <_printf_float+0x23c>
 800632c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006330:	4631      	mov	r1, r6
 8006332:	4628      	mov	r0, r5
 8006334:	47b8      	blx	r7
 8006336:	3001      	adds	r0, #1
 8006338:	f43f af0d 	beq.w	8006156 <_printf_float+0xb6>
 800633c:	f04f 0a00 	mov.w	sl, #0
 8006340:	f104 0b1a 	add.w	fp, r4, #26
 8006344:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006346:	425b      	negs	r3, r3
 8006348:	4553      	cmp	r3, sl
 800634a:	dc01      	bgt.n	8006350 <_printf_float+0x2b0>
 800634c:	464b      	mov	r3, r9
 800634e:	e793      	b.n	8006278 <_printf_float+0x1d8>
 8006350:	2301      	movs	r3, #1
 8006352:	465a      	mov	r2, fp
 8006354:	4631      	mov	r1, r6
 8006356:	4628      	mov	r0, r5
 8006358:	47b8      	blx	r7
 800635a:	3001      	adds	r0, #1
 800635c:	f43f aefb 	beq.w	8006156 <_printf_float+0xb6>
 8006360:	f10a 0a01 	add.w	sl, sl, #1
 8006364:	e7ee      	b.n	8006344 <_printf_float+0x2a4>
 8006366:	bf00      	nop
 8006368:	7fefffff 	.word	0x7fefffff
 800636c:	0800a6b4 	.word	0x0800a6b4
 8006370:	0800a6b8 	.word	0x0800a6b8
 8006374:	0800a6bc 	.word	0x0800a6bc
 8006378:	0800a6c0 	.word	0x0800a6c0
 800637c:	0800a6c4 	.word	0x0800a6c4
 8006380:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006382:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006386:	4553      	cmp	r3, sl
 8006388:	bfa8      	it	ge
 800638a:	4653      	movge	r3, sl
 800638c:	2b00      	cmp	r3, #0
 800638e:	4699      	mov	r9, r3
 8006390:	dc36      	bgt.n	8006400 <_printf_float+0x360>
 8006392:	f04f 0b00 	mov.w	fp, #0
 8006396:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800639a:	f104 021a 	add.w	r2, r4, #26
 800639e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80063a0:	9306      	str	r3, [sp, #24]
 80063a2:	eba3 0309 	sub.w	r3, r3, r9
 80063a6:	455b      	cmp	r3, fp
 80063a8:	dc31      	bgt.n	800640e <_printf_float+0x36e>
 80063aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063ac:	459a      	cmp	sl, r3
 80063ae:	dc3a      	bgt.n	8006426 <_printf_float+0x386>
 80063b0:	6823      	ldr	r3, [r4, #0]
 80063b2:	07da      	lsls	r2, r3, #31
 80063b4:	d437      	bmi.n	8006426 <_printf_float+0x386>
 80063b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063b8:	ebaa 0903 	sub.w	r9, sl, r3
 80063bc:	9b06      	ldr	r3, [sp, #24]
 80063be:	ebaa 0303 	sub.w	r3, sl, r3
 80063c2:	4599      	cmp	r9, r3
 80063c4:	bfa8      	it	ge
 80063c6:	4699      	movge	r9, r3
 80063c8:	f1b9 0f00 	cmp.w	r9, #0
 80063cc:	dc33      	bgt.n	8006436 <_printf_float+0x396>
 80063ce:	f04f 0800 	mov.w	r8, #0
 80063d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80063d6:	f104 0b1a 	add.w	fp, r4, #26
 80063da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063dc:	ebaa 0303 	sub.w	r3, sl, r3
 80063e0:	eba3 0309 	sub.w	r3, r3, r9
 80063e4:	4543      	cmp	r3, r8
 80063e6:	f77f af79 	ble.w	80062dc <_printf_float+0x23c>
 80063ea:	2301      	movs	r3, #1
 80063ec:	465a      	mov	r2, fp
 80063ee:	4631      	mov	r1, r6
 80063f0:	4628      	mov	r0, r5
 80063f2:	47b8      	blx	r7
 80063f4:	3001      	adds	r0, #1
 80063f6:	f43f aeae 	beq.w	8006156 <_printf_float+0xb6>
 80063fa:	f108 0801 	add.w	r8, r8, #1
 80063fe:	e7ec      	b.n	80063da <_printf_float+0x33a>
 8006400:	4642      	mov	r2, r8
 8006402:	4631      	mov	r1, r6
 8006404:	4628      	mov	r0, r5
 8006406:	47b8      	blx	r7
 8006408:	3001      	adds	r0, #1
 800640a:	d1c2      	bne.n	8006392 <_printf_float+0x2f2>
 800640c:	e6a3      	b.n	8006156 <_printf_float+0xb6>
 800640e:	2301      	movs	r3, #1
 8006410:	4631      	mov	r1, r6
 8006412:	4628      	mov	r0, r5
 8006414:	9206      	str	r2, [sp, #24]
 8006416:	47b8      	blx	r7
 8006418:	3001      	adds	r0, #1
 800641a:	f43f ae9c 	beq.w	8006156 <_printf_float+0xb6>
 800641e:	9a06      	ldr	r2, [sp, #24]
 8006420:	f10b 0b01 	add.w	fp, fp, #1
 8006424:	e7bb      	b.n	800639e <_printf_float+0x2fe>
 8006426:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800642a:	4631      	mov	r1, r6
 800642c:	4628      	mov	r0, r5
 800642e:	47b8      	blx	r7
 8006430:	3001      	adds	r0, #1
 8006432:	d1c0      	bne.n	80063b6 <_printf_float+0x316>
 8006434:	e68f      	b.n	8006156 <_printf_float+0xb6>
 8006436:	9a06      	ldr	r2, [sp, #24]
 8006438:	464b      	mov	r3, r9
 800643a:	4442      	add	r2, r8
 800643c:	4631      	mov	r1, r6
 800643e:	4628      	mov	r0, r5
 8006440:	47b8      	blx	r7
 8006442:	3001      	adds	r0, #1
 8006444:	d1c3      	bne.n	80063ce <_printf_float+0x32e>
 8006446:	e686      	b.n	8006156 <_printf_float+0xb6>
 8006448:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800644c:	f1ba 0f01 	cmp.w	sl, #1
 8006450:	dc01      	bgt.n	8006456 <_printf_float+0x3b6>
 8006452:	07db      	lsls	r3, r3, #31
 8006454:	d536      	bpl.n	80064c4 <_printf_float+0x424>
 8006456:	2301      	movs	r3, #1
 8006458:	4642      	mov	r2, r8
 800645a:	4631      	mov	r1, r6
 800645c:	4628      	mov	r0, r5
 800645e:	47b8      	blx	r7
 8006460:	3001      	adds	r0, #1
 8006462:	f43f ae78 	beq.w	8006156 <_printf_float+0xb6>
 8006466:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800646a:	4631      	mov	r1, r6
 800646c:	4628      	mov	r0, r5
 800646e:	47b8      	blx	r7
 8006470:	3001      	adds	r0, #1
 8006472:	f43f ae70 	beq.w	8006156 <_printf_float+0xb6>
 8006476:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800647a:	2200      	movs	r2, #0
 800647c:	2300      	movs	r3, #0
 800647e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006482:	f7fa fb29 	bl	8000ad8 <__aeabi_dcmpeq>
 8006486:	b9c0      	cbnz	r0, 80064ba <_printf_float+0x41a>
 8006488:	4653      	mov	r3, sl
 800648a:	f108 0201 	add.w	r2, r8, #1
 800648e:	4631      	mov	r1, r6
 8006490:	4628      	mov	r0, r5
 8006492:	47b8      	blx	r7
 8006494:	3001      	adds	r0, #1
 8006496:	d10c      	bne.n	80064b2 <_printf_float+0x412>
 8006498:	e65d      	b.n	8006156 <_printf_float+0xb6>
 800649a:	2301      	movs	r3, #1
 800649c:	465a      	mov	r2, fp
 800649e:	4631      	mov	r1, r6
 80064a0:	4628      	mov	r0, r5
 80064a2:	47b8      	blx	r7
 80064a4:	3001      	adds	r0, #1
 80064a6:	f43f ae56 	beq.w	8006156 <_printf_float+0xb6>
 80064aa:	f108 0801 	add.w	r8, r8, #1
 80064ae:	45d0      	cmp	r8, sl
 80064b0:	dbf3      	blt.n	800649a <_printf_float+0x3fa>
 80064b2:	464b      	mov	r3, r9
 80064b4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80064b8:	e6df      	b.n	800627a <_printf_float+0x1da>
 80064ba:	f04f 0800 	mov.w	r8, #0
 80064be:	f104 0b1a 	add.w	fp, r4, #26
 80064c2:	e7f4      	b.n	80064ae <_printf_float+0x40e>
 80064c4:	2301      	movs	r3, #1
 80064c6:	4642      	mov	r2, r8
 80064c8:	e7e1      	b.n	800648e <_printf_float+0x3ee>
 80064ca:	2301      	movs	r3, #1
 80064cc:	464a      	mov	r2, r9
 80064ce:	4631      	mov	r1, r6
 80064d0:	4628      	mov	r0, r5
 80064d2:	47b8      	blx	r7
 80064d4:	3001      	adds	r0, #1
 80064d6:	f43f ae3e 	beq.w	8006156 <_printf_float+0xb6>
 80064da:	f108 0801 	add.w	r8, r8, #1
 80064de:	68e3      	ldr	r3, [r4, #12]
 80064e0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80064e2:	1a5b      	subs	r3, r3, r1
 80064e4:	4543      	cmp	r3, r8
 80064e6:	dcf0      	bgt.n	80064ca <_printf_float+0x42a>
 80064e8:	e6fc      	b.n	80062e4 <_printf_float+0x244>
 80064ea:	f04f 0800 	mov.w	r8, #0
 80064ee:	f104 0919 	add.w	r9, r4, #25
 80064f2:	e7f4      	b.n	80064de <_printf_float+0x43e>

080064f4 <_printf_common>:
 80064f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064f8:	4616      	mov	r6, r2
 80064fa:	4698      	mov	r8, r3
 80064fc:	688a      	ldr	r2, [r1, #8]
 80064fe:	690b      	ldr	r3, [r1, #16]
 8006500:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006504:	4293      	cmp	r3, r2
 8006506:	bfb8      	it	lt
 8006508:	4613      	movlt	r3, r2
 800650a:	6033      	str	r3, [r6, #0]
 800650c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006510:	4607      	mov	r7, r0
 8006512:	460c      	mov	r4, r1
 8006514:	b10a      	cbz	r2, 800651a <_printf_common+0x26>
 8006516:	3301      	adds	r3, #1
 8006518:	6033      	str	r3, [r6, #0]
 800651a:	6823      	ldr	r3, [r4, #0]
 800651c:	0699      	lsls	r1, r3, #26
 800651e:	bf42      	ittt	mi
 8006520:	6833      	ldrmi	r3, [r6, #0]
 8006522:	3302      	addmi	r3, #2
 8006524:	6033      	strmi	r3, [r6, #0]
 8006526:	6825      	ldr	r5, [r4, #0]
 8006528:	f015 0506 	ands.w	r5, r5, #6
 800652c:	d106      	bne.n	800653c <_printf_common+0x48>
 800652e:	f104 0a19 	add.w	sl, r4, #25
 8006532:	68e3      	ldr	r3, [r4, #12]
 8006534:	6832      	ldr	r2, [r6, #0]
 8006536:	1a9b      	subs	r3, r3, r2
 8006538:	42ab      	cmp	r3, r5
 800653a:	dc26      	bgt.n	800658a <_printf_common+0x96>
 800653c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006540:	6822      	ldr	r2, [r4, #0]
 8006542:	3b00      	subs	r3, #0
 8006544:	bf18      	it	ne
 8006546:	2301      	movne	r3, #1
 8006548:	0692      	lsls	r2, r2, #26
 800654a:	d42b      	bmi.n	80065a4 <_printf_common+0xb0>
 800654c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006550:	4641      	mov	r1, r8
 8006552:	4638      	mov	r0, r7
 8006554:	47c8      	blx	r9
 8006556:	3001      	adds	r0, #1
 8006558:	d01e      	beq.n	8006598 <_printf_common+0xa4>
 800655a:	6823      	ldr	r3, [r4, #0]
 800655c:	6922      	ldr	r2, [r4, #16]
 800655e:	f003 0306 	and.w	r3, r3, #6
 8006562:	2b04      	cmp	r3, #4
 8006564:	bf02      	ittt	eq
 8006566:	68e5      	ldreq	r5, [r4, #12]
 8006568:	6833      	ldreq	r3, [r6, #0]
 800656a:	1aed      	subeq	r5, r5, r3
 800656c:	68a3      	ldr	r3, [r4, #8]
 800656e:	bf0c      	ite	eq
 8006570:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006574:	2500      	movne	r5, #0
 8006576:	4293      	cmp	r3, r2
 8006578:	bfc4      	itt	gt
 800657a:	1a9b      	subgt	r3, r3, r2
 800657c:	18ed      	addgt	r5, r5, r3
 800657e:	2600      	movs	r6, #0
 8006580:	341a      	adds	r4, #26
 8006582:	42b5      	cmp	r5, r6
 8006584:	d11a      	bne.n	80065bc <_printf_common+0xc8>
 8006586:	2000      	movs	r0, #0
 8006588:	e008      	b.n	800659c <_printf_common+0xa8>
 800658a:	2301      	movs	r3, #1
 800658c:	4652      	mov	r2, sl
 800658e:	4641      	mov	r1, r8
 8006590:	4638      	mov	r0, r7
 8006592:	47c8      	blx	r9
 8006594:	3001      	adds	r0, #1
 8006596:	d103      	bne.n	80065a0 <_printf_common+0xac>
 8006598:	f04f 30ff 	mov.w	r0, #4294967295
 800659c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065a0:	3501      	adds	r5, #1
 80065a2:	e7c6      	b.n	8006532 <_printf_common+0x3e>
 80065a4:	18e1      	adds	r1, r4, r3
 80065a6:	1c5a      	adds	r2, r3, #1
 80065a8:	2030      	movs	r0, #48	@ 0x30
 80065aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80065ae:	4422      	add	r2, r4
 80065b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80065b4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80065b8:	3302      	adds	r3, #2
 80065ba:	e7c7      	b.n	800654c <_printf_common+0x58>
 80065bc:	2301      	movs	r3, #1
 80065be:	4622      	mov	r2, r4
 80065c0:	4641      	mov	r1, r8
 80065c2:	4638      	mov	r0, r7
 80065c4:	47c8      	blx	r9
 80065c6:	3001      	adds	r0, #1
 80065c8:	d0e6      	beq.n	8006598 <_printf_common+0xa4>
 80065ca:	3601      	adds	r6, #1
 80065cc:	e7d9      	b.n	8006582 <_printf_common+0x8e>
	...

080065d0 <_printf_i>:
 80065d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065d4:	7e0f      	ldrb	r7, [r1, #24]
 80065d6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80065d8:	2f78      	cmp	r7, #120	@ 0x78
 80065da:	4691      	mov	r9, r2
 80065dc:	4680      	mov	r8, r0
 80065de:	460c      	mov	r4, r1
 80065e0:	469a      	mov	sl, r3
 80065e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80065e6:	d807      	bhi.n	80065f8 <_printf_i+0x28>
 80065e8:	2f62      	cmp	r7, #98	@ 0x62
 80065ea:	d80a      	bhi.n	8006602 <_printf_i+0x32>
 80065ec:	2f00      	cmp	r7, #0
 80065ee:	f000 80d2 	beq.w	8006796 <_printf_i+0x1c6>
 80065f2:	2f58      	cmp	r7, #88	@ 0x58
 80065f4:	f000 80b9 	beq.w	800676a <_printf_i+0x19a>
 80065f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80065fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006600:	e03a      	b.n	8006678 <_printf_i+0xa8>
 8006602:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006606:	2b15      	cmp	r3, #21
 8006608:	d8f6      	bhi.n	80065f8 <_printf_i+0x28>
 800660a:	a101      	add	r1, pc, #4	@ (adr r1, 8006610 <_printf_i+0x40>)
 800660c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006610:	08006669 	.word	0x08006669
 8006614:	0800667d 	.word	0x0800667d
 8006618:	080065f9 	.word	0x080065f9
 800661c:	080065f9 	.word	0x080065f9
 8006620:	080065f9 	.word	0x080065f9
 8006624:	080065f9 	.word	0x080065f9
 8006628:	0800667d 	.word	0x0800667d
 800662c:	080065f9 	.word	0x080065f9
 8006630:	080065f9 	.word	0x080065f9
 8006634:	080065f9 	.word	0x080065f9
 8006638:	080065f9 	.word	0x080065f9
 800663c:	0800677d 	.word	0x0800677d
 8006640:	080066a7 	.word	0x080066a7
 8006644:	08006737 	.word	0x08006737
 8006648:	080065f9 	.word	0x080065f9
 800664c:	080065f9 	.word	0x080065f9
 8006650:	0800679f 	.word	0x0800679f
 8006654:	080065f9 	.word	0x080065f9
 8006658:	080066a7 	.word	0x080066a7
 800665c:	080065f9 	.word	0x080065f9
 8006660:	080065f9 	.word	0x080065f9
 8006664:	0800673f 	.word	0x0800673f
 8006668:	6833      	ldr	r3, [r6, #0]
 800666a:	1d1a      	adds	r2, r3, #4
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	6032      	str	r2, [r6, #0]
 8006670:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006674:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006678:	2301      	movs	r3, #1
 800667a:	e09d      	b.n	80067b8 <_printf_i+0x1e8>
 800667c:	6833      	ldr	r3, [r6, #0]
 800667e:	6820      	ldr	r0, [r4, #0]
 8006680:	1d19      	adds	r1, r3, #4
 8006682:	6031      	str	r1, [r6, #0]
 8006684:	0606      	lsls	r6, r0, #24
 8006686:	d501      	bpl.n	800668c <_printf_i+0xbc>
 8006688:	681d      	ldr	r5, [r3, #0]
 800668a:	e003      	b.n	8006694 <_printf_i+0xc4>
 800668c:	0645      	lsls	r5, r0, #25
 800668e:	d5fb      	bpl.n	8006688 <_printf_i+0xb8>
 8006690:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006694:	2d00      	cmp	r5, #0
 8006696:	da03      	bge.n	80066a0 <_printf_i+0xd0>
 8006698:	232d      	movs	r3, #45	@ 0x2d
 800669a:	426d      	negs	r5, r5
 800669c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80066a0:	4859      	ldr	r0, [pc, #356]	@ (8006808 <_printf_i+0x238>)
 80066a2:	230a      	movs	r3, #10
 80066a4:	e011      	b.n	80066ca <_printf_i+0xfa>
 80066a6:	6821      	ldr	r1, [r4, #0]
 80066a8:	6833      	ldr	r3, [r6, #0]
 80066aa:	0608      	lsls	r0, r1, #24
 80066ac:	f853 5b04 	ldr.w	r5, [r3], #4
 80066b0:	d402      	bmi.n	80066b8 <_printf_i+0xe8>
 80066b2:	0649      	lsls	r1, r1, #25
 80066b4:	bf48      	it	mi
 80066b6:	b2ad      	uxthmi	r5, r5
 80066b8:	2f6f      	cmp	r7, #111	@ 0x6f
 80066ba:	4853      	ldr	r0, [pc, #332]	@ (8006808 <_printf_i+0x238>)
 80066bc:	6033      	str	r3, [r6, #0]
 80066be:	bf14      	ite	ne
 80066c0:	230a      	movne	r3, #10
 80066c2:	2308      	moveq	r3, #8
 80066c4:	2100      	movs	r1, #0
 80066c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80066ca:	6866      	ldr	r6, [r4, #4]
 80066cc:	60a6      	str	r6, [r4, #8]
 80066ce:	2e00      	cmp	r6, #0
 80066d0:	bfa2      	ittt	ge
 80066d2:	6821      	ldrge	r1, [r4, #0]
 80066d4:	f021 0104 	bicge.w	r1, r1, #4
 80066d8:	6021      	strge	r1, [r4, #0]
 80066da:	b90d      	cbnz	r5, 80066e0 <_printf_i+0x110>
 80066dc:	2e00      	cmp	r6, #0
 80066de:	d04b      	beq.n	8006778 <_printf_i+0x1a8>
 80066e0:	4616      	mov	r6, r2
 80066e2:	fbb5 f1f3 	udiv	r1, r5, r3
 80066e6:	fb03 5711 	mls	r7, r3, r1, r5
 80066ea:	5dc7      	ldrb	r7, [r0, r7]
 80066ec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80066f0:	462f      	mov	r7, r5
 80066f2:	42bb      	cmp	r3, r7
 80066f4:	460d      	mov	r5, r1
 80066f6:	d9f4      	bls.n	80066e2 <_printf_i+0x112>
 80066f8:	2b08      	cmp	r3, #8
 80066fa:	d10b      	bne.n	8006714 <_printf_i+0x144>
 80066fc:	6823      	ldr	r3, [r4, #0]
 80066fe:	07df      	lsls	r7, r3, #31
 8006700:	d508      	bpl.n	8006714 <_printf_i+0x144>
 8006702:	6923      	ldr	r3, [r4, #16]
 8006704:	6861      	ldr	r1, [r4, #4]
 8006706:	4299      	cmp	r1, r3
 8006708:	bfde      	ittt	le
 800670a:	2330      	movle	r3, #48	@ 0x30
 800670c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006710:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006714:	1b92      	subs	r2, r2, r6
 8006716:	6122      	str	r2, [r4, #16]
 8006718:	f8cd a000 	str.w	sl, [sp]
 800671c:	464b      	mov	r3, r9
 800671e:	aa03      	add	r2, sp, #12
 8006720:	4621      	mov	r1, r4
 8006722:	4640      	mov	r0, r8
 8006724:	f7ff fee6 	bl	80064f4 <_printf_common>
 8006728:	3001      	adds	r0, #1
 800672a:	d14a      	bne.n	80067c2 <_printf_i+0x1f2>
 800672c:	f04f 30ff 	mov.w	r0, #4294967295
 8006730:	b004      	add	sp, #16
 8006732:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006736:	6823      	ldr	r3, [r4, #0]
 8006738:	f043 0320 	orr.w	r3, r3, #32
 800673c:	6023      	str	r3, [r4, #0]
 800673e:	4833      	ldr	r0, [pc, #204]	@ (800680c <_printf_i+0x23c>)
 8006740:	2778      	movs	r7, #120	@ 0x78
 8006742:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006746:	6823      	ldr	r3, [r4, #0]
 8006748:	6831      	ldr	r1, [r6, #0]
 800674a:	061f      	lsls	r7, r3, #24
 800674c:	f851 5b04 	ldr.w	r5, [r1], #4
 8006750:	d402      	bmi.n	8006758 <_printf_i+0x188>
 8006752:	065f      	lsls	r7, r3, #25
 8006754:	bf48      	it	mi
 8006756:	b2ad      	uxthmi	r5, r5
 8006758:	6031      	str	r1, [r6, #0]
 800675a:	07d9      	lsls	r1, r3, #31
 800675c:	bf44      	itt	mi
 800675e:	f043 0320 	orrmi.w	r3, r3, #32
 8006762:	6023      	strmi	r3, [r4, #0]
 8006764:	b11d      	cbz	r5, 800676e <_printf_i+0x19e>
 8006766:	2310      	movs	r3, #16
 8006768:	e7ac      	b.n	80066c4 <_printf_i+0xf4>
 800676a:	4827      	ldr	r0, [pc, #156]	@ (8006808 <_printf_i+0x238>)
 800676c:	e7e9      	b.n	8006742 <_printf_i+0x172>
 800676e:	6823      	ldr	r3, [r4, #0]
 8006770:	f023 0320 	bic.w	r3, r3, #32
 8006774:	6023      	str	r3, [r4, #0]
 8006776:	e7f6      	b.n	8006766 <_printf_i+0x196>
 8006778:	4616      	mov	r6, r2
 800677a:	e7bd      	b.n	80066f8 <_printf_i+0x128>
 800677c:	6833      	ldr	r3, [r6, #0]
 800677e:	6825      	ldr	r5, [r4, #0]
 8006780:	6961      	ldr	r1, [r4, #20]
 8006782:	1d18      	adds	r0, r3, #4
 8006784:	6030      	str	r0, [r6, #0]
 8006786:	062e      	lsls	r6, r5, #24
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	d501      	bpl.n	8006790 <_printf_i+0x1c0>
 800678c:	6019      	str	r1, [r3, #0]
 800678e:	e002      	b.n	8006796 <_printf_i+0x1c6>
 8006790:	0668      	lsls	r0, r5, #25
 8006792:	d5fb      	bpl.n	800678c <_printf_i+0x1bc>
 8006794:	8019      	strh	r1, [r3, #0]
 8006796:	2300      	movs	r3, #0
 8006798:	6123      	str	r3, [r4, #16]
 800679a:	4616      	mov	r6, r2
 800679c:	e7bc      	b.n	8006718 <_printf_i+0x148>
 800679e:	6833      	ldr	r3, [r6, #0]
 80067a0:	1d1a      	adds	r2, r3, #4
 80067a2:	6032      	str	r2, [r6, #0]
 80067a4:	681e      	ldr	r6, [r3, #0]
 80067a6:	6862      	ldr	r2, [r4, #4]
 80067a8:	2100      	movs	r1, #0
 80067aa:	4630      	mov	r0, r6
 80067ac:	f7f9 fd18 	bl	80001e0 <memchr>
 80067b0:	b108      	cbz	r0, 80067b6 <_printf_i+0x1e6>
 80067b2:	1b80      	subs	r0, r0, r6
 80067b4:	6060      	str	r0, [r4, #4]
 80067b6:	6863      	ldr	r3, [r4, #4]
 80067b8:	6123      	str	r3, [r4, #16]
 80067ba:	2300      	movs	r3, #0
 80067bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80067c0:	e7aa      	b.n	8006718 <_printf_i+0x148>
 80067c2:	6923      	ldr	r3, [r4, #16]
 80067c4:	4632      	mov	r2, r6
 80067c6:	4649      	mov	r1, r9
 80067c8:	4640      	mov	r0, r8
 80067ca:	47d0      	blx	sl
 80067cc:	3001      	adds	r0, #1
 80067ce:	d0ad      	beq.n	800672c <_printf_i+0x15c>
 80067d0:	6823      	ldr	r3, [r4, #0]
 80067d2:	079b      	lsls	r3, r3, #30
 80067d4:	d413      	bmi.n	80067fe <_printf_i+0x22e>
 80067d6:	68e0      	ldr	r0, [r4, #12]
 80067d8:	9b03      	ldr	r3, [sp, #12]
 80067da:	4298      	cmp	r0, r3
 80067dc:	bfb8      	it	lt
 80067de:	4618      	movlt	r0, r3
 80067e0:	e7a6      	b.n	8006730 <_printf_i+0x160>
 80067e2:	2301      	movs	r3, #1
 80067e4:	4632      	mov	r2, r6
 80067e6:	4649      	mov	r1, r9
 80067e8:	4640      	mov	r0, r8
 80067ea:	47d0      	blx	sl
 80067ec:	3001      	adds	r0, #1
 80067ee:	d09d      	beq.n	800672c <_printf_i+0x15c>
 80067f0:	3501      	adds	r5, #1
 80067f2:	68e3      	ldr	r3, [r4, #12]
 80067f4:	9903      	ldr	r1, [sp, #12]
 80067f6:	1a5b      	subs	r3, r3, r1
 80067f8:	42ab      	cmp	r3, r5
 80067fa:	dcf2      	bgt.n	80067e2 <_printf_i+0x212>
 80067fc:	e7eb      	b.n	80067d6 <_printf_i+0x206>
 80067fe:	2500      	movs	r5, #0
 8006800:	f104 0619 	add.w	r6, r4, #25
 8006804:	e7f5      	b.n	80067f2 <_printf_i+0x222>
 8006806:	bf00      	nop
 8006808:	0800a6c6 	.word	0x0800a6c6
 800680c:	0800a6d7 	.word	0x0800a6d7

08006810 <_scanf_float>:
 8006810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006814:	b087      	sub	sp, #28
 8006816:	4617      	mov	r7, r2
 8006818:	9303      	str	r3, [sp, #12]
 800681a:	688b      	ldr	r3, [r1, #8]
 800681c:	1e5a      	subs	r2, r3, #1
 800681e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006822:	bf81      	itttt	hi
 8006824:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006828:	eb03 0b05 	addhi.w	fp, r3, r5
 800682c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006830:	608b      	strhi	r3, [r1, #8]
 8006832:	680b      	ldr	r3, [r1, #0]
 8006834:	460a      	mov	r2, r1
 8006836:	f04f 0500 	mov.w	r5, #0
 800683a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800683e:	f842 3b1c 	str.w	r3, [r2], #28
 8006842:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006846:	4680      	mov	r8, r0
 8006848:	460c      	mov	r4, r1
 800684a:	bf98      	it	ls
 800684c:	f04f 0b00 	movls.w	fp, #0
 8006850:	9201      	str	r2, [sp, #4]
 8006852:	4616      	mov	r6, r2
 8006854:	46aa      	mov	sl, r5
 8006856:	46a9      	mov	r9, r5
 8006858:	9502      	str	r5, [sp, #8]
 800685a:	68a2      	ldr	r2, [r4, #8]
 800685c:	b152      	cbz	r2, 8006874 <_scanf_float+0x64>
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	781b      	ldrb	r3, [r3, #0]
 8006862:	2b4e      	cmp	r3, #78	@ 0x4e
 8006864:	d864      	bhi.n	8006930 <_scanf_float+0x120>
 8006866:	2b40      	cmp	r3, #64	@ 0x40
 8006868:	d83c      	bhi.n	80068e4 <_scanf_float+0xd4>
 800686a:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800686e:	b2c8      	uxtb	r0, r1
 8006870:	280e      	cmp	r0, #14
 8006872:	d93a      	bls.n	80068ea <_scanf_float+0xda>
 8006874:	f1b9 0f00 	cmp.w	r9, #0
 8006878:	d003      	beq.n	8006882 <_scanf_float+0x72>
 800687a:	6823      	ldr	r3, [r4, #0]
 800687c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006880:	6023      	str	r3, [r4, #0]
 8006882:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006886:	f1ba 0f01 	cmp.w	sl, #1
 800688a:	f200 8117 	bhi.w	8006abc <_scanf_float+0x2ac>
 800688e:	9b01      	ldr	r3, [sp, #4]
 8006890:	429e      	cmp	r6, r3
 8006892:	f200 8108 	bhi.w	8006aa6 <_scanf_float+0x296>
 8006896:	2001      	movs	r0, #1
 8006898:	b007      	add	sp, #28
 800689a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800689e:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80068a2:	2a0d      	cmp	r2, #13
 80068a4:	d8e6      	bhi.n	8006874 <_scanf_float+0x64>
 80068a6:	a101      	add	r1, pc, #4	@ (adr r1, 80068ac <_scanf_float+0x9c>)
 80068a8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80068ac:	080069f3 	.word	0x080069f3
 80068b0:	08006875 	.word	0x08006875
 80068b4:	08006875 	.word	0x08006875
 80068b8:	08006875 	.word	0x08006875
 80068bc:	08006a53 	.word	0x08006a53
 80068c0:	08006a2b 	.word	0x08006a2b
 80068c4:	08006875 	.word	0x08006875
 80068c8:	08006875 	.word	0x08006875
 80068cc:	08006a01 	.word	0x08006a01
 80068d0:	08006875 	.word	0x08006875
 80068d4:	08006875 	.word	0x08006875
 80068d8:	08006875 	.word	0x08006875
 80068dc:	08006875 	.word	0x08006875
 80068e0:	080069b9 	.word	0x080069b9
 80068e4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80068e8:	e7db      	b.n	80068a2 <_scanf_float+0x92>
 80068ea:	290e      	cmp	r1, #14
 80068ec:	d8c2      	bhi.n	8006874 <_scanf_float+0x64>
 80068ee:	a001      	add	r0, pc, #4	@ (adr r0, 80068f4 <_scanf_float+0xe4>)
 80068f0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80068f4:	080069a9 	.word	0x080069a9
 80068f8:	08006875 	.word	0x08006875
 80068fc:	080069a9 	.word	0x080069a9
 8006900:	08006a3f 	.word	0x08006a3f
 8006904:	08006875 	.word	0x08006875
 8006908:	08006951 	.word	0x08006951
 800690c:	0800698f 	.word	0x0800698f
 8006910:	0800698f 	.word	0x0800698f
 8006914:	0800698f 	.word	0x0800698f
 8006918:	0800698f 	.word	0x0800698f
 800691c:	0800698f 	.word	0x0800698f
 8006920:	0800698f 	.word	0x0800698f
 8006924:	0800698f 	.word	0x0800698f
 8006928:	0800698f 	.word	0x0800698f
 800692c:	0800698f 	.word	0x0800698f
 8006930:	2b6e      	cmp	r3, #110	@ 0x6e
 8006932:	d809      	bhi.n	8006948 <_scanf_float+0x138>
 8006934:	2b60      	cmp	r3, #96	@ 0x60
 8006936:	d8b2      	bhi.n	800689e <_scanf_float+0x8e>
 8006938:	2b54      	cmp	r3, #84	@ 0x54
 800693a:	d07b      	beq.n	8006a34 <_scanf_float+0x224>
 800693c:	2b59      	cmp	r3, #89	@ 0x59
 800693e:	d199      	bne.n	8006874 <_scanf_float+0x64>
 8006940:	2d07      	cmp	r5, #7
 8006942:	d197      	bne.n	8006874 <_scanf_float+0x64>
 8006944:	2508      	movs	r5, #8
 8006946:	e02c      	b.n	80069a2 <_scanf_float+0x192>
 8006948:	2b74      	cmp	r3, #116	@ 0x74
 800694a:	d073      	beq.n	8006a34 <_scanf_float+0x224>
 800694c:	2b79      	cmp	r3, #121	@ 0x79
 800694e:	e7f6      	b.n	800693e <_scanf_float+0x12e>
 8006950:	6821      	ldr	r1, [r4, #0]
 8006952:	05c8      	lsls	r0, r1, #23
 8006954:	d51b      	bpl.n	800698e <_scanf_float+0x17e>
 8006956:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800695a:	6021      	str	r1, [r4, #0]
 800695c:	f109 0901 	add.w	r9, r9, #1
 8006960:	f1bb 0f00 	cmp.w	fp, #0
 8006964:	d003      	beq.n	800696e <_scanf_float+0x15e>
 8006966:	3201      	adds	r2, #1
 8006968:	f10b 3bff 	add.w	fp, fp, #4294967295
 800696c:	60a2      	str	r2, [r4, #8]
 800696e:	68a3      	ldr	r3, [r4, #8]
 8006970:	3b01      	subs	r3, #1
 8006972:	60a3      	str	r3, [r4, #8]
 8006974:	6923      	ldr	r3, [r4, #16]
 8006976:	3301      	adds	r3, #1
 8006978:	6123      	str	r3, [r4, #16]
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	3b01      	subs	r3, #1
 800697e:	2b00      	cmp	r3, #0
 8006980:	607b      	str	r3, [r7, #4]
 8006982:	f340 8087 	ble.w	8006a94 <_scanf_float+0x284>
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	3301      	adds	r3, #1
 800698a:	603b      	str	r3, [r7, #0]
 800698c:	e765      	b.n	800685a <_scanf_float+0x4a>
 800698e:	eb1a 0105 	adds.w	r1, sl, r5
 8006992:	f47f af6f 	bne.w	8006874 <_scanf_float+0x64>
 8006996:	6822      	ldr	r2, [r4, #0]
 8006998:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800699c:	6022      	str	r2, [r4, #0]
 800699e:	460d      	mov	r5, r1
 80069a0:	468a      	mov	sl, r1
 80069a2:	f806 3b01 	strb.w	r3, [r6], #1
 80069a6:	e7e2      	b.n	800696e <_scanf_float+0x15e>
 80069a8:	6822      	ldr	r2, [r4, #0]
 80069aa:	0610      	lsls	r0, r2, #24
 80069ac:	f57f af62 	bpl.w	8006874 <_scanf_float+0x64>
 80069b0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80069b4:	6022      	str	r2, [r4, #0]
 80069b6:	e7f4      	b.n	80069a2 <_scanf_float+0x192>
 80069b8:	f1ba 0f00 	cmp.w	sl, #0
 80069bc:	d10e      	bne.n	80069dc <_scanf_float+0x1cc>
 80069be:	f1b9 0f00 	cmp.w	r9, #0
 80069c2:	d10e      	bne.n	80069e2 <_scanf_float+0x1d2>
 80069c4:	6822      	ldr	r2, [r4, #0]
 80069c6:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80069ca:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80069ce:	d108      	bne.n	80069e2 <_scanf_float+0x1d2>
 80069d0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80069d4:	6022      	str	r2, [r4, #0]
 80069d6:	f04f 0a01 	mov.w	sl, #1
 80069da:	e7e2      	b.n	80069a2 <_scanf_float+0x192>
 80069dc:	f1ba 0f02 	cmp.w	sl, #2
 80069e0:	d055      	beq.n	8006a8e <_scanf_float+0x27e>
 80069e2:	2d01      	cmp	r5, #1
 80069e4:	d002      	beq.n	80069ec <_scanf_float+0x1dc>
 80069e6:	2d04      	cmp	r5, #4
 80069e8:	f47f af44 	bne.w	8006874 <_scanf_float+0x64>
 80069ec:	3501      	adds	r5, #1
 80069ee:	b2ed      	uxtb	r5, r5
 80069f0:	e7d7      	b.n	80069a2 <_scanf_float+0x192>
 80069f2:	f1ba 0f01 	cmp.w	sl, #1
 80069f6:	f47f af3d 	bne.w	8006874 <_scanf_float+0x64>
 80069fa:	f04f 0a02 	mov.w	sl, #2
 80069fe:	e7d0      	b.n	80069a2 <_scanf_float+0x192>
 8006a00:	b97d      	cbnz	r5, 8006a22 <_scanf_float+0x212>
 8006a02:	f1b9 0f00 	cmp.w	r9, #0
 8006a06:	f47f af38 	bne.w	800687a <_scanf_float+0x6a>
 8006a0a:	6822      	ldr	r2, [r4, #0]
 8006a0c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006a10:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006a14:	f040 8108 	bne.w	8006c28 <_scanf_float+0x418>
 8006a18:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006a1c:	6022      	str	r2, [r4, #0]
 8006a1e:	2501      	movs	r5, #1
 8006a20:	e7bf      	b.n	80069a2 <_scanf_float+0x192>
 8006a22:	2d03      	cmp	r5, #3
 8006a24:	d0e2      	beq.n	80069ec <_scanf_float+0x1dc>
 8006a26:	2d05      	cmp	r5, #5
 8006a28:	e7de      	b.n	80069e8 <_scanf_float+0x1d8>
 8006a2a:	2d02      	cmp	r5, #2
 8006a2c:	f47f af22 	bne.w	8006874 <_scanf_float+0x64>
 8006a30:	2503      	movs	r5, #3
 8006a32:	e7b6      	b.n	80069a2 <_scanf_float+0x192>
 8006a34:	2d06      	cmp	r5, #6
 8006a36:	f47f af1d 	bne.w	8006874 <_scanf_float+0x64>
 8006a3a:	2507      	movs	r5, #7
 8006a3c:	e7b1      	b.n	80069a2 <_scanf_float+0x192>
 8006a3e:	6822      	ldr	r2, [r4, #0]
 8006a40:	0591      	lsls	r1, r2, #22
 8006a42:	f57f af17 	bpl.w	8006874 <_scanf_float+0x64>
 8006a46:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006a4a:	6022      	str	r2, [r4, #0]
 8006a4c:	f8cd 9008 	str.w	r9, [sp, #8]
 8006a50:	e7a7      	b.n	80069a2 <_scanf_float+0x192>
 8006a52:	6822      	ldr	r2, [r4, #0]
 8006a54:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006a58:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006a5c:	d006      	beq.n	8006a6c <_scanf_float+0x25c>
 8006a5e:	0550      	lsls	r0, r2, #21
 8006a60:	f57f af08 	bpl.w	8006874 <_scanf_float+0x64>
 8006a64:	f1b9 0f00 	cmp.w	r9, #0
 8006a68:	f000 80de 	beq.w	8006c28 <_scanf_float+0x418>
 8006a6c:	0591      	lsls	r1, r2, #22
 8006a6e:	bf58      	it	pl
 8006a70:	9902      	ldrpl	r1, [sp, #8]
 8006a72:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006a76:	bf58      	it	pl
 8006a78:	eba9 0101 	subpl.w	r1, r9, r1
 8006a7c:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006a80:	bf58      	it	pl
 8006a82:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006a86:	6022      	str	r2, [r4, #0]
 8006a88:	f04f 0900 	mov.w	r9, #0
 8006a8c:	e789      	b.n	80069a2 <_scanf_float+0x192>
 8006a8e:	f04f 0a03 	mov.w	sl, #3
 8006a92:	e786      	b.n	80069a2 <_scanf_float+0x192>
 8006a94:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006a98:	4639      	mov	r1, r7
 8006a9a:	4640      	mov	r0, r8
 8006a9c:	4798      	blx	r3
 8006a9e:	2800      	cmp	r0, #0
 8006aa0:	f43f aedb 	beq.w	800685a <_scanf_float+0x4a>
 8006aa4:	e6e6      	b.n	8006874 <_scanf_float+0x64>
 8006aa6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006aaa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006aae:	463a      	mov	r2, r7
 8006ab0:	4640      	mov	r0, r8
 8006ab2:	4798      	blx	r3
 8006ab4:	6923      	ldr	r3, [r4, #16]
 8006ab6:	3b01      	subs	r3, #1
 8006ab8:	6123      	str	r3, [r4, #16]
 8006aba:	e6e8      	b.n	800688e <_scanf_float+0x7e>
 8006abc:	1e6b      	subs	r3, r5, #1
 8006abe:	2b06      	cmp	r3, #6
 8006ac0:	d824      	bhi.n	8006b0c <_scanf_float+0x2fc>
 8006ac2:	2d02      	cmp	r5, #2
 8006ac4:	d836      	bhi.n	8006b34 <_scanf_float+0x324>
 8006ac6:	9b01      	ldr	r3, [sp, #4]
 8006ac8:	429e      	cmp	r6, r3
 8006aca:	f67f aee4 	bls.w	8006896 <_scanf_float+0x86>
 8006ace:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006ad2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006ad6:	463a      	mov	r2, r7
 8006ad8:	4640      	mov	r0, r8
 8006ada:	4798      	blx	r3
 8006adc:	6923      	ldr	r3, [r4, #16]
 8006ade:	3b01      	subs	r3, #1
 8006ae0:	6123      	str	r3, [r4, #16]
 8006ae2:	e7f0      	b.n	8006ac6 <_scanf_float+0x2b6>
 8006ae4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006ae8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006aec:	463a      	mov	r2, r7
 8006aee:	4640      	mov	r0, r8
 8006af0:	4798      	blx	r3
 8006af2:	6923      	ldr	r3, [r4, #16]
 8006af4:	3b01      	subs	r3, #1
 8006af6:	6123      	str	r3, [r4, #16]
 8006af8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006afc:	fa5f fa8a 	uxtb.w	sl, sl
 8006b00:	f1ba 0f02 	cmp.w	sl, #2
 8006b04:	d1ee      	bne.n	8006ae4 <_scanf_float+0x2d4>
 8006b06:	3d03      	subs	r5, #3
 8006b08:	b2ed      	uxtb	r5, r5
 8006b0a:	1b76      	subs	r6, r6, r5
 8006b0c:	6823      	ldr	r3, [r4, #0]
 8006b0e:	05da      	lsls	r2, r3, #23
 8006b10:	d530      	bpl.n	8006b74 <_scanf_float+0x364>
 8006b12:	055b      	lsls	r3, r3, #21
 8006b14:	d511      	bpl.n	8006b3a <_scanf_float+0x32a>
 8006b16:	9b01      	ldr	r3, [sp, #4]
 8006b18:	429e      	cmp	r6, r3
 8006b1a:	f67f aebc 	bls.w	8006896 <_scanf_float+0x86>
 8006b1e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006b22:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006b26:	463a      	mov	r2, r7
 8006b28:	4640      	mov	r0, r8
 8006b2a:	4798      	blx	r3
 8006b2c:	6923      	ldr	r3, [r4, #16]
 8006b2e:	3b01      	subs	r3, #1
 8006b30:	6123      	str	r3, [r4, #16]
 8006b32:	e7f0      	b.n	8006b16 <_scanf_float+0x306>
 8006b34:	46aa      	mov	sl, r5
 8006b36:	46b3      	mov	fp, r6
 8006b38:	e7de      	b.n	8006af8 <_scanf_float+0x2e8>
 8006b3a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006b3e:	6923      	ldr	r3, [r4, #16]
 8006b40:	2965      	cmp	r1, #101	@ 0x65
 8006b42:	f103 33ff 	add.w	r3, r3, #4294967295
 8006b46:	f106 35ff 	add.w	r5, r6, #4294967295
 8006b4a:	6123      	str	r3, [r4, #16]
 8006b4c:	d00c      	beq.n	8006b68 <_scanf_float+0x358>
 8006b4e:	2945      	cmp	r1, #69	@ 0x45
 8006b50:	d00a      	beq.n	8006b68 <_scanf_float+0x358>
 8006b52:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006b56:	463a      	mov	r2, r7
 8006b58:	4640      	mov	r0, r8
 8006b5a:	4798      	blx	r3
 8006b5c:	6923      	ldr	r3, [r4, #16]
 8006b5e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006b62:	3b01      	subs	r3, #1
 8006b64:	1eb5      	subs	r5, r6, #2
 8006b66:	6123      	str	r3, [r4, #16]
 8006b68:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006b6c:	463a      	mov	r2, r7
 8006b6e:	4640      	mov	r0, r8
 8006b70:	4798      	blx	r3
 8006b72:	462e      	mov	r6, r5
 8006b74:	6822      	ldr	r2, [r4, #0]
 8006b76:	f012 0210 	ands.w	r2, r2, #16
 8006b7a:	d001      	beq.n	8006b80 <_scanf_float+0x370>
 8006b7c:	2000      	movs	r0, #0
 8006b7e:	e68b      	b.n	8006898 <_scanf_float+0x88>
 8006b80:	7032      	strb	r2, [r6, #0]
 8006b82:	6823      	ldr	r3, [r4, #0]
 8006b84:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006b88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b8c:	d11c      	bne.n	8006bc8 <_scanf_float+0x3b8>
 8006b8e:	9b02      	ldr	r3, [sp, #8]
 8006b90:	454b      	cmp	r3, r9
 8006b92:	eba3 0209 	sub.w	r2, r3, r9
 8006b96:	d123      	bne.n	8006be0 <_scanf_float+0x3d0>
 8006b98:	9901      	ldr	r1, [sp, #4]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	4640      	mov	r0, r8
 8006b9e:	f002 fc07 	bl	80093b0 <_strtod_r>
 8006ba2:	9b03      	ldr	r3, [sp, #12]
 8006ba4:	6821      	ldr	r1, [r4, #0]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f011 0f02 	tst.w	r1, #2
 8006bac:	ec57 6b10 	vmov	r6, r7, d0
 8006bb0:	f103 0204 	add.w	r2, r3, #4
 8006bb4:	d01f      	beq.n	8006bf6 <_scanf_float+0x3e6>
 8006bb6:	9903      	ldr	r1, [sp, #12]
 8006bb8:	600a      	str	r2, [r1, #0]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	e9c3 6700 	strd	r6, r7, [r3]
 8006bc0:	68e3      	ldr	r3, [r4, #12]
 8006bc2:	3301      	adds	r3, #1
 8006bc4:	60e3      	str	r3, [r4, #12]
 8006bc6:	e7d9      	b.n	8006b7c <_scanf_float+0x36c>
 8006bc8:	9b04      	ldr	r3, [sp, #16]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d0e4      	beq.n	8006b98 <_scanf_float+0x388>
 8006bce:	9905      	ldr	r1, [sp, #20]
 8006bd0:	230a      	movs	r3, #10
 8006bd2:	3101      	adds	r1, #1
 8006bd4:	4640      	mov	r0, r8
 8006bd6:	f002 fc6b 	bl	80094b0 <_strtol_r>
 8006bda:	9b04      	ldr	r3, [sp, #16]
 8006bdc:	9e05      	ldr	r6, [sp, #20]
 8006bde:	1ac2      	subs	r2, r0, r3
 8006be0:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006be4:	429e      	cmp	r6, r3
 8006be6:	bf28      	it	cs
 8006be8:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006bec:	4910      	ldr	r1, [pc, #64]	@ (8006c30 <_scanf_float+0x420>)
 8006bee:	4630      	mov	r0, r6
 8006bf0:	f000 f8e4 	bl	8006dbc <siprintf>
 8006bf4:	e7d0      	b.n	8006b98 <_scanf_float+0x388>
 8006bf6:	f011 0f04 	tst.w	r1, #4
 8006bfa:	9903      	ldr	r1, [sp, #12]
 8006bfc:	600a      	str	r2, [r1, #0]
 8006bfe:	d1dc      	bne.n	8006bba <_scanf_float+0x3aa>
 8006c00:	681d      	ldr	r5, [r3, #0]
 8006c02:	4632      	mov	r2, r6
 8006c04:	463b      	mov	r3, r7
 8006c06:	4630      	mov	r0, r6
 8006c08:	4639      	mov	r1, r7
 8006c0a:	f7f9 ff97 	bl	8000b3c <__aeabi_dcmpun>
 8006c0e:	b128      	cbz	r0, 8006c1c <_scanf_float+0x40c>
 8006c10:	4808      	ldr	r0, [pc, #32]	@ (8006c34 <_scanf_float+0x424>)
 8006c12:	f000 f9c5 	bl	8006fa0 <nanf>
 8006c16:	ed85 0a00 	vstr	s0, [r5]
 8006c1a:	e7d1      	b.n	8006bc0 <_scanf_float+0x3b0>
 8006c1c:	4630      	mov	r0, r6
 8006c1e:	4639      	mov	r1, r7
 8006c20:	f7f9 ffea 	bl	8000bf8 <__aeabi_d2f>
 8006c24:	6028      	str	r0, [r5, #0]
 8006c26:	e7cb      	b.n	8006bc0 <_scanf_float+0x3b0>
 8006c28:	f04f 0900 	mov.w	r9, #0
 8006c2c:	e629      	b.n	8006882 <_scanf_float+0x72>
 8006c2e:	bf00      	nop
 8006c30:	0800a6e8 	.word	0x0800a6e8
 8006c34:	0800aa7d 	.word	0x0800aa7d

08006c38 <std>:
 8006c38:	2300      	movs	r3, #0
 8006c3a:	b510      	push	{r4, lr}
 8006c3c:	4604      	mov	r4, r0
 8006c3e:	e9c0 3300 	strd	r3, r3, [r0]
 8006c42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006c46:	6083      	str	r3, [r0, #8]
 8006c48:	8181      	strh	r1, [r0, #12]
 8006c4a:	6643      	str	r3, [r0, #100]	@ 0x64
 8006c4c:	81c2      	strh	r2, [r0, #14]
 8006c4e:	6183      	str	r3, [r0, #24]
 8006c50:	4619      	mov	r1, r3
 8006c52:	2208      	movs	r2, #8
 8006c54:	305c      	adds	r0, #92	@ 0x5c
 8006c56:	f000 f914 	bl	8006e82 <memset>
 8006c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8006c90 <std+0x58>)
 8006c5c:	6263      	str	r3, [r4, #36]	@ 0x24
 8006c5e:	4b0d      	ldr	r3, [pc, #52]	@ (8006c94 <std+0x5c>)
 8006c60:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006c62:	4b0d      	ldr	r3, [pc, #52]	@ (8006c98 <std+0x60>)
 8006c64:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006c66:	4b0d      	ldr	r3, [pc, #52]	@ (8006c9c <std+0x64>)
 8006c68:	6323      	str	r3, [r4, #48]	@ 0x30
 8006c6a:	4b0d      	ldr	r3, [pc, #52]	@ (8006ca0 <std+0x68>)
 8006c6c:	6224      	str	r4, [r4, #32]
 8006c6e:	429c      	cmp	r4, r3
 8006c70:	d006      	beq.n	8006c80 <std+0x48>
 8006c72:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006c76:	4294      	cmp	r4, r2
 8006c78:	d002      	beq.n	8006c80 <std+0x48>
 8006c7a:	33d0      	adds	r3, #208	@ 0xd0
 8006c7c:	429c      	cmp	r4, r3
 8006c7e:	d105      	bne.n	8006c8c <std+0x54>
 8006c80:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006c84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c88:	f000 b978 	b.w	8006f7c <__retarget_lock_init_recursive>
 8006c8c:	bd10      	pop	{r4, pc}
 8006c8e:	bf00      	nop
 8006c90:	08006dfd 	.word	0x08006dfd
 8006c94:	08006e1f 	.word	0x08006e1f
 8006c98:	08006e57 	.word	0x08006e57
 8006c9c:	08006e7b 	.word	0x08006e7b
 8006ca0:	2000045c 	.word	0x2000045c

08006ca4 <stdio_exit_handler>:
 8006ca4:	4a02      	ldr	r2, [pc, #8]	@ (8006cb0 <stdio_exit_handler+0xc>)
 8006ca6:	4903      	ldr	r1, [pc, #12]	@ (8006cb4 <stdio_exit_handler+0x10>)
 8006ca8:	4803      	ldr	r0, [pc, #12]	@ (8006cb8 <stdio_exit_handler+0x14>)
 8006caa:	f000 b869 	b.w	8006d80 <_fwalk_sglue>
 8006cae:	bf00      	nop
 8006cb0:	2000000c 	.word	0x2000000c
 8006cb4:	0800986d 	.word	0x0800986d
 8006cb8:	2000001c 	.word	0x2000001c

08006cbc <cleanup_stdio>:
 8006cbc:	6841      	ldr	r1, [r0, #4]
 8006cbe:	4b0c      	ldr	r3, [pc, #48]	@ (8006cf0 <cleanup_stdio+0x34>)
 8006cc0:	4299      	cmp	r1, r3
 8006cc2:	b510      	push	{r4, lr}
 8006cc4:	4604      	mov	r4, r0
 8006cc6:	d001      	beq.n	8006ccc <cleanup_stdio+0x10>
 8006cc8:	f002 fdd0 	bl	800986c <_fflush_r>
 8006ccc:	68a1      	ldr	r1, [r4, #8]
 8006cce:	4b09      	ldr	r3, [pc, #36]	@ (8006cf4 <cleanup_stdio+0x38>)
 8006cd0:	4299      	cmp	r1, r3
 8006cd2:	d002      	beq.n	8006cda <cleanup_stdio+0x1e>
 8006cd4:	4620      	mov	r0, r4
 8006cd6:	f002 fdc9 	bl	800986c <_fflush_r>
 8006cda:	68e1      	ldr	r1, [r4, #12]
 8006cdc:	4b06      	ldr	r3, [pc, #24]	@ (8006cf8 <cleanup_stdio+0x3c>)
 8006cde:	4299      	cmp	r1, r3
 8006ce0:	d004      	beq.n	8006cec <cleanup_stdio+0x30>
 8006ce2:	4620      	mov	r0, r4
 8006ce4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ce8:	f002 bdc0 	b.w	800986c <_fflush_r>
 8006cec:	bd10      	pop	{r4, pc}
 8006cee:	bf00      	nop
 8006cf0:	2000045c 	.word	0x2000045c
 8006cf4:	200004c4 	.word	0x200004c4
 8006cf8:	2000052c 	.word	0x2000052c

08006cfc <global_stdio_init.part.0>:
 8006cfc:	b510      	push	{r4, lr}
 8006cfe:	4b0b      	ldr	r3, [pc, #44]	@ (8006d2c <global_stdio_init.part.0+0x30>)
 8006d00:	4c0b      	ldr	r4, [pc, #44]	@ (8006d30 <global_stdio_init.part.0+0x34>)
 8006d02:	4a0c      	ldr	r2, [pc, #48]	@ (8006d34 <global_stdio_init.part.0+0x38>)
 8006d04:	601a      	str	r2, [r3, #0]
 8006d06:	4620      	mov	r0, r4
 8006d08:	2200      	movs	r2, #0
 8006d0a:	2104      	movs	r1, #4
 8006d0c:	f7ff ff94 	bl	8006c38 <std>
 8006d10:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006d14:	2201      	movs	r2, #1
 8006d16:	2109      	movs	r1, #9
 8006d18:	f7ff ff8e 	bl	8006c38 <std>
 8006d1c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006d20:	2202      	movs	r2, #2
 8006d22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d26:	2112      	movs	r1, #18
 8006d28:	f7ff bf86 	b.w	8006c38 <std>
 8006d2c:	20000594 	.word	0x20000594
 8006d30:	2000045c 	.word	0x2000045c
 8006d34:	08006ca5 	.word	0x08006ca5

08006d38 <__sfp_lock_acquire>:
 8006d38:	4801      	ldr	r0, [pc, #4]	@ (8006d40 <__sfp_lock_acquire+0x8>)
 8006d3a:	f000 b920 	b.w	8006f7e <__retarget_lock_acquire_recursive>
 8006d3e:	bf00      	nop
 8006d40:	2000059d 	.word	0x2000059d

08006d44 <__sfp_lock_release>:
 8006d44:	4801      	ldr	r0, [pc, #4]	@ (8006d4c <__sfp_lock_release+0x8>)
 8006d46:	f000 b91b 	b.w	8006f80 <__retarget_lock_release_recursive>
 8006d4a:	bf00      	nop
 8006d4c:	2000059d 	.word	0x2000059d

08006d50 <__sinit>:
 8006d50:	b510      	push	{r4, lr}
 8006d52:	4604      	mov	r4, r0
 8006d54:	f7ff fff0 	bl	8006d38 <__sfp_lock_acquire>
 8006d58:	6a23      	ldr	r3, [r4, #32]
 8006d5a:	b11b      	cbz	r3, 8006d64 <__sinit+0x14>
 8006d5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d60:	f7ff bff0 	b.w	8006d44 <__sfp_lock_release>
 8006d64:	4b04      	ldr	r3, [pc, #16]	@ (8006d78 <__sinit+0x28>)
 8006d66:	6223      	str	r3, [r4, #32]
 8006d68:	4b04      	ldr	r3, [pc, #16]	@ (8006d7c <__sinit+0x2c>)
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d1f5      	bne.n	8006d5c <__sinit+0xc>
 8006d70:	f7ff ffc4 	bl	8006cfc <global_stdio_init.part.0>
 8006d74:	e7f2      	b.n	8006d5c <__sinit+0xc>
 8006d76:	bf00      	nop
 8006d78:	08006cbd 	.word	0x08006cbd
 8006d7c:	20000594 	.word	0x20000594

08006d80 <_fwalk_sglue>:
 8006d80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d84:	4607      	mov	r7, r0
 8006d86:	4688      	mov	r8, r1
 8006d88:	4614      	mov	r4, r2
 8006d8a:	2600      	movs	r6, #0
 8006d8c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006d90:	f1b9 0901 	subs.w	r9, r9, #1
 8006d94:	d505      	bpl.n	8006da2 <_fwalk_sglue+0x22>
 8006d96:	6824      	ldr	r4, [r4, #0]
 8006d98:	2c00      	cmp	r4, #0
 8006d9a:	d1f7      	bne.n	8006d8c <_fwalk_sglue+0xc>
 8006d9c:	4630      	mov	r0, r6
 8006d9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006da2:	89ab      	ldrh	r3, [r5, #12]
 8006da4:	2b01      	cmp	r3, #1
 8006da6:	d907      	bls.n	8006db8 <_fwalk_sglue+0x38>
 8006da8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006dac:	3301      	adds	r3, #1
 8006dae:	d003      	beq.n	8006db8 <_fwalk_sglue+0x38>
 8006db0:	4629      	mov	r1, r5
 8006db2:	4638      	mov	r0, r7
 8006db4:	47c0      	blx	r8
 8006db6:	4306      	orrs	r6, r0
 8006db8:	3568      	adds	r5, #104	@ 0x68
 8006dba:	e7e9      	b.n	8006d90 <_fwalk_sglue+0x10>

08006dbc <siprintf>:
 8006dbc:	b40e      	push	{r1, r2, r3}
 8006dbe:	b500      	push	{lr}
 8006dc0:	b09c      	sub	sp, #112	@ 0x70
 8006dc2:	ab1d      	add	r3, sp, #116	@ 0x74
 8006dc4:	9002      	str	r0, [sp, #8]
 8006dc6:	9006      	str	r0, [sp, #24]
 8006dc8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006dcc:	4809      	ldr	r0, [pc, #36]	@ (8006df4 <siprintf+0x38>)
 8006dce:	9107      	str	r1, [sp, #28]
 8006dd0:	9104      	str	r1, [sp, #16]
 8006dd2:	4909      	ldr	r1, [pc, #36]	@ (8006df8 <siprintf+0x3c>)
 8006dd4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006dd8:	9105      	str	r1, [sp, #20]
 8006dda:	6800      	ldr	r0, [r0, #0]
 8006ddc:	9301      	str	r3, [sp, #4]
 8006dde:	a902      	add	r1, sp, #8
 8006de0:	f002 fbc4 	bl	800956c <_svfiprintf_r>
 8006de4:	9b02      	ldr	r3, [sp, #8]
 8006de6:	2200      	movs	r2, #0
 8006de8:	701a      	strb	r2, [r3, #0]
 8006dea:	b01c      	add	sp, #112	@ 0x70
 8006dec:	f85d eb04 	ldr.w	lr, [sp], #4
 8006df0:	b003      	add	sp, #12
 8006df2:	4770      	bx	lr
 8006df4:	20000018 	.word	0x20000018
 8006df8:	ffff0208 	.word	0xffff0208

08006dfc <__sread>:
 8006dfc:	b510      	push	{r4, lr}
 8006dfe:	460c      	mov	r4, r1
 8006e00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e04:	f000 f86c 	bl	8006ee0 <_read_r>
 8006e08:	2800      	cmp	r0, #0
 8006e0a:	bfab      	itete	ge
 8006e0c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006e0e:	89a3      	ldrhlt	r3, [r4, #12]
 8006e10:	181b      	addge	r3, r3, r0
 8006e12:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006e16:	bfac      	ite	ge
 8006e18:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006e1a:	81a3      	strhlt	r3, [r4, #12]
 8006e1c:	bd10      	pop	{r4, pc}

08006e1e <__swrite>:
 8006e1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e22:	461f      	mov	r7, r3
 8006e24:	898b      	ldrh	r3, [r1, #12]
 8006e26:	05db      	lsls	r3, r3, #23
 8006e28:	4605      	mov	r5, r0
 8006e2a:	460c      	mov	r4, r1
 8006e2c:	4616      	mov	r6, r2
 8006e2e:	d505      	bpl.n	8006e3c <__swrite+0x1e>
 8006e30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e34:	2302      	movs	r3, #2
 8006e36:	2200      	movs	r2, #0
 8006e38:	f000 f840 	bl	8006ebc <_lseek_r>
 8006e3c:	89a3      	ldrh	r3, [r4, #12]
 8006e3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e42:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006e46:	81a3      	strh	r3, [r4, #12]
 8006e48:	4632      	mov	r2, r6
 8006e4a:	463b      	mov	r3, r7
 8006e4c:	4628      	mov	r0, r5
 8006e4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006e52:	f000 b857 	b.w	8006f04 <_write_r>

08006e56 <__sseek>:
 8006e56:	b510      	push	{r4, lr}
 8006e58:	460c      	mov	r4, r1
 8006e5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e5e:	f000 f82d 	bl	8006ebc <_lseek_r>
 8006e62:	1c43      	adds	r3, r0, #1
 8006e64:	89a3      	ldrh	r3, [r4, #12]
 8006e66:	bf15      	itete	ne
 8006e68:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006e6a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006e6e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006e72:	81a3      	strheq	r3, [r4, #12]
 8006e74:	bf18      	it	ne
 8006e76:	81a3      	strhne	r3, [r4, #12]
 8006e78:	bd10      	pop	{r4, pc}

08006e7a <__sclose>:
 8006e7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e7e:	f000 b80d 	b.w	8006e9c <_close_r>

08006e82 <memset>:
 8006e82:	4402      	add	r2, r0
 8006e84:	4603      	mov	r3, r0
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d100      	bne.n	8006e8c <memset+0xa>
 8006e8a:	4770      	bx	lr
 8006e8c:	f803 1b01 	strb.w	r1, [r3], #1
 8006e90:	e7f9      	b.n	8006e86 <memset+0x4>
	...

08006e94 <_localeconv_r>:
 8006e94:	4800      	ldr	r0, [pc, #0]	@ (8006e98 <_localeconv_r+0x4>)
 8006e96:	4770      	bx	lr
 8006e98:	20000158 	.word	0x20000158

08006e9c <_close_r>:
 8006e9c:	b538      	push	{r3, r4, r5, lr}
 8006e9e:	4d06      	ldr	r5, [pc, #24]	@ (8006eb8 <_close_r+0x1c>)
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	4604      	mov	r4, r0
 8006ea4:	4608      	mov	r0, r1
 8006ea6:	602b      	str	r3, [r5, #0]
 8006ea8:	f7fb fa9a 	bl	80023e0 <_close>
 8006eac:	1c43      	adds	r3, r0, #1
 8006eae:	d102      	bne.n	8006eb6 <_close_r+0x1a>
 8006eb0:	682b      	ldr	r3, [r5, #0]
 8006eb2:	b103      	cbz	r3, 8006eb6 <_close_r+0x1a>
 8006eb4:	6023      	str	r3, [r4, #0]
 8006eb6:	bd38      	pop	{r3, r4, r5, pc}
 8006eb8:	20000598 	.word	0x20000598

08006ebc <_lseek_r>:
 8006ebc:	b538      	push	{r3, r4, r5, lr}
 8006ebe:	4d07      	ldr	r5, [pc, #28]	@ (8006edc <_lseek_r+0x20>)
 8006ec0:	4604      	mov	r4, r0
 8006ec2:	4608      	mov	r0, r1
 8006ec4:	4611      	mov	r1, r2
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	602a      	str	r2, [r5, #0]
 8006eca:	461a      	mov	r2, r3
 8006ecc:	f7fb faaf 	bl	800242e <_lseek>
 8006ed0:	1c43      	adds	r3, r0, #1
 8006ed2:	d102      	bne.n	8006eda <_lseek_r+0x1e>
 8006ed4:	682b      	ldr	r3, [r5, #0]
 8006ed6:	b103      	cbz	r3, 8006eda <_lseek_r+0x1e>
 8006ed8:	6023      	str	r3, [r4, #0]
 8006eda:	bd38      	pop	{r3, r4, r5, pc}
 8006edc:	20000598 	.word	0x20000598

08006ee0 <_read_r>:
 8006ee0:	b538      	push	{r3, r4, r5, lr}
 8006ee2:	4d07      	ldr	r5, [pc, #28]	@ (8006f00 <_read_r+0x20>)
 8006ee4:	4604      	mov	r4, r0
 8006ee6:	4608      	mov	r0, r1
 8006ee8:	4611      	mov	r1, r2
 8006eea:	2200      	movs	r2, #0
 8006eec:	602a      	str	r2, [r5, #0]
 8006eee:	461a      	mov	r2, r3
 8006ef0:	f7fb fa3d 	bl	800236e <_read>
 8006ef4:	1c43      	adds	r3, r0, #1
 8006ef6:	d102      	bne.n	8006efe <_read_r+0x1e>
 8006ef8:	682b      	ldr	r3, [r5, #0]
 8006efa:	b103      	cbz	r3, 8006efe <_read_r+0x1e>
 8006efc:	6023      	str	r3, [r4, #0]
 8006efe:	bd38      	pop	{r3, r4, r5, pc}
 8006f00:	20000598 	.word	0x20000598

08006f04 <_write_r>:
 8006f04:	b538      	push	{r3, r4, r5, lr}
 8006f06:	4d07      	ldr	r5, [pc, #28]	@ (8006f24 <_write_r+0x20>)
 8006f08:	4604      	mov	r4, r0
 8006f0a:	4608      	mov	r0, r1
 8006f0c:	4611      	mov	r1, r2
 8006f0e:	2200      	movs	r2, #0
 8006f10:	602a      	str	r2, [r5, #0]
 8006f12:	461a      	mov	r2, r3
 8006f14:	f7fb fa48 	bl	80023a8 <_write>
 8006f18:	1c43      	adds	r3, r0, #1
 8006f1a:	d102      	bne.n	8006f22 <_write_r+0x1e>
 8006f1c:	682b      	ldr	r3, [r5, #0]
 8006f1e:	b103      	cbz	r3, 8006f22 <_write_r+0x1e>
 8006f20:	6023      	str	r3, [r4, #0]
 8006f22:	bd38      	pop	{r3, r4, r5, pc}
 8006f24:	20000598 	.word	0x20000598

08006f28 <__errno>:
 8006f28:	4b01      	ldr	r3, [pc, #4]	@ (8006f30 <__errno+0x8>)
 8006f2a:	6818      	ldr	r0, [r3, #0]
 8006f2c:	4770      	bx	lr
 8006f2e:	bf00      	nop
 8006f30:	20000018 	.word	0x20000018

08006f34 <__libc_init_array>:
 8006f34:	b570      	push	{r4, r5, r6, lr}
 8006f36:	4d0d      	ldr	r5, [pc, #52]	@ (8006f6c <__libc_init_array+0x38>)
 8006f38:	4c0d      	ldr	r4, [pc, #52]	@ (8006f70 <__libc_init_array+0x3c>)
 8006f3a:	1b64      	subs	r4, r4, r5
 8006f3c:	10a4      	asrs	r4, r4, #2
 8006f3e:	2600      	movs	r6, #0
 8006f40:	42a6      	cmp	r6, r4
 8006f42:	d109      	bne.n	8006f58 <__libc_init_array+0x24>
 8006f44:	4d0b      	ldr	r5, [pc, #44]	@ (8006f74 <__libc_init_array+0x40>)
 8006f46:	4c0c      	ldr	r4, [pc, #48]	@ (8006f78 <__libc_init_array+0x44>)
 8006f48:	f003 fb74 	bl	800a634 <_init>
 8006f4c:	1b64      	subs	r4, r4, r5
 8006f4e:	10a4      	asrs	r4, r4, #2
 8006f50:	2600      	movs	r6, #0
 8006f52:	42a6      	cmp	r6, r4
 8006f54:	d105      	bne.n	8006f62 <__libc_init_array+0x2e>
 8006f56:	bd70      	pop	{r4, r5, r6, pc}
 8006f58:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f5c:	4798      	blx	r3
 8006f5e:	3601      	adds	r6, #1
 8006f60:	e7ee      	b.n	8006f40 <__libc_init_array+0xc>
 8006f62:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f66:	4798      	blx	r3
 8006f68:	3601      	adds	r6, #1
 8006f6a:	e7f2      	b.n	8006f52 <__libc_init_array+0x1e>
 8006f6c:	0800aae8 	.word	0x0800aae8
 8006f70:	0800aae8 	.word	0x0800aae8
 8006f74:	0800aae8 	.word	0x0800aae8
 8006f78:	0800aaec 	.word	0x0800aaec

08006f7c <__retarget_lock_init_recursive>:
 8006f7c:	4770      	bx	lr

08006f7e <__retarget_lock_acquire_recursive>:
 8006f7e:	4770      	bx	lr

08006f80 <__retarget_lock_release_recursive>:
 8006f80:	4770      	bx	lr

08006f82 <memcpy>:
 8006f82:	440a      	add	r2, r1
 8006f84:	4291      	cmp	r1, r2
 8006f86:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f8a:	d100      	bne.n	8006f8e <memcpy+0xc>
 8006f8c:	4770      	bx	lr
 8006f8e:	b510      	push	{r4, lr}
 8006f90:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f94:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f98:	4291      	cmp	r1, r2
 8006f9a:	d1f9      	bne.n	8006f90 <memcpy+0xe>
 8006f9c:	bd10      	pop	{r4, pc}
	...

08006fa0 <nanf>:
 8006fa0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006fa8 <nanf+0x8>
 8006fa4:	4770      	bx	lr
 8006fa6:	bf00      	nop
 8006fa8:	7fc00000 	.word	0x7fc00000

08006fac <quorem>:
 8006fac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fb0:	6903      	ldr	r3, [r0, #16]
 8006fb2:	690c      	ldr	r4, [r1, #16]
 8006fb4:	42a3      	cmp	r3, r4
 8006fb6:	4607      	mov	r7, r0
 8006fb8:	db7e      	blt.n	80070b8 <quorem+0x10c>
 8006fba:	3c01      	subs	r4, #1
 8006fbc:	f101 0814 	add.w	r8, r1, #20
 8006fc0:	00a3      	lsls	r3, r4, #2
 8006fc2:	f100 0514 	add.w	r5, r0, #20
 8006fc6:	9300      	str	r3, [sp, #0]
 8006fc8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006fcc:	9301      	str	r3, [sp, #4]
 8006fce:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006fd2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006fd6:	3301      	adds	r3, #1
 8006fd8:	429a      	cmp	r2, r3
 8006fda:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006fde:	fbb2 f6f3 	udiv	r6, r2, r3
 8006fe2:	d32e      	bcc.n	8007042 <quorem+0x96>
 8006fe4:	f04f 0a00 	mov.w	sl, #0
 8006fe8:	46c4      	mov	ip, r8
 8006fea:	46ae      	mov	lr, r5
 8006fec:	46d3      	mov	fp, sl
 8006fee:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006ff2:	b298      	uxth	r0, r3
 8006ff4:	fb06 a000 	mla	r0, r6, r0, sl
 8006ff8:	0c02      	lsrs	r2, r0, #16
 8006ffa:	0c1b      	lsrs	r3, r3, #16
 8006ffc:	fb06 2303 	mla	r3, r6, r3, r2
 8007000:	f8de 2000 	ldr.w	r2, [lr]
 8007004:	b280      	uxth	r0, r0
 8007006:	b292      	uxth	r2, r2
 8007008:	1a12      	subs	r2, r2, r0
 800700a:	445a      	add	r2, fp
 800700c:	f8de 0000 	ldr.w	r0, [lr]
 8007010:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007014:	b29b      	uxth	r3, r3
 8007016:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800701a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800701e:	b292      	uxth	r2, r2
 8007020:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007024:	45e1      	cmp	r9, ip
 8007026:	f84e 2b04 	str.w	r2, [lr], #4
 800702a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800702e:	d2de      	bcs.n	8006fee <quorem+0x42>
 8007030:	9b00      	ldr	r3, [sp, #0]
 8007032:	58eb      	ldr	r3, [r5, r3]
 8007034:	b92b      	cbnz	r3, 8007042 <quorem+0x96>
 8007036:	9b01      	ldr	r3, [sp, #4]
 8007038:	3b04      	subs	r3, #4
 800703a:	429d      	cmp	r5, r3
 800703c:	461a      	mov	r2, r3
 800703e:	d32f      	bcc.n	80070a0 <quorem+0xf4>
 8007040:	613c      	str	r4, [r7, #16]
 8007042:	4638      	mov	r0, r7
 8007044:	f001 f9c4 	bl	80083d0 <__mcmp>
 8007048:	2800      	cmp	r0, #0
 800704a:	db25      	blt.n	8007098 <quorem+0xec>
 800704c:	4629      	mov	r1, r5
 800704e:	2000      	movs	r0, #0
 8007050:	f858 2b04 	ldr.w	r2, [r8], #4
 8007054:	f8d1 c000 	ldr.w	ip, [r1]
 8007058:	fa1f fe82 	uxth.w	lr, r2
 800705c:	fa1f f38c 	uxth.w	r3, ip
 8007060:	eba3 030e 	sub.w	r3, r3, lr
 8007064:	4403      	add	r3, r0
 8007066:	0c12      	lsrs	r2, r2, #16
 8007068:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800706c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007070:	b29b      	uxth	r3, r3
 8007072:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007076:	45c1      	cmp	r9, r8
 8007078:	f841 3b04 	str.w	r3, [r1], #4
 800707c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007080:	d2e6      	bcs.n	8007050 <quorem+0xa4>
 8007082:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007086:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800708a:	b922      	cbnz	r2, 8007096 <quorem+0xea>
 800708c:	3b04      	subs	r3, #4
 800708e:	429d      	cmp	r5, r3
 8007090:	461a      	mov	r2, r3
 8007092:	d30b      	bcc.n	80070ac <quorem+0x100>
 8007094:	613c      	str	r4, [r7, #16]
 8007096:	3601      	adds	r6, #1
 8007098:	4630      	mov	r0, r6
 800709a:	b003      	add	sp, #12
 800709c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070a0:	6812      	ldr	r2, [r2, #0]
 80070a2:	3b04      	subs	r3, #4
 80070a4:	2a00      	cmp	r2, #0
 80070a6:	d1cb      	bne.n	8007040 <quorem+0x94>
 80070a8:	3c01      	subs	r4, #1
 80070aa:	e7c6      	b.n	800703a <quorem+0x8e>
 80070ac:	6812      	ldr	r2, [r2, #0]
 80070ae:	3b04      	subs	r3, #4
 80070b0:	2a00      	cmp	r2, #0
 80070b2:	d1ef      	bne.n	8007094 <quorem+0xe8>
 80070b4:	3c01      	subs	r4, #1
 80070b6:	e7ea      	b.n	800708e <quorem+0xe2>
 80070b8:	2000      	movs	r0, #0
 80070ba:	e7ee      	b.n	800709a <quorem+0xee>
 80070bc:	0000      	movs	r0, r0
	...

080070c0 <_dtoa_r>:
 80070c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070c4:	69c7      	ldr	r7, [r0, #28]
 80070c6:	b099      	sub	sp, #100	@ 0x64
 80070c8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80070cc:	ec55 4b10 	vmov	r4, r5, d0
 80070d0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80070d2:	9109      	str	r1, [sp, #36]	@ 0x24
 80070d4:	4683      	mov	fp, r0
 80070d6:	920e      	str	r2, [sp, #56]	@ 0x38
 80070d8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80070da:	b97f      	cbnz	r7, 80070fc <_dtoa_r+0x3c>
 80070dc:	2010      	movs	r0, #16
 80070de:	f000 fdfd 	bl	8007cdc <malloc>
 80070e2:	4602      	mov	r2, r0
 80070e4:	f8cb 001c 	str.w	r0, [fp, #28]
 80070e8:	b920      	cbnz	r0, 80070f4 <_dtoa_r+0x34>
 80070ea:	4ba7      	ldr	r3, [pc, #668]	@ (8007388 <_dtoa_r+0x2c8>)
 80070ec:	21ef      	movs	r1, #239	@ 0xef
 80070ee:	48a7      	ldr	r0, [pc, #668]	@ (800738c <_dtoa_r+0x2cc>)
 80070f0:	f002 fc2a 	bl	8009948 <__assert_func>
 80070f4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80070f8:	6007      	str	r7, [r0, #0]
 80070fa:	60c7      	str	r7, [r0, #12]
 80070fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007100:	6819      	ldr	r1, [r3, #0]
 8007102:	b159      	cbz	r1, 800711c <_dtoa_r+0x5c>
 8007104:	685a      	ldr	r2, [r3, #4]
 8007106:	604a      	str	r2, [r1, #4]
 8007108:	2301      	movs	r3, #1
 800710a:	4093      	lsls	r3, r2
 800710c:	608b      	str	r3, [r1, #8]
 800710e:	4658      	mov	r0, fp
 8007110:	f000 feda 	bl	8007ec8 <_Bfree>
 8007114:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007118:	2200      	movs	r2, #0
 800711a:	601a      	str	r2, [r3, #0]
 800711c:	1e2b      	subs	r3, r5, #0
 800711e:	bfb9      	ittee	lt
 8007120:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007124:	9303      	strlt	r3, [sp, #12]
 8007126:	2300      	movge	r3, #0
 8007128:	6033      	strge	r3, [r6, #0]
 800712a:	9f03      	ldr	r7, [sp, #12]
 800712c:	4b98      	ldr	r3, [pc, #608]	@ (8007390 <_dtoa_r+0x2d0>)
 800712e:	bfbc      	itt	lt
 8007130:	2201      	movlt	r2, #1
 8007132:	6032      	strlt	r2, [r6, #0]
 8007134:	43bb      	bics	r3, r7
 8007136:	d112      	bne.n	800715e <_dtoa_r+0x9e>
 8007138:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800713a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800713e:	6013      	str	r3, [r2, #0]
 8007140:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007144:	4323      	orrs	r3, r4
 8007146:	f000 854d 	beq.w	8007be4 <_dtoa_r+0xb24>
 800714a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800714c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80073a4 <_dtoa_r+0x2e4>
 8007150:	2b00      	cmp	r3, #0
 8007152:	f000 854f 	beq.w	8007bf4 <_dtoa_r+0xb34>
 8007156:	f10a 0303 	add.w	r3, sl, #3
 800715a:	f000 bd49 	b.w	8007bf0 <_dtoa_r+0xb30>
 800715e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007162:	2200      	movs	r2, #0
 8007164:	ec51 0b17 	vmov	r0, r1, d7
 8007168:	2300      	movs	r3, #0
 800716a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800716e:	f7f9 fcb3 	bl	8000ad8 <__aeabi_dcmpeq>
 8007172:	4680      	mov	r8, r0
 8007174:	b158      	cbz	r0, 800718e <_dtoa_r+0xce>
 8007176:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007178:	2301      	movs	r3, #1
 800717a:	6013      	str	r3, [r2, #0]
 800717c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800717e:	b113      	cbz	r3, 8007186 <_dtoa_r+0xc6>
 8007180:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007182:	4b84      	ldr	r3, [pc, #528]	@ (8007394 <_dtoa_r+0x2d4>)
 8007184:	6013      	str	r3, [r2, #0]
 8007186:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80073a8 <_dtoa_r+0x2e8>
 800718a:	f000 bd33 	b.w	8007bf4 <_dtoa_r+0xb34>
 800718e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007192:	aa16      	add	r2, sp, #88	@ 0x58
 8007194:	a917      	add	r1, sp, #92	@ 0x5c
 8007196:	4658      	mov	r0, fp
 8007198:	f001 fa3a 	bl	8008610 <__d2b>
 800719c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80071a0:	4681      	mov	r9, r0
 80071a2:	2e00      	cmp	r6, #0
 80071a4:	d077      	beq.n	8007296 <_dtoa_r+0x1d6>
 80071a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80071a8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80071ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80071b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80071b4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80071b8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80071bc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80071c0:	4619      	mov	r1, r3
 80071c2:	2200      	movs	r2, #0
 80071c4:	4b74      	ldr	r3, [pc, #464]	@ (8007398 <_dtoa_r+0x2d8>)
 80071c6:	f7f9 f867 	bl	8000298 <__aeabi_dsub>
 80071ca:	a369      	add	r3, pc, #420	@ (adr r3, 8007370 <_dtoa_r+0x2b0>)
 80071cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d0:	f7f9 fa1a 	bl	8000608 <__aeabi_dmul>
 80071d4:	a368      	add	r3, pc, #416	@ (adr r3, 8007378 <_dtoa_r+0x2b8>)
 80071d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071da:	f7f9 f85f 	bl	800029c <__adddf3>
 80071de:	4604      	mov	r4, r0
 80071e0:	4630      	mov	r0, r6
 80071e2:	460d      	mov	r5, r1
 80071e4:	f7f9 f9a6 	bl	8000534 <__aeabi_i2d>
 80071e8:	a365      	add	r3, pc, #404	@ (adr r3, 8007380 <_dtoa_r+0x2c0>)
 80071ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ee:	f7f9 fa0b 	bl	8000608 <__aeabi_dmul>
 80071f2:	4602      	mov	r2, r0
 80071f4:	460b      	mov	r3, r1
 80071f6:	4620      	mov	r0, r4
 80071f8:	4629      	mov	r1, r5
 80071fa:	f7f9 f84f 	bl	800029c <__adddf3>
 80071fe:	4604      	mov	r4, r0
 8007200:	460d      	mov	r5, r1
 8007202:	f7f9 fcb1 	bl	8000b68 <__aeabi_d2iz>
 8007206:	2200      	movs	r2, #0
 8007208:	4607      	mov	r7, r0
 800720a:	2300      	movs	r3, #0
 800720c:	4620      	mov	r0, r4
 800720e:	4629      	mov	r1, r5
 8007210:	f7f9 fc6c 	bl	8000aec <__aeabi_dcmplt>
 8007214:	b140      	cbz	r0, 8007228 <_dtoa_r+0x168>
 8007216:	4638      	mov	r0, r7
 8007218:	f7f9 f98c 	bl	8000534 <__aeabi_i2d>
 800721c:	4622      	mov	r2, r4
 800721e:	462b      	mov	r3, r5
 8007220:	f7f9 fc5a 	bl	8000ad8 <__aeabi_dcmpeq>
 8007224:	b900      	cbnz	r0, 8007228 <_dtoa_r+0x168>
 8007226:	3f01      	subs	r7, #1
 8007228:	2f16      	cmp	r7, #22
 800722a:	d851      	bhi.n	80072d0 <_dtoa_r+0x210>
 800722c:	4b5b      	ldr	r3, [pc, #364]	@ (800739c <_dtoa_r+0x2dc>)
 800722e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007236:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800723a:	f7f9 fc57 	bl	8000aec <__aeabi_dcmplt>
 800723e:	2800      	cmp	r0, #0
 8007240:	d048      	beq.n	80072d4 <_dtoa_r+0x214>
 8007242:	3f01      	subs	r7, #1
 8007244:	2300      	movs	r3, #0
 8007246:	9312      	str	r3, [sp, #72]	@ 0x48
 8007248:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800724a:	1b9b      	subs	r3, r3, r6
 800724c:	1e5a      	subs	r2, r3, #1
 800724e:	bf44      	itt	mi
 8007250:	f1c3 0801 	rsbmi	r8, r3, #1
 8007254:	2300      	movmi	r3, #0
 8007256:	9208      	str	r2, [sp, #32]
 8007258:	bf54      	ite	pl
 800725a:	f04f 0800 	movpl.w	r8, #0
 800725e:	9308      	strmi	r3, [sp, #32]
 8007260:	2f00      	cmp	r7, #0
 8007262:	db39      	blt.n	80072d8 <_dtoa_r+0x218>
 8007264:	9b08      	ldr	r3, [sp, #32]
 8007266:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007268:	443b      	add	r3, r7
 800726a:	9308      	str	r3, [sp, #32]
 800726c:	2300      	movs	r3, #0
 800726e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007270:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007272:	2b09      	cmp	r3, #9
 8007274:	d864      	bhi.n	8007340 <_dtoa_r+0x280>
 8007276:	2b05      	cmp	r3, #5
 8007278:	bfc4      	itt	gt
 800727a:	3b04      	subgt	r3, #4
 800727c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800727e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007280:	f1a3 0302 	sub.w	r3, r3, #2
 8007284:	bfcc      	ite	gt
 8007286:	2400      	movgt	r4, #0
 8007288:	2401      	movle	r4, #1
 800728a:	2b03      	cmp	r3, #3
 800728c:	d863      	bhi.n	8007356 <_dtoa_r+0x296>
 800728e:	e8df f003 	tbb	[pc, r3]
 8007292:	372a      	.short	0x372a
 8007294:	5535      	.short	0x5535
 8007296:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800729a:	441e      	add	r6, r3
 800729c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80072a0:	2b20      	cmp	r3, #32
 80072a2:	bfc1      	itttt	gt
 80072a4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80072a8:	409f      	lslgt	r7, r3
 80072aa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80072ae:	fa24 f303 	lsrgt.w	r3, r4, r3
 80072b2:	bfd6      	itet	le
 80072b4:	f1c3 0320 	rsble	r3, r3, #32
 80072b8:	ea47 0003 	orrgt.w	r0, r7, r3
 80072bc:	fa04 f003 	lslle.w	r0, r4, r3
 80072c0:	f7f9 f928 	bl	8000514 <__aeabi_ui2d>
 80072c4:	2201      	movs	r2, #1
 80072c6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80072ca:	3e01      	subs	r6, #1
 80072cc:	9214      	str	r2, [sp, #80]	@ 0x50
 80072ce:	e777      	b.n	80071c0 <_dtoa_r+0x100>
 80072d0:	2301      	movs	r3, #1
 80072d2:	e7b8      	b.n	8007246 <_dtoa_r+0x186>
 80072d4:	9012      	str	r0, [sp, #72]	@ 0x48
 80072d6:	e7b7      	b.n	8007248 <_dtoa_r+0x188>
 80072d8:	427b      	negs	r3, r7
 80072da:	930a      	str	r3, [sp, #40]	@ 0x28
 80072dc:	2300      	movs	r3, #0
 80072de:	eba8 0807 	sub.w	r8, r8, r7
 80072e2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80072e4:	e7c4      	b.n	8007270 <_dtoa_r+0x1b0>
 80072e6:	2300      	movs	r3, #0
 80072e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80072ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	dc35      	bgt.n	800735c <_dtoa_r+0x29c>
 80072f0:	2301      	movs	r3, #1
 80072f2:	9300      	str	r3, [sp, #0]
 80072f4:	9307      	str	r3, [sp, #28]
 80072f6:	461a      	mov	r2, r3
 80072f8:	920e      	str	r2, [sp, #56]	@ 0x38
 80072fa:	e00b      	b.n	8007314 <_dtoa_r+0x254>
 80072fc:	2301      	movs	r3, #1
 80072fe:	e7f3      	b.n	80072e8 <_dtoa_r+0x228>
 8007300:	2300      	movs	r3, #0
 8007302:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007304:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007306:	18fb      	adds	r3, r7, r3
 8007308:	9300      	str	r3, [sp, #0]
 800730a:	3301      	adds	r3, #1
 800730c:	2b01      	cmp	r3, #1
 800730e:	9307      	str	r3, [sp, #28]
 8007310:	bfb8      	it	lt
 8007312:	2301      	movlt	r3, #1
 8007314:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007318:	2100      	movs	r1, #0
 800731a:	2204      	movs	r2, #4
 800731c:	f102 0514 	add.w	r5, r2, #20
 8007320:	429d      	cmp	r5, r3
 8007322:	d91f      	bls.n	8007364 <_dtoa_r+0x2a4>
 8007324:	6041      	str	r1, [r0, #4]
 8007326:	4658      	mov	r0, fp
 8007328:	f000 fd8e 	bl	8007e48 <_Balloc>
 800732c:	4682      	mov	sl, r0
 800732e:	2800      	cmp	r0, #0
 8007330:	d13c      	bne.n	80073ac <_dtoa_r+0x2ec>
 8007332:	4b1b      	ldr	r3, [pc, #108]	@ (80073a0 <_dtoa_r+0x2e0>)
 8007334:	4602      	mov	r2, r0
 8007336:	f240 11af 	movw	r1, #431	@ 0x1af
 800733a:	e6d8      	b.n	80070ee <_dtoa_r+0x2e>
 800733c:	2301      	movs	r3, #1
 800733e:	e7e0      	b.n	8007302 <_dtoa_r+0x242>
 8007340:	2401      	movs	r4, #1
 8007342:	2300      	movs	r3, #0
 8007344:	9309      	str	r3, [sp, #36]	@ 0x24
 8007346:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007348:	f04f 33ff 	mov.w	r3, #4294967295
 800734c:	9300      	str	r3, [sp, #0]
 800734e:	9307      	str	r3, [sp, #28]
 8007350:	2200      	movs	r2, #0
 8007352:	2312      	movs	r3, #18
 8007354:	e7d0      	b.n	80072f8 <_dtoa_r+0x238>
 8007356:	2301      	movs	r3, #1
 8007358:	930b      	str	r3, [sp, #44]	@ 0x2c
 800735a:	e7f5      	b.n	8007348 <_dtoa_r+0x288>
 800735c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800735e:	9300      	str	r3, [sp, #0]
 8007360:	9307      	str	r3, [sp, #28]
 8007362:	e7d7      	b.n	8007314 <_dtoa_r+0x254>
 8007364:	3101      	adds	r1, #1
 8007366:	0052      	lsls	r2, r2, #1
 8007368:	e7d8      	b.n	800731c <_dtoa_r+0x25c>
 800736a:	bf00      	nop
 800736c:	f3af 8000 	nop.w
 8007370:	636f4361 	.word	0x636f4361
 8007374:	3fd287a7 	.word	0x3fd287a7
 8007378:	8b60c8b3 	.word	0x8b60c8b3
 800737c:	3fc68a28 	.word	0x3fc68a28
 8007380:	509f79fb 	.word	0x509f79fb
 8007384:	3fd34413 	.word	0x3fd34413
 8007388:	0800a6fa 	.word	0x0800a6fa
 800738c:	0800a711 	.word	0x0800a711
 8007390:	7ff00000 	.word	0x7ff00000
 8007394:	0800a6c5 	.word	0x0800a6c5
 8007398:	3ff80000 	.word	0x3ff80000
 800739c:	0800a808 	.word	0x0800a808
 80073a0:	0800a769 	.word	0x0800a769
 80073a4:	0800a6f6 	.word	0x0800a6f6
 80073a8:	0800a6c4 	.word	0x0800a6c4
 80073ac:	f8db 301c 	ldr.w	r3, [fp, #28]
 80073b0:	6018      	str	r0, [r3, #0]
 80073b2:	9b07      	ldr	r3, [sp, #28]
 80073b4:	2b0e      	cmp	r3, #14
 80073b6:	f200 80a4 	bhi.w	8007502 <_dtoa_r+0x442>
 80073ba:	2c00      	cmp	r4, #0
 80073bc:	f000 80a1 	beq.w	8007502 <_dtoa_r+0x442>
 80073c0:	2f00      	cmp	r7, #0
 80073c2:	dd33      	ble.n	800742c <_dtoa_r+0x36c>
 80073c4:	4bad      	ldr	r3, [pc, #692]	@ (800767c <_dtoa_r+0x5bc>)
 80073c6:	f007 020f 	and.w	r2, r7, #15
 80073ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80073ce:	ed93 7b00 	vldr	d7, [r3]
 80073d2:	05f8      	lsls	r0, r7, #23
 80073d4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80073d8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80073dc:	d516      	bpl.n	800740c <_dtoa_r+0x34c>
 80073de:	4ba8      	ldr	r3, [pc, #672]	@ (8007680 <_dtoa_r+0x5c0>)
 80073e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80073e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80073e8:	f7f9 fa38 	bl	800085c <__aeabi_ddiv>
 80073ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80073f0:	f004 040f 	and.w	r4, r4, #15
 80073f4:	2603      	movs	r6, #3
 80073f6:	4da2      	ldr	r5, [pc, #648]	@ (8007680 <_dtoa_r+0x5c0>)
 80073f8:	b954      	cbnz	r4, 8007410 <_dtoa_r+0x350>
 80073fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80073fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007402:	f7f9 fa2b 	bl	800085c <__aeabi_ddiv>
 8007406:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800740a:	e028      	b.n	800745e <_dtoa_r+0x39e>
 800740c:	2602      	movs	r6, #2
 800740e:	e7f2      	b.n	80073f6 <_dtoa_r+0x336>
 8007410:	07e1      	lsls	r1, r4, #31
 8007412:	d508      	bpl.n	8007426 <_dtoa_r+0x366>
 8007414:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007418:	e9d5 2300 	ldrd	r2, r3, [r5]
 800741c:	f7f9 f8f4 	bl	8000608 <__aeabi_dmul>
 8007420:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007424:	3601      	adds	r6, #1
 8007426:	1064      	asrs	r4, r4, #1
 8007428:	3508      	adds	r5, #8
 800742a:	e7e5      	b.n	80073f8 <_dtoa_r+0x338>
 800742c:	f000 80d2 	beq.w	80075d4 <_dtoa_r+0x514>
 8007430:	427c      	negs	r4, r7
 8007432:	4b92      	ldr	r3, [pc, #584]	@ (800767c <_dtoa_r+0x5bc>)
 8007434:	4d92      	ldr	r5, [pc, #584]	@ (8007680 <_dtoa_r+0x5c0>)
 8007436:	f004 020f 	and.w	r2, r4, #15
 800743a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800743e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007442:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007446:	f7f9 f8df 	bl	8000608 <__aeabi_dmul>
 800744a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800744e:	1124      	asrs	r4, r4, #4
 8007450:	2300      	movs	r3, #0
 8007452:	2602      	movs	r6, #2
 8007454:	2c00      	cmp	r4, #0
 8007456:	f040 80b2 	bne.w	80075be <_dtoa_r+0x4fe>
 800745a:	2b00      	cmp	r3, #0
 800745c:	d1d3      	bne.n	8007406 <_dtoa_r+0x346>
 800745e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007460:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007464:	2b00      	cmp	r3, #0
 8007466:	f000 80b7 	beq.w	80075d8 <_dtoa_r+0x518>
 800746a:	4b86      	ldr	r3, [pc, #536]	@ (8007684 <_dtoa_r+0x5c4>)
 800746c:	2200      	movs	r2, #0
 800746e:	4620      	mov	r0, r4
 8007470:	4629      	mov	r1, r5
 8007472:	f7f9 fb3b 	bl	8000aec <__aeabi_dcmplt>
 8007476:	2800      	cmp	r0, #0
 8007478:	f000 80ae 	beq.w	80075d8 <_dtoa_r+0x518>
 800747c:	9b07      	ldr	r3, [sp, #28]
 800747e:	2b00      	cmp	r3, #0
 8007480:	f000 80aa 	beq.w	80075d8 <_dtoa_r+0x518>
 8007484:	9b00      	ldr	r3, [sp, #0]
 8007486:	2b00      	cmp	r3, #0
 8007488:	dd37      	ble.n	80074fa <_dtoa_r+0x43a>
 800748a:	1e7b      	subs	r3, r7, #1
 800748c:	9304      	str	r3, [sp, #16]
 800748e:	4620      	mov	r0, r4
 8007490:	4b7d      	ldr	r3, [pc, #500]	@ (8007688 <_dtoa_r+0x5c8>)
 8007492:	2200      	movs	r2, #0
 8007494:	4629      	mov	r1, r5
 8007496:	f7f9 f8b7 	bl	8000608 <__aeabi_dmul>
 800749a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800749e:	9c00      	ldr	r4, [sp, #0]
 80074a0:	3601      	adds	r6, #1
 80074a2:	4630      	mov	r0, r6
 80074a4:	f7f9 f846 	bl	8000534 <__aeabi_i2d>
 80074a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80074ac:	f7f9 f8ac 	bl	8000608 <__aeabi_dmul>
 80074b0:	4b76      	ldr	r3, [pc, #472]	@ (800768c <_dtoa_r+0x5cc>)
 80074b2:	2200      	movs	r2, #0
 80074b4:	f7f8 fef2 	bl	800029c <__adddf3>
 80074b8:	4605      	mov	r5, r0
 80074ba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80074be:	2c00      	cmp	r4, #0
 80074c0:	f040 808d 	bne.w	80075de <_dtoa_r+0x51e>
 80074c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074c8:	4b71      	ldr	r3, [pc, #452]	@ (8007690 <_dtoa_r+0x5d0>)
 80074ca:	2200      	movs	r2, #0
 80074cc:	f7f8 fee4 	bl	8000298 <__aeabi_dsub>
 80074d0:	4602      	mov	r2, r0
 80074d2:	460b      	mov	r3, r1
 80074d4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80074d8:	462a      	mov	r2, r5
 80074da:	4633      	mov	r3, r6
 80074dc:	f7f9 fb24 	bl	8000b28 <__aeabi_dcmpgt>
 80074e0:	2800      	cmp	r0, #0
 80074e2:	f040 828b 	bne.w	80079fc <_dtoa_r+0x93c>
 80074e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074ea:	462a      	mov	r2, r5
 80074ec:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80074f0:	f7f9 fafc 	bl	8000aec <__aeabi_dcmplt>
 80074f4:	2800      	cmp	r0, #0
 80074f6:	f040 8128 	bne.w	800774a <_dtoa_r+0x68a>
 80074fa:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80074fe:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007502:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007504:	2b00      	cmp	r3, #0
 8007506:	f2c0 815a 	blt.w	80077be <_dtoa_r+0x6fe>
 800750a:	2f0e      	cmp	r7, #14
 800750c:	f300 8157 	bgt.w	80077be <_dtoa_r+0x6fe>
 8007510:	4b5a      	ldr	r3, [pc, #360]	@ (800767c <_dtoa_r+0x5bc>)
 8007512:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007516:	ed93 7b00 	vldr	d7, [r3]
 800751a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800751c:	2b00      	cmp	r3, #0
 800751e:	ed8d 7b00 	vstr	d7, [sp]
 8007522:	da03      	bge.n	800752c <_dtoa_r+0x46c>
 8007524:	9b07      	ldr	r3, [sp, #28]
 8007526:	2b00      	cmp	r3, #0
 8007528:	f340 8101 	ble.w	800772e <_dtoa_r+0x66e>
 800752c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007530:	4656      	mov	r6, sl
 8007532:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007536:	4620      	mov	r0, r4
 8007538:	4629      	mov	r1, r5
 800753a:	f7f9 f98f 	bl	800085c <__aeabi_ddiv>
 800753e:	f7f9 fb13 	bl	8000b68 <__aeabi_d2iz>
 8007542:	4680      	mov	r8, r0
 8007544:	f7f8 fff6 	bl	8000534 <__aeabi_i2d>
 8007548:	e9dd 2300 	ldrd	r2, r3, [sp]
 800754c:	f7f9 f85c 	bl	8000608 <__aeabi_dmul>
 8007550:	4602      	mov	r2, r0
 8007552:	460b      	mov	r3, r1
 8007554:	4620      	mov	r0, r4
 8007556:	4629      	mov	r1, r5
 8007558:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800755c:	f7f8 fe9c 	bl	8000298 <__aeabi_dsub>
 8007560:	f806 4b01 	strb.w	r4, [r6], #1
 8007564:	9d07      	ldr	r5, [sp, #28]
 8007566:	eba6 040a 	sub.w	r4, r6, sl
 800756a:	42a5      	cmp	r5, r4
 800756c:	4602      	mov	r2, r0
 800756e:	460b      	mov	r3, r1
 8007570:	f040 8117 	bne.w	80077a2 <_dtoa_r+0x6e2>
 8007574:	f7f8 fe92 	bl	800029c <__adddf3>
 8007578:	e9dd 2300 	ldrd	r2, r3, [sp]
 800757c:	4604      	mov	r4, r0
 800757e:	460d      	mov	r5, r1
 8007580:	f7f9 fad2 	bl	8000b28 <__aeabi_dcmpgt>
 8007584:	2800      	cmp	r0, #0
 8007586:	f040 80f9 	bne.w	800777c <_dtoa_r+0x6bc>
 800758a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800758e:	4620      	mov	r0, r4
 8007590:	4629      	mov	r1, r5
 8007592:	f7f9 faa1 	bl	8000ad8 <__aeabi_dcmpeq>
 8007596:	b118      	cbz	r0, 80075a0 <_dtoa_r+0x4e0>
 8007598:	f018 0f01 	tst.w	r8, #1
 800759c:	f040 80ee 	bne.w	800777c <_dtoa_r+0x6bc>
 80075a0:	4649      	mov	r1, r9
 80075a2:	4658      	mov	r0, fp
 80075a4:	f000 fc90 	bl	8007ec8 <_Bfree>
 80075a8:	2300      	movs	r3, #0
 80075aa:	7033      	strb	r3, [r6, #0]
 80075ac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80075ae:	3701      	adds	r7, #1
 80075b0:	601f      	str	r7, [r3, #0]
 80075b2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	f000 831d 	beq.w	8007bf4 <_dtoa_r+0xb34>
 80075ba:	601e      	str	r6, [r3, #0]
 80075bc:	e31a      	b.n	8007bf4 <_dtoa_r+0xb34>
 80075be:	07e2      	lsls	r2, r4, #31
 80075c0:	d505      	bpl.n	80075ce <_dtoa_r+0x50e>
 80075c2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80075c6:	f7f9 f81f 	bl	8000608 <__aeabi_dmul>
 80075ca:	3601      	adds	r6, #1
 80075cc:	2301      	movs	r3, #1
 80075ce:	1064      	asrs	r4, r4, #1
 80075d0:	3508      	adds	r5, #8
 80075d2:	e73f      	b.n	8007454 <_dtoa_r+0x394>
 80075d4:	2602      	movs	r6, #2
 80075d6:	e742      	b.n	800745e <_dtoa_r+0x39e>
 80075d8:	9c07      	ldr	r4, [sp, #28]
 80075da:	9704      	str	r7, [sp, #16]
 80075dc:	e761      	b.n	80074a2 <_dtoa_r+0x3e2>
 80075de:	4b27      	ldr	r3, [pc, #156]	@ (800767c <_dtoa_r+0x5bc>)
 80075e0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80075e2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80075e6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80075ea:	4454      	add	r4, sl
 80075ec:	2900      	cmp	r1, #0
 80075ee:	d053      	beq.n	8007698 <_dtoa_r+0x5d8>
 80075f0:	4928      	ldr	r1, [pc, #160]	@ (8007694 <_dtoa_r+0x5d4>)
 80075f2:	2000      	movs	r0, #0
 80075f4:	f7f9 f932 	bl	800085c <__aeabi_ddiv>
 80075f8:	4633      	mov	r3, r6
 80075fa:	462a      	mov	r2, r5
 80075fc:	f7f8 fe4c 	bl	8000298 <__aeabi_dsub>
 8007600:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007604:	4656      	mov	r6, sl
 8007606:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800760a:	f7f9 faad 	bl	8000b68 <__aeabi_d2iz>
 800760e:	4605      	mov	r5, r0
 8007610:	f7f8 ff90 	bl	8000534 <__aeabi_i2d>
 8007614:	4602      	mov	r2, r0
 8007616:	460b      	mov	r3, r1
 8007618:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800761c:	f7f8 fe3c 	bl	8000298 <__aeabi_dsub>
 8007620:	3530      	adds	r5, #48	@ 0x30
 8007622:	4602      	mov	r2, r0
 8007624:	460b      	mov	r3, r1
 8007626:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800762a:	f806 5b01 	strb.w	r5, [r6], #1
 800762e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007632:	f7f9 fa5b 	bl	8000aec <__aeabi_dcmplt>
 8007636:	2800      	cmp	r0, #0
 8007638:	d171      	bne.n	800771e <_dtoa_r+0x65e>
 800763a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800763e:	4911      	ldr	r1, [pc, #68]	@ (8007684 <_dtoa_r+0x5c4>)
 8007640:	2000      	movs	r0, #0
 8007642:	f7f8 fe29 	bl	8000298 <__aeabi_dsub>
 8007646:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800764a:	f7f9 fa4f 	bl	8000aec <__aeabi_dcmplt>
 800764e:	2800      	cmp	r0, #0
 8007650:	f040 8095 	bne.w	800777e <_dtoa_r+0x6be>
 8007654:	42a6      	cmp	r6, r4
 8007656:	f43f af50 	beq.w	80074fa <_dtoa_r+0x43a>
 800765a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800765e:	4b0a      	ldr	r3, [pc, #40]	@ (8007688 <_dtoa_r+0x5c8>)
 8007660:	2200      	movs	r2, #0
 8007662:	f7f8 ffd1 	bl	8000608 <__aeabi_dmul>
 8007666:	4b08      	ldr	r3, [pc, #32]	@ (8007688 <_dtoa_r+0x5c8>)
 8007668:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800766c:	2200      	movs	r2, #0
 800766e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007672:	f7f8 ffc9 	bl	8000608 <__aeabi_dmul>
 8007676:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800767a:	e7c4      	b.n	8007606 <_dtoa_r+0x546>
 800767c:	0800a808 	.word	0x0800a808
 8007680:	0800a7e0 	.word	0x0800a7e0
 8007684:	3ff00000 	.word	0x3ff00000
 8007688:	40240000 	.word	0x40240000
 800768c:	401c0000 	.word	0x401c0000
 8007690:	40140000 	.word	0x40140000
 8007694:	3fe00000 	.word	0x3fe00000
 8007698:	4631      	mov	r1, r6
 800769a:	4628      	mov	r0, r5
 800769c:	f7f8 ffb4 	bl	8000608 <__aeabi_dmul>
 80076a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80076a4:	9415      	str	r4, [sp, #84]	@ 0x54
 80076a6:	4656      	mov	r6, sl
 80076a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076ac:	f7f9 fa5c 	bl	8000b68 <__aeabi_d2iz>
 80076b0:	4605      	mov	r5, r0
 80076b2:	f7f8 ff3f 	bl	8000534 <__aeabi_i2d>
 80076b6:	4602      	mov	r2, r0
 80076b8:	460b      	mov	r3, r1
 80076ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076be:	f7f8 fdeb 	bl	8000298 <__aeabi_dsub>
 80076c2:	3530      	adds	r5, #48	@ 0x30
 80076c4:	f806 5b01 	strb.w	r5, [r6], #1
 80076c8:	4602      	mov	r2, r0
 80076ca:	460b      	mov	r3, r1
 80076cc:	42a6      	cmp	r6, r4
 80076ce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80076d2:	f04f 0200 	mov.w	r2, #0
 80076d6:	d124      	bne.n	8007722 <_dtoa_r+0x662>
 80076d8:	4bac      	ldr	r3, [pc, #688]	@ (800798c <_dtoa_r+0x8cc>)
 80076da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80076de:	f7f8 fddd 	bl	800029c <__adddf3>
 80076e2:	4602      	mov	r2, r0
 80076e4:	460b      	mov	r3, r1
 80076e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076ea:	f7f9 fa1d 	bl	8000b28 <__aeabi_dcmpgt>
 80076ee:	2800      	cmp	r0, #0
 80076f0:	d145      	bne.n	800777e <_dtoa_r+0x6be>
 80076f2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80076f6:	49a5      	ldr	r1, [pc, #660]	@ (800798c <_dtoa_r+0x8cc>)
 80076f8:	2000      	movs	r0, #0
 80076fa:	f7f8 fdcd 	bl	8000298 <__aeabi_dsub>
 80076fe:	4602      	mov	r2, r0
 8007700:	460b      	mov	r3, r1
 8007702:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007706:	f7f9 f9f1 	bl	8000aec <__aeabi_dcmplt>
 800770a:	2800      	cmp	r0, #0
 800770c:	f43f aef5 	beq.w	80074fa <_dtoa_r+0x43a>
 8007710:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007712:	1e73      	subs	r3, r6, #1
 8007714:	9315      	str	r3, [sp, #84]	@ 0x54
 8007716:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800771a:	2b30      	cmp	r3, #48	@ 0x30
 800771c:	d0f8      	beq.n	8007710 <_dtoa_r+0x650>
 800771e:	9f04      	ldr	r7, [sp, #16]
 8007720:	e73e      	b.n	80075a0 <_dtoa_r+0x4e0>
 8007722:	4b9b      	ldr	r3, [pc, #620]	@ (8007990 <_dtoa_r+0x8d0>)
 8007724:	f7f8 ff70 	bl	8000608 <__aeabi_dmul>
 8007728:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800772c:	e7bc      	b.n	80076a8 <_dtoa_r+0x5e8>
 800772e:	d10c      	bne.n	800774a <_dtoa_r+0x68a>
 8007730:	4b98      	ldr	r3, [pc, #608]	@ (8007994 <_dtoa_r+0x8d4>)
 8007732:	2200      	movs	r2, #0
 8007734:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007738:	f7f8 ff66 	bl	8000608 <__aeabi_dmul>
 800773c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007740:	f7f9 f9e8 	bl	8000b14 <__aeabi_dcmpge>
 8007744:	2800      	cmp	r0, #0
 8007746:	f000 8157 	beq.w	80079f8 <_dtoa_r+0x938>
 800774a:	2400      	movs	r4, #0
 800774c:	4625      	mov	r5, r4
 800774e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007750:	43db      	mvns	r3, r3
 8007752:	9304      	str	r3, [sp, #16]
 8007754:	4656      	mov	r6, sl
 8007756:	2700      	movs	r7, #0
 8007758:	4621      	mov	r1, r4
 800775a:	4658      	mov	r0, fp
 800775c:	f000 fbb4 	bl	8007ec8 <_Bfree>
 8007760:	2d00      	cmp	r5, #0
 8007762:	d0dc      	beq.n	800771e <_dtoa_r+0x65e>
 8007764:	b12f      	cbz	r7, 8007772 <_dtoa_r+0x6b2>
 8007766:	42af      	cmp	r7, r5
 8007768:	d003      	beq.n	8007772 <_dtoa_r+0x6b2>
 800776a:	4639      	mov	r1, r7
 800776c:	4658      	mov	r0, fp
 800776e:	f000 fbab 	bl	8007ec8 <_Bfree>
 8007772:	4629      	mov	r1, r5
 8007774:	4658      	mov	r0, fp
 8007776:	f000 fba7 	bl	8007ec8 <_Bfree>
 800777a:	e7d0      	b.n	800771e <_dtoa_r+0x65e>
 800777c:	9704      	str	r7, [sp, #16]
 800777e:	4633      	mov	r3, r6
 8007780:	461e      	mov	r6, r3
 8007782:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007786:	2a39      	cmp	r2, #57	@ 0x39
 8007788:	d107      	bne.n	800779a <_dtoa_r+0x6da>
 800778a:	459a      	cmp	sl, r3
 800778c:	d1f8      	bne.n	8007780 <_dtoa_r+0x6c0>
 800778e:	9a04      	ldr	r2, [sp, #16]
 8007790:	3201      	adds	r2, #1
 8007792:	9204      	str	r2, [sp, #16]
 8007794:	2230      	movs	r2, #48	@ 0x30
 8007796:	f88a 2000 	strb.w	r2, [sl]
 800779a:	781a      	ldrb	r2, [r3, #0]
 800779c:	3201      	adds	r2, #1
 800779e:	701a      	strb	r2, [r3, #0]
 80077a0:	e7bd      	b.n	800771e <_dtoa_r+0x65e>
 80077a2:	4b7b      	ldr	r3, [pc, #492]	@ (8007990 <_dtoa_r+0x8d0>)
 80077a4:	2200      	movs	r2, #0
 80077a6:	f7f8 ff2f 	bl	8000608 <__aeabi_dmul>
 80077aa:	2200      	movs	r2, #0
 80077ac:	2300      	movs	r3, #0
 80077ae:	4604      	mov	r4, r0
 80077b0:	460d      	mov	r5, r1
 80077b2:	f7f9 f991 	bl	8000ad8 <__aeabi_dcmpeq>
 80077b6:	2800      	cmp	r0, #0
 80077b8:	f43f aebb 	beq.w	8007532 <_dtoa_r+0x472>
 80077bc:	e6f0      	b.n	80075a0 <_dtoa_r+0x4e0>
 80077be:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80077c0:	2a00      	cmp	r2, #0
 80077c2:	f000 80db 	beq.w	800797c <_dtoa_r+0x8bc>
 80077c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80077c8:	2a01      	cmp	r2, #1
 80077ca:	f300 80bf 	bgt.w	800794c <_dtoa_r+0x88c>
 80077ce:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80077d0:	2a00      	cmp	r2, #0
 80077d2:	f000 80b7 	beq.w	8007944 <_dtoa_r+0x884>
 80077d6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80077da:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80077dc:	4646      	mov	r6, r8
 80077de:	9a08      	ldr	r2, [sp, #32]
 80077e0:	2101      	movs	r1, #1
 80077e2:	441a      	add	r2, r3
 80077e4:	4658      	mov	r0, fp
 80077e6:	4498      	add	r8, r3
 80077e8:	9208      	str	r2, [sp, #32]
 80077ea:	f000 fc6b 	bl	80080c4 <__i2b>
 80077ee:	4605      	mov	r5, r0
 80077f0:	b15e      	cbz	r6, 800780a <_dtoa_r+0x74a>
 80077f2:	9b08      	ldr	r3, [sp, #32]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	dd08      	ble.n	800780a <_dtoa_r+0x74a>
 80077f8:	42b3      	cmp	r3, r6
 80077fa:	9a08      	ldr	r2, [sp, #32]
 80077fc:	bfa8      	it	ge
 80077fe:	4633      	movge	r3, r6
 8007800:	eba8 0803 	sub.w	r8, r8, r3
 8007804:	1af6      	subs	r6, r6, r3
 8007806:	1ad3      	subs	r3, r2, r3
 8007808:	9308      	str	r3, [sp, #32]
 800780a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800780c:	b1f3      	cbz	r3, 800784c <_dtoa_r+0x78c>
 800780e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007810:	2b00      	cmp	r3, #0
 8007812:	f000 80b7 	beq.w	8007984 <_dtoa_r+0x8c4>
 8007816:	b18c      	cbz	r4, 800783c <_dtoa_r+0x77c>
 8007818:	4629      	mov	r1, r5
 800781a:	4622      	mov	r2, r4
 800781c:	4658      	mov	r0, fp
 800781e:	f000 fd11 	bl	8008244 <__pow5mult>
 8007822:	464a      	mov	r2, r9
 8007824:	4601      	mov	r1, r0
 8007826:	4605      	mov	r5, r0
 8007828:	4658      	mov	r0, fp
 800782a:	f000 fc61 	bl	80080f0 <__multiply>
 800782e:	4649      	mov	r1, r9
 8007830:	9004      	str	r0, [sp, #16]
 8007832:	4658      	mov	r0, fp
 8007834:	f000 fb48 	bl	8007ec8 <_Bfree>
 8007838:	9b04      	ldr	r3, [sp, #16]
 800783a:	4699      	mov	r9, r3
 800783c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800783e:	1b1a      	subs	r2, r3, r4
 8007840:	d004      	beq.n	800784c <_dtoa_r+0x78c>
 8007842:	4649      	mov	r1, r9
 8007844:	4658      	mov	r0, fp
 8007846:	f000 fcfd 	bl	8008244 <__pow5mult>
 800784a:	4681      	mov	r9, r0
 800784c:	2101      	movs	r1, #1
 800784e:	4658      	mov	r0, fp
 8007850:	f000 fc38 	bl	80080c4 <__i2b>
 8007854:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007856:	4604      	mov	r4, r0
 8007858:	2b00      	cmp	r3, #0
 800785a:	f000 81cf 	beq.w	8007bfc <_dtoa_r+0xb3c>
 800785e:	461a      	mov	r2, r3
 8007860:	4601      	mov	r1, r0
 8007862:	4658      	mov	r0, fp
 8007864:	f000 fcee 	bl	8008244 <__pow5mult>
 8007868:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800786a:	2b01      	cmp	r3, #1
 800786c:	4604      	mov	r4, r0
 800786e:	f300 8095 	bgt.w	800799c <_dtoa_r+0x8dc>
 8007872:	9b02      	ldr	r3, [sp, #8]
 8007874:	2b00      	cmp	r3, #0
 8007876:	f040 8087 	bne.w	8007988 <_dtoa_r+0x8c8>
 800787a:	9b03      	ldr	r3, [sp, #12]
 800787c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007880:	2b00      	cmp	r3, #0
 8007882:	f040 8089 	bne.w	8007998 <_dtoa_r+0x8d8>
 8007886:	9b03      	ldr	r3, [sp, #12]
 8007888:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800788c:	0d1b      	lsrs	r3, r3, #20
 800788e:	051b      	lsls	r3, r3, #20
 8007890:	b12b      	cbz	r3, 800789e <_dtoa_r+0x7de>
 8007892:	9b08      	ldr	r3, [sp, #32]
 8007894:	3301      	adds	r3, #1
 8007896:	9308      	str	r3, [sp, #32]
 8007898:	f108 0801 	add.w	r8, r8, #1
 800789c:	2301      	movs	r3, #1
 800789e:	930a      	str	r3, [sp, #40]	@ 0x28
 80078a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	f000 81b0 	beq.w	8007c08 <_dtoa_r+0xb48>
 80078a8:	6923      	ldr	r3, [r4, #16]
 80078aa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80078ae:	6918      	ldr	r0, [r3, #16]
 80078b0:	f000 fbbc 	bl	800802c <__hi0bits>
 80078b4:	f1c0 0020 	rsb	r0, r0, #32
 80078b8:	9b08      	ldr	r3, [sp, #32]
 80078ba:	4418      	add	r0, r3
 80078bc:	f010 001f 	ands.w	r0, r0, #31
 80078c0:	d077      	beq.n	80079b2 <_dtoa_r+0x8f2>
 80078c2:	f1c0 0320 	rsb	r3, r0, #32
 80078c6:	2b04      	cmp	r3, #4
 80078c8:	dd6b      	ble.n	80079a2 <_dtoa_r+0x8e2>
 80078ca:	9b08      	ldr	r3, [sp, #32]
 80078cc:	f1c0 001c 	rsb	r0, r0, #28
 80078d0:	4403      	add	r3, r0
 80078d2:	4480      	add	r8, r0
 80078d4:	4406      	add	r6, r0
 80078d6:	9308      	str	r3, [sp, #32]
 80078d8:	f1b8 0f00 	cmp.w	r8, #0
 80078dc:	dd05      	ble.n	80078ea <_dtoa_r+0x82a>
 80078de:	4649      	mov	r1, r9
 80078e0:	4642      	mov	r2, r8
 80078e2:	4658      	mov	r0, fp
 80078e4:	f000 fd08 	bl	80082f8 <__lshift>
 80078e8:	4681      	mov	r9, r0
 80078ea:	9b08      	ldr	r3, [sp, #32]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	dd05      	ble.n	80078fc <_dtoa_r+0x83c>
 80078f0:	4621      	mov	r1, r4
 80078f2:	461a      	mov	r2, r3
 80078f4:	4658      	mov	r0, fp
 80078f6:	f000 fcff 	bl	80082f8 <__lshift>
 80078fa:	4604      	mov	r4, r0
 80078fc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d059      	beq.n	80079b6 <_dtoa_r+0x8f6>
 8007902:	4621      	mov	r1, r4
 8007904:	4648      	mov	r0, r9
 8007906:	f000 fd63 	bl	80083d0 <__mcmp>
 800790a:	2800      	cmp	r0, #0
 800790c:	da53      	bge.n	80079b6 <_dtoa_r+0x8f6>
 800790e:	1e7b      	subs	r3, r7, #1
 8007910:	9304      	str	r3, [sp, #16]
 8007912:	4649      	mov	r1, r9
 8007914:	2300      	movs	r3, #0
 8007916:	220a      	movs	r2, #10
 8007918:	4658      	mov	r0, fp
 800791a:	f000 faf7 	bl	8007f0c <__multadd>
 800791e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007920:	4681      	mov	r9, r0
 8007922:	2b00      	cmp	r3, #0
 8007924:	f000 8172 	beq.w	8007c0c <_dtoa_r+0xb4c>
 8007928:	2300      	movs	r3, #0
 800792a:	4629      	mov	r1, r5
 800792c:	220a      	movs	r2, #10
 800792e:	4658      	mov	r0, fp
 8007930:	f000 faec 	bl	8007f0c <__multadd>
 8007934:	9b00      	ldr	r3, [sp, #0]
 8007936:	2b00      	cmp	r3, #0
 8007938:	4605      	mov	r5, r0
 800793a:	dc67      	bgt.n	8007a0c <_dtoa_r+0x94c>
 800793c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800793e:	2b02      	cmp	r3, #2
 8007940:	dc41      	bgt.n	80079c6 <_dtoa_r+0x906>
 8007942:	e063      	b.n	8007a0c <_dtoa_r+0x94c>
 8007944:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007946:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800794a:	e746      	b.n	80077da <_dtoa_r+0x71a>
 800794c:	9b07      	ldr	r3, [sp, #28]
 800794e:	1e5c      	subs	r4, r3, #1
 8007950:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007952:	42a3      	cmp	r3, r4
 8007954:	bfbf      	itttt	lt
 8007956:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007958:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800795a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800795c:	1ae3      	sublt	r3, r4, r3
 800795e:	bfb4      	ite	lt
 8007960:	18d2      	addlt	r2, r2, r3
 8007962:	1b1c      	subge	r4, r3, r4
 8007964:	9b07      	ldr	r3, [sp, #28]
 8007966:	bfbc      	itt	lt
 8007968:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800796a:	2400      	movlt	r4, #0
 800796c:	2b00      	cmp	r3, #0
 800796e:	bfb5      	itete	lt
 8007970:	eba8 0603 	sublt.w	r6, r8, r3
 8007974:	9b07      	ldrge	r3, [sp, #28]
 8007976:	2300      	movlt	r3, #0
 8007978:	4646      	movge	r6, r8
 800797a:	e730      	b.n	80077de <_dtoa_r+0x71e>
 800797c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800797e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007980:	4646      	mov	r6, r8
 8007982:	e735      	b.n	80077f0 <_dtoa_r+0x730>
 8007984:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007986:	e75c      	b.n	8007842 <_dtoa_r+0x782>
 8007988:	2300      	movs	r3, #0
 800798a:	e788      	b.n	800789e <_dtoa_r+0x7de>
 800798c:	3fe00000 	.word	0x3fe00000
 8007990:	40240000 	.word	0x40240000
 8007994:	40140000 	.word	0x40140000
 8007998:	9b02      	ldr	r3, [sp, #8]
 800799a:	e780      	b.n	800789e <_dtoa_r+0x7de>
 800799c:	2300      	movs	r3, #0
 800799e:	930a      	str	r3, [sp, #40]	@ 0x28
 80079a0:	e782      	b.n	80078a8 <_dtoa_r+0x7e8>
 80079a2:	d099      	beq.n	80078d8 <_dtoa_r+0x818>
 80079a4:	9a08      	ldr	r2, [sp, #32]
 80079a6:	331c      	adds	r3, #28
 80079a8:	441a      	add	r2, r3
 80079aa:	4498      	add	r8, r3
 80079ac:	441e      	add	r6, r3
 80079ae:	9208      	str	r2, [sp, #32]
 80079b0:	e792      	b.n	80078d8 <_dtoa_r+0x818>
 80079b2:	4603      	mov	r3, r0
 80079b4:	e7f6      	b.n	80079a4 <_dtoa_r+0x8e4>
 80079b6:	9b07      	ldr	r3, [sp, #28]
 80079b8:	9704      	str	r7, [sp, #16]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	dc20      	bgt.n	8007a00 <_dtoa_r+0x940>
 80079be:	9300      	str	r3, [sp, #0]
 80079c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079c2:	2b02      	cmp	r3, #2
 80079c4:	dd1e      	ble.n	8007a04 <_dtoa_r+0x944>
 80079c6:	9b00      	ldr	r3, [sp, #0]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	f47f aec0 	bne.w	800774e <_dtoa_r+0x68e>
 80079ce:	4621      	mov	r1, r4
 80079d0:	2205      	movs	r2, #5
 80079d2:	4658      	mov	r0, fp
 80079d4:	f000 fa9a 	bl	8007f0c <__multadd>
 80079d8:	4601      	mov	r1, r0
 80079da:	4604      	mov	r4, r0
 80079dc:	4648      	mov	r0, r9
 80079de:	f000 fcf7 	bl	80083d0 <__mcmp>
 80079e2:	2800      	cmp	r0, #0
 80079e4:	f77f aeb3 	ble.w	800774e <_dtoa_r+0x68e>
 80079e8:	4656      	mov	r6, sl
 80079ea:	2331      	movs	r3, #49	@ 0x31
 80079ec:	f806 3b01 	strb.w	r3, [r6], #1
 80079f0:	9b04      	ldr	r3, [sp, #16]
 80079f2:	3301      	adds	r3, #1
 80079f4:	9304      	str	r3, [sp, #16]
 80079f6:	e6ae      	b.n	8007756 <_dtoa_r+0x696>
 80079f8:	9c07      	ldr	r4, [sp, #28]
 80079fa:	9704      	str	r7, [sp, #16]
 80079fc:	4625      	mov	r5, r4
 80079fe:	e7f3      	b.n	80079e8 <_dtoa_r+0x928>
 8007a00:	9b07      	ldr	r3, [sp, #28]
 8007a02:	9300      	str	r3, [sp, #0]
 8007a04:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	f000 8104 	beq.w	8007c14 <_dtoa_r+0xb54>
 8007a0c:	2e00      	cmp	r6, #0
 8007a0e:	dd05      	ble.n	8007a1c <_dtoa_r+0x95c>
 8007a10:	4629      	mov	r1, r5
 8007a12:	4632      	mov	r2, r6
 8007a14:	4658      	mov	r0, fp
 8007a16:	f000 fc6f 	bl	80082f8 <__lshift>
 8007a1a:	4605      	mov	r5, r0
 8007a1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d05a      	beq.n	8007ad8 <_dtoa_r+0xa18>
 8007a22:	6869      	ldr	r1, [r5, #4]
 8007a24:	4658      	mov	r0, fp
 8007a26:	f000 fa0f 	bl	8007e48 <_Balloc>
 8007a2a:	4606      	mov	r6, r0
 8007a2c:	b928      	cbnz	r0, 8007a3a <_dtoa_r+0x97a>
 8007a2e:	4b84      	ldr	r3, [pc, #528]	@ (8007c40 <_dtoa_r+0xb80>)
 8007a30:	4602      	mov	r2, r0
 8007a32:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007a36:	f7ff bb5a 	b.w	80070ee <_dtoa_r+0x2e>
 8007a3a:	692a      	ldr	r2, [r5, #16]
 8007a3c:	3202      	adds	r2, #2
 8007a3e:	0092      	lsls	r2, r2, #2
 8007a40:	f105 010c 	add.w	r1, r5, #12
 8007a44:	300c      	adds	r0, #12
 8007a46:	f7ff fa9c 	bl	8006f82 <memcpy>
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	4631      	mov	r1, r6
 8007a4e:	4658      	mov	r0, fp
 8007a50:	f000 fc52 	bl	80082f8 <__lshift>
 8007a54:	f10a 0301 	add.w	r3, sl, #1
 8007a58:	9307      	str	r3, [sp, #28]
 8007a5a:	9b00      	ldr	r3, [sp, #0]
 8007a5c:	4453      	add	r3, sl
 8007a5e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a60:	9b02      	ldr	r3, [sp, #8]
 8007a62:	f003 0301 	and.w	r3, r3, #1
 8007a66:	462f      	mov	r7, r5
 8007a68:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a6a:	4605      	mov	r5, r0
 8007a6c:	9b07      	ldr	r3, [sp, #28]
 8007a6e:	4621      	mov	r1, r4
 8007a70:	3b01      	subs	r3, #1
 8007a72:	4648      	mov	r0, r9
 8007a74:	9300      	str	r3, [sp, #0]
 8007a76:	f7ff fa99 	bl	8006fac <quorem>
 8007a7a:	4639      	mov	r1, r7
 8007a7c:	9002      	str	r0, [sp, #8]
 8007a7e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007a82:	4648      	mov	r0, r9
 8007a84:	f000 fca4 	bl	80083d0 <__mcmp>
 8007a88:	462a      	mov	r2, r5
 8007a8a:	9008      	str	r0, [sp, #32]
 8007a8c:	4621      	mov	r1, r4
 8007a8e:	4658      	mov	r0, fp
 8007a90:	f000 fcba 	bl	8008408 <__mdiff>
 8007a94:	68c2      	ldr	r2, [r0, #12]
 8007a96:	4606      	mov	r6, r0
 8007a98:	bb02      	cbnz	r2, 8007adc <_dtoa_r+0xa1c>
 8007a9a:	4601      	mov	r1, r0
 8007a9c:	4648      	mov	r0, r9
 8007a9e:	f000 fc97 	bl	80083d0 <__mcmp>
 8007aa2:	4602      	mov	r2, r0
 8007aa4:	4631      	mov	r1, r6
 8007aa6:	4658      	mov	r0, fp
 8007aa8:	920e      	str	r2, [sp, #56]	@ 0x38
 8007aaa:	f000 fa0d 	bl	8007ec8 <_Bfree>
 8007aae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ab0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007ab2:	9e07      	ldr	r6, [sp, #28]
 8007ab4:	ea43 0102 	orr.w	r1, r3, r2
 8007ab8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007aba:	4319      	orrs	r1, r3
 8007abc:	d110      	bne.n	8007ae0 <_dtoa_r+0xa20>
 8007abe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007ac2:	d029      	beq.n	8007b18 <_dtoa_r+0xa58>
 8007ac4:	9b08      	ldr	r3, [sp, #32]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	dd02      	ble.n	8007ad0 <_dtoa_r+0xa10>
 8007aca:	9b02      	ldr	r3, [sp, #8]
 8007acc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007ad0:	9b00      	ldr	r3, [sp, #0]
 8007ad2:	f883 8000 	strb.w	r8, [r3]
 8007ad6:	e63f      	b.n	8007758 <_dtoa_r+0x698>
 8007ad8:	4628      	mov	r0, r5
 8007ada:	e7bb      	b.n	8007a54 <_dtoa_r+0x994>
 8007adc:	2201      	movs	r2, #1
 8007ade:	e7e1      	b.n	8007aa4 <_dtoa_r+0x9e4>
 8007ae0:	9b08      	ldr	r3, [sp, #32]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	db04      	blt.n	8007af0 <_dtoa_r+0xa30>
 8007ae6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007ae8:	430b      	orrs	r3, r1
 8007aea:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007aec:	430b      	orrs	r3, r1
 8007aee:	d120      	bne.n	8007b32 <_dtoa_r+0xa72>
 8007af0:	2a00      	cmp	r2, #0
 8007af2:	dded      	ble.n	8007ad0 <_dtoa_r+0xa10>
 8007af4:	4649      	mov	r1, r9
 8007af6:	2201      	movs	r2, #1
 8007af8:	4658      	mov	r0, fp
 8007afa:	f000 fbfd 	bl	80082f8 <__lshift>
 8007afe:	4621      	mov	r1, r4
 8007b00:	4681      	mov	r9, r0
 8007b02:	f000 fc65 	bl	80083d0 <__mcmp>
 8007b06:	2800      	cmp	r0, #0
 8007b08:	dc03      	bgt.n	8007b12 <_dtoa_r+0xa52>
 8007b0a:	d1e1      	bne.n	8007ad0 <_dtoa_r+0xa10>
 8007b0c:	f018 0f01 	tst.w	r8, #1
 8007b10:	d0de      	beq.n	8007ad0 <_dtoa_r+0xa10>
 8007b12:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007b16:	d1d8      	bne.n	8007aca <_dtoa_r+0xa0a>
 8007b18:	9a00      	ldr	r2, [sp, #0]
 8007b1a:	2339      	movs	r3, #57	@ 0x39
 8007b1c:	7013      	strb	r3, [r2, #0]
 8007b1e:	4633      	mov	r3, r6
 8007b20:	461e      	mov	r6, r3
 8007b22:	3b01      	subs	r3, #1
 8007b24:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007b28:	2a39      	cmp	r2, #57	@ 0x39
 8007b2a:	d052      	beq.n	8007bd2 <_dtoa_r+0xb12>
 8007b2c:	3201      	adds	r2, #1
 8007b2e:	701a      	strb	r2, [r3, #0]
 8007b30:	e612      	b.n	8007758 <_dtoa_r+0x698>
 8007b32:	2a00      	cmp	r2, #0
 8007b34:	dd07      	ble.n	8007b46 <_dtoa_r+0xa86>
 8007b36:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007b3a:	d0ed      	beq.n	8007b18 <_dtoa_r+0xa58>
 8007b3c:	9a00      	ldr	r2, [sp, #0]
 8007b3e:	f108 0301 	add.w	r3, r8, #1
 8007b42:	7013      	strb	r3, [r2, #0]
 8007b44:	e608      	b.n	8007758 <_dtoa_r+0x698>
 8007b46:	9b07      	ldr	r3, [sp, #28]
 8007b48:	9a07      	ldr	r2, [sp, #28]
 8007b4a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007b4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b50:	4293      	cmp	r3, r2
 8007b52:	d028      	beq.n	8007ba6 <_dtoa_r+0xae6>
 8007b54:	4649      	mov	r1, r9
 8007b56:	2300      	movs	r3, #0
 8007b58:	220a      	movs	r2, #10
 8007b5a:	4658      	mov	r0, fp
 8007b5c:	f000 f9d6 	bl	8007f0c <__multadd>
 8007b60:	42af      	cmp	r7, r5
 8007b62:	4681      	mov	r9, r0
 8007b64:	f04f 0300 	mov.w	r3, #0
 8007b68:	f04f 020a 	mov.w	r2, #10
 8007b6c:	4639      	mov	r1, r7
 8007b6e:	4658      	mov	r0, fp
 8007b70:	d107      	bne.n	8007b82 <_dtoa_r+0xac2>
 8007b72:	f000 f9cb 	bl	8007f0c <__multadd>
 8007b76:	4607      	mov	r7, r0
 8007b78:	4605      	mov	r5, r0
 8007b7a:	9b07      	ldr	r3, [sp, #28]
 8007b7c:	3301      	adds	r3, #1
 8007b7e:	9307      	str	r3, [sp, #28]
 8007b80:	e774      	b.n	8007a6c <_dtoa_r+0x9ac>
 8007b82:	f000 f9c3 	bl	8007f0c <__multadd>
 8007b86:	4629      	mov	r1, r5
 8007b88:	4607      	mov	r7, r0
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	220a      	movs	r2, #10
 8007b8e:	4658      	mov	r0, fp
 8007b90:	f000 f9bc 	bl	8007f0c <__multadd>
 8007b94:	4605      	mov	r5, r0
 8007b96:	e7f0      	b.n	8007b7a <_dtoa_r+0xaba>
 8007b98:	9b00      	ldr	r3, [sp, #0]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	bfcc      	ite	gt
 8007b9e:	461e      	movgt	r6, r3
 8007ba0:	2601      	movle	r6, #1
 8007ba2:	4456      	add	r6, sl
 8007ba4:	2700      	movs	r7, #0
 8007ba6:	4649      	mov	r1, r9
 8007ba8:	2201      	movs	r2, #1
 8007baa:	4658      	mov	r0, fp
 8007bac:	f000 fba4 	bl	80082f8 <__lshift>
 8007bb0:	4621      	mov	r1, r4
 8007bb2:	4681      	mov	r9, r0
 8007bb4:	f000 fc0c 	bl	80083d0 <__mcmp>
 8007bb8:	2800      	cmp	r0, #0
 8007bba:	dcb0      	bgt.n	8007b1e <_dtoa_r+0xa5e>
 8007bbc:	d102      	bne.n	8007bc4 <_dtoa_r+0xb04>
 8007bbe:	f018 0f01 	tst.w	r8, #1
 8007bc2:	d1ac      	bne.n	8007b1e <_dtoa_r+0xa5e>
 8007bc4:	4633      	mov	r3, r6
 8007bc6:	461e      	mov	r6, r3
 8007bc8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007bcc:	2a30      	cmp	r2, #48	@ 0x30
 8007bce:	d0fa      	beq.n	8007bc6 <_dtoa_r+0xb06>
 8007bd0:	e5c2      	b.n	8007758 <_dtoa_r+0x698>
 8007bd2:	459a      	cmp	sl, r3
 8007bd4:	d1a4      	bne.n	8007b20 <_dtoa_r+0xa60>
 8007bd6:	9b04      	ldr	r3, [sp, #16]
 8007bd8:	3301      	adds	r3, #1
 8007bda:	9304      	str	r3, [sp, #16]
 8007bdc:	2331      	movs	r3, #49	@ 0x31
 8007bde:	f88a 3000 	strb.w	r3, [sl]
 8007be2:	e5b9      	b.n	8007758 <_dtoa_r+0x698>
 8007be4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007be6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007c44 <_dtoa_r+0xb84>
 8007bea:	b11b      	cbz	r3, 8007bf4 <_dtoa_r+0xb34>
 8007bec:	f10a 0308 	add.w	r3, sl, #8
 8007bf0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007bf2:	6013      	str	r3, [r2, #0]
 8007bf4:	4650      	mov	r0, sl
 8007bf6:	b019      	add	sp, #100	@ 0x64
 8007bf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bfe:	2b01      	cmp	r3, #1
 8007c00:	f77f ae37 	ble.w	8007872 <_dtoa_r+0x7b2>
 8007c04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c06:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c08:	2001      	movs	r0, #1
 8007c0a:	e655      	b.n	80078b8 <_dtoa_r+0x7f8>
 8007c0c:	9b00      	ldr	r3, [sp, #0]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	f77f aed6 	ble.w	80079c0 <_dtoa_r+0x900>
 8007c14:	4656      	mov	r6, sl
 8007c16:	4621      	mov	r1, r4
 8007c18:	4648      	mov	r0, r9
 8007c1a:	f7ff f9c7 	bl	8006fac <quorem>
 8007c1e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007c22:	f806 8b01 	strb.w	r8, [r6], #1
 8007c26:	9b00      	ldr	r3, [sp, #0]
 8007c28:	eba6 020a 	sub.w	r2, r6, sl
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	ddb3      	ble.n	8007b98 <_dtoa_r+0xad8>
 8007c30:	4649      	mov	r1, r9
 8007c32:	2300      	movs	r3, #0
 8007c34:	220a      	movs	r2, #10
 8007c36:	4658      	mov	r0, fp
 8007c38:	f000 f968 	bl	8007f0c <__multadd>
 8007c3c:	4681      	mov	r9, r0
 8007c3e:	e7ea      	b.n	8007c16 <_dtoa_r+0xb56>
 8007c40:	0800a769 	.word	0x0800a769
 8007c44:	0800a6ed 	.word	0x0800a6ed

08007c48 <_free_r>:
 8007c48:	b538      	push	{r3, r4, r5, lr}
 8007c4a:	4605      	mov	r5, r0
 8007c4c:	2900      	cmp	r1, #0
 8007c4e:	d041      	beq.n	8007cd4 <_free_r+0x8c>
 8007c50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c54:	1f0c      	subs	r4, r1, #4
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	bfb8      	it	lt
 8007c5a:	18e4      	addlt	r4, r4, r3
 8007c5c:	f000 f8e8 	bl	8007e30 <__malloc_lock>
 8007c60:	4a1d      	ldr	r2, [pc, #116]	@ (8007cd8 <_free_r+0x90>)
 8007c62:	6813      	ldr	r3, [r2, #0]
 8007c64:	b933      	cbnz	r3, 8007c74 <_free_r+0x2c>
 8007c66:	6063      	str	r3, [r4, #4]
 8007c68:	6014      	str	r4, [r2, #0]
 8007c6a:	4628      	mov	r0, r5
 8007c6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c70:	f000 b8e4 	b.w	8007e3c <__malloc_unlock>
 8007c74:	42a3      	cmp	r3, r4
 8007c76:	d908      	bls.n	8007c8a <_free_r+0x42>
 8007c78:	6820      	ldr	r0, [r4, #0]
 8007c7a:	1821      	adds	r1, r4, r0
 8007c7c:	428b      	cmp	r3, r1
 8007c7e:	bf01      	itttt	eq
 8007c80:	6819      	ldreq	r1, [r3, #0]
 8007c82:	685b      	ldreq	r3, [r3, #4]
 8007c84:	1809      	addeq	r1, r1, r0
 8007c86:	6021      	streq	r1, [r4, #0]
 8007c88:	e7ed      	b.n	8007c66 <_free_r+0x1e>
 8007c8a:	461a      	mov	r2, r3
 8007c8c:	685b      	ldr	r3, [r3, #4]
 8007c8e:	b10b      	cbz	r3, 8007c94 <_free_r+0x4c>
 8007c90:	42a3      	cmp	r3, r4
 8007c92:	d9fa      	bls.n	8007c8a <_free_r+0x42>
 8007c94:	6811      	ldr	r1, [r2, #0]
 8007c96:	1850      	adds	r0, r2, r1
 8007c98:	42a0      	cmp	r0, r4
 8007c9a:	d10b      	bne.n	8007cb4 <_free_r+0x6c>
 8007c9c:	6820      	ldr	r0, [r4, #0]
 8007c9e:	4401      	add	r1, r0
 8007ca0:	1850      	adds	r0, r2, r1
 8007ca2:	4283      	cmp	r3, r0
 8007ca4:	6011      	str	r1, [r2, #0]
 8007ca6:	d1e0      	bne.n	8007c6a <_free_r+0x22>
 8007ca8:	6818      	ldr	r0, [r3, #0]
 8007caa:	685b      	ldr	r3, [r3, #4]
 8007cac:	6053      	str	r3, [r2, #4]
 8007cae:	4408      	add	r0, r1
 8007cb0:	6010      	str	r0, [r2, #0]
 8007cb2:	e7da      	b.n	8007c6a <_free_r+0x22>
 8007cb4:	d902      	bls.n	8007cbc <_free_r+0x74>
 8007cb6:	230c      	movs	r3, #12
 8007cb8:	602b      	str	r3, [r5, #0]
 8007cba:	e7d6      	b.n	8007c6a <_free_r+0x22>
 8007cbc:	6820      	ldr	r0, [r4, #0]
 8007cbe:	1821      	adds	r1, r4, r0
 8007cc0:	428b      	cmp	r3, r1
 8007cc2:	bf04      	itt	eq
 8007cc4:	6819      	ldreq	r1, [r3, #0]
 8007cc6:	685b      	ldreq	r3, [r3, #4]
 8007cc8:	6063      	str	r3, [r4, #4]
 8007cca:	bf04      	itt	eq
 8007ccc:	1809      	addeq	r1, r1, r0
 8007cce:	6021      	streq	r1, [r4, #0]
 8007cd0:	6054      	str	r4, [r2, #4]
 8007cd2:	e7ca      	b.n	8007c6a <_free_r+0x22>
 8007cd4:	bd38      	pop	{r3, r4, r5, pc}
 8007cd6:	bf00      	nop
 8007cd8:	200005a4 	.word	0x200005a4

08007cdc <malloc>:
 8007cdc:	4b02      	ldr	r3, [pc, #8]	@ (8007ce8 <malloc+0xc>)
 8007cde:	4601      	mov	r1, r0
 8007ce0:	6818      	ldr	r0, [r3, #0]
 8007ce2:	f000 b825 	b.w	8007d30 <_malloc_r>
 8007ce6:	bf00      	nop
 8007ce8:	20000018 	.word	0x20000018

08007cec <sbrk_aligned>:
 8007cec:	b570      	push	{r4, r5, r6, lr}
 8007cee:	4e0f      	ldr	r6, [pc, #60]	@ (8007d2c <sbrk_aligned+0x40>)
 8007cf0:	460c      	mov	r4, r1
 8007cf2:	6831      	ldr	r1, [r6, #0]
 8007cf4:	4605      	mov	r5, r0
 8007cf6:	b911      	cbnz	r1, 8007cfe <sbrk_aligned+0x12>
 8007cf8:	f001 fe0c 	bl	8009914 <_sbrk_r>
 8007cfc:	6030      	str	r0, [r6, #0]
 8007cfe:	4621      	mov	r1, r4
 8007d00:	4628      	mov	r0, r5
 8007d02:	f001 fe07 	bl	8009914 <_sbrk_r>
 8007d06:	1c43      	adds	r3, r0, #1
 8007d08:	d103      	bne.n	8007d12 <sbrk_aligned+0x26>
 8007d0a:	f04f 34ff 	mov.w	r4, #4294967295
 8007d0e:	4620      	mov	r0, r4
 8007d10:	bd70      	pop	{r4, r5, r6, pc}
 8007d12:	1cc4      	adds	r4, r0, #3
 8007d14:	f024 0403 	bic.w	r4, r4, #3
 8007d18:	42a0      	cmp	r0, r4
 8007d1a:	d0f8      	beq.n	8007d0e <sbrk_aligned+0x22>
 8007d1c:	1a21      	subs	r1, r4, r0
 8007d1e:	4628      	mov	r0, r5
 8007d20:	f001 fdf8 	bl	8009914 <_sbrk_r>
 8007d24:	3001      	adds	r0, #1
 8007d26:	d1f2      	bne.n	8007d0e <sbrk_aligned+0x22>
 8007d28:	e7ef      	b.n	8007d0a <sbrk_aligned+0x1e>
 8007d2a:	bf00      	nop
 8007d2c:	200005a0 	.word	0x200005a0

08007d30 <_malloc_r>:
 8007d30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d34:	1ccd      	adds	r5, r1, #3
 8007d36:	f025 0503 	bic.w	r5, r5, #3
 8007d3a:	3508      	adds	r5, #8
 8007d3c:	2d0c      	cmp	r5, #12
 8007d3e:	bf38      	it	cc
 8007d40:	250c      	movcc	r5, #12
 8007d42:	2d00      	cmp	r5, #0
 8007d44:	4606      	mov	r6, r0
 8007d46:	db01      	blt.n	8007d4c <_malloc_r+0x1c>
 8007d48:	42a9      	cmp	r1, r5
 8007d4a:	d904      	bls.n	8007d56 <_malloc_r+0x26>
 8007d4c:	230c      	movs	r3, #12
 8007d4e:	6033      	str	r3, [r6, #0]
 8007d50:	2000      	movs	r0, #0
 8007d52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007e2c <_malloc_r+0xfc>
 8007d5a:	f000 f869 	bl	8007e30 <__malloc_lock>
 8007d5e:	f8d8 3000 	ldr.w	r3, [r8]
 8007d62:	461c      	mov	r4, r3
 8007d64:	bb44      	cbnz	r4, 8007db8 <_malloc_r+0x88>
 8007d66:	4629      	mov	r1, r5
 8007d68:	4630      	mov	r0, r6
 8007d6a:	f7ff ffbf 	bl	8007cec <sbrk_aligned>
 8007d6e:	1c43      	adds	r3, r0, #1
 8007d70:	4604      	mov	r4, r0
 8007d72:	d158      	bne.n	8007e26 <_malloc_r+0xf6>
 8007d74:	f8d8 4000 	ldr.w	r4, [r8]
 8007d78:	4627      	mov	r7, r4
 8007d7a:	2f00      	cmp	r7, #0
 8007d7c:	d143      	bne.n	8007e06 <_malloc_r+0xd6>
 8007d7e:	2c00      	cmp	r4, #0
 8007d80:	d04b      	beq.n	8007e1a <_malloc_r+0xea>
 8007d82:	6823      	ldr	r3, [r4, #0]
 8007d84:	4639      	mov	r1, r7
 8007d86:	4630      	mov	r0, r6
 8007d88:	eb04 0903 	add.w	r9, r4, r3
 8007d8c:	f001 fdc2 	bl	8009914 <_sbrk_r>
 8007d90:	4581      	cmp	r9, r0
 8007d92:	d142      	bne.n	8007e1a <_malloc_r+0xea>
 8007d94:	6821      	ldr	r1, [r4, #0]
 8007d96:	1a6d      	subs	r5, r5, r1
 8007d98:	4629      	mov	r1, r5
 8007d9a:	4630      	mov	r0, r6
 8007d9c:	f7ff ffa6 	bl	8007cec <sbrk_aligned>
 8007da0:	3001      	adds	r0, #1
 8007da2:	d03a      	beq.n	8007e1a <_malloc_r+0xea>
 8007da4:	6823      	ldr	r3, [r4, #0]
 8007da6:	442b      	add	r3, r5
 8007da8:	6023      	str	r3, [r4, #0]
 8007daa:	f8d8 3000 	ldr.w	r3, [r8]
 8007dae:	685a      	ldr	r2, [r3, #4]
 8007db0:	bb62      	cbnz	r2, 8007e0c <_malloc_r+0xdc>
 8007db2:	f8c8 7000 	str.w	r7, [r8]
 8007db6:	e00f      	b.n	8007dd8 <_malloc_r+0xa8>
 8007db8:	6822      	ldr	r2, [r4, #0]
 8007dba:	1b52      	subs	r2, r2, r5
 8007dbc:	d420      	bmi.n	8007e00 <_malloc_r+0xd0>
 8007dbe:	2a0b      	cmp	r2, #11
 8007dc0:	d917      	bls.n	8007df2 <_malloc_r+0xc2>
 8007dc2:	1961      	adds	r1, r4, r5
 8007dc4:	42a3      	cmp	r3, r4
 8007dc6:	6025      	str	r5, [r4, #0]
 8007dc8:	bf18      	it	ne
 8007dca:	6059      	strne	r1, [r3, #4]
 8007dcc:	6863      	ldr	r3, [r4, #4]
 8007dce:	bf08      	it	eq
 8007dd0:	f8c8 1000 	streq.w	r1, [r8]
 8007dd4:	5162      	str	r2, [r4, r5]
 8007dd6:	604b      	str	r3, [r1, #4]
 8007dd8:	4630      	mov	r0, r6
 8007dda:	f000 f82f 	bl	8007e3c <__malloc_unlock>
 8007dde:	f104 000b 	add.w	r0, r4, #11
 8007de2:	1d23      	adds	r3, r4, #4
 8007de4:	f020 0007 	bic.w	r0, r0, #7
 8007de8:	1ac2      	subs	r2, r0, r3
 8007dea:	bf1c      	itt	ne
 8007dec:	1a1b      	subne	r3, r3, r0
 8007dee:	50a3      	strne	r3, [r4, r2]
 8007df0:	e7af      	b.n	8007d52 <_malloc_r+0x22>
 8007df2:	6862      	ldr	r2, [r4, #4]
 8007df4:	42a3      	cmp	r3, r4
 8007df6:	bf0c      	ite	eq
 8007df8:	f8c8 2000 	streq.w	r2, [r8]
 8007dfc:	605a      	strne	r2, [r3, #4]
 8007dfe:	e7eb      	b.n	8007dd8 <_malloc_r+0xa8>
 8007e00:	4623      	mov	r3, r4
 8007e02:	6864      	ldr	r4, [r4, #4]
 8007e04:	e7ae      	b.n	8007d64 <_malloc_r+0x34>
 8007e06:	463c      	mov	r4, r7
 8007e08:	687f      	ldr	r7, [r7, #4]
 8007e0a:	e7b6      	b.n	8007d7a <_malloc_r+0x4a>
 8007e0c:	461a      	mov	r2, r3
 8007e0e:	685b      	ldr	r3, [r3, #4]
 8007e10:	42a3      	cmp	r3, r4
 8007e12:	d1fb      	bne.n	8007e0c <_malloc_r+0xdc>
 8007e14:	2300      	movs	r3, #0
 8007e16:	6053      	str	r3, [r2, #4]
 8007e18:	e7de      	b.n	8007dd8 <_malloc_r+0xa8>
 8007e1a:	230c      	movs	r3, #12
 8007e1c:	6033      	str	r3, [r6, #0]
 8007e1e:	4630      	mov	r0, r6
 8007e20:	f000 f80c 	bl	8007e3c <__malloc_unlock>
 8007e24:	e794      	b.n	8007d50 <_malloc_r+0x20>
 8007e26:	6005      	str	r5, [r0, #0]
 8007e28:	e7d6      	b.n	8007dd8 <_malloc_r+0xa8>
 8007e2a:	bf00      	nop
 8007e2c:	200005a4 	.word	0x200005a4

08007e30 <__malloc_lock>:
 8007e30:	4801      	ldr	r0, [pc, #4]	@ (8007e38 <__malloc_lock+0x8>)
 8007e32:	f7ff b8a4 	b.w	8006f7e <__retarget_lock_acquire_recursive>
 8007e36:	bf00      	nop
 8007e38:	2000059c 	.word	0x2000059c

08007e3c <__malloc_unlock>:
 8007e3c:	4801      	ldr	r0, [pc, #4]	@ (8007e44 <__malloc_unlock+0x8>)
 8007e3e:	f7ff b89f 	b.w	8006f80 <__retarget_lock_release_recursive>
 8007e42:	bf00      	nop
 8007e44:	2000059c 	.word	0x2000059c

08007e48 <_Balloc>:
 8007e48:	b570      	push	{r4, r5, r6, lr}
 8007e4a:	69c6      	ldr	r6, [r0, #28]
 8007e4c:	4604      	mov	r4, r0
 8007e4e:	460d      	mov	r5, r1
 8007e50:	b976      	cbnz	r6, 8007e70 <_Balloc+0x28>
 8007e52:	2010      	movs	r0, #16
 8007e54:	f7ff ff42 	bl	8007cdc <malloc>
 8007e58:	4602      	mov	r2, r0
 8007e5a:	61e0      	str	r0, [r4, #28]
 8007e5c:	b920      	cbnz	r0, 8007e68 <_Balloc+0x20>
 8007e5e:	4b18      	ldr	r3, [pc, #96]	@ (8007ec0 <_Balloc+0x78>)
 8007e60:	4818      	ldr	r0, [pc, #96]	@ (8007ec4 <_Balloc+0x7c>)
 8007e62:	216b      	movs	r1, #107	@ 0x6b
 8007e64:	f001 fd70 	bl	8009948 <__assert_func>
 8007e68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e6c:	6006      	str	r6, [r0, #0]
 8007e6e:	60c6      	str	r6, [r0, #12]
 8007e70:	69e6      	ldr	r6, [r4, #28]
 8007e72:	68f3      	ldr	r3, [r6, #12]
 8007e74:	b183      	cbz	r3, 8007e98 <_Balloc+0x50>
 8007e76:	69e3      	ldr	r3, [r4, #28]
 8007e78:	68db      	ldr	r3, [r3, #12]
 8007e7a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007e7e:	b9b8      	cbnz	r0, 8007eb0 <_Balloc+0x68>
 8007e80:	2101      	movs	r1, #1
 8007e82:	fa01 f605 	lsl.w	r6, r1, r5
 8007e86:	1d72      	adds	r2, r6, #5
 8007e88:	0092      	lsls	r2, r2, #2
 8007e8a:	4620      	mov	r0, r4
 8007e8c:	f001 fd7a 	bl	8009984 <_calloc_r>
 8007e90:	b160      	cbz	r0, 8007eac <_Balloc+0x64>
 8007e92:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007e96:	e00e      	b.n	8007eb6 <_Balloc+0x6e>
 8007e98:	2221      	movs	r2, #33	@ 0x21
 8007e9a:	2104      	movs	r1, #4
 8007e9c:	4620      	mov	r0, r4
 8007e9e:	f001 fd71 	bl	8009984 <_calloc_r>
 8007ea2:	69e3      	ldr	r3, [r4, #28]
 8007ea4:	60f0      	str	r0, [r6, #12]
 8007ea6:	68db      	ldr	r3, [r3, #12]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d1e4      	bne.n	8007e76 <_Balloc+0x2e>
 8007eac:	2000      	movs	r0, #0
 8007eae:	bd70      	pop	{r4, r5, r6, pc}
 8007eb0:	6802      	ldr	r2, [r0, #0]
 8007eb2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007ebc:	e7f7      	b.n	8007eae <_Balloc+0x66>
 8007ebe:	bf00      	nop
 8007ec0:	0800a6fa 	.word	0x0800a6fa
 8007ec4:	0800a77a 	.word	0x0800a77a

08007ec8 <_Bfree>:
 8007ec8:	b570      	push	{r4, r5, r6, lr}
 8007eca:	69c6      	ldr	r6, [r0, #28]
 8007ecc:	4605      	mov	r5, r0
 8007ece:	460c      	mov	r4, r1
 8007ed0:	b976      	cbnz	r6, 8007ef0 <_Bfree+0x28>
 8007ed2:	2010      	movs	r0, #16
 8007ed4:	f7ff ff02 	bl	8007cdc <malloc>
 8007ed8:	4602      	mov	r2, r0
 8007eda:	61e8      	str	r0, [r5, #28]
 8007edc:	b920      	cbnz	r0, 8007ee8 <_Bfree+0x20>
 8007ede:	4b09      	ldr	r3, [pc, #36]	@ (8007f04 <_Bfree+0x3c>)
 8007ee0:	4809      	ldr	r0, [pc, #36]	@ (8007f08 <_Bfree+0x40>)
 8007ee2:	218f      	movs	r1, #143	@ 0x8f
 8007ee4:	f001 fd30 	bl	8009948 <__assert_func>
 8007ee8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007eec:	6006      	str	r6, [r0, #0]
 8007eee:	60c6      	str	r6, [r0, #12]
 8007ef0:	b13c      	cbz	r4, 8007f02 <_Bfree+0x3a>
 8007ef2:	69eb      	ldr	r3, [r5, #28]
 8007ef4:	6862      	ldr	r2, [r4, #4]
 8007ef6:	68db      	ldr	r3, [r3, #12]
 8007ef8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007efc:	6021      	str	r1, [r4, #0]
 8007efe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007f02:	bd70      	pop	{r4, r5, r6, pc}
 8007f04:	0800a6fa 	.word	0x0800a6fa
 8007f08:	0800a77a 	.word	0x0800a77a

08007f0c <__multadd>:
 8007f0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f10:	690d      	ldr	r5, [r1, #16]
 8007f12:	4607      	mov	r7, r0
 8007f14:	460c      	mov	r4, r1
 8007f16:	461e      	mov	r6, r3
 8007f18:	f101 0c14 	add.w	ip, r1, #20
 8007f1c:	2000      	movs	r0, #0
 8007f1e:	f8dc 3000 	ldr.w	r3, [ip]
 8007f22:	b299      	uxth	r1, r3
 8007f24:	fb02 6101 	mla	r1, r2, r1, r6
 8007f28:	0c1e      	lsrs	r6, r3, #16
 8007f2a:	0c0b      	lsrs	r3, r1, #16
 8007f2c:	fb02 3306 	mla	r3, r2, r6, r3
 8007f30:	b289      	uxth	r1, r1
 8007f32:	3001      	adds	r0, #1
 8007f34:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007f38:	4285      	cmp	r5, r0
 8007f3a:	f84c 1b04 	str.w	r1, [ip], #4
 8007f3e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007f42:	dcec      	bgt.n	8007f1e <__multadd+0x12>
 8007f44:	b30e      	cbz	r6, 8007f8a <__multadd+0x7e>
 8007f46:	68a3      	ldr	r3, [r4, #8]
 8007f48:	42ab      	cmp	r3, r5
 8007f4a:	dc19      	bgt.n	8007f80 <__multadd+0x74>
 8007f4c:	6861      	ldr	r1, [r4, #4]
 8007f4e:	4638      	mov	r0, r7
 8007f50:	3101      	adds	r1, #1
 8007f52:	f7ff ff79 	bl	8007e48 <_Balloc>
 8007f56:	4680      	mov	r8, r0
 8007f58:	b928      	cbnz	r0, 8007f66 <__multadd+0x5a>
 8007f5a:	4602      	mov	r2, r0
 8007f5c:	4b0c      	ldr	r3, [pc, #48]	@ (8007f90 <__multadd+0x84>)
 8007f5e:	480d      	ldr	r0, [pc, #52]	@ (8007f94 <__multadd+0x88>)
 8007f60:	21ba      	movs	r1, #186	@ 0xba
 8007f62:	f001 fcf1 	bl	8009948 <__assert_func>
 8007f66:	6922      	ldr	r2, [r4, #16]
 8007f68:	3202      	adds	r2, #2
 8007f6a:	f104 010c 	add.w	r1, r4, #12
 8007f6e:	0092      	lsls	r2, r2, #2
 8007f70:	300c      	adds	r0, #12
 8007f72:	f7ff f806 	bl	8006f82 <memcpy>
 8007f76:	4621      	mov	r1, r4
 8007f78:	4638      	mov	r0, r7
 8007f7a:	f7ff ffa5 	bl	8007ec8 <_Bfree>
 8007f7e:	4644      	mov	r4, r8
 8007f80:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007f84:	3501      	adds	r5, #1
 8007f86:	615e      	str	r6, [r3, #20]
 8007f88:	6125      	str	r5, [r4, #16]
 8007f8a:	4620      	mov	r0, r4
 8007f8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f90:	0800a769 	.word	0x0800a769
 8007f94:	0800a77a 	.word	0x0800a77a

08007f98 <__s2b>:
 8007f98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f9c:	460c      	mov	r4, r1
 8007f9e:	4615      	mov	r5, r2
 8007fa0:	461f      	mov	r7, r3
 8007fa2:	2209      	movs	r2, #9
 8007fa4:	3308      	adds	r3, #8
 8007fa6:	4606      	mov	r6, r0
 8007fa8:	fb93 f3f2 	sdiv	r3, r3, r2
 8007fac:	2100      	movs	r1, #0
 8007fae:	2201      	movs	r2, #1
 8007fb0:	429a      	cmp	r2, r3
 8007fb2:	db09      	blt.n	8007fc8 <__s2b+0x30>
 8007fb4:	4630      	mov	r0, r6
 8007fb6:	f7ff ff47 	bl	8007e48 <_Balloc>
 8007fba:	b940      	cbnz	r0, 8007fce <__s2b+0x36>
 8007fbc:	4602      	mov	r2, r0
 8007fbe:	4b19      	ldr	r3, [pc, #100]	@ (8008024 <__s2b+0x8c>)
 8007fc0:	4819      	ldr	r0, [pc, #100]	@ (8008028 <__s2b+0x90>)
 8007fc2:	21d3      	movs	r1, #211	@ 0xd3
 8007fc4:	f001 fcc0 	bl	8009948 <__assert_func>
 8007fc8:	0052      	lsls	r2, r2, #1
 8007fca:	3101      	adds	r1, #1
 8007fcc:	e7f0      	b.n	8007fb0 <__s2b+0x18>
 8007fce:	9b08      	ldr	r3, [sp, #32]
 8007fd0:	6143      	str	r3, [r0, #20]
 8007fd2:	2d09      	cmp	r5, #9
 8007fd4:	f04f 0301 	mov.w	r3, #1
 8007fd8:	6103      	str	r3, [r0, #16]
 8007fda:	dd16      	ble.n	800800a <__s2b+0x72>
 8007fdc:	f104 0909 	add.w	r9, r4, #9
 8007fe0:	46c8      	mov	r8, r9
 8007fe2:	442c      	add	r4, r5
 8007fe4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007fe8:	4601      	mov	r1, r0
 8007fea:	3b30      	subs	r3, #48	@ 0x30
 8007fec:	220a      	movs	r2, #10
 8007fee:	4630      	mov	r0, r6
 8007ff0:	f7ff ff8c 	bl	8007f0c <__multadd>
 8007ff4:	45a0      	cmp	r8, r4
 8007ff6:	d1f5      	bne.n	8007fe4 <__s2b+0x4c>
 8007ff8:	f1a5 0408 	sub.w	r4, r5, #8
 8007ffc:	444c      	add	r4, r9
 8007ffe:	1b2d      	subs	r5, r5, r4
 8008000:	1963      	adds	r3, r4, r5
 8008002:	42bb      	cmp	r3, r7
 8008004:	db04      	blt.n	8008010 <__s2b+0x78>
 8008006:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800800a:	340a      	adds	r4, #10
 800800c:	2509      	movs	r5, #9
 800800e:	e7f6      	b.n	8007ffe <__s2b+0x66>
 8008010:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008014:	4601      	mov	r1, r0
 8008016:	3b30      	subs	r3, #48	@ 0x30
 8008018:	220a      	movs	r2, #10
 800801a:	4630      	mov	r0, r6
 800801c:	f7ff ff76 	bl	8007f0c <__multadd>
 8008020:	e7ee      	b.n	8008000 <__s2b+0x68>
 8008022:	bf00      	nop
 8008024:	0800a769 	.word	0x0800a769
 8008028:	0800a77a 	.word	0x0800a77a

0800802c <__hi0bits>:
 800802c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008030:	4603      	mov	r3, r0
 8008032:	bf36      	itet	cc
 8008034:	0403      	lslcc	r3, r0, #16
 8008036:	2000      	movcs	r0, #0
 8008038:	2010      	movcc	r0, #16
 800803a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800803e:	bf3c      	itt	cc
 8008040:	021b      	lslcc	r3, r3, #8
 8008042:	3008      	addcc	r0, #8
 8008044:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008048:	bf3c      	itt	cc
 800804a:	011b      	lslcc	r3, r3, #4
 800804c:	3004      	addcc	r0, #4
 800804e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008052:	bf3c      	itt	cc
 8008054:	009b      	lslcc	r3, r3, #2
 8008056:	3002      	addcc	r0, #2
 8008058:	2b00      	cmp	r3, #0
 800805a:	db05      	blt.n	8008068 <__hi0bits+0x3c>
 800805c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008060:	f100 0001 	add.w	r0, r0, #1
 8008064:	bf08      	it	eq
 8008066:	2020      	moveq	r0, #32
 8008068:	4770      	bx	lr

0800806a <__lo0bits>:
 800806a:	6803      	ldr	r3, [r0, #0]
 800806c:	4602      	mov	r2, r0
 800806e:	f013 0007 	ands.w	r0, r3, #7
 8008072:	d00b      	beq.n	800808c <__lo0bits+0x22>
 8008074:	07d9      	lsls	r1, r3, #31
 8008076:	d421      	bmi.n	80080bc <__lo0bits+0x52>
 8008078:	0798      	lsls	r0, r3, #30
 800807a:	bf49      	itett	mi
 800807c:	085b      	lsrmi	r3, r3, #1
 800807e:	089b      	lsrpl	r3, r3, #2
 8008080:	2001      	movmi	r0, #1
 8008082:	6013      	strmi	r3, [r2, #0]
 8008084:	bf5c      	itt	pl
 8008086:	6013      	strpl	r3, [r2, #0]
 8008088:	2002      	movpl	r0, #2
 800808a:	4770      	bx	lr
 800808c:	b299      	uxth	r1, r3
 800808e:	b909      	cbnz	r1, 8008094 <__lo0bits+0x2a>
 8008090:	0c1b      	lsrs	r3, r3, #16
 8008092:	2010      	movs	r0, #16
 8008094:	b2d9      	uxtb	r1, r3
 8008096:	b909      	cbnz	r1, 800809c <__lo0bits+0x32>
 8008098:	3008      	adds	r0, #8
 800809a:	0a1b      	lsrs	r3, r3, #8
 800809c:	0719      	lsls	r1, r3, #28
 800809e:	bf04      	itt	eq
 80080a0:	091b      	lsreq	r3, r3, #4
 80080a2:	3004      	addeq	r0, #4
 80080a4:	0799      	lsls	r1, r3, #30
 80080a6:	bf04      	itt	eq
 80080a8:	089b      	lsreq	r3, r3, #2
 80080aa:	3002      	addeq	r0, #2
 80080ac:	07d9      	lsls	r1, r3, #31
 80080ae:	d403      	bmi.n	80080b8 <__lo0bits+0x4e>
 80080b0:	085b      	lsrs	r3, r3, #1
 80080b2:	f100 0001 	add.w	r0, r0, #1
 80080b6:	d003      	beq.n	80080c0 <__lo0bits+0x56>
 80080b8:	6013      	str	r3, [r2, #0]
 80080ba:	4770      	bx	lr
 80080bc:	2000      	movs	r0, #0
 80080be:	4770      	bx	lr
 80080c0:	2020      	movs	r0, #32
 80080c2:	4770      	bx	lr

080080c4 <__i2b>:
 80080c4:	b510      	push	{r4, lr}
 80080c6:	460c      	mov	r4, r1
 80080c8:	2101      	movs	r1, #1
 80080ca:	f7ff febd 	bl	8007e48 <_Balloc>
 80080ce:	4602      	mov	r2, r0
 80080d0:	b928      	cbnz	r0, 80080de <__i2b+0x1a>
 80080d2:	4b05      	ldr	r3, [pc, #20]	@ (80080e8 <__i2b+0x24>)
 80080d4:	4805      	ldr	r0, [pc, #20]	@ (80080ec <__i2b+0x28>)
 80080d6:	f240 1145 	movw	r1, #325	@ 0x145
 80080da:	f001 fc35 	bl	8009948 <__assert_func>
 80080de:	2301      	movs	r3, #1
 80080e0:	6144      	str	r4, [r0, #20]
 80080e2:	6103      	str	r3, [r0, #16]
 80080e4:	bd10      	pop	{r4, pc}
 80080e6:	bf00      	nop
 80080e8:	0800a769 	.word	0x0800a769
 80080ec:	0800a77a 	.word	0x0800a77a

080080f0 <__multiply>:
 80080f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080f4:	4614      	mov	r4, r2
 80080f6:	690a      	ldr	r2, [r1, #16]
 80080f8:	6923      	ldr	r3, [r4, #16]
 80080fa:	429a      	cmp	r2, r3
 80080fc:	bfa8      	it	ge
 80080fe:	4623      	movge	r3, r4
 8008100:	460f      	mov	r7, r1
 8008102:	bfa4      	itt	ge
 8008104:	460c      	movge	r4, r1
 8008106:	461f      	movge	r7, r3
 8008108:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800810c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008110:	68a3      	ldr	r3, [r4, #8]
 8008112:	6861      	ldr	r1, [r4, #4]
 8008114:	eb0a 0609 	add.w	r6, sl, r9
 8008118:	42b3      	cmp	r3, r6
 800811a:	b085      	sub	sp, #20
 800811c:	bfb8      	it	lt
 800811e:	3101      	addlt	r1, #1
 8008120:	f7ff fe92 	bl	8007e48 <_Balloc>
 8008124:	b930      	cbnz	r0, 8008134 <__multiply+0x44>
 8008126:	4602      	mov	r2, r0
 8008128:	4b44      	ldr	r3, [pc, #272]	@ (800823c <__multiply+0x14c>)
 800812a:	4845      	ldr	r0, [pc, #276]	@ (8008240 <__multiply+0x150>)
 800812c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008130:	f001 fc0a 	bl	8009948 <__assert_func>
 8008134:	f100 0514 	add.w	r5, r0, #20
 8008138:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800813c:	462b      	mov	r3, r5
 800813e:	2200      	movs	r2, #0
 8008140:	4543      	cmp	r3, r8
 8008142:	d321      	bcc.n	8008188 <__multiply+0x98>
 8008144:	f107 0114 	add.w	r1, r7, #20
 8008148:	f104 0214 	add.w	r2, r4, #20
 800814c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008150:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008154:	9302      	str	r3, [sp, #8]
 8008156:	1b13      	subs	r3, r2, r4
 8008158:	3b15      	subs	r3, #21
 800815a:	f023 0303 	bic.w	r3, r3, #3
 800815e:	3304      	adds	r3, #4
 8008160:	f104 0715 	add.w	r7, r4, #21
 8008164:	42ba      	cmp	r2, r7
 8008166:	bf38      	it	cc
 8008168:	2304      	movcc	r3, #4
 800816a:	9301      	str	r3, [sp, #4]
 800816c:	9b02      	ldr	r3, [sp, #8]
 800816e:	9103      	str	r1, [sp, #12]
 8008170:	428b      	cmp	r3, r1
 8008172:	d80c      	bhi.n	800818e <__multiply+0x9e>
 8008174:	2e00      	cmp	r6, #0
 8008176:	dd03      	ble.n	8008180 <__multiply+0x90>
 8008178:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800817c:	2b00      	cmp	r3, #0
 800817e:	d05b      	beq.n	8008238 <__multiply+0x148>
 8008180:	6106      	str	r6, [r0, #16]
 8008182:	b005      	add	sp, #20
 8008184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008188:	f843 2b04 	str.w	r2, [r3], #4
 800818c:	e7d8      	b.n	8008140 <__multiply+0x50>
 800818e:	f8b1 a000 	ldrh.w	sl, [r1]
 8008192:	f1ba 0f00 	cmp.w	sl, #0
 8008196:	d024      	beq.n	80081e2 <__multiply+0xf2>
 8008198:	f104 0e14 	add.w	lr, r4, #20
 800819c:	46a9      	mov	r9, r5
 800819e:	f04f 0c00 	mov.w	ip, #0
 80081a2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80081a6:	f8d9 3000 	ldr.w	r3, [r9]
 80081aa:	fa1f fb87 	uxth.w	fp, r7
 80081ae:	b29b      	uxth	r3, r3
 80081b0:	fb0a 330b 	mla	r3, sl, fp, r3
 80081b4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80081b8:	f8d9 7000 	ldr.w	r7, [r9]
 80081bc:	4463      	add	r3, ip
 80081be:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80081c2:	fb0a c70b 	mla	r7, sl, fp, ip
 80081c6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80081ca:	b29b      	uxth	r3, r3
 80081cc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80081d0:	4572      	cmp	r2, lr
 80081d2:	f849 3b04 	str.w	r3, [r9], #4
 80081d6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80081da:	d8e2      	bhi.n	80081a2 <__multiply+0xb2>
 80081dc:	9b01      	ldr	r3, [sp, #4]
 80081de:	f845 c003 	str.w	ip, [r5, r3]
 80081e2:	9b03      	ldr	r3, [sp, #12]
 80081e4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80081e8:	3104      	adds	r1, #4
 80081ea:	f1b9 0f00 	cmp.w	r9, #0
 80081ee:	d021      	beq.n	8008234 <__multiply+0x144>
 80081f0:	682b      	ldr	r3, [r5, #0]
 80081f2:	f104 0c14 	add.w	ip, r4, #20
 80081f6:	46ae      	mov	lr, r5
 80081f8:	f04f 0a00 	mov.w	sl, #0
 80081fc:	f8bc b000 	ldrh.w	fp, [ip]
 8008200:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008204:	fb09 770b 	mla	r7, r9, fp, r7
 8008208:	4457      	add	r7, sl
 800820a:	b29b      	uxth	r3, r3
 800820c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008210:	f84e 3b04 	str.w	r3, [lr], #4
 8008214:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008218:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800821c:	f8be 3000 	ldrh.w	r3, [lr]
 8008220:	fb09 330a 	mla	r3, r9, sl, r3
 8008224:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008228:	4562      	cmp	r2, ip
 800822a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800822e:	d8e5      	bhi.n	80081fc <__multiply+0x10c>
 8008230:	9f01      	ldr	r7, [sp, #4]
 8008232:	51eb      	str	r3, [r5, r7]
 8008234:	3504      	adds	r5, #4
 8008236:	e799      	b.n	800816c <__multiply+0x7c>
 8008238:	3e01      	subs	r6, #1
 800823a:	e79b      	b.n	8008174 <__multiply+0x84>
 800823c:	0800a769 	.word	0x0800a769
 8008240:	0800a77a 	.word	0x0800a77a

08008244 <__pow5mult>:
 8008244:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008248:	4615      	mov	r5, r2
 800824a:	f012 0203 	ands.w	r2, r2, #3
 800824e:	4607      	mov	r7, r0
 8008250:	460e      	mov	r6, r1
 8008252:	d007      	beq.n	8008264 <__pow5mult+0x20>
 8008254:	4c25      	ldr	r4, [pc, #148]	@ (80082ec <__pow5mult+0xa8>)
 8008256:	3a01      	subs	r2, #1
 8008258:	2300      	movs	r3, #0
 800825a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800825e:	f7ff fe55 	bl	8007f0c <__multadd>
 8008262:	4606      	mov	r6, r0
 8008264:	10ad      	asrs	r5, r5, #2
 8008266:	d03d      	beq.n	80082e4 <__pow5mult+0xa0>
 8008268:	69fc      	ldr	r4, [r7, #28]
 800826a:	b97c      	cbnz	r4, 800828c <__pow5mult+0x48>
 800826c:	2010      	movs	r0, #16
 800826e:	f7ff fd35 	bl	8007cdc <malloc>
 8008272:	4602      	mov	r2, r0
 8008274:	61f8      	str	r0, [r7, #28]
 8008276:	b928      	cbnz	r0, 8008284 <__pow5mult+0x40>
 8008278:	4b1d      	ldr	r3, [pc, #116]	@ (80082f0 <__pow5mult+0xac>)
 800827a:	481e      	ldr	r0, [pc, #120]	@ (80082f4 <__pow5mult+0xb0>)
 800827c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008280:	f001 fb62 	bl	8009948 <__assert_func>
 8008284:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008288:	6004      	str	r4, [r0, #0]
 800828a:	60c4      	str	r4, [r0, #12]
 800828c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008290:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008294:	b94c      	cbnz	r4, 80082aa <__pow5mult+0x66>
 8008296:	f240 2171 	movw	r1, #625	@ 0x271
 800829a:	4638      	mov	r0, r7
 800829c:	f7ff ff12 	bl	80080c4 <__i2b>
 80082a0:	2300      	movs	r3, #0
 80082a2:	f8c8 0008 	str.w	r0, [r8, #8]
 80082a6:	4604      	mov	r4, r0
 80082a8:	6003      	str	r3, [r0, #0]
 80082aa:	f04f 0900 	mov.w	r9, #0
 80082ae:	07eb      	lsls	r3, r5, #31
 80082b0:	d50a      	bpl.n	80082c8 <__pow5mult+0x84>
 80082b2:	4631      	mov	r1, r6
 80082b4:	4622      	mov	r2, r4
 80082b6:	4638      	mov	r0, r7
 80082b8:	f7ff ff1a 	bl	80080f0 <__multiply>
 80082bc:	4631      	mov	r1, r6
 80082be:	4680      	mov	r8, r0
 80082c0:	4638      	mov	r0, r7
 80082c2:	f7ff fe01 	bl	8007ec8 <_Bfree>
 80082c6:	4646      	mov	r6, r8
 80082c8:	106d      	asrs	r5, r5, #1
 80082ca:	d00b      	beq.n	80082e4 <__pow5mult+0xa0>
 80082cc:	6820      	ldr	r0, [r4, #0]
 80082ce:	b938      	cbnz	r0, 80082e0 <__pow5mult+0x9c>
 80082d0:	4622      	mov	r2, r4
 80082d2:	4621      	mov	r1, r4
 80082d4:	4638      	mov	r0, r7
 80082d6:	f7ff ff0b 	bl	80080f0 <__multiply>
 80082da:	6020      	str	r0, [r4, #0]
 80082dc:	f8c0 9000 	str.w	r9, [r0]
 80082e0:	4604      	mov	r4, r0
 80082e2:	e7e4      	b.n	80082ae <__pow5mult+0x6a>
 80082e4:	4630      	mov	r0, r6
 80082e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082ea:	bf00      	nop
 80082ec:	0800a7d4 	.word	0x0800a7d4
 80082f0:	0800a6fa 	.word	0x0800a6fa
 80082f4:	0800a77a 	.word	0x0800a77a

080082f8 <__lshift>:
 80082f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082fc:	460c      	mov	r4, r1
 80082fe:	6849      	ldr	r1, [r1, #4]
 8008300:	6923      	ldr	r3, [r4, #16]
 8008302:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008306:	68a3      	ldr	r3, [r4, #8]
 8008308:	4607      	mov	r7, r0
 800830a:	4691      	mov	r9, r2
 800830c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008310:	f108 0601 	add.w	r6, r8, #1
 8008314:	42b3      	cmp	r3, r6
 8008316:	db0b      	blt.n	8008330 <__lshift+0x38>
 8008318:	4638      	mov	r0, r7
 800831a:	f7ff fd95 	bl	8007e48 <_Balloc>
 800831e:	4605      	mov	r5, r0
 8008320:	b948      	cbnz	r0, 8008336 <__lshift+0x3e>
 8008322:	4602      	mov	r2, r0
 8008324:	4b28      	ldr	r3, [pc, #160]	@ (80083c8 <__lshift+0xd0>)
 8008326:	4829      	ldr	r0, [pc, #164]	@ (80083cc <__lshift+0xd4>)
 8008328:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800832c:	f001 fb0c 	bl	8009948 <__assert_func>
 8008330:	3101      	adds	r1, #1
 8008332:	005b      	lsls	r3, r3, #1
 8008334:	e7ee      	b.n	8008314 <__lshift+0x1c>
 8008336:	2300      	movs	r3, #0
 8008338:	f100 0114 	add.w	r1, r0, #20
 800833c:	f100 0210 	add.w	r2, r0, #16
 8008340:	4618      	mov	r0, r3
 8008342:	4553      	cmp	r3, sl
 8008344:	db33      	blt.n	80083ae <__lshift+0xb6>
 8008346:	6920      	ldr	r0, [r4, #16]
 8008348:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800834c:	f104 0314 	add.w	r3, r4, #20
 8008350:	f019 091f 	ands.w	r9, r9, #31
 8008354:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008358:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800835c:	d02b      	beq.n	80083b6 <__lshift+0xbe>
 800835e:	f1c9 0e20 	rsb	lr, r9, #32
 8008362:	468a      	mov	sl, r1
 8008364:	2200      	movs	r2, #0
 8008366:	6818      	ldr	r0, [r3, #0]
 8008368:	fa00 f009 	lsl.w	r0, r0, r9
 800836c:	4310      	orrs	r0, r2
 800836e:	f84a 0b04 	str.w	r0, [sl], #4
 8008372:	f853 2b04 	ldr.w	r2, [r3], #4
 8008376:	459c      	cmp	ip, r3
 8008378:	fa22 f20e 	lsr.w	r2, r2, lr
 800837c:	d8f3      	bhi.n	8008366 <__lshift+0x6e>
 800837e:	ebac 0304 	sub.w	r3, ip, r4
 8008382:	3b15      	subs	r3, #21
 8008384:	f023 0303 	bic.w	r3, r3, #3
 8008388:	3304      	adds	r3, #4
 800838a:	f104 0015 	add.w	r0, r4, #21
 800838e:	4584      	cmp	ip, r0
 8008390:	bf38      	it	cc
 8008392:	2304      	movcc	r3, #4
 8008394:	50ca      	str	r2, [r1, r3]
 8008396:	b10a      	cbz	r2, 800839c <__lshift+0xa4>
 8008398:	f108 0602 	add.w	r6, r8, #2
 800839c:	3e01      	subs	r6, #1
 800839e:	4638      	mov	r0, r7
 80083a0:	612e      	str	r6, [r5, #16]
 80083a2:	4621      	mov	r1, r4
 80083a4:	f7ff fd90 	bl	8007ec8 <_Bfree>
 80083a8:	4628      	mov	r0, r5
 80083aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083ae:	f842 0f04 	str.w	r0, [r2, #4]!
 80083b2:	3301      	adds	r3, #1
 80083b4:	e7c5      	b.n	8008342 <__lshift+0x4a>
 80083b6:	3904      	subs	r1, #4
 80083b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80083bc:	f841 2f04 	str.w	r2, [r1, #4]!
 80083c0:	459c      	cmp	ip, r3
 80083c2:	d8f9      	bhi.n	80083b8 <__lshift+0xc0>
 80083c4:	e7ea      	b.n	800839c <__lshift+0xa4>
 80083c6:	bf00      	nop
 80083c8:	0800a769 	.word	0x0800a769
 80083cc:	0800a77a 	.word	0x0800a77a

080083d0 <__mcmp>:
 80083d0:	690a      	ldr	r2, [r1, #16]
 80083d2:	4603      	mov	r3, r0
 80083d4:	6900      	ldr	r0, [r0, #16]
 80083d6:	1a80      	subs	r0, r0, r2
 80083d8:	b530      	push	{r4, r5, lr}
 80083da:	d10e      	bne.n	80083fa <__mcmp+0x2a>
 80083dc:	3314      	adds	r3, #20
 80083de:	3114      	adds	r1, #20
 80083e0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80083e4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80083e8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80083ec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80083f0:	4295      	cmp	r5, r2
 80083f2:	d003      	beq.n	80083fc <__mcmp+0x2c>
 80083f4:	d205      	bcs.n	8008402 <__mcmp+0x32>
 80083f6:	f04f 30ff 	mov.w	r0, #4294967295
 80083fa:	bd30      	pop	{r4, r5, pc}
 80083fc:	42a3      	cmp	r3, r4
 80083fe:	d3f3      	bcc.n	80083e8 <__mcmp+0x18>
 8008400:	e7fb      	b.n	80083fa <__mcmp+0x2a>
 8008402:	2001      	movs	r0, #1
 8008404:	e7f9      	b.n	80083fa <__mcmp+0x2a>
	...

08008408 <__mdiff>:
 8008408:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800840c:	4689      	mov	r9, r1
 800840e:	4606      	mov	r6, r0
 8008410:	4611      	mov	r1, r2
 8008412:	4648      	mov	r0, r9
 8008414:	4614      	mov	r4, r2
 8008416:	f7ff ffdb 	bl	80083d0 <__mcmp>
 800841a:	1e05      	subs	r5, r0, #0
 800841c:	d112      	bne.n	8008444 <__mdiff+0x3c>
 800841e:	4629      	mov	r1, r5
 8008420:	4630      	mov	r0, r6
 8008422:	f7ff fd11 	bl	8007e48 <_Balloc>
 8008426:	4602      	mov	r2, r0
 8008428:	b928      	cbnz	r0, 8008436 <__mdiff+0x2e>
 800842a:	4b3f      	ldr	r3, [pc, #252]	@ (8008528 <__mdiff+0x120>)
 800842c:	f240 2137 	movw	r1, #567	@ 0x237
 8008430:	483e      	ldr	r0, [pc, #248]	@ (800852c <__mdiff+0x124>)
 8008432:	f001 fa89 	bl	8009948 <__assert_func>
 8008436:	2301      	movs	r3, #1
 8008438:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800843c:	4610      	mov	r0, r2
 800843e:	b003      	add	sp, #12
 8008440:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008444:	bfbc      	itt	lt
 8008446:	464b      	movlt	r3, r9
 8008448:	46a1      	movlt	r9, r4
 800844a:	4630      	mov	r0, r6
 800844c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008450:	bfba      	itte	lt
 8008452:	461c      	movlt	r4, r3
 8008454:	2501      	movlt	r5, #1
 8008456:	2500      	movge	r5, #0
 8008458:	f7ff fcf6 	bl	8007e48 <_Balloc>
 800845c:	4602      	mov	r2, r0
 800845e:	b918      	cbnz	r0, 8008468 <__mdiff+0x60>
 8008460:	4b31      	ldr	r3, [pc, #196]	@ (8008528 <__mdiff+0x120>)
 8008462:	f240 2145 	movw	r1, #581	@ 0x245
 8008466:	e7e3      	b.n	8008430 <__mdiff+0x28>
 8008468:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800846c:	6926      	ldr	r6, [r4, #16]
 800846e:	60c5      	str	r5, [r0, #12]
 8008470:	f109 0310 	add.w	r3, r9, #16
 8008474:	f109 0514 	add.w	r5, r9, #20
 8008478:	f104 0e14 	add.w	lr, r4, #20
 800847c:	f100 0b14 	add.w	fp, r0, #20
 8008480:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008484:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008488:	9301      	str	r3, [sp, #4]
 800848a:	46d9      	mov	r9, fp
 800848c:	f04f 0c00 	mov.w	ip, #0
 8008490:	9b01      	ldr	r3, [sp, #4]
 8008492:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008496:	f853 af04 	ldr.w	sl, [r3, #4]!
 800849a:	9301      	str	r3, [sp, #4]
 800849c:	fa1f f38a 	uxth.w	r3, sl
 80084a0:	4619      	mov	r1, r3
 80084a2:	b283      	uxth	r3, r0
 80084a4:	1acb      	subs	r3, r1, r3
 80084a6:	0c00      	lsrs	r0, r0, #16
 80084a8:	4463      	add	r3, ip
 80084aa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80084ae:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80084b2:	b29b      	uxth	r3, r3
 80084b4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80084b8:	4576      	cmp	r6, lr
 80084ba:	f849 3b04 	str.w	r3, [r9], #4
 80084be:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80084c2:	d8e5      	bhi.n	8008490 <__mdiff+0x88>
 80084c4:	1b33      	subs	r3, r6, r4
 80084c6:	3b15      	subs	r3, #21
 80084c8:	f023 0303 	bic.w	r3, r3, #3
 80084cc:	3415      	adds	r4, #21
 80084ce:	3304      	adds	r3, #4
 80084d0:	42a6      	cmp	r6, r4
 80084d2:	bf38      	it	cc
 80084d4:	2304      	movcc	r3, #4
 80084d6:	441d      	add	r5, r3
 80084d8:	445b      	add	r3, fp
 80084da:	461e      	mov	r6, r3
 80084dc:	462c      	mov	r4, r5
 80084de:	4544      	cmp	r4, r8
 80084e0:	d30e      	bcc.n	8008500 <__mdiff+0xf8>
 80084e2:	f108 0103 	add.w	r1, r8, #3
 80084e6:	1b49      	subs	r1, r1, r5
 80084e8:	f021 0103 	bic.w	r1, r1, #3
 80084ec:	3d03      	subs	r5, #3
 80084ee:	45a8      	cmp	r8, r5
 80084f0:	bf38      	it	cc
 80084f2:	2100      	movcc	r1, #0
 80084f4:	440b      	add	r3, r1
 80084f6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80084fa:	b191      	cbz	r1, 8008522 <__mdiff+0x11a>
 80084fc:	6117      	str	r7, [r2, #16]
 80084fe:	e79d      	b.n	800843c <__mdiff+0x34>
 8008500:	f854 1b04 	ldr.w	r1, [r4], #4
 8008504:	46e6      	mov	lr, ip
 8008506:	0c08      	lsrs	r0, r1, #16
 8008508:	fa1c fc81 	uxtah	ip, ip, r1
 800850c:	4471      	add	r1, lr
 800850e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008512:	b289      	uxth	r1, r1
 8008514:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008518:	f846 1b04 	str.w	r1, [r6], #4
 800851c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008520:	e7dd      	b.n	80084de <__mdiff+0xd6>
 8008522:	3f01      	subs	r7, #1
 8008524:	e7e7      	b.n	80084f6 <__mdiff+0xee>
 8008526:	bf00      	nop
 8008528:	0800a769 	.word	0x0800a769
 800852c:	0800a77a 	.word	0x0800a77a

08008530 <__ulp>:
 8008530:	b082      	sub	sp, #8
 8008532:	ed8d 0b00 	vstr	d0, [sp]
 8008536:	9a01      	ldr	r2, [sp, #4]
 8008538:	4b0f      	ldr	r3, [pc, #60]	@ (8008578 <__ulp+0x48>)
 800853a:	4013      	ands	r3, r2
 800853c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008540:	2b00      	cmp	r3, #0
 8008542:	dc08      	bgt.n	8008556 <__ulp+0x26>
 8008544:	425b      	negs	r3, r3
 8008546:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800854a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800854e:	da04      	bge.n	800855a <__ulp+0x2a>
 8008550:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008554:	4113      	asrs	r3, r2
 8008556:	2200      	movs	r2, #0
 8008558:	e008      	b.n	800856c <__ulp+0x3c>
 800855a:	f1a2 0314 	sub.w	r3, r2, #20
 800855e:	2b1e      	cmp	r3, #30
 8008560:	bfda      	itte	le
 8008562:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008566:	40da      	lsrle	r2, r3
 8008568:	2201      	movgt	r2, #1
 800856a:	2300      	movs	r3, #0
 800856c:	4619      	mov	r1, r3
 800856e:	4610      	mov	r0, r2
 8008570:	ec41 0b10 	vmov	d0, r0, r1
 8008574:	b002      	add	sp, #8
 8008576:	4770      	bx	lr
 8008578:	7ff00000 	.word	0x7ff00000

0800857c <__b2d>:
 800857c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008580:	6906      	ldr	r6, [r0, #16]
 8008582:	f100 0814 	add.w	r8, r0, #20
 8008586:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800858a:	1f37      	subs	r7, r6, #4
 800858c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008590:	4610      	mov	r0, r2
 8008592:	f7ff fd4b 	bl	800802c <__hi0bits>
 8008596:	f1c0 0320 	rsb	r3, r0, #32
 800859a:	280a      	cmp	r0, #10
 800859c:	600b      	str	r3, [r1, #0]
 800859e:	491b      	ldr	r1, [pc, #108]	@ (800860c <__b2d+0x90>)
 80085a0:	dc15      	bgt.n	80085ce <__b2d+0x52>
 80085a2:	f1c0 0c0b 	rsb	ip, r0, #11
 80085a6:	fa22 f30c 	lsr.w	r3, r2, ip
 80085aa:	45b8      	cmp	r8, r7
 80085ac:	ea43 0501 	orr.w	r5, r3, r1
 80085b0:	bf34      	ite	cc
 80085b2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80085b6:	2300      	movcs	r3, #0
 80085b8:	3015      	adds	r0, #21
 80085ba:	fa02 f000 	lsl.w	r0, r2, r0
 80085be:	fa23 f30c 	lsr.w	r3, r3, ip
 80085c2:	4303      	orrs	r3, r0
 80085c4:	461c      	mov	r4, r3
 80085c6:	ec45 4b10 	vmov	d0, r4, r5
 80085ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085ce:	45b8      	cmp	r8, r7
 80085d0:	bf3a      	itte	cc
 80085d2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80085d6:	f1a6 0708 	subcc.w	r7, r6, #8
 80085da:	2300      	movcs	r3, #0
 80085dc:	380b      	subs	r0, #11
 80085de:	d012      	beq.n	8008606 <__b2d+0x8a>
 80085e0:	f1c0 0120 	rsb	r1, r0, #32
 80085e4:	fa23 f401 	lsr.w	r4, r3, r1
 80085e8:	4082      	lsls	r2, r0
 80085ea:	4322      	orrs	r2, r4
 80085ec:	4547      	cmp	r7, r8
 80085ee:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80085f2:	bf8c      	ite	hi
 80085f4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80085f8:	2200      	movls	r2, #0
 80085fa:	4083      	lsls	r3, r0
 80085fc:	40ca      	lsrs	r2, r1
 80085fe:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008602:	4313      	orrs	r3, r2
 8008604:	e7de      	b.n	80085c4 <__b2d+0x48>
 8008606:	ea42 0501 	orr.w	r5, r2, r1
 800860a:	e7db      	b.n	80085c4 <__b2d+0x48>
 800860c:	3ff00000 	.word	0x3ff00000

08008610 <__d2b>:
 8008610:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008614:	460f      	mov	r7, r1
 8008616:	2101      	movs	r1, #1
 8008618:	ec59 8b10 	vmov	r8, r9, d0
 800861c:	4616      	mov	r6, r2
 800861e:	f7ff fc13 	bl	8007e48 <_Balloc>
 8008622:	4604      	mov	r4, r0
 8008624:	b930      	cbnz	r0, 8008634 <__d2b+0x24>
 8008626:	4602      	mov	r2, r0
 8008628:	4b23      	ldr	r3, [pc, #140]	@ (80086b8 <__d2b+0xa8>)
 800862a:	4824      	ldr	r0, [pc, #144]	@ (80086bc <__d2b+0xac>)
 800862c:	f240 310f 	movw	r1, #783	@ 0x30f
 8008630:	f001 f98a 	bl	8009948 <__assert_func>
 8008634:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008638:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800863c:	b10d      	cbz	r5, 8008642 <__d2b+0x32>
 800863e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008642:	9301      	str	r3, [sp, #4]
 8008644:	f1b8 0300 	subs.w	r3, r8, #0
 8008648:	d023      	beq.n	8008692 <__d2b+0x82>
 800864a:	4668      	mov	r0, sp
 800864c:	9300      	str	r3, [sp, #0]
 800864e:	f7ff fd0c 	bl	800806a <__lo0bits>
 8008652:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008656:	b1d0      	cbz	r0, 800868e <__d2b+0x7e>
 8008658:	f1c0 0320 	rsb	r3, r0, #32
 800865c:	fa02 f303 	lsl.w	r3, r2, r3
 8008660:	430b      	orrs	r3, r1
 8008662:	40c2      	lsrs	r2, r0
 8008664:	6163      	str	r3, [r4, #20]
 8008666:	9201      	str	r2, [sp, #4]
 8008668:	9b01      	ldr	r3, [sp, #4]
 800866a:	61a3      	str	r3, [r4, #24]
 800866c:	2b00      	cmp	r3, #0
 800866e:	bf0c      	ite	eq
 8008670:	2201      	moveq	r2, #1
 8008672:	2202      	movne	r2, #2
 8008674:	6122      	str	r2, [r4, #16]
 8008676:	b1a5      	cbz	r5, 80086a2 <__d2b+0x92>
 8008678:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800867c:	4405      	add	r5, r0
 800867e:	603d      	str	r5, [r7, #0]
 8008680:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008684:	6030      	str	r0, [r6, #0]
 8008686:	4620      	mov	r0, r4
 8008688:	b003      	add	sp, #12
 800868a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800868e:	6161      	str	r1, [r4, #20]
 8008690:	e7ea      	b.n	8008668 <__d2b+0x58>
 8008692:	a801      	add	r0, sp, #4
 8008694:	f7ff fce9 	bl	800806a <__lo0bits>
 8008698:	9b01      	ldr	r3, [sp, #4]
 800869a:	6163      	str	r3, [r4, #20]
 800869c:	3020      	adds	r0, #32
 800869e:	2201      	movs	r2, #1
 80086a0:	e7e8      	b.n	8008674 <__d2b+0x64>
 80086a2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80086a6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80086aa:	6038      	str	r0, [r7, #0]
 80086ac:	6918      	ldr	r0, [r3, #16]
 80086ae:	f7ff fcbd 	bl	800802c <__hi0bits>
 80086b2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80086b6:	e7e5      	b.n	8008684 <__d2b+0x74>
 80086b8:	0800a769 	.word	0x0800a769
 80086bc:	0800a77a 	.word	0x0800a77a

080086c0 <__ratio>:
 80086c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086c4:	b085      	sub	sp, #20
 80086c6:	e9cd 1000 	strd	r1, r0, [sp]
 80086ca:	a902      	add	r1, sp, #8
 80086cc:	f7ff ff56 	bl	800857c <__b2d>
 80086d0:	9800      	ldr	r0, [sp, #0]
 80086d2:	a903      	add	r1, sp, #12
 80086d4:	ec55 4b10 	vmov	r4, r5, d0
 80086d8:	f7ff ff50 	bl	800857c <__b2d>
 80086dc:	9b01      	ldr	r3, [sp, #4]
 80086de:	6919      	ldr	r1, [r3, #16]
 80086e0:	9b00      	ldr	r3, [sp, #0]
 80086e2:	691b      	ldr	r3, [r3, #16]
 80086e4:	1ac9      	subs	r1, r1, r3
 80086e6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80086ea:	1a9b      	subs	r3, r3, r2
 80086ec:	ec5b ab10 	vmov	sl, fp, d0
 80086f0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	bfce      	itee	gt
 80086f8:	462a      	movgt	r2, r5
 80086fa:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80086fe:	465a      	movle	r2, fp
 8008700:	462f      	mov	r7, r5
 8008702:	46d9      	mov	r9, fp
 8008704:	bfcc      	ite	gt
 8008706:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800870a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800870e:	464b      	mov	r3, r9
 8008710:	4652      	mov	r2, sl
 8008712:	4620      	mov	r0, r4
 8008714:	4639      	mov	r1, r7
 8008716:	f7f8 f8a1 	bl	800085c <__aeabi_ddiv>
 800871a:	ec41 0b10 	vmov	d0, r0, r1
 800871e:	b005      	add	sp, #20
 8008720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008724 <__copybits>:
 8008724:	3901      	subs	r1, #1
 8008726:	b570      	push	{r4, r5, r6, lr}
 8008728:	1149      	asrs	r1, r1, #5
 800872a:	6914      	ldr	r4, [r2, #16]
 800872c:	3101      	adds	r1, #1
 800872e:	f102 0314 	add.w	r3, r2, #20
 8008732:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008736:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800873a:	1f05      	subs	r5, r0, #4
 800873c:	42a3      	cmp	r3, r4
 800873e:	d30c      	bcc.n	800875a <__copybits+0x36>
 8008740:	1aa3      	subs	r3, r4, r2
 8008742:	3b11      	subs	r3, #17
 8008744:	f023 0303 	bic.w	r3, r3, #3
 8008748:	3211      	adds	r2, #17
 800874a:	42a2      	cmp	r2, r4
 800874c:	bf88      	it	hi
 800874e:	2300      	movhi	r3, #0
 8008750:	4418      	add	r0, r3
 8008752:	2300      	movs	r3, #0
 8008754:	4288      	cmp	r0, r1
 8008756:	d305      	bcc.n	8008764 <__copybits+0x40>
 8008758:	bd70      	pop	{r4, r5, r6, pc}
 800875a:	f853 6b04 	ldr.w	r6, [r3], #4
 800875e:	f845 6f04 	str.w	r6, [r5, #4]!
 8008762:	e7eb      	b.n	800873c <__copybits+0x18>
 8008764:	f840 3b04 	str.w	r3, [r0], #4
 8008768:	e7f4      	b.n	8008754 <__copybits+0x30>

0800876a <__any_on>:
 800876a:	f100 0214 	add.w	r2, r0, #20
 800876e:	6900      	ldr	r0, [r0, #16]
 8008770:	114b      	asrs	r3, r1, #5
 8008772:	4298      	cmp	r0, r3
 8008774:	b510      	push	{r4, lr}
 8008776:	db11      	blt.n	800879c <__any_on+0x32>
 8008778:	dd0a      	ble.n	8008790 <__any_on+0x26>
 800877a:	f011 011f 	ands.w	r1, r1, #31
 800877e:	d007      	beq.n	8008790 <__any_on+0x26>
 8008780:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008784:	fa24 f001 	lsr.w	r0, r4, r1
 8008788:	fa00 f101 	lsl.w	r1, r0, r1
 800878c:	428c      	cmp	r4, r1
 800878e:	d10b      	bne.n	80087a8 <__any_on+0x3e>
 8008790:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008794:	4293      	cmp	r3, r2
 8008796:	d803      	bhi.n	80087a0 <__any_on+0x36>
 8008798:	2000      	movs	r0, #0
 800879a:	bd10      	pop	{r4, pc}
 800879c:	4603      	mov	r3, r0
 800879e:	e7f7      	b.n	8008790 <__any_on+0x26>
 80087a0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80087a4:	2900      	cmp	r1, #0
 80087a6:	d0f5      	beq.n	8008794 <__any_on+0x2a>
 80087a8:	2001      	movs	r0, #1
 80087aa:	e7f6      	b.n	800879a <__any_on+0x30>

080087ac <sulp>:
 80087ac:	b570      	push	{r4, r5, r6, lr}
 80087ae:	4604      	mov	r4, r0
 80087b0:	460d      	mov	r5, r1
 80087b2:	ec45 4b10 	vmov	d0, r4, r5
 80087b6:	4616      	mov	r6, r2
 80087b8:	f7ff feba 	bl	8008530 <__ulp>
 80087bc:	ec51 0b10 	vmov	r0, r1, d0
 80087c0:	b17e      	cbz	r6, 80087e2 <sulp+0x36>
 80087c2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80087c6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	dd09      	ble.n	80087e2 <sulp+0x36>
 80087ce:	051b      	lsls	r3, r3, #20
 80087d0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80087d4:	2400      	movs	r4, #0
 80087d6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80087da:	4622      	mov	r2, r4
 80087dc:	462b      	mov	r3, r5
 80087de:	f7f7 ff13 	bl	8000608 <__aeabi_dmul>
 80087e2:	ec41 0b10 	vmov	d0, r0, r1
 80087e6:	bd70      	pop	{r4, r5, r6, pc}

080087e8 <_strtod_l>:
 80087e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087ec:	b09f      	sub	sp, #124	@ 0x7c
 80087ee:	460c      	mov	r4, r1
 80087f0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80087f2:	2200      	movs	r2, #0
 80087f4:	921a      	str	r2, [sp, #104]	@ 0x68
 80087f6:	9005      	str	r0, [sp, #20]
 80087f8:	f04f 0a00 	mov.w	sl, #0
 80087fc:	f04f 0b00 	mov.w	fp, #0
 8008800:	460a      	mov	r2, r1
 8008802:	9219      	str	r2, [sp, #100]	@ 0x64
 8008804:	7811      	ldrb	r1, [r2, #0]
 8008806:	292b      	cmp	r1, #43	@ 0x2b
 8008808:	d04a      	beq.n	80088a0 <_strtod_l+0xb8>
 800880a:	d838      	bhi.n	800887e <_strtod_l+0x96>
 800880c:	290d      	cmp	r1, #13
 800880e:	d832      	bhi.n	8008876 <_strtod_l+0x8e>
 8008810:	2908      	cmp	r1, #8
 8008812:	d832      	bhi.n	800887a <_strtod_l+0x92>
 8008814:	2900      	cmp	r1, #0
 8008816:	d03b      	beq.n	8008890 <_strtod_l+0xa8>
 8008818:	2200      	movs	r2, #0
 800881a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800881c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800881e:	782a      	ldrb	r2, [r5, #0]
 8008820:	2a30      	cmp	r2, #48	@ 0x30
 8008822:	f040 80b3 	bne.w	800898c <_strtod_l+0x1a4>
 8008826:	786a      	ldrb	r2, [r5, #1]
 8008828:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800882c:	2a58      	cmp	r2, #88	@ 0x58
 800882e:	d16e      	bne.n	800890e <_strtod_l+0x126>
 8008830:	9302      	str	r3, [sp, #8]
 8008832:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008834:	9301      	str	r3, [sp, #4]
 8008836:	ab1a      	add	r3, sp, #104	@ 0x68
 8008838:	9300      	str	r3, [sp, #0]
 800883a:	4a8e      	ldr	r2, [pc, #568]	@ (8008a74 <_strtod_l+0x28c>)
 800883c:	9805      	ldr	r0, [sp, #20]
 800883e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008840:	a919      	add	r1, sp, #100	@ 0x64
 8008842:	f001 f91b 	bl	8009a7c <__gethex>
 8008846:	f010 060f 	ands.w	r6, r0, #15
 800884a:	4604      	mov	r4, r0
 800884c:	d005      	beq.n	800885a <_strtod_l+0x72>
 800884e:	2e06      	cmp	r6, #6
 8008850:	d128      	bne.n	80088a4 <_strtod_l+0xbc>
 8008852:	3501      	adds	r5, #1
 8008854:	2300      	movs	r3, #0
 8008856:	9519      	str	r5, [sp, #100]	@ 0x64
 8008858:	930b      	str	r3, [sp, #44]	@ 0x2c
 800885a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800885c:	2b00      	cmp	r3, #0
 800885e:	f040 858e 	bne.w	800937e <_strtod_l+0xb96>
 8008862:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008864:	b1cb      	cbz	r3, 800889a <_strtod_l+0xb2>
 8008866:	4652      	mov	r2, sl
 8008868:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800886c:	ec43 2b10 	vmov	d0, r2, r3
 8008870:	b01f      	add	sp, #124	@ 0x7c
 8008872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008876:	2920      	cmp	r1, #32
 8008878:	d1ce      	bne.n	8008818 <_strtod_l+0x30>
 800887a:	3201      	adds	r2, #1
 800887c:	e7c1      	b.n	8008802 <_strtod_l+0x1a>
 800887e:	292d      	cmp	r1, #45	@ 0x2d
 8008880:	d1ca      	bne.n	8008818 <_strtod_l+0x30>
 8008882:	2101      	movs	r1, #1
 8008884:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008886:	1c51      	adds	r1, r2, #1
 8008888:	9119      	str	r1, [sp, #100]	@ 0x64
 800888a:	7852      	ldrb	r2, [r2, #1]
 800888c:	2a00      	cmp	r2, #0
 800888e:	d1c5      	bne.n	800881c <_strtod_l+0x34>
 8008890:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008892:	9419      	str	r4, [sp, #100]	@ 0x64
 8008894:	2b00      	cmp	r3, #0
 8008896:	f040 8570 	bne.w	800937a <_strtod_l+0xb92>
 800889a:	4652      	mov	r2, sl
 800889c:	465b      	mov	r3, fp
 800889e:	e7e5      	b.n	800886c <_strtod_l+0x84>
 80088a0:	2100      	movs	r1, #0
 80088a2:	e7ef      	b.n	8008884 <_strtod_l+0x9c>
 80088a4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80088a6:	b13a      	cbz	r2, 80088b8 <_strtod_l+0xd0>
 80088a8:	2135      	movs	r1, #53	@ 0x35
 80088aa:	a81c      	add	r0, sp, #112	@ 0x70
 80088ac:	f7ff ff3a 	bl	8008724 <__copybits>
 80088b0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80088b2:	9805      	ldr	r0, [sp, #20]
 80088b4:	f7ff fb08 	bl	8007ec8 <_Bfree>
 80088b8:	3e01      	subs	r6, #1
 80088ba:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80088bc:	2e04      	cmp	r6, #4
 80088be:	d806      	bhi.n	80088ce <_strtod_l+0xe6>
 80088c0:	e8df f006 	tbb	[pc, r6]
 80088c4:	201d0314 	.word	0x201d0314
 80088c8:	14          	.byte	0x14
 80088c9:	00          	.byte	0x00
 80088ca:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80088ce:	05e1      	lsls	r1, r4, #23
 80088d0:	bf48      	it	mi
 80088d2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80088d6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80088da:	0d1b      	lsrs	r3, r3, #20
 80088dc:	051b      	lsls	r3, r3, #20
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d1bb      	bne.n	800885a <_strtod_l+0x72>
 80088e2:	f7fe fb21 	bl	8006f28 <__errno>
 80088e6:	2322      	movs	r3, #34	@ 0x22
 80088e8:	6003      	str	r3, [r0, #0]
 80088ea:	e7b6      	b.n	800885a <_strtod_l+0x72>
 80088ec:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80088f0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80088f4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80088f8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80088fc:	e7e7      	b.n	80088ce <_strtod_l+0xe6>
 80088fe:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8008a7c <_strtod_l+0x294>
 8008902:	e7e4      	b.n	80088ce <_strtod_l+0xe6>
 8008904:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008908:	f04f 3aff 	mov.w	sl, #4294967295
 800890c:	e7df      	b.n	80088ce <_strtod_l+0xe6>
 800890e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008910:	1c5a      	adds	r2, r3, #1
 8008912:	9219      	str	r2, [sp, #100]	@ 0x64
 8008914:	785b      	ldrb	r3, [r3, #1]
 8008916:	2b30      	cmp	r3, #48	@ 0x30
 8008918:	d0f9      	beq.n	800890e <_strtod_l+0x126>
 800891a:	2b00      	cmp	r3, #0
 800891c:	d09d      	beq.n	800885a <_strtod_l+0x72>
 800891e:	2301      	movs	r3, #1
 8008920:	9309      	str	r3, [sp, #36]	@ 0x24
 8008922:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008924:	930c      	str	r3, [sp, #48]	@ 0x30
 8008926:	2300      	movs	r3, #0
 8008928:	9308      	str	r3, [sp, #32]
 800892a:	930a      	str	r3, [sp, #40]	@ 0x28
 800892c:	461f      	mov	r7, r3
 800892e:	220a      	movs	r2, #10
 8008930:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008932:	7805      	ldrb	r5, [r0, #0]
 8008934:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008938:	b2d9      	uxtb	r1, r3
 800893a:	2909      	cmp	r1, #9
 800893c:	d928      	bls.n	8008990 <_strtod_l+0x1a8>
 800893e:	494e      	ldr	r1, [pc, #312]	@ (8008a78 <_strtod_l+0x290>)
 8008940:	2201      	movs	r2, #1
 8008942:	f000 ffd5 	bl	80098f0 <strncmp>
 8008946:	2800      	cmp	r0, #0
 8008948:	d032      	beq.n	80089b0 <_strtod_l+0x1c8>
 800894a:	2000      	movs	r0, #0
 800894c:	462a      	mov	r2, r5
 800894e:	4681      	mov	r9, r0
 8008950:	463d      	mov	r5, r7
 8008952:	4603      	mov	r3, r0
 8008954:	2a65      	cmp	r2, #101	@ 0x65
 8008956:	d001      	beq.n	800895c <_strtod_l+0x174>
 8008958:	2a45      	cmp	r2, #69	@ 0x45
 800895a:	d114      	bne.n	8008986 <_strtod_l+0x19e>
 800895c:	b91d      	cbnz	r5, 8008966 <_strtod_l+0x17e>
 800895e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008960:	4302      	orrs	r2, r0
 8008962:	d095      	beq.n	8008890 <_strtod_l+0xa8>
 8008964:	2500      	movs	r5, #0
 8008966:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008968:	1c62      	adds	r2, r4, #1
 800896a:	9219      	str	r2, [sp, #100]	@ 0x64
 800896c:	7862      	ldrb	r2, [r4, #1]
 800896e:	2a2b      	cmp	r2, #43	@ 0x2b
 8008970:	d077      	beq.n	8008a62 <_strtod_l+0x27a>
 8008972:	2a2d      	cmp	r2, #45	@ 0x2d
 8008974:	d07b      	beq.n	8008a6e <_strtod_l+0x286>
 8008976:	f04f 0c00 	mov.w	ip, #0
 800897a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800897e:	2909      	cmp	r1, #9
 8008980:	f240 8082 	bls.w	8008a88 <_strtod_l+0x2a0>
 8008984:	9419      	str	r4, [sp, #100]	@ 0x64
 8008986:	f04f 0800 	mov.w	r8, #0
 800898a:	e0a2      	b.n	8008ad2 <_strtod_l+0x2ea>
 800898c:	2300      	movs	r3, #0
 800898e:	e7c7      	b.n	8008920 <_strtod_l+0x138>
 8008990:	2f08      	cmp	r7, #8
 8008992:	bfd5      	itete	le
 8008994:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8008996:	9908      	ldrgt	r1, [sp, #32]
 8008998:	fb02 3301 	mlale	r3, r2, r1, r3
 800899c:	fb02 3301 	mlagt	r3, r2, r1, r3
 80089a0:	f100 0001 	add.w	r0, r0, #1
 80089a4:	bfd4      	ite	le
 80089a6:	930a      	strle	r3, [sp, #40]	@ 0x28
 80089a8:	9308      	strgt	r3, [sp, #32]
 80089aa:	3701      	adds	r7, #1
 80089ac:	9019      	str	r0, [sp, #100]	@ 0x64
 80089ae:	e7bf      	b.n	8008930 <_strtod_l+0x148>
 80089b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80089b2:	1c5a      	adds	r2, r3, #1
 80089b4:	9219      	str	r2, [sp, #100]	@ 0x64
 80089b6:	785a      	ldrb	r2, [r3, #1]
 80089b8:	b37f      	cbz	r7, 8008a1a <_strtod_l+0x232>
 80089ba:	4681      	mov	r9, r0
 80089bc:	463d      	mov	r5, r7
 80089be:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80089c2:	2b09      	cmp	r3, #9
 80089c4:	d912      	bls.n	80089ec <_strtod_l+0x204>
 80089c6:	2301      	movs	r3, #1
 80089c8:	e7c4      	b.n	8008954 <_strtod_l+0x16c>
 80089ca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80089cc:	1c5a      	adds	r2, r3, #1
 80089ce:	9219      	str	r2, [sp, #100]	@ 0x64
 80089d0:	785a      	ldrb	r2, [r3, #1]
 80089d2:	3001      	adds	r0, #1
 80089d4:	2a30      	cmp	r2, #48	@ 0x30
 80089d6:	d0f8      	beq.n	80089ca <_strtod_l+0x1e2>
 80089d8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80089dc:	2b08      	cmp	r3, #8
 80089de:	f200 84d3 	bhi.w	8009388 <_strtod_l+0xba0>
 80089e2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80089e4:	930c      	str	r3, [sp, #48]	@ 0x30
 80089e6:	4681      	mov	r9, r0
 80089e8:	2000      	movs	r0, #0
 80089ea:	4605      	mov	r5, r0
 80089ec:	3a30      	subs	r2, #48	@ 0x30
 80089ee:	f100 0301 	add.w	r3, r0, #1
 80089f2:	d02a      	beq.n	8008a4a <_strtod_l+0x262>
 80089f4:	4499      	add	r9, r3
 80089f6:	eb00 0c05 	add.w	ip, r0, r5
 80089fa:	462b      	mov	r3, r5
 80089fc:	210a      	movs	r1, #10
 80089fe:	4563      	cmp	r3, ip
 8008a00:	d10d      	bne.n	8008a1e <_strtod_l+0x236>
 8008a02:	1c69      	adds	r1, r5, #1
 8008a04:	4401      	add	r1, r0
 8008a06:	4428      	add	r0, r5
 8008a08:	2808      	cmp	r0, #8
 8008a0a:	dc16      	bgt.n	8008a3a <_strtod_l+0x252>
 8008a0c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008a0e:	230a      	movs	r3, #10
 8008a10:	fb03 2300 	mla	r3, r3, r0, r2
 8008a14:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a16:	2300      	movs	r3, #0
 8008a18:	e018      	b.n	8008a4c <_strtod_l+0x264>
 8008a1a:	4638      	mov	r0, r7
 8008a1c:	e7da      	b.n	80089d4 <_strtod_l+0x1ec>
 8008a1e:	2b08      	cmp	r3, #8
 8008a20:	f103 0301 	add.w	r3, r3, #1
 8008a24:	dc03      	bgt.n	8008a2e <_strtod_l+0x246>
 8008a26:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008a28:	434e      	muls	r6, r1
 8008a2a:	960a      	str	r6, [sp, #40]	@ 0x28
 8008a2c:	e7e7      	b.n	80089fe <_strtod_l+0x216>
 8008a2e:	2b10      	cmp	r3, #16
 8008a30:	bfde      	ittt	le
 8008a32:	9e08      	ldrle	r6, [sp, #32]
 8008a34:	434e      	mulle	r6, r1
 8008a36:	9608      	strle	r6, [sp, #32]
 8008a38:	e7e1      	b.n	80089fe <_strtod_l+0x216>
 8008a3a:	280f      	cmp	r0, #15
 8008a3c:	dceb      	bgt.n	8008a16 <_strtod_l+0x22e>
 8008a3e:	9808      	ldr	r0, [sp, #32]
 8008a40:	230a      	movs	r3, #10
 8008a42:	fb03 2300 	mla	r3, r3, r0, r2
 8008a46:	9308      	str	r3, [sp, #32]
 8008a48:	e7e5      	b.n	8008a16 <_strtod_l+0x22e>
 8008a4a:	4629      	mov	r1, r5
 8008a4c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008a4e:	1c50      	adds	r0, r2, #1
 8008a50:	9019      	str	r0, [sp, #100]	@ 0x64
 8008a52:	7852      	ldrb	r2, [r2, #1]
 8008a54:	4618      	mov	r0, r3
 8008a56:	460d      	mov	r5, r1
 8008a58:	e7b1      	b.n	80089be <_strtod_l+0x1d6>
 8008a5a:	f04f 0900 	mov.w	r9, #0
 8008a5e:	2301      	movs	r3, #1
 8008a60:	e77d      	b.n	800895e <_strtod_l+0x176>
 8008a62:	f04f 0c00 	mov.w	ip, #0
 8008a66:	1ca2      	adds	r2, r4, #2
 8008a68:	9219      	str	r2, [sp, #100]	@ 0x64
 8008a6a:	78a2      	ldrb	r2, [r4, #2]
 8008a6c:	e785      	b.n	800897a <_strtod_l+0x192>
 8008a6e:	f04f 0c01 	mov.w	ip, #1
 8008a72:	e7f8      	b.n	8008a66 <_strtod_l+0x27e>
 8008a74:	0800a8e8 	.word	0x0800a8e8
 8008a78:	0800a8d0 	.word	0x0800a8d0
 8008a7c:	7ff00000 	.word	0x7ff00000
 8008a80:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008a82:	1c51      	adds	r1, r2, #1
 8008a84:	9119      	str	r1, [sp, #100]	@ 0x64
 8008a86:	7852      	ldrb	r2, [r2, #1]
 8008a88:	2a30      	cmp	r2, #48	@ 0x30
 8008a8a:	d0f9      	beq.n	8008a80 <_strtod_l+0x298>
 8008a8c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008a90:	2908      	cmp	r1, #8
 8008a92:	f63f af78 	bhi.w	8008986 <_strtod_l+0x19e>
 8008a96:	3a30      	subs	r2, #48	@ 0x30
 8008a98:	920e      	str	r2, [sp, #56]	@ 0x38
 8008a9a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008a9c:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008a9e:	f04f 080a 	mov.w	r8, #10
 8008aa2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008aa4:	1c56      	adds	r6, r2, #1
 8008aa6:	9619      	str	r6, [sp, #100]	@ 0x64
 8008aa8:	7852      	ldrb	r2, [r2, #1]
 8008aaa:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008aae:	f1be 0f09 	cmp.w	lr, #9
 8008ab2:	d939      	bls.n	8008b28 <_strtod_l+0x340>
 8008ab4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008ab6:	1a76      	subs	r6, r6, r1
 8008ab8:	2e08      	cmp	r6, #8
 8008aba:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008abe:	dc03      	bgt.n	8008ac8 <_strtod_l+0x2e0>
 8008ac0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008ac2:	4588      	cmp	r8, r1
 8008ac4:	bfa8      	it	ge
 8008ac6:	4688      	movge	r8, r1
 8008ac8:	f1bc 0f00 	cmp.w	ip, #0
 8008acc:	d001      	beq.n	8008ad2 <_strtod_l+0x2ea>
 8008ace:	f1c8 0800 	rsb	r8, r8, #0
 8008ad2:	2d00      	cmp	r5, #0
 8008ad4:	d14e      	bne.n	8008b74 <_strtod_l+0x38c>
 8008ad6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008ad8:	4308      	orrs	r0, r1
 8008ada:	f47f aebe 	bne.w	800885a <_strtod_l+0x72>
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	f47f aed6 	bne.w	8008890 <_strtod_l+0xa8>
 8008ae4:	2a69      	cmp	r2, #105	@ 0x69
 8008ae6:	d028      	beq.n	8008b3a <_strtod_l+0x352>
 8008ae8:	dc25      	bgt.n	8008b36 <_strtod_l+0x34e>
 8008aea:	2a49      	cmp	r2, #73	@ 0x49
 8008aec:	d025      	beq.n	8008b3a <_strtod_l+0x352>
 8008aee:	2a4e      	cmp	r2, #78	@ 0x4e
 8008af0:	f47f aece 	bne.w	8008890 <_strtod_l+0xa8>
 8008af4:	499b      	ldr	r1, [pc, #620]	@ (8008d64 <_strtod_l+0x57c>)
 8008af6:	a819      	add	r0, sp, #100	@ 0x64
 8008af8:	f001 f9e2 	bl	8009ec0 <__match>
 8008afc:	2800      	cmp	r0, #0
 8008afe:	f43f aec7 	beq.w	8008890 <_strtod_l+0xa8>
 8008b02:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b04:	781b      	ldrb	r3, [r3, #0]
 8008b06:	2b28      	cmp	r3, #40	@ 0x28
 8008b08:	d12e      	bne.n	8008b68 <_strtod_l+0x380>
 8008b0a:	4997      	ldr	r1, [pc, #604]	@ (8008d68 <_strtod_l+0x580>)
 8008b0c:	aa1c      	add	r2, sp, #112	@ 0x70
 8008b0e:	a819      	add	r0, sp, #100	@ 0x64
 8008b10:	f001 f9ea 	bl	8009ee8 <__hexnan>
 8008b14:	2805      	cmp	r0, #5
 8008b16:	d127      	bne.n	8008b68 <_strtod_l+0x380>
 8008b18:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008b1a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008b1e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008b22:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008b26:	e698      	b.n	800885a <_strtod_l+0x72>
 8008b28:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008b2a:	fb08 2101 	mla	r1, r8, r1, r2
 8008b2e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008b32:	920e      	str	r2, [sp, #56]	@ 0x38
 8008b34:	e7b5      	b.n	8008aa2 <_strtod_l+0x2ba>
 8008b36:	2a6e      	cmp	r2, #110	@ 0x6e
 8008b38:	e7da      	b.n	8008af0 <_strtod_l+0x308>
 8008b3a:	498c      	ldr	r1, [pc, #560]	@ (8008d6c <_strtod_l+0x584>)
 8008b3c:	a819      	add	r0, sp, #100	@ 0x64
 8008b3e:	f001 f9bf 	bl	8009ec0 <__match>
 8008b42:	2800      	cmp	r0, #0
 8008b44:	f43f aea4 	beq.w	8008890 <_strtod_l+0xa8>
 8008b48:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b4a:	4989      	ldr	r1, [pc, #548]	@ (8008d70 <_strtod_l+0x588>)
 8008b4c:	3b01      	subs	r3, #1
 8008b4e:	a819      	add	r0, sp, #100	@ 0x64
 8008b50:	9319      	str	r3, [sp, #100]	@ 0x64
 8008b52:	f001 f9b5 	bl	8009ec0 <__match>
 8008b56:	b910      	cbnz	r0, 8008b5e <_strtod_l+0x376>
 8008b58:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b5a:	3301      	adds	r3, #1
 8008b5c:	9319      	str	r3, [sp, #100]	@ 0x64
 8008b5e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8008d80 <_strtod_l+0x598>
 8008b62:	f04f 0a00 	mov.w	sl, #0
 8008b66:	e678      	b.n	800885a <_strtod_l+0x72>
 8008b68:	4882      	ldr	r0, [pc, #520]	@ (8008d74 <_strtod_l+0x58c>)
 8008b6a:	f000 fee5 	bl	8009938 <nan>
 8008b6e:	ec5b ab10 	vmov	sl, fp, d0
 8008b72:	e672      	b.n	800885a <_strtod_l+0x72>
 8008b74:	eba8 0309 	sub.w	r3, r8, r9
 8008b78:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008b7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b7c:	2f00      	cmp	r7, #0
 8008b7e:	bf08      	it	eq
 8008b80:	462f      	moveq	r7, r5
 8008b82:	2d10      	cmp	r5, #16
 8008b84:	462c      	mov	r4, r5
 8008b86:	bfa8      	it	ge
 8008b88:	2410      	movge	r4, #16
 8008b8a:	f7f7 fcc3 	bl	8000514 <__aeabi_ui2d>
 8008b8e:	2d09      	cmp	r5, #9
 8008b90:	4682      	mov	sl, r0
 8008b92:	468b      	mov	fp, r1
 8008b94:	dc13      	bgt.n	8008bbe <_strtod_l+0x3d6>
 8008b96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	f43f ae5e 	beq.w	800885a <_strtod_l+0x72>
 8008b9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ba0:	dd78      	ble.n	8008c94 <_strtod_l+0x4ac>
 8008ba2:	2b16      	cmp	r3, #22
 8008ba4:	dc5f      	bgt.n	8008c66 <_strtod_l+0x47e>
 8008ba6:	4974      	ldr	r1, [pc, #464]	@ (8008d78 <_strtod_l+0x590>)
 8008ba8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008bac:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008bb0:	4652      	mov	r2, sl
 8008bb2:	465b      	mov	r3, fp
 8008bb4:	f7f7 fd28 	bl	8000608 <__aeabi_dmul>
 8008bb8:	4682      	mov	sl, r0
 8008bba:	468b      	mov	fp, r1
 8008bbc:	e64d      	b.n	800885a <_strtod_l+0x72>
 8008bbe:	4b6e      	ldr	r3, [pc, #440]	@ (8008d78 <_strtod_l+0x590>)
 8008bc0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008bc4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008bc8:	f7f7 fd1e 	bl	8000608 <__aeabi_dmul>
 8008bcc:	4682      	mov	sl, r0
 8008bce:	9808      	ldr	r0, [sp, #32]
 8008bd0:	468b      	mov	fp, r1
 8008bd2:	f7f7 fc9f 	bl	8000514 <__aeabi_ui2d>
 8008bd6:	4602      	mov	r2, r0
 8008bd8:	460b      	mov	r3, r1
 8008bda:	4650      	mov	r0, sl
 8008bdc:	4659      	mov	r1, fp
 8008bde:	f7f7 fb5d 	bl	800029c <__adddf3>
 8008be2:	2d0f      	cmp	r5, #15
 8008be4:	4682      	mov	sl, r0
 8008be6:	468b      	mov	fp, r1
 8008be8:	ddd5      	ble.n	8008b96 <_strtod_l+0x3ae>
 8008bea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bec:	1b2c      	subs	r4, r5, r4
 8008bee:	441c      	add	r4, r3
 8008bf0:	2c00      	cmp	r4, #0
 8008bf2:	f340 8096 	ble.w	8008d22 <_strtod_l+0x53a>
 8008bf6:	f014 030f 	ands.w	r3, r4, #15
 8008bfa:	d00a      	beq.n	8008c12 <_strtod_l+0x42a>
 8008bfc:	495e      	ldr	r1, [pc, #376]	@ (8008d78 <_strtod_l+0x590>)
 8008bfe:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008c02:	4652      	mov	r2, sl
 8008c04:	465b      	mov	r3, fp
 8008c06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008c0a:	f7f7 fcfd 	bl	8000608 <__aeabi_dmul>
 8008c0e:	4682      	mov	sl, r0
 8008c10:	468b      	mov	fp, r1
 8008c12:	f034 040f 	bics.w	r4, r4, #15
 8008c16:	d073      	beq.n	8008d00 <_strtod_l+0x518>
 8008c18:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008c1c:	dd48      	ble.n	8008cb0 <_strtod_l+0x4c8>
 8008c1e:	2400      	movs	r4, #0
 8008c20:	46a0      	mov	r8, r4
 8008c22:	940a      	str	r4, [sp, #40]	@ 0x28
 8008c24:	46a1      	mov	r9, r4
 8008c26:	9a05      	ldr	r2, [sp, #20]
 8008c28:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8008d80 <_strtod_l+0x598>
 8008c2c:	2322      	movs	r3, #34	@ 0x22
 8008c2e:	6013      	str	r3, [r2, #0]
 8008c30:	f04f 0a00 	mov.w	sl, #0
 8008c34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	f43f ae0f 	beq.w	800885a <_strtod_l+0x72>
 8008c3c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008c3e:	9805      	ldr	r0, [sp, #20]
 8008c40:	f7ff f942 	bl	8007ec8 <_Bfree>
 8008c44:	9805      	ldr	r0, [sp, #20]
 8008c46:	4649      	mov	r1, r9
 8008c48:	f7ff f93e 	bl	8007ec8 <_Bfree>
 8008c4c:	9805      	ldr	r0, [sp, #20]
 8008c4e:	4641      	mov	r1, r8
 8008c50:	f7ff f93a 	bl	8007ec8 <_Bfree>
 8008c54:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008c56:	9805      	ldr	r0, [sp, #20]
 8008c58:	f7ff f936 	bl	8007ec8 <_Bfree>
 8008c5c:	9805      	ldr	r0, [sp, #20]
 8008c5e:	4621      	mov	r1, r4
 8008c60:	f7ff f932 	bl	8007ec8 <_Bfree>
 8008c64:	e5f9      	b.n	800885a <_strtod_l+0x72>
 8008c66:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c68:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008c6c:	4293      	cmp	r3, r2
 8008c6e:	dbbc      	blt.n	8008bea <_strtod_l+0x402>
 8008c70:	4c41      	ldr	r4, [pc, #260]	@ (8008d78 <_strtod_l+0x590>)
 8008c72:	f1c5 050f 	rsb	r5, r5, #15
 8008c76:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008c7a:	4652      	mov	r2, sl
 8008c7c:	465b      	mov	r3, fp
 8008c7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008c82:	f7f7 fcc1 	bl	8000608 <__aeabi_dmul>
 8008c86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c88:	1b5d      	subs	r5, r3, r5
 8008c8a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008c8e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008c92:	e78f      	b.n	8008bb4 <_strtod_l+0x3cc>
 8008c94:	3316      	adds	r3, #22
 8008c96:	dba8      	blt.n	8008bea <_strtod_l+0x402>
 8008c98:	4b37      	ldr	r3, [pc, #220]	@ (8008d78 <_strtod_l+0x590>)
 8008c9a:	eba9 0808 	sub.w	r8, r9, r8
 8008c9e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008ca2:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008ca6:	4650      	mov	r0, sl
 8008ca8:	4659      	mov	r1, fp
 8008caa:	f7f7 fdd7 	bl	800085c <__aeabi_ddiv>
 8008cae:	e783      	b.n	8008bb8 <_strtod_l+0x3d0>
 8008cb0:	4b32      	ldr	r3, [pc, #200]	@ (8008d7c <_strtod_l+0x594>)
 8008cb2:	9308      	str	r3, [sp, #32]
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	1124      	asrs	r4, r4, #4
 8008cb8:	4650      	mov	r0, sl
 8008cba:	4659      	mov	r1, fp
 8008cbc:	461e      	mov	r6, r3
 8008cbe:	2c01      	cmp	r4, #1
 8008cc0:	dc21      	bgt.n	8008d06 <_strtod_l+0x51e>
 8008cc2:	b10b      	cbz	r3, 8008cc8 <_strtod_l+0x4e0>
 8008cc4:	4682      	mov	sl, r0
 8008cc6:	468b      	mov	fp, r1
 8008cc8:	492c      	ldr	r1, [pc, #176]	@ (8008d7c <_strtod_l+0x594>)
 8008cca:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008cce:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008cd2:	4652      	mov	r2, sl
 8008cd4:	465b      	mov	r3, fp
 8008cd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008cda:	f7f7 fc95 	bl	8000608 <__aeabi_dmul>
 8008cde:	4b28      	ldr	r3, [pc, #160]	@ (8008d80 <_strtod_l+0x598>)
 8008ce0:	460a      	mov	r2, r1
 8008ce2:	400b      	ands	r3, r1
 8008ce4:	4927      	ldr	r1, [pc, #156]	@ (8008d84 <_strtod_l+0x59c>)
 8008ce6:	428b      	cmp	r3, r1
 8008ce8:	4682      	mov	sl, r0
 8008cea:	d898      	bhi.n	8008c1e <_strtod_l+0x436>
 8008cec:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008cf0:	428b      	cmp	r3, r1
 8008cf2:	bf86      	itte	hi
 8008cf4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8008d88 <_strtod_l+0x5a0>
 8008cf8:	f04f 3aff 	movhi.w	sl, #4294967295
 8008cfc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008d00:	2300      	movs	r3, #0
 8008d02:	9308      	str	r3, [sp, #32]
 8008d04:	e07a      	b.n	8008dfc <_strtod_l+0x614>
 8008d06:	07e2      	lsls	r2, r4, #31
 8008d08:	d505      	bpl.n	8008d16 <_strtod_l+0x52e>
 8008d0a:	9b08      	ldr	r3, [sp, #32]
 8008d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d10:	f7f7 fc7a 	bl	8000608 <__aeabi_dmul>
 8008d14:	2301      	movs	r3, #1
 8008d16:	9a08      	ldr	r2, [sp, #32]
 8008d18:	3208      	adds	r2, #8
 8008d1a:	3601      	adds	r6, #1
 8008d1c:	1064      	asrs	r4, r4, #1
 8008d1e:	9208      	str	r2, [sp, #32]
 8008d20:	e7cd      	b.n	8008cbe <_strtod_l+0x4d6>
 8008d22:	d0ed      	beq.n	8008d00 <_strtod_l+0x518>
 8008d24:	4264      	negs	r4, r4
 8008d26:	f014 020f 	ands.w	r2, r4, #15
 8008d2a:	d00a      	beq.n	8008d42 <_strtod_l+0x55a>
 8008d2c:	4b12      	ldr	r3, [pc, #72]	@ (8008d78 <_strtod_l+0x590>)
 8008d2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d32:	4650      	mov	r0, sl
 8008d34:	4659      	mov	r1, fp
 8008d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d3a:	f7f7 fd8f 	bl	800085c <__aeabi_ddiv>
 8008d3e:	4682      	mov	sl, r0
 8008d40:	468b      	mov	fp, r1
 8008d42:	1124      	asrs	r4, r4, #4
 8008d44:	d0dc      	beq.n	8008d00 <_strtod_l+0x518>
 8008d46:	2c1f      	cmp	r4, #31
 8008d48:	dd20      	ble.n	8008d8c <_strtod_l+0x5a4>
 8008d4a:	2400      	movs	r4, #0
 8008d4c:	46a0      	mov	r8, r4
 8008d4e:	940a      	str	r4, [sp, #40]	@ 0x28
 8008d50:	46a1      	mov	r9, r4
 8008d52:	9a05      	ldr	r2, [sp, #20]
 8008d54:	2322      	movs	r3, #34	@ 0x22
 8008d56:	f04f 0a00 	mov.w	sl, #0
 8008d5a:	f04f 0b00 	mov.w	fp, #0
 8008d5e:	6013      	str	r3, [r2, #0]
 8008d60:	e768      	b.n	8008c34 <_strtod_l+0x44c>
 8008d62:	bf00      	nop
 8008d64:	0800a6c1 	.word	0x0800a6c1
 8008d68:	0800a8d4 	.word	0x0800a8d4
 8008d6c:	0800a6b9 	.word	0x0800a6b9
 8008d70:	0800a6f0 	.word	0x0800a6f0
 8008d74:	0800aa7d 	.word	0x0800aa7d
 8008d78:	0800a808 	.word	0x0800a808
 8008d7c:	0800a7e0 	.word	0x0800a7e0
 8008d80:	7ff00000 	.word	0x7ff00000
 8008d84:	7ca00000 	.word	0x7ca00000
 8008d88:	7fefffff 	.word	0x7fefffff
 8008d8c:	f014 0310 	ands.w	r3, r4, #16
 8008d90:	bf18      	it	ne
 8008d92:	236a      	movne	r3, #106	@ 0x6a
 8008d94:	4ea9      	ldr	r6, [pc, #676]	@ (800903c <_strtod_l+0x854>)
 8008d96:	9308      	str	r3, [sp, #32]
 8008d98:	4650      	mov	r0, sl
 8008d9a:	4659      	mov	r1, fp
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	07e2      	lsls	r2, r4, #31
 8008da0:	d504      	bpl.n	8008dac <_strtod_l+0x5c4>
 8008da2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008da6:	f7f7 fc2f 	bl	8000608 <__aeabi_dmul>
 8008daa:	2301      	movs	r3, #1
 8008dac:	1064      	asrs	r4, r4, #1
 8008dae:	f106 0608 	add.w	r6, r6, #8
 8008db2:	d1f4      	bne.n	8008d9e <_strtod_l+0x5b6>
 8008db4:	b10b      	cbz	r3, 8008dba <_strtod_l+0x5d2>
 8008db6:	4682      	mov	sl, r0
 8008db8:	468b      	mov	fp, r1
 8008dba:	9b08      	ldr	r3, [sp, #32]
 8008dbc:	b1b3      	cbz	r3, 8008dec <_strtod_l+0x604>
 8008dbe:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008dc2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	4659      	mov	r1, fp
 8008dca:	dd0f      	ble.n	8008dec <_strtod_l+0x604>
 8008dcc:	2b1f      	cmp	r3, #31
 8008dce:	dd55      	ble.n	8008e7c <_strtod_l+0x694>
 8008dd0:	2b34      	cmp	r3, #52	@ 0x34
 8008dd2:	bfde      	ittt	le
 8008dd4:	f04f 33ff 	movle.w	r3, #4294967295
 8008dd8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008ddc:	4093      	lslle	r3, r2
 8008dde:	f04f 0a00 	mov.w	sl, #0
 8008de2:	bfcc      	ite	gt
 8008de4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008de8:	ea03 0b01 	andle.w	fp, r3, r1
 8008dec:	2200      	movs	r2, #0
 8008dee:	2300      	movs	r3, #0
 8008df0:	4650      	mov	r0, sl
 8008df2:	4659      	mov	r1, fp
 8008df4:	f7f7 fe70 	bl	8000ad8 <__aeabi_dcmpeq>
 8008df8:	2800      	cmp	r0, #0
 8008dfa:	d1a6      	bne.n	8008d4a <_strtod_l+0x562>
 8008dfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008dfe:	9300      	str	r3, [sp, #0]
 8008e00:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008e02:	9805      	ldr	r0, [sp, #20]
 8008e04:	462b      	mov	r3, r5
 8008e06:	463a      	mov	r2, r7
 8008e08:	f7ff f8c6 	bl	8007f98 <__s2b>
 8008e0c:	900a      	str	r0, [sp, #40]	@ 0x28
 8008e0e:	2800      	cmp	r0, #0
 8008e10:	f43f af05 	beq.w	8008c1e <_strtod_l+0x436>
 8008e14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e16:	2a00      	cmp	r2, #0
 8008e18:	eba9 0308 	sub.w	r3, r9, r8
 8008e1c:	bfa8      	it	ge
 8008e1e:	2300      	movge	r3, #0
 8008e20:	9312      	str	r3, [sp, #72]	@ 0x48
 8008e22:	2400      	movs	r4, #0
 8008e24:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008e28:	9316      	str	r3, [sp, #88]	@ 0x58
 8008e2a:	46a0      	mov	r8, r4
 8008e2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e2e:	9805      	ldr	r0, [sp, #20]
 8008e30:	6859      	ldr	r1, [r3, #4]
 8008e32:	f7ff f809 	bl	8007e48 <_Balloc>
 8008e36:	4681      	mov	r9, r0
 8008e38:	2800      	cmp	r0, #0
 8008e3a:	f43f aef4 	beq.w	8008c26 <_strtod_l+0x43e>
 8008e3e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e40:	691a      	ldr	r2, [r3, #16]
 8008e42:	3202      	adds	r2, #2
 8008e44:	f103 010c 	add.w	r1, r3, #12
 8008e48:	0092      	lsls	r2, r2, #2
 8008e4a:	300c      	adds	r0, #12
 8008e4c:	f7fe f899 	bl	8006f82 <memcpy>
 8008e50:	ec4b ab10 	vmov	d0, sl, fp
 8008e54:	9805      	ldr	r0, [sp, #20]
 8008e56:	aa1c      	add	r2, sp, #112	@ 0x70
 8008e58:	a91b      	add	r1, sp, #108	@ 0x6c
 8008e5a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008e5e:	f7ff fbd7 	bl	8008610 <__d2b>
 8008e62:	901a      	str	r0, [sp, #104]	@ 0x68
 8008e64:	2800      	cmp	r0, #0
 8008e66:	f43f aede 	beq.w	8008c26 <_strtod_l+0x43e>
 8008e6a:	9805      	ldr	r0, [sp, #20]
 8008e6c:	2101      	movs	r1, #1
 8008e6e:	f7ff f929 	bl	80080c4 <__i2b>
 8008e72:	4680      	mov	r8, r0
 8008e74:	b948      	cbnz	r0, 8008e8a <_strtod_l+0x6a2>
 8008e76:	f04f 0800 	mov.w	r8, #0
 8008e7a:	e6d4      	b.n	8008c26 <_strtod_l+0x43e>
 8008e7c:	f04f 32ff 	mov.w	r2, #4294967295
 8008e80:	fa02 f303 	lsl.w	r3, r2, r3
 8008e84:	ea03 0a0a 	and.w	sl, r3, sl
 8008e88:	e7b0      	b.n	8008dec <_strtod_l+0x604>
 8008e8a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008e8c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008e8e:	2d00      	cmp	r5, #0
 8008e90:	bfab      	itete	ge
 8008e92:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008e94:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008e96:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008e98:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008e9a:	bfac      	ite	ge
 8008e9c:	18ef      	addge	r7, r5, r3
 8008e9e:	1b5e      	sublt	r6, r3, r5
 8008ea0:	9b08      	ldr	r3, [sp, #32]
 8008ea2:	1aed      	subs	r5, r5, r3
 8008ea4:	4415      	add	r5, r2
 8008ea6:	4b66      	ldr	r3, [pc, #408]	@ (8009040 <_strtod_l+0x858>)
 8008ea8:	3d01      	subs	r5, #1
 8008eaa:	429d      	cmp	r5, r3
 8008eac:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008eb0:	da50      	bge.n	8008f54 <_strtod_l+0x76c>
 8008eb2:	1b5b      	subs	r3, r3, r5
 8008eb4:	2b1f      	cmp	r3, #31
 8008eb6:	eba2 0203 	sub.w	r2, r2, r3
 8008eba:	f04f 0101 	mov.w	r1, #1
 8008ebe:	dc3d      	bgt.n	8008f3c <_strtod_l+0x754>
 8008ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8008ec4:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	9310      	str	r3, [sp, #64]	@ 0x40
 8008eca:	18bd      	adds	r5, r7, r2
 8008ecc:	9b08      	ldr	r3, [sp, #32]
 8008ece:	42af      	cmp	r7, r5
 8008ed0:	4416      	add	r6, r2
 8008ed2:	441e      	add	r6, r3
 8008ed4:	463b      	mov	r3, r7
 8008ed6:	bfa8      	it	ge
 8008ed8:	462b      	movge	r3, r5
 8008eda:	42b3      	cmp	r3, r6
 8008edc:	bfa8      	it	ge
 8008ede:	4633      	movge	r3, r6
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	bfc2      	ittt	gt
 8008ee4:	1aed      	subgt	r5, r5, r3
 8008ee6:	1af6      	subgt	r6, r6, r3
 8008ee8:	1aff      	subgt	r7, r7, r3
 8008eea:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	dd16      	ble.n	8008f1e <_strtod_l+0x736>
 8008ef0:	4641      	mov	r1, r8
 8008ef2:	9805      	ldr	r0, [sp, #20]
 8008ef4:	461a      	mov	r2, r3
 8008ef6:	f7ff f9a5 	bl	8008244 <__pow5mult>
 8008efa:	4680      	mov	r8, r0
 8008efc:	2800      	cmp	r0, #0
 8008efe:	d0ba      	beq.n	8008e76 <_strtod_l+0x68e>
 8008f00:	4601      	mov	r1, r0
 8008f02:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008f04:	9805      	ldr	r0, [sp, #20]
 8008f06:	f7ff f8f3 	bl	80080f0 <__multiply>
 8008f0a:	900e      	str	r0, [sp, #56]	@ 0x38
 8008f0c:	2800      	cmp	r0, #0
 8008f0e:	f43f ae8a 	beq.w	8008c26 <_strtod_l+0x43e>
 8008f12:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008f14:	9805      	ldr	r0, [sp, #20]
 8008f16:	f7fe ffd7 	bl	8007ec8 <_Bfree>
 8008f1a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008f1c:	931a      	str	r3, [sp, #104]	@ 0x68
 8008f1e:	2d00      	cmp	r5, #0
 8008f20:	dc1d      	bgt.n	8008f5e <_strtod_l+0x776>
 8008f22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	dd23      	ble.n	8008f70 <_strtod_l+0x788>
 8008f28:	4649      	mov	r1, r9
 8008f2a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008f2c:	9805      	ldr	r0, [sp, #20]
 8008f2e:	f7ff f989 	bl	8008244 <__pow5mult>
 8008f32:	4681      	mov	r9, r0
 8008f34:	b9e0      	cbnz	r0, 8008f70 <_strtod_l+0x788>
 8008f36:	f04f 0900 	mov.w	r9, #0
 8008f3a:	e674      	b.n	8008c26 <_strtod_l+0x43e>
 8008f3c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008f40:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008f44:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008f48:	35e2      	adds	r5, #226	@ 0xe2
 8008f4a:	fa01 f305 	lsl.w	r3, r1, r5
 8008f4e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008f50:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008f52:	e7ba      	b.n	8008eca <_strtod_l+0x6e2>
 8008f54:	2300      	movs	r3, #0
 8008f56:	9310      	str	r3, [sp, #64]	@ 0x40
 8008f58:	2301      	movs	r3, #1
 8008f5a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008f5c:	e7b5      	b.n	8008eca <_strtod_l+0x6e2>
 8008f5e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008f60:	9805      	ldr	r0, [sp, #20]
 8008f62:	462a      	mov	r2, r5
 8008f64:	f7ff f9c8 	bl	80082f8 <__lshift>
 8008f68:	901a      	str	r0, [sp, #104]	@ 0x68
 8008f6a:	2800      	cmp	r0, #0
 8008f6c:	d1d9      	bne.n	8008f22 <_strtod_l+0x73a>
 8008f6e:	e65a      	b.n	8008c26 <_strtod_l+0x43e>
 8008f70:	2e00      	cmp	r6, #0
 8008f72:	dd07      	ble.n	8008f84 <_strtod_l+0x79c>
 8008f74:	4649      	mov	r1, r9
 8008f76:	9805      	ldr	r0, [sp, #20]
 8008f78:	4632      	mov	r2, r6
 8008f7a:	f7ff f9bd 	bl	80082f8 <__lshift>
 8008f7e:	4681      	mov	r9, r0
 8008f80:	2800      	cmp	r0, #0
 8008f82:	d0d8      	beq.n	8008f36 <_strtod_l+0x74e>
 8008f84:	2f00      	cmp	r7, #0
 8008f86:	dd08      	ble.n	8008f9a <_strtod_l+0x7b2>
 8008f88:	4641      	mov	r1, r8
 8008f8a:	9805      	ldr	r0, [sp, #20]
 8008f8c:	463a      	mov	r2, r7
 8008f8e:	f7ff f9b3 	bl	80082f8 <__lshift>
 8008f92:	4680      	mov	r8, r0
 8008f94:	2800      	cmp	r0, #0
 8008f96:	f43f ae46 	beq.w	8008c26 <_strtod_l+0x43e>
 8008f9a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008f9c:	9805      	ldr	r0, [sp, #20]
 8008f9e:	464a      	mov	r2, r9
 8008fa0:	f7ff fa32 	bl	8008408 <__mdiff>
 8008fa4:	4604      	mov	r4, r0
 8008fa6:	2800      	cmp	r0, #0
 8008fa8:	f43f ae3d 	beq.w	8008c26 <_strtod_l+0x43e>
 8008fac:	68c3      	ldr	r3, [r0, #12]
 8008fae:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	60c3      	str	r3, [r0, #12]
 8008fb4:	4641      	mov	r1, r8
 8008fb6:	f7ff fa0b 	bl	80083d0 <__mcmp>
 8008fba:	2800      	cmp	r0, #0
 8008fbc:	da46      	bge.n	800904c <_strtod_l+0x864>
 8008fbe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008fc0:	ea53 030a 	orrs.w	r3, r3, sl
 8008fc4:	d16c      	bne.n	80090a0 <_strtod_l+0x8b8>
 8008fc6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d168      	bne.n	80090a0 <_strtod_l+0x8b8>
 8008fce:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008fd2:	0d1b      	lsrs	r3, r3, #20
 8008fd4:	051b      	lsls	r3, r3, #20
 8008fd6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008fda:	d961      	bls.n	80090a0 <_strtod_l+0x8b8>
 8008fdc:	6963      	ldr	r3, [r4, #20]
 8008fde:	b913      	cbnz	r3, 8008fe6 <_strtod_l+0x7fe>
 8008fe0:	6923      	ldr	r3, [r4, #16]
 8008fe2:	2b01      	cmp	r3, #1
 8008fe4:	dd5c      	ble.n	80090a0 <_strtod_l+0x8b8>
 8008fe6:	4621      	mov	r1, r4
 8008fe8:	2201      	movs	r2, #1
 8008fea:	9805      	ldr	r0, [sp, #20]
 8008fec:	f7ff f984 	bl	80082f8 <__lshift>
 8008ff0:	4641      	mov	r1, r8
 8008ff2:	4604      	mov	r4, r0
 8008ff4:	f7ff f9ec 	bl	80083d0 <__mcmp>
 8008ff8:	2800      	cmp	r0, #0
 8008ffa:	dd51      	ble.n	80090a0 <_strtod_l+0x8b8>
 8008ffc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009000:	9a08      	ldr	r2, [sp, #32]
 8009002:	0d1b      	lsrs	r3, r3, #20
 8009004:	051b      	lsls	r3, r3, #20
 8009006:	2a00      	cmp	r2, #0
 8009008:	d06b      	beq.n	80090e2 <_strtod_l+0x8fa>
 800900a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800900e:	d868      	bhi.n	80090e2 <_strtod_l+0x8fa>
 8009010:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009014:	f67f ae9d 	bls.w	8008d52 <_strtod_l+0x56a>
 8009018:	4b0a      	ldr	r3, [pc, #40]	@ (8009044 <_strtod_l+0x85c>)
 800901a:	4650      	mov	r0, sl
 800901c:	4659      	mov	r1, fp
 800901e:	2200      	movs	r2, #0
 8009020:	f7f7 faf2 	bl	8000608 <__aeabi_dmul>
 8009024:	4b08      	ldr	r3, [pc, #32]	@ (8009048 <_strtod_l+0x860>)
 8009026:	400b      	ands	r3, r1
 8009028:	4682      	mov	sl, r0
 800902a:	468b      	mov	fp, r1
 800902c:	2b00      	cmp	r3, #0
 800902e:	f47f ae05 	bne.w	8008c3c <_strtod_l+0x454>
 8009032:	9a05      	ldr	r2, [sp, #20]
 8009034:	2322      	movs	r3, #34	@ 0x22
 8009036:	6013      	str	r3, [r2, #0]
 8009038:	e600      	b.n	8008c3c <_strtod_l+0x454>
 800903a:	bf00      	nop
 800903c:	0800a900 	.word	0x0800a900
 8009040:	fffffc02 	.word	0xfffffc02
 8009044:	39500000 	.word	0x39500000
 8009048:	7ff00000 	.word	0x7ff00000
 800904c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009050:	d165      	bne.n	800911e <_strtod_l+0x936>
 8009052:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009054:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009058:	b35a      	cbz	r2, 80090b2 <_strtod_l+0x8ca>
 800905a:	4a9f      	ldr	r2, [pc, #636]	@ (80092d8 <_strtod_l+0xaf0>)
 800905c:	4293      	cmp	r3, r2
 800905e:	d12b      	bne.n	80090b8 <_strtod_l+0x8d0>
 8009060:	9b08      	ldr	r3, [sp, #32]
 8009062:	4651      	mov	r1, sl
 8009064:	b303      	cbz	r3, 80090a8 <_strtod_l+0x8c0>
 8009066:	4b9d      	ldr	r3, [pc, #628]	@ (80092dc <_strtod_l+0xaf4>)
 8009068:	465a      	mov	r2, fp
 800906a:	4013      	ands	r3, r2
 800906c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009070:	f04f 32ff 	mov.w	r2, #4294967295
 8009074:	d81b      	bhi.n	80090ae <_strtod_l+0x8c6>
 8009076:	0d1b      	lsrs	r3, r3, #20
 8009078:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800907c:	fa02 f303 	lsl.w	r3, r2, r3
 8009080:	4299      	cmp	r1, r3
 8009082:	d119      	bne.n	80090b8 <_strtod_l+0x8d0>
 8009084:	4b96      	ldr	r3, [pc, #600]	@ (80092e0 <_strtod_l+0xaf8>)
 8009086:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009088:	429a      	cmp	r2, r3
 800908a:	d102      	bne.n	8009092 <_strtod_l+0x8aa>
 800908c:	3101      	adds	r1, #1
 800908e:	f43f adca 	beq.w	8008c26 <_strtod_l+0x43e>
 8009092:	4b92      	ldr	r3, [pc, #584]	@ (80092dc <_strtod_l+0xaf4>)
 8009094:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009096:	401a      	ands	r2, r3
 8009098:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800909c:	f04f 0a00 	mov.w	sl, #0
 80090a0:	9b08      	ldr	r3, [sp, #32]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d1b8      	bne.n	8009018 <_strtod_l+0x830>
 80090a6:	e5c9      	b.n	8008c3c <_strtod_l+0x454>
 80090a8:	f04f 33ff 	mov.w	r3, #4294967295
 80090ac:	e7e8      	b.n	8009080 <_strtod_l+0x898>
 80090ae:	4613      	mov	r3, r2
 80090b0:	e7e6      	b.n	8009080 <_strtod_l+0x898>
 80090b2:	ea53 030a 	orrs.w	r3, r3, sl
 80090b6:	d0a1      	beq.n	8008ffc <_strtod_l+0x814>
 80090b8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80090ba:	b1db      	cbz	r3, 80090f4 <_strtod_l+0x90c>
 80090bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80090be:	4213      	tst	r3, r2
 80090c0:	d0ee      	beq.n	80090a0 <_strtod_l+0x8b8>
 80090c2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80090c4:	9a08      	ldr	r2, [sp, #32]
 80090c6:	4650      	mov	r0, sl
 80090c8:	4659      	mov	r1, fp
 80090ca:	b1bb      	cbz	r3, 80090fc <_strtod_l+0x914>
 80090cc:	f7ff fb6e 	bl	80087ac <sulp>
 80090d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80090d4:	ec53 2b10 	vmov	r2, r3, d0
 80090d8:	f7f7 f8e0 	bl	800029c <__adddf3>
 80090dc:	4682      	mov	sl, r0
 80090de:	468b      	mov	fp, r1
 80090e0:	e7de      	b.n	80090a0 <_strtod_l+0x8b8>
 80090e2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80090e6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80090ea:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80090ee:	f04f 3aff 	mov.w	sl, #4294967295
 80090f2:	e7d5      	b.n	80090a0 <_strtod_l+0x8b8>
 80090f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80090f6:	ea13 0f0a 	tst.w	r3, sl
 80090fa:	e7e1      	b.n	80090c0 <_strtod_l+0x8d8>
 80090fc:	f7ff fb56 	bl	80087ac <sulp>
 8009100:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009104:	ec53 2b10 	vmov	r2, r3, d0
 8009108:	f7f7 f8c6 	bl	8000298 <__aeabi_dsub>
 800910c:	2200      	movs	r2, #0
 800910e:	2300      	movs	r3, #0
 8009110:	4682      	mov	sl, r0
 8009112:	468b      	mov	fp, r1
 8009114:	f7f7 fce0 	bl	8000ad8 <__aeabi_dcmpeq>
 8009118:	2800      	cmp	r0, #0
 800911a:	d0c1      	beq.n	80090a0 <_strtod_l+0x8b8>
 800911c:	e619      	b.n	8008d52 <_strtod_l+0x56a>
 800911e:	4641      	mov	r1, r8
 8009120:	4620      	mov	r0, r4
 8009122:	f7ff facd 	bl	80086c0 <__ratio>
 8009126:	ec57 6b10 	vmov	r6, r7, d0
 800912a:	2200      	movs	r2, #0
 800912c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009130:	4630      	mov	r0, r6
 8009132:	4639      	mov	r1, r7
 8009134:	f7f7 fce4 	bl	8000b00 <__aeabi_dcmple>
 8009138:	2800      	cmp	r0, #0
 800913a:	d06f      	beq.n	800921c <_strtod_l+0xa34>
 800913c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800913e:	2b00      	cmp	r3, #0
 8009140:	d17a      	bne.n	8009238 <_strtod_l+0xa50>
 8009142:	f1ba 0f00 	cmp.w	sl, #0
 8009146:	d158      	bne.n	80091fa <_strtod_l+0xa12>
 8009148:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800914a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800914e:	2b00      	cmp	r3, #0
 8009150:	d15a      	bne.n	8009208 <_strtod_l+0xa20>
 8009152:	4b64      	ldr	r3, [pc, #400]	@ (80092e4 <_strtod_l+0xafc>)
 8009154:	2200      	movs	r2, #0
 8009156:	4630      	mov	r0, r6
 8009158:	4639      	mov	r1, r7
 800915a:	f7f7 fcc7 	bl	8000aec <__aeabi_dcmplt>
 800915e:	2800      	cmp	r0, #0
 8009160:	d159      	bne.n	8009216 <_strtod_l+0xa2e>
 8009162:	4630      	mov	r0, r6
 8009164:	4639      	mov	r1, r7
 8009166:	4b60      	ldr	r3, [pc, #384]	@ (80092e8 <_strtod_l+0xb00>)
 8009168:	2200      	movs	r2, #0
 800916a:	f7f7 fa4d 	bl	8000608 <__aeabi_dmul>
 800916e:	4606      	mov	r6, r0
 8009170:	460f      	mov	r7, r1
 8009172:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009176:	9606      	str	r6, [sp, #24]
 8009178:	9307      	str	r3, [sp, #28]
 800917a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800917e:	4d57      	ldr	r5, [pc, #348]	@ (80092dc <_strtod_l+0xaf4>)
 8009180:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009184:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009186:	401d      	ands	r5, r3
 8009188:	4b58      	ldr	r3, [pc, #352]	@ (80092ec <_strtod_l+0xb04>)
 800918a:	429d      	cmp	r5, r3
 800918c:	f040 80b2 	bne.w	80092f4 <_strtod_l+0xb0c>
 8009190:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009192:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009196:	ec4b ab10 	vmov	d0, sl, fp
 800919a:	f7ff f9c9 	bl	8008530 <__ulp>
 800919e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80091a2:	ec51 0b10 	vmov	r0, r1, d0
 80091a6:	f7f7 fa2f 	bl	8000608 <__aeabi_dmul>
 80091aa:	4652      	mov	r2, sl
 80091ac:	465b      	mov	r3, fp
 80091ae:	f7f7 f875 	bl	800029c <__adddf3>
 80091b2:	460b      	mov	r3, r1
 80091b4:	4949      	ldr	r1, [pc, #292]	@ (80092dc <_strtod_l+0xaf4>)
 80091b6:	4a4e      	ldr	r2, [pc, #312]	@ (80092f0 <_strtod_l+0xb08>)
 80091b8:	4019      	ands	r1, r3
 80091ba:	4291      	cmp	r1, r2
 80091bc:	4682      	mov	sl, r0
 80091be:	d942      	bls.n	8009246 <_strtod_l+0xa5e>
 80091c0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80091c2:	4b47      	ldr	r3, [pc, #284]	@ (80092e0 <_strtod_l+0xaf8>)
 80091c4:	429a      	cmp	r2, r3
 80091c6:	d103      	bne.n	80091d0 <_strtod_l+0x9e8>
 80091c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80091ca:	3301      	adds	r3, #1
 80091cc:	f43f ad2b 	beq.w	8008c26 <_strtod_l+0x43e>
 80091d0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80092e0 <_strtod_l+0xaf8>
 80091d4:	f04f 3aff 	mov.w	sl, #4294967295
 80091d8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80091da:	9805      	ldr	r0, [sp, #20]
 80091dc:	f7fe fe74 	bl	8007ec8 <_Bfree>
 80091e0:	9805      	ldr	r0, [sp, #20]
 80091e2:	4649      	mov	r1, r9
 80091e4:	f7fe fe70 	bl	8007ec8 <_Bfree>
 80091e8:	9805      	ldr	r0, [sp, #20]
 80091ea:	4641      	mov	r1, r8
 80091ec:	f7fe fe6c 	bl	8007ec8 <_Bfree>
 80091f0:	9805      	ldr	r0, [sp, #20]
 80091f2:	4621      	mov	r1, r4
 80091f4:	f7fe fe68 	bl	8007ec8 <_Bfree>
 80091f8:	e618      	b.n	8008e2c <_strtod_l+0x644>
 80091fa:	f1ba 0f01 	cmp.w	sl, #1
 80091fe:	d103      	bne.n	8009208 <_strtod_l+0xa20>
 8009200:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009202:	2b00      	cmp	r3, #0
 8009204:	f43f ada5 	beq.w	8008d52 <_strtod_l+0x56a>
 8009208:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80092b8 <_strtod_l+0xad0>
 800920c:	4f35      	ldr	r7, [pc, #212]	@ (80092e4 <_strtod_l+0xafc>)
 800920e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009212:	2600      	movs	r6, #0
 8009214:	e7b1      	b.n	800917a <_strtod_l+0x992>
 8009216:	4f34      	ldr	r7, [pc, #208]	@ (80092e8 <_strtod_l+0xb00>)
 8009218:	2600      	movs	r6, #0
 800921a:	e7aa      	b.n	8009172 <_strtod_l+0x98a>
 800921c:	4b32      	ldr	r3, [pc, #200]	@ (80092e8 <_strtod_l+0xb00>)
 800921e:	4630      	mov	r0, r6
 8009220:	4639      	mov	r1, r7
 8009222:	2200      	movs	r2, #0
 8009224:	f7f7 f9f0 	bl	8000608 <__aeabi_dmul>
 8009228:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800922a:	4606      	mov	r6, r0
 800922c:	460f      	mov	r7, r1
 800922e:	2b00      	cmp	r3, #0
 8009230:	d09f      	beq.n	8009172 <_strtod_l+0x98a>
 8009232:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009236:	e7a0      	b.n	800917a <_strtod_l+0x992>
 8009238:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80092c0 <_strtod_l+0xad8>
 800923c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009240:	ec57 6b17 	vmov	r6, r7, d7
 8009244:	e799      	b.n	800917a <_strtod_l+0x992>
 8009246:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800924a:	9b08      	ldr	r3, [sp, #32]
 800924c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009250:	2b00      	cmp	r3, #0
 8009252:	d1c1      	bne.n	80091d8 <_strtod_l+0x9f0>
 8009254:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009258:	0d1b      	lsrs	r3, r3, #20
 800925a:	051b      	lsls	r3, r3, #20
 800925c:	429d      	cmp	r5, r3
 800925e:	d1bb      	bne.n	80091d8 <_strtod_l+0x9f0>
 8009260:	4630      	mov	r0, r6
 8009262:	4639      	mov	r1, r7
 8009264:	f7f7 fd30 	bl	8000cc8 <__aeabi_d2lz>
 8009268:	f7f7 f9a0 	bl	80005ac <__aeabi_l2d>
 800926c:	4602      	mov	r2, r0
 800926e:	460b      	mov	r3, r1
 8009270:	4630      	mov	r0, r6
 8009272:	4639      	mov	r1, r7
 8009274:	f7f7 f810 	bl	8000298 <__aeabi_dsub>
 8009278:	460b      	mov	r3, r1
 800927a:	4602      	mov	r2, r0
 800927c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009280:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009284:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009286:	ea46 060a 	orr.w	r6, r6, sl
 800928a:	431e      	orrs	r6, r3
 800928c:	d06f      	beq.n	800936e <_strtod_l+0xb86>
 800928e:	a30e      	add	r3, pc, #56	@ (adr r3, 80092c8 <_strtod_l+0xae0>)
 8009290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009294:	f7f7 fc2a 	bl	8000aec <__aeabi_dcmplt>
 8009298:	2800      	cmp	r0, #0
 800929a:	f47f accf 	bne.w	8008c3c <_strtod_l+0x454>
 800929e:	a30c      	add	r3, pc, #48	@ (adr r3, 80092d0 <_strtod_l+0xae8>)
 80092a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80092a8:	f7f7 fc3e 	bl	8000b28 <__aeabi_dcmpgt>
 80092ac:	2800      	cmp	r0, #0
 80092ae:	d093      	beq.n	80091d8 <_strtod_l+0x9f0>
 80092b0:	e4c4      	b.n	8008c3c <_strtod_l+0x454>
 80092b2:	bf00      	nop
 80092b4:	f3af 8000 	nop.w
 80092b8:	00000000 	.word	0x00000000
 80092bc:	bff00000 	.word	0xbff00000
 80092c0:	00000000 	.word	0x00000000
 80092c4:	3ff00000 	.word	0x3ff00000
 80092c8:	94a03595 	.word	0x94a03595
 80092cc:	3fdfffff 	.word	0x3fdfffff
 80092d0:	35afe535 	.word	0x35afe535
 80092d4:	3fe00000 	.word	0x3fe00000
 80092d8:	000fffff 	.word	0x000fffff
 80092dc:	7ff00000 	.word	0x7ff00000
 80092e0:	7fefffff 	.word	0x7fefffff
 80092e4:	3ff00000 	.word	0x3ff00000
 80092e8:	3fe00000 	.word	0x3fe00000
 80092ec:	7fe00000 	.word	0x7fe00000
 80092f0:	7c9fffff 	.word	0x7c9fffff
 80092f4:	9b08      	ldr	r3, [sp, #32]
 80092f6:	b323      	cbz	r3, 8009342 <_strtod_l+0xb5a>
 80092f8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80092fc:	d821      	bhi.n	8009342 <_strtod_l+0xb5a>
 80092fe:	a328      	add	r3, pc, #160	@ (adr r3, 80093a0 <_strtod_l+0xbb8>)
 8009300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009304:	4630      	mov	r0, r6
 8009306:	4639      	mov	r1, r7
 8009308:	f7f7 fbfa 	bl	8000b00 <__aeabi_dcmple>
 800930c:	b1a0      	cbz	r0, 8009338 <_strtod_l+0xb50>
 800930e:	4639      	mov	r1, r7
 8009310:	4630      	mov	r0, r6
 8009312:	f7f7 fc51 	bl	8000bb8 <__aeabi_d2uiz>
 8009316:	2801      	cmp	r0, #1
 8009318:	bf38      	it	cc
 800931a:	2001      	movcc	r0, #1
 800931c:	f7f7 f8fa 	bl	8000514 <__aeabi_ui2d>
 8009320:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009322:	4606      	mov	r6, r0
 8009324:	460f      	mov	r7, r1
 8009326:	b9fb      	cbnz	r3, 8009368 <_strtod_l+0xb80>
 8009328:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800932c:	9014      	str	r0, [sp, #80]	@ 0x50
 800932e:	9315      	str	r3, [sp, #84]	@ 0x54
 8009330:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009334:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009338:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800933a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800933e:	1b5b      	subs	r3, r3, r5
 8009340:	9311      	str	r3, [sp, #68]	@ 0x44
 8009342:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009346:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800934a:	f7ff f8f1 	bl	8008530 <__ulp>
 800934e:	4650      	mov	r0, sl
 8009350:	ec53 2b10 	vmov	r2, r3, d0
 8009354:	4659      	mov	r1, fp
 8009356:	f7f7 f957 	bl	8000608 <__aeabi_dmul>
 800935a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800935e:	f7f6 ff9d 	bl	800029c <__adddf3>
 8009362:	4682      	mov	sl, r0
 8009364:	468b      	mov	fp, r1
 8009366:	e770      	b.n	800924a <_strtod_l+0xa62>
 8009368:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800936c:	e7e0      	b.n	8009330 <_strtod_l+0xb48>
 800936e:	a30e      	add	r3, pc, #56	@ (adr r3, 80093a8 <_strtod_l+0xbc0>)
 8009370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009374:	f7f7 fbba 	bl	8000aec <__aeabi_dcmplt>
 8009378:	e798      	b.n	80092ac <_strtod_l+0xac4>
 800937a:	2300      	movs	r3, #0
 800937c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800937e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009380:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009382:	6013      	str	r3, [r2, #0]
 8009384:	f7ff ba6d 	b.w	8008862 <_strtod_l+0x7a>
 8009388:	2a65      	cmp	r2, #101	@ 0x65
 800938a:	f43f ab66 	beq.w	8008a5a <_strtod_l+0x272>
 800938e:	2a45      	cmp	r2, #69	@ 0x45
 8009390:	f43f ab63 	beq.w	8008a5a <_strtod_l+0x272>
 8009394:	2301      	movs	r3, #1
 8009396:	f7ff bb9e 	b.w	8008ad6 <_strtod_l+0x2ee>
 800939a:	bf00      	nop
 800939c:	f3af 8000 	nop.w
 80093a0:	ffc00000 	.word	0xffc00000
 80093a4:	41dfffff 	.word	0x41dfffff
 80093a8:	94a03595 	.word	0x94a03595
 80093ac:	3fcfffff 	.word	0x3fcfffff

080093b0 <_strtod_r>:
 80093b0:	4b01      	ldr	r3, [pc, #4]	@ (80093b8 <_strtod_r+0x8>)
 80093b2:	f7ff ba19 	b.w	80087e8 <_strtod_l>
 80093b6:	bf00      	nop
 80093b8:	20000068 	.word	0x20000068

080093bc <_strtol_l.constprop.0>:
 80093bc:	2b24      	cmp	r3, #36	@ 0x24
 80093be:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093c2:	4686      	mov	lr, r0
 80093c4:	4690      	mov	r8, r2
 80093c6:	d801      	bhi.n	80093cc <_strtol_l.constprop.0+0x10>
 80093c8:	2b01      	cmp	r3, #1
 80093ca:	d106      	bne.n	80093da <_strtol_l.constprop.0+0x1e>
 80093cc:	f7fd fdac 	bl	8006f28 <__errno>
 80093d0:	2316      	movs	r3, #22
 80093d2:	6003      	str	r3, [r0, #0]
 80093d4:	2000      	movs	r0, #0
 80093d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093da:	4834      	ldr	r0, [pc, #208]	@ (80094ac <_strtol_l.constprop.0+0xf0>)
 80093dc:	460d      	mov	r5, r1
 80093de:	462a      	mov	r2, r5
 80093e0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80093e4:	5d06      	ldrb	r6, [r0, r4]
 80093e6:	f016 0608 	ands.w	r6, r6, #8
 80093ea:	d1f8      	bne.n	80093de <_strtol_l.constprop.0+0x22>
 80093ec:	2c2d      	cmp	r4, #45	@ 0x2d
 80093ee:	d12d      	bne.n	800944c <_strtol_l.constprop.0+0x90>
 80093f0:	782c      	ldrb	r4, [r5, #0]
 80093f2:	2601      	movs	r6, #1
 80093f4:	1c95      	adds	r5, r2, #2
 80093f6:	f033 0210 	bics.w	r2, r3, #16
 80093fa:	d109      	bne.n	8009410 <_strtol_l.constprop.0+0x54>
 80093fc:	2c30      	cmp	r4, #48	@ 0x30
 80093fe:	d12a      	bne.n	8009456 <_strtol_l.constprop.0+0x9a>
 8009400:	782a      	ldrb	r2, [r5, #0]
 8009402:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009406:	2a58      	cmp	r2, #88	@ 0x58
 8009408:	d125      	bne.n	8009456 <_strtol_l.constprop.0+0x9a>
 800940a:	786c      	ldrb	r4, [r5, #1]
 800940c:	2310      	movs	r3, #16
 800940e:	3502      	adds	r5, #2
 8009410:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009414:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009418:	2200      	movs	r2, #0
 800941a:	fbbc f9f3 	udiv	r9, ip, r3
 800941e:	4610      	mov	r0, r2
 8009420:	fb03 ca19 	mls	sl, r3, r9, ip
 8009424:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009428:	2f09      	cmp	r7, #9
 800942a:	d81b      	bhi.n	8009464 <_strtol_l.constprop.0+0xa8>
 800942c:	463c      	mov	r4, r7
 800942e:	42a3      	cmp	r3, r4
 8009430:	dd27      	ble.n	8009482 <_strtol_l.constprop.0+0xc6>
 8009432:	1c57      	adds	r7, r2, #1
 8009434:	d007      	beq.n	8009446 <_strtol_l.constprop.0+0x8a>
 8009436:	4581      	cmp	r9, r0
 8009438:	d320      	bcc.n	800947c <_strtol_l.constprop.0+0xc0>
 800943a:	d101      	bne.n	8009440 <_strtol_l.constprop.0+0x84>
 800943c:	45a2      	cmp	sl, r4
 800943e:	db1d      	blt.n	800947c <_strtol_l.constprop.0+0xc0>
 8009440:	fb00 4003 	mla	r0, r0, r3, r4
 8009444:	2201      	movs	r2, #1
 8009446:	f815 4b01 	ldrb.w	r4, [r5], #1
 800944a:	e7eb      	b.n	8009424 <_strtol_l.constprop.0+0x68>
 800944c:	2c2b      	cmp	r4, #43	@ 0x2b
 800944e:	bf04      	itt	eq
 8009450:	782c      	ldrbeq	r4, [r5, #0]
 8009452:	1c95      	addeq	r5, r2, #2
 8009454:	e7cf      	b.n	80093f6 <_strtol_l.constprop.0+0x3a>
 8009456:	2b00      	cmp	r3, #0
 8009458:	d1da      	bne.n	8009410 <_strtol_l.constprop.0+0x54>
 800945a:	2c30      	cmp	r4, #48	@ 0x30
 800945c:	bf0c      	ite	eq
 800945e:	2308      	moveq	r3, #8
 8009460:	230a      	movne	r3, #10
 8009462:	e7d5      	b.n	8009410 <_strtol_l.constprop.0+0x54>
 8009464:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009468:	2f19      	cmp	r7, #25
 800946a:	d801      	bhi.n	8009470 <_strtol_l.constprop.0+0xb4>
 800946c:	3c37      	subs	r4, #55	@ 0x37
 800946e:	e7de      	b.n	800942e <_strtol_l.constprop.0+0x72>
 8009470:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009474:	2f19      	cmp	r7, #25
 8009476:	d804      	bhi.n	8009482 <_strtol_l.constprop.0+0xc6>
 8009478:	3c57      	subs	r4, #87	@ 0x57
 800947a:	e7d8      	b.n	800942e <_strtol_l.constprop.0+0x72>
 800947c:	f04f 32ff 	mov.w	r2, #4294967295
 8009480:	e7e1      	b.n	8009446 <_strtol_l.constprop.0+0x8a>
 8009482:	1c53      	adds	r3, r2, #1
 8009484:	d108      	bne.n	8009498 <_strtol_l.constprop.0+0xdc>
 8009486:	2322      	movs	r3, #34	@ 0x22
 8009488:	f8ce 3000 	str.w	r3, [lr]
 800948c:	4660      	mov	r0, ip
 800948e:	f1b8 0f00 	cmp.w	r8, #0
 8009492:	d0a0      	beq.n	80093d6 <_strtol_l.constprop.0+0x1a>
 8009494:	1e69      	subs	r1, r5, #1
 8009496:	e006      	b.n	80094a6 <_strtol_l.constprop.0+0xea>
 8009498:	b106      	cbz	r6, 800949c <_strtol_l.constprop.0+0xe0>
 800949a:	4240      	negs	r0, r0
 800949c:	f1b8 0f00 	cmp.w	r8, #0
 80094a0:	d099      	beq.n	80093d6 <_strtol_l.constprop.0+0x1a>
 80094a2:	2a00      	cmp	r2, #0
 80094a4:	d1f6      	bne.n	8009494 <_strtol_l.constprop.0+0xd8>
 80094a6:	f8c8 1000 	str.w	r1, [r8]
 80094aa:	e794      	b.n	80093d6 <_strtol_l.constprop.0+0x1a>
 80094ac:	0800a929 	.word	0x0800a929

080094b0 <_strtol_r>:
 80094b0:	f7ff bf84 	b.w	80093bc <_strtol_l.constprop.0>

080094b4 <__ssputs_r>:
 80094b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094b8:	688e      	ldr	r6, [r1, #8]
 80094ba:	461f      	mov	r7, r3
 80094bc:	42be      	cmp	r6, r7
 80094be:	680b      	ldr	r3, [r1, #0]
 80094c0:	4682      	mov	sl, r0
 80094c2:	460c      	mov	r4, r1
 80094c4:	4690      	mov	r8, r2
 80094c6:	d82d      	bhi.n	8009524 <__ssputs_r+0x70>
 80094c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80094cc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80094d0:	d026      	beq.n	8009520 <__ssputs_r+0x6c>
 80094d2:	6965      	ldr	r5, [r4, #20]
 80094d4:	6909      	ldr	r1, [r1, #16]
 80094d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80094da:	eba3 0901 	sub.w	r9, r3, r1
 80094de:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80094e2:	1c7b      	adds	r3, r7, #1
 80094e4:	444b      	add	r3, r9
 80094e6:	106d      	asrs	r5, r5, #1
 80094e8:	429d      	cmp	r5, r3
 80094ea:	bf38      	it	cc
 80094ec:	461d      	movcc	r5, r3
 80094ee:	0553      	lsls	r3, r2, #21
 80094f0:	d527      	bpl.n	8009542 <__ssputs_r+0x8e>
 80094f2:	4629      	mov	r1, r5
 80094f4:	f7fe fc1c 	bl	8007d30 <_malloc_r>
 80094f8:	4606      	mov	r6, r0
 80094fa:	b360      	cbz	r0, 8009556 <__ssputs_r+0xa2>
 80094fc:	6921      	ldr	r1, [r4, #16]
 80094fe:	464a      	mov	r2, r9
 8009500:	f7fd fd3f 	bl	8006f82 <memcpy>
 8009504:	89a3      	ldrh	r3, [r4, #12]
 8009506:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800950a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800950e:	81a3      	strh	r3, [r4, #12]
 8009510:	6126      	str	r6, [r4, #16]
 8009512:	6165      	str	r5, [r4, #20]
 8009514:	444e      	add	r6, r9
 8009516:	eba5 0509 	sub.w	r5, r5, r9
 800951a:	6026      	str	r6, [r4, #0]
 800951c:	60a5      	str	r5, [r4, #8]
 800951e:	463e      	mov	r6, r7
 8009520:	42be      	cmp	r6, r7
 8009522:	d900      	bls.n	8009526 <__ssputs_r+0x72>
 8009524:	463e      	mov	r6, r7
 8009526:	6820      	ldr	r0, [r4, #0]
 8009528:	4632      	mov	r2, r6
 800952a:	4641      	mov	r1, r8
 800952c:	f000 f9c6 	bl	80098bc <memmove>
 8009530:	68a3      	ldr	r3, [r4, #8]
 8009532:	1b9b      	subs	r3, r3, r6
 8009534:	60a3      	str	r3, [r4, #8]
 8009536:	6823      	ldr	r3, [r4, #0]
 8009538:	4433      	add	r3, r6
 800953a:	6023      	str	r3, [r4, #0]
 800953c:	2000      	movs	r0, #0
 800953e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009542:	462a      	mov	r2, r5
 8009544:	f000 fd7d 	bl	800a042 <_realloc_r>
 8009548:	4606      	mov	r6, r0
 800954a:	2800      	cmp	r0, #0
 800954c:	d1e0      	bne.n	8009510 <__ssputs_r+0x5c>
 800954e:	6921      	ldr	r1, [r4, #16]
 8009550:	4650      	mov	r0, sl
 8009552:	f7fe fb79 	bl	8007c48 <_free_r>
 8009556:	230c      	movs	r3, #12
 8009558:	f8ca 3000 	str.w	r3, [sl]
 800955c:	89a3      	ldrh	r3, [r4, #12]
 800955e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009562:	81a3      	strh	r3, [r4, #12]
 8009564:	f04f 30ff 	mov.w	r0, #4294967295
 8009568:	e7e9      	b.n	800953e <__ssputs_r+0x8a>
	...

0800956c <_svfiprintf_r>:
 800956c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009570:	4698      	mov	r8, r3
 8009572:	898b      	ldrh	r3, [r1, #12]
 8009574:	061b      	lsls	r3, r3, #24
 8009576:	b09d      	sub	sp, #116	@ 0x74
 8009578:	4607      	mov	r7, r0
 800957a:	460d      	mov	r5, r1
 800957c:	4614      	mov	r4, r2
 800957e:	d510      	bpl.n	80095a2 <_svfiprintf_r+0x36>
 8009580:	690b      	ldr	r3, [r1, #16]
 8009582:	b973      	cbnz	r3, 80095a2 <_svfiprintf_r+0x36>
 8009584:	2140      	movs	r1, #64	@ 0x40
 8009586:	f7fe fbd3 	bl	8007d30 <_malloc_r>
 800958a:	6028      	str	r0, [r5, #0]
 800958c:	6128      	str	r0, [r5, #16]
 800958e:	b930      	cbnz	r0, 800959e <_svfiprintf_r+0x32>
 8009590:	230c      	movs	r3, #12
 8009592:	603b      	str	r3, [r7, #0]
 8009594:	f04f 30ff 	mov.w	r0, #4294967295
 8009598:	b01d      	add	sp, #116	@ 0x74
 800959a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800959e:	2340      	movs	r3, #64	@ 0x40
 80095a0:	616b      	str	r3, [r5, #20]
 80095a2:	2300      	movs	r3, #0
 80095a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80095a6:	2320      	movs	r3, #32
 80095a8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80095ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80095b0:	2330      	movs	r3, #48	@ 0x30
 80095b2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009750 <_svfiprintf_r+0x1e4>
 80095b6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80095ba:	f04f 0901 	mov.w	r9, #1
 80095be:	4623      	mov	r3, r4
 80095c0:	469a      	mov	sl, r3
 80095c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80095c6:	b10a      	cbz	r2, 80095cc <_svfiprintf_r+0x60>
 80095c8:	2a25      	cmp	r2, #37	@ 0x25
 80095ca:	d1f9      	bne.n	80095c0 <_svfiprintf_r+0x54>
 80095cc:	ebba 0b04 	subs.w	fp, sl, r4
 80095d0:	d00b      	beq.n	80095ea <_svfiprintf_r+0x7e>
 80095d2:	465b      	mov	r3, fp
 80095d4:	4622      	mov	r2, r4
 80095d6:	4629      	mov	r1, r5
 80095d8:	4638      	mov	r0, r7
 80095da:	f7ff ff6b 	bl	80094b4 <__ssputs_r>
 80095de:	3001      	adds	r0, #1
 80095e0:	f000 80a7 	beq.w	8009732 <_svfiprintf_r+0x1c6>
 80095e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80095e6:	445a      	add	r2, fp
 80095e8:	9209      	str	r2, [sp, #36]	@ 0x24
 80095ea:	f89a 3000 	ldrb.w	r3, [sl]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	f000 809f 	beq.w	8009732 <_svfiprintf_r+0x1c6>
 80095f4:	2300      	movs	r3, #0
 80095f6:	f04f 32ff 	mov.w	r2, #4294967295
 80095fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80095fe:	f10a 0a01 	add.w	sl, sl, #1
 8009602:	9304      	str	r3, [sp, #16]
 8009604:	9307      	str	r3, [sp, #28]
 8009606:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800960a:	931a      	str	r3, [sp, #104]	@ 0x68
 800960c:	4654      	mov	r4, sl
 800960e:	2205      	movs	r2, #5
 8009610:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009614:	484e      	ldr	r0, [pc, #312]	@ (8009750 <_svfiprintf_r+0x1e4>)
 8009616:	f7f6 fde3 	bl	80001e0 <memchr>
 800961a:	9a04      	ldr	r2, [sp, #16]
 800961c:	b9d8      	cbnz	r0, 8009656 <_svfiprintf_r+0xea>
 800961e:	06d0      	lsls	r0, r2, #27
 8009620:	bf44      	itt	mi
 8009622:	2320      	movmi	r3, #32
 8009624:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009628:	0711      	lsls	r1, r2, #28
 800962a:	bf44      	itt	mi
 800962c:	232b      	movmi	r3, #43	@ 0x2b
 800962e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009632:	f89a 3000 	ldrb.w	r3, [sl]
 8009636:	2b2a      	cmp	r3, #42	@ 0x2a
 8009638:	d015      	beq.n	8009666 <_svfiprintf_r+0xfa>
 800963a:	9a07      	ldr	r2, [sp, #28]
 800963c:	4654      	mov	r4, sl
 800963e:	2000      	movs	r0, #0
 8009640:	f04f 0c0a 	mov.w	ip, #10
 8009644:	4621      	mov	r1, r4
 8009646:	f811 3b01 	ldrb.w	r3, [r1], #1
 800964a:	3b30      	subs	r3, #48	@ 0x30
 800964c:	2b09      	cmp	r3, #9
 800964e:	d94b      	bls.n	80096e8 <_svfiprintf_r+0x17c>
 8009650:	b1b0      	cbz	r0, 8009680 <_svfiprintf_r+0x114>
 8009652:	9207      	str	r2, [sp, #28]
 8009654:	e014      	b.n	8009680 <_svfiprintf_r+0x114>
 8009656:	eba0 0308 	sub.w	r3, r0, r8
 800965a:	fa09 f303 	lsl.w	r3, r9, r3
 800965e:	4313      	orrs	r3, r2
 8009660:	9304      	str	r3, [sp, #16]
 8009662:	46a2      	mov	sl, r4
 8009664:	e7d2      	b.n	800960c <_svfiprintf_r+0xa0>
 8009666:	9b03      	ldr	r3, [sp, #12]
 8009668:	1d19      	adds	r1, r3, #4
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	9103      	str	r1, [sp, #12]
 800966e:	2b00      	cmp	r3, #0
 8009670:	bfbb      	ittet	lt
 8009672:	425b      	neglt	r3, r3
 8009674:	f042 0202 	orrlt.w	r2, r2, #2
 8009678:	9307      	strge	r3, [sp, #28]
 800967a:	9307      	strlt	r3, [sp, #28]
 800967c:	bfb8      	it	lt
 800967e:	9204      	strlt	r2, [sp, #16]
 8009680:	7823      	ldrb	r3, [r4, #0]
 8009682:	2b2e      	cmp	r3, #46	@ 0x2e
 8009684:	d10a      	bne.n	800969c <_svfiprintf_r+0x130>
 8009686:	7863      	ldrb	r3, [r4, #1]
 8009688:	2b2a      	cmp	r3, #42	@ 0x2a
 800968a:	d132      	bne.n	80096f2 <_svfiprintf_r+0x186>
 800968c:	9b03      	ldr	r3, [sp, #12]
 800968e:	1d1a      	adds	r2, r3, #4
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	9203      	str	r2, [sp, #12]
 8009694:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009698:	3402      	adds	r4, #2
 800969a:	9305      	str	r3, [sp, #20]
 800969c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009760 <_svfiprintf_r+0x1f4>
 80096a0:	7821      	ldrb	r1, [r4, #0]
 80096a2:	2203      	movs	r2, #3
 80096a4:	4650      	mov	r0, sl
 80096a6:	f7f6 fd9b 	bl	80001e0 <memchr>
 80096aa:	b138      	cbz	r0, 80096bc <_svfiprintf_r+0x150>
 80096ac:	9b04      	ldr	r3, [sp, #16]
 80096ae:	eba0 000a 	sub.w	r0, r0, sl
 80096b2:	2240      	movs	r2, #64	@ 0x40
 80096b4:	4082      	lsls	r2, r0
 80096b6:	4313      	orrs	r3, r2
 80096b8:	3401      	adds	r4, #1
 80096ba:	9304      	str	r3, [sp, #16]
 80096bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096c0:	4824      	ldr	r0, [pc, #144]	@ (8009754 <_svfiprintf_r+0x1e8>)
 80096c2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80096c6:	2206      	movs	r2, #6
 80096c8:	f7f6 fd8a 	bl	80001e0 <memchr>
 80096cc:	2800      	cmp	r0, #0
 80096ce:	d036      	beq.n	800973e <_svfiprintf_r+0x1d2>
 80096d0:	4b21      	ldr	r3, [pc, #132]	@ (8009758 <_svfiprintf_r+0x1ec>)
 80096d2:	bb1b      	cbnz	r3, 800971c <_svfiprintf_r+0x1b0>
 80096d4:	9b03      	ldr	r3, [sp, #12]
 80096d6:	3307      	adds	r3, #7
 80096d8:	f023 0307 	bic.w	r3, r3, #7
 80096dc:	3308      	adds	r3, #8
 80096de:	9303      	str	r3, [sp, #12]
 80096e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096e2:	4433      	add	r3, r6
 80096e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80096e6:	e76a      	b.n	80095be <_svfiprintf_r+0x52>
 80096e8:	fb0c 3202 	mla	r2, ip, r2, r3
 80096ec:	460c      	mov	r4, r1
 80096ee:	2001      	movs	r0, #1
 80096f0:	e7a8      	b.n	8009644 <_svfiprintf_r+0xd8>
 80096f2:	2300      	movs	r3, #0
 80096f4:	3401      	adds	r4, #1
 80096f6:	9305      	str	r3, [sp, #20]
 80096f8:	4619      	mov	r1, r3
 80096fa:	f04f 0c0a 	mov.w	ip, #10
 80096fe:	4620      	mov	r0, r4
 8009700:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009704:	3a30      	subs	r2, #48	@ 0x30
 8009706:	2a09      	cmp	r2, #9
 8009708:	d903      	bls.n	8009712 <_svfiprintf_r+0x1a6>
 800970a:	2b00      	cmp	r3, #0
 800970c:	d0c6      	beq.n	800969c <_svfiprintf_r+0x130>
 800970e:	9105      	str	r1, [sp, #20]
 8009710:	e7c4      	b.n	800969c <_svfiprintf_r+0x130>
 8009712:	fb0c 2101 	mla	r1, ip, r1, r2
 8009716:	4604      	mov	r4, r0
 8009718:	2301      	movs	r3, #1
 800971a:	e7f0      	b.n	80096fe <_svfiprintf_r+0x192>
 800971c:	ab03      	add	r3, sp, #12
 800971e:	9300      	str	r3, [sp, #0]
 8009720:	462a      	mov	r2, r5
 8009722:	4b0e      	ldr	r3, [pc, #56]	@ (800975c <_svfiprintf_r+0x1f0>)
 8009724:	a904      	add	r1, sp, #16
 8009726:	4638      	mov	r0, r7
 8009728:	f7fc fcba 	bl	80060a0 <_printf_float>
 800972c:	1c42      	adds	r2, r0, #1
 800972e:	4606      	mov	r6, r0
 8009730:	d1d6      	bne.n	80096e0 <_svfiprintf_r+0x174>
 8009732:	89ab      	ldrh	r3, [r5, #12]
 8009734:	065b      	lsls	r3, r3, #25
 8009736:	f53f af2d 	bmi.w	8009594 <_svfiprintf_r+0x28>
 800973a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800973c:	e72c      	b.n	8009598 <_svfiprintf_r+0x2c>
 800973e:	ab03      	add	r3, sp, #12
 8009740:	9300      	str	r3, [sp, #0]
 8009742:	462a      	mov	r2, r5
 8009744:	4b05      	ldr	r3, [pc, #20]	@ (800975c <_svfiprintf_r+0x1f0>)
 8009746:	a904      	add	r1, sp, #16
 8009748:	4638      	mov	r0, r7
 800974a:	f7fc ff41 	bl	80065d0 <_printf_i>
 800974e:	e7ed      	b.n	800972c <_svfiprintf_r+0x1c0>
 8009750:	0800aa29 	.word	0x0800aa29
 8009754:	0800aa33 	.word	0x0800aa33
 8009758:	080060a1 	.word	0x080060a1
 800975c:	080094b5 	.word	0x080094b5
 8009760:	0800aa2f 	.word	0x0800aa2f

08009764 <__sflush_r>:
 8009764:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009768:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800976c:	0716      	lsls	r6, r2, #28
 800976e:	4605      	mov	r5, r0
 8009770:	460c      	mov	r4, r1
 8009772:	d454      	bmi.n	800981e <__sflush_r+0xba>
 8009774:	684b      	ldr	r3, [r1, #4]
 8009776:	2b00      	cmp	r3, #0
 8009778:	dc02      	bgt.n	8009780 <__sflush_r+0x1c>
 800977a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800977c:	2b00      	cmp	r3, #0
 800977e:	dd48      	ble.n	8009812 <__sflush_r+0xae>
 8009780:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009782:	2e00      	cmp	r6, #0
 8009784:	d045      	beq.n	8009812 <__sflush_r+0xae>
 8009786:	2300      	movs	r3, #0
 8009788:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800978c:	682f      	ldr	r7, [r5, #0]
 800978e:	6a21      	ldr	r1, [r4, #32]
 8009790:	602b      	str	r3, [r5, #0]
 8009792:	d030      	beq.n	80097f6 <__sflush_r+0x92>
 8009794:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009796:	89a3      	ldrh	r3, [r4, #12]
 8009798:	0759      	lsls	r1, r3, #29
 800979a:	d505      	bpl.n	80097a8 <__sflush_r+0x44>
 800979c:	6863      	ldr	r3, [r4, #4]
 800979e:	1ad2      	subs	r2, r2, r3
 80097a0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80097a2:	b10b      	cbz	r3, 80097a8 <__sflush_r+0x44>
 80097a4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80097a6:	1ad2      	subs	r2, r2, r3
 80097a8:	2300      	movs	r3, #0
 80097aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80097ac:	6a21      	ldr	r1, [r4, #32]
 80097ae:	4628      	mov	r0, r5
 80097b0:	47b0      	blx	r6
 80097b2:	1c43      	adds	r3, r0, #1
 80097b4:	89a3      	ldrh	r3, [r4, #12]
 80097b6:	d106      	bne.n	80097c6 <__sflush_r+0x62>
 80097b8:	6829      	ldr	r1, [r5, #0]
 80097ba:	291d      	cmp	r1, #29
 80097bc:	d82b      	bhi.n	8009816 <__sflush_r+0xb2>
 80097be:	4a2a      	ldr	r2, [pc, #168]	@ (8009868 <__sflush_r+0x104>)
 80097c0:	410a      	asrs	r2, r1
 80097c2:	07d6      	lsls	r6, r2, #31
 80097c4:	d427      	bmi.n	8009816 <__sflush_r+0xb2>
 80097c6:	2200      	movs	r2, #0
 80097c8:	6062      	str	r2, [r4, #4]
 80097ca:	04d9      	lsls	r1, r3, #19
 80097cc:	6922      	ldr	r2, [r4, #16]
 80097ce:	6022      	str	r2, [r4, #0]
 80097d0:	d504      	bpl.n	80097dc <__sflush_r+0x78>
 80097d2:	1c42      	adds	r2, r0, #1
 80097d4:	d101      	bne.n	80097da <__sflush_r+0x76>
 80097d6:	682b      	ldr	r3, [r5, #0]
 80097d8:	b903      	cbnz	r3, 80097dc <__sflush_r+0x78>
 80097da:	6560      	str	r0, [r4, #84]	@ 0x54
 80097dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80097de:	602f      	str	r7, [r5, #0]
 80097e0:	b1b9      	cbz	r1, 8009812 <__sflush_r+0xae>
 80097e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80097e6:	4299      	cmp	r1, r3
 80097e8:	d002      	beq.n	80097f0 <__sflush_r+0x8c>
 80097ea:	4628      	mov	r0, r5
 80097ec:	f7fe fa2c 	bl	8007c48 <_free_r>
 80097f0:	2300      	movs	r3, #0
 80097f2:	6363      	str	r3, [r4, #52]	@ 0x34
 80097f4:	e00d      	b.n	8009812 <__sflush_r+0xae>
 80097f6:	2301      	movs	r3, #1
 80097f8:	4628      	mov	r0, r5
 80097fa:	47b0      	blx	r6
 80097fc:	4602      	mov	r2, r0
 80097fe:	1c50      	adds	r0, r2, #1
 8009800:	d1c9      	bne.n	8009796 <__sflush_r+0x32>
 8009802:	682b      	ldr	r3, [r5, #0]
 8009804:	2b00      	cmp	r3, #0
 8009806:	d0c6      	beq.n	8009796 <__sflush_r+0x32>
 8009808:	2b1d      	cmp	r3, #29
 800980a:	d001      	beq.n	8009810 <__sflush_r+0xac>
 800980c:	2b16      	cmp	r3, #22
 800980e:	d11e      	bne.n	800984e <__sflush_r+0xea>
 8009810:	602f      	str	r7, [r5, #0]
 8009812:	2000      	movs	r0, #0
 8009814:	e022      	b.n	800985c <__sflush_r+0xf8>
 8009816:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800981a:	b21b      	sxth	r3, r3
 800981c:	e01b      	b.n	8009856 <__sflush_r+0xf2>
 800981e:	690f      	ldr	r7, [r1, #16]
 8009820:	2f00      	cmp	r7, #0
 8009822:	d0f6      	beq.n	8009812 <__sflush_r+0xae>
 8009824:	0793      	lsls	r3, r2, #30
 8009826:	680e      	ldr	r6, [r1, #0]
 8009828:	bf08      	it	eq
 800982a:	694b      	ldreq	r3, [r1, #20]
 800982c:	600f      	str	r7, [r1, #0]
 800982e:	bf18      	it	ne
 8009830:	2300      	movne	r3, #0
 8009832:	eba6 0807 	sub.w	r8, r6, r7
 8009836:	608b      	str	r3, [r1, #8]
 8009838:	f1b8 0f00 	cmp.w	r8, #0
 800983c:	dde9      	ble.n	8009812 <__sflush_r+0xae>
 800983e:	6a21      	ldr	r1, [r4, #32]
 8009840:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009842:	4643      	mov	r3, r8
 8009844:	463a      	mov	r2, r7
 8009846:	4628      	mov	r0, r5
 8009848:	47b0      	blx	r6
 800984a:	2800      	cmp	r0, #0
 800984c:	dc08      	bgt.n	8009860 <__sflush_r+0xfc>
 800984e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009852:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009856:	81a3      	strh	r3, [r4, #12]
 8009858:	f04f 30ff 	mov.w	r0, #4294967295
 800985c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009860:	4407      	add	r7, r0
 8009862:	eba8 0800 	sub.w	r8, r8, r0
 8009866:	e7e7      	b.n	8009838 <__sflush_r+0xd4>
 8009868:	dfbffffe 	.word	0xdfbffffe

0800986c <_fflush_r>:
 800986c:	b538      	push	{r3, r4, r5, lr}
 800986e:	690b      	ldr	r3, [r1, #16]
 8009870:	4605      	mov	r5, r0
 8009872:	460c      	mov	r4, r1
 8009874:	b913      	cbnz	r3, 800987c <_fflush_r+0x10>
 8009876:	2500      	movs	r5, #0
 8009878:	4628      	mov	r0, r5
 800987a:	bd38      	pop	{r3, r4, r5, pc}
 800987c:	b118      	cbz	r0, 8009886 <_fflush_r+0x1a>
 800987e:	6a03      	ldr	r3, [r0, #32]
 8009880:	b90b      	cbnz	r3, 8009886 <_fflush_r+0x1a>
 8009882:	f7fd fa65 	bl	8006d50 <__sinit>
 8009886:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800988a:	2b00      	cmp	r3, #0
 800988c:	d0f3      	beq.n	8009876 <_fflush_r+0xa>
 800988e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009890:	07d0      	lsls	r0, r2, #31
 8009892:	d404      	bmi.n	800989e <_fflush_r+0x32>
 8009894:	0599      	lsls	r1, r3, #22
 8009896:	d402      	bmi.n	800989e <_fflush_r+0x32>
 8009898:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800989a:	f7fd fb70 	bl	8006f7e <__retarget_lock_acquire_recursive>
 800989e:	4628      	mov	r0, r5
 80098a0:	4621      	mov	r1, r4
 80098a2:	f7ff ff5f 	bl	8009764 <__sflush_r>
 80098a6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80098a8:	07da      	lsls	r2, r3, #31
 80098aa:	4605      	mov	r5, r0
 80098ac:	d4e4      	bmi.n	8009878 <_fflush_r+0xc>
 80098ae:	89a3      	ldrh	r3, [r4, #12]
 80098b0:	059b      	lsls	r3, r3, #22
 80098b2:	d4e1      	bmi.n	8009878 <_fflush_r+0xc>
 80098b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80098b6:	f7fd fb63 	bl	8006f80 <__retarget_lock_release_recursive>
 80098ba:	e7dd      	b.n	8009878 <_fflush_r+0xc>

080098bc <memmove>:
 80098bc:	4288      	cmp	r0, r1
 80098be:	b510      	push	{r4, lr}
 80098c0:	eb01 0402 	add.w	r4, r1, r2
 80098c4:	d902      	bls.n	80098cc <memmove+0x10>
 80098c6:	4284      	cmp	r4, r0
 80098c8:	4623      	mov	r3, r4
 80098ca:	d807      	bhi.n	80098dc <memmove+0x20>
 80098cc:	1e43      	subs	r3, r0, #1
 80098ce:	42a1      	cmp	r1, r4
 80098d0:	d008      	beq.n	80098e4 <memmove+0x28>
 80098d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80098d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80098da:	e7f8      	b.n	80098ce <memmove+0x12>
 80098dc:	4402      	add	r2, r0
 80098de:	4601      	mov	r1, r0
 80098e0:	428a      	cmp	r2, r1
 80098e2:	d100      	bne.n	80098e6 <memmove+0x2a>
 80098e4:	bd10      	pop	{r4, pc}
 80098e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80098ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80098ee:	e7f7      	b.n	80098e0 <memmove+0x24>

080098f0 <strncmp>:
 80098f0:	b510      	push	{r4, lr}
 80098f2:	b16a      	cbz	r2, 8009910 <strncmp+0x20>
 80098f4:	3901      	subs	r1, #1
 80098f6:	1884      	adds	r4, r0, r2
 80098f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80098fc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009900:	429a      	cmp	r2, r3
 8009902:	d103      	bne.n	800990c <strncmp+0x1c>
 8009904:	42a0      	cmp	r0, r4
 8009906:	d001      	beq.n	800990c <strncmp+0x1c>
 8009908:	2a00      	cmp	r2, #0
 800990a:	d1f5      	bne.n	80098f8 <strncmp+0x8>
 800990c:	1ad0      	subs	r0, r2, r3
 800990e:	bd10      	pop	{r4, pc}
 8009910:	4610      	mov	r0, r2
 8009912:	e7fc      	b.n	800990e <strncmp+0x1e>

08009914 <_sbrk_r>:
 8009914:	b538      	push	{r3, r4, r5, lr}
 8009916:	4d06      	ldr	r5, [pc, #24]	@ (8009930 <_sbrk_r+0x1c>)
 8009918:	2300      	movs	r3, #0
 800991a:	4604      	mov	r4, r0
 800991c:	4608      	mov	r0, r1
 800991e:	602b      	str	r3, [r5, #0]
 8009920:	f7f8 fd92 	bl	8002448 <_sbrk>
 8009924:	1c43      	adds	r3, r0, #1
 8009926:	d102      	bne.n	800992e <_sbrk_r+0x1a>
 8009928:	682b      	ldr	r3, [r5, #0]
 800992a:	b103      	cbz	r3, 800992e <_sbrk_r+0x1a>
 800992c:	6023      	str	r3, [r4, #0]
 800992e:	bd38      	pop	{r3, r4, r5, pc}
 8009930:	20000598 	.word	0x20000598
 8009934:	00000000 	.word	0x00000000

08009938 <nan>:
 8009938:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009940 <nan+0x8>
 800993c:	4770      	bx	lr
 800993e:	bf00      	nop
 8009940:	00000000 	.word	0x00000000
 8009944:	7ff80000 	.word	0x7ff80000

08009948 <__assert_func>:
 8009948:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800994a:	4614      	mov	r4, r2
 800994c:	461a      	mov	r2, r3
 800994e:	4b09      	ldr	r3, [pc, #36]	@ (8009974 <__assert_func+0x2c>)
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	4605      	mov	r5, r0
 8009954:	68d8      	ldr	r0, [r3, #12]
 8009956:	b954      	cbnz	r4, 800996e <__assert_func+0x26>
 8009958:	4b07      	ldr	r3, [pc, #28]	@ (8009978 <__assert_func+0x30>)
 800995a:	461c      	mov	r4, r3
 800995c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009960:	9100      	str	r1, [sp, #0]
 8009962:	462b      	mov	r3, r5
 8009964:	4905      	ldr	r1, [pc, #20]	@ (800997c <__assert_func+0x34>)
 8009966:	f000 fba7 	bl	800a0b8 <fiprintf>
 800996a:	f000 fbb7 	bl	800a0dc <abort>
 800996e:	4b04      	ldr	r3, [pc, #16]	@ (8009980 <__assert_func+0x38>)
 8009970:	e7f4      	b.n	800995c <__assert_func+0x14>
 8009972:	bf00      	nop
 8009974:	20000018 	.word	0x20000018
 8009978:	0800aa7d 	.word	0x0800aa7d
 800997c:	0800aa4f 	.word	0x0800aa4f
 8009980:	0800aa42 	.word	0x0800aa42

08009984 <_calloc_r>:
 8009984:	b570      	push	{r4, r5, r6, lr}
 8009986:	fba1 5402 	umull	r5, r4, r1, r2
 800998a:	b93c      	cbnz	r4, 800999c <_calloc_r+0x18>
 800998c:	4629      	mov	r1, r5
 800998e:	f7fe f9cf 	bl	8007d30 <_malloc_r>
 8009992:	4606      	mov	r6, r0
 8009994:	b928      	cbnz	r0, 80099a2 <_calloc_r+0x1e>
 8009996:	2600      	movs	r6, #0
 8009998:	4630      	mov	r0, r6
 800999a:	bd70      	pop	{r4, r5, r6, pc}
 800999c:	220c      	movs	r2, #12
 800999e:	6002      	str	r2, [r0, #0]
 80099a0:	e7f9      	b.n	8009996 <_calloc_r+0x12>
 80099a2:	462a      	mov	r2, r5
 80099a4:	4621      	mov	r1, r4
 80099a6:	f7fd fa6c 	bl	8006e82 <memset>
 80099aa:	e7f5      	b.n	8009998 <_calloc_r+0x14>

080099ac <rshift>:
 80099ac:	6903      	ldr	r3, [r0, #16]
 80099ae:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80099b2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80099b6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80099ba:	f100 0414 	add.w	r4, r0, #20
 80099be:	dd45      	ble.n	8009a4c <rshift+0xa0>
 80099c0:	f011 011f 	ands.w	r1, r1, #31
 80099c4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80099c8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80099cc:	d10c      	bne.n	80099e8 <rshift+0x3c>
 80099ce:	f100 0710 	add.w	r7, r0, #16
 80099d2:	4629      	mov	r1, r5
 80099d4:	42b1      	cmp	r1, r6
 80099d6:	d334      	bcc.n	8009a42 <rshift+0x96>
 80099d8:	1a9b      	subs	r3, r3, r2
 80099da:	009b      	lsls	r3, r3, #2
 80099dc:	1eea      	subs	r2, r5, #3
 80099de:	4296      	cmp	r6, r2
 80099e0:	bf38      	it	cc
 80099e2:	2300      	movcc	r3, #0
 80099e4:	4423      	add	r3, r4
 80099e6:	e015      	b.n	8009a14 <rshift+0x68>
 80099e8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80099ec:	f1c1 0820 	rsb	r8, r1, #32
 80099f0:	40cf      	lsrs	r7, r1
 80099f2:	f105 0e04 	add.w	lr, r5, #4
 80099f6:	46a1      	mov	r9, r4
 80099f8:	4576      	cmp	r6, lr
 80099fa:	46f4      	mov	ip, lr
 80099fc:	d815      	bhi.n	8009a2a <rshift+0x7e>
 80099fe:	1a9a      	subs	r2, r3, r2
 8009a00:	0092      	lsls	r2, r2, #2
 8009a02:	3a04      	subs	r2, #4
 8009a04:	3501      	adds	r5, #1
 8009a06:	42ae      	cmp	r6, r5
 8009a08:	bf38      	it	cc
 8009a0a:	2200      	movcc	r2, #0
 8009a0c:	18a3      	adds	r3, r4, r2
 8009a0e:	50a7      	str	r7, [r4, r2]
 8009a10:	b107      	cbz	r7, 8009a14 <rshift+0x68>
 8009a12:	3304      	adds	r3, #4
 8009a14:	1b1a      	subs	r2, r3, r4
 8009a16:	42a3      	cmp	r3, r4
 8009a18:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009a1c:	bf08      	it	eq
 8009a1e:	2300      	moveq	r3, #0
 8009a20:	6102      	str	r2, [r0, #16]
 8009a22:	bf08      	it	eq
 8009a24:	6143      	streq	r3, [r0, #20]
 8009a26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009a2a:	f8dc c000 	ldr.w	ip, [ip]
 8009a2e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009a32:	ea4c 0707 	orr.w	r7, ip, r7
 8009a36:	f849 7b04 	str.w	r7, [r9], #4
 8009a3a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009a3e:	40cf      	lsrs	r7, r1
 8009a40:	e7da      	b.n	80099f8 <rshift+0x4c>
 8009a42:	f851 cb04 	ldr.w	ip, [r1], #4
 8009a46:	f847 cf04 	str.w	ip, [r7, #4]!
 8009a4a:	e7c3      	b.n	80099d4 <rshift+0x28>
 8009a4c:	4623      	mov	r3, r4
 8009a4e:	e7e1      	b.n	8009a14 <rshift+0x68>

08009a50 <__hexdig_fun>:
 8009a50:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009a54:	2b09      	cmp	r3, #9
 8009a56:	d802      	bhi.n	8009a5e <__hexdig_fun+0xe>
 8009a58:	3820      	subs	r0, #32
 8009a5a:	b2c0      	uxtb	r0, r0
 8009a5c:	4770      	bx	lr
 8009a5e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009a62:	2b05      	cmp	r3, #5
 8009a64:	d801      	bhi.n	8009a6a <__hexdig_fun+0x1a>
 8009a66:	3847      	subs	r0, #71	@ 0x47
 8009a68:	e7f7      	b.n	8009a5a <__hexdig_fun+0xa>
 8009a6a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009a6e:	2b05      	cmp	r3, #5
 8009a70:	d801      	bhi.n	8009a76 <__hexdig_fun+0x26>
 8009a72:	3827      	subs	r0, #39	@ 0x27
 8009a74:	e7f1      	b.n	8009a5a <__hexdig_fun+0xa>
 8009a76:	2000      	movs	r0, #0
 8009a78:	4770      	bx	lr
	...

08009a7c <__gethex>:
 8009a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a80:	b085      	sub	sp, #20
 8009a82:	468a      	mov	sl, r1
 8009a84:	9302      	str	r3, [sp, #8]
 8009a86:	680b      	ldr	r3, [r1, #0]
 8009a88:	9001      	str	r0, [sp, #4]
 8009a8a:	4690      	mov	r8, r2
 8009a8c:	1c9c      	adds	r4, r3, #2
 8009a8e:	46a1      	mov	r9, r4
 8009a90:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009a94:	2830      	cmp	r0, #48	@ 0x30
 8009a96:	d0fa      	beq.n	8009a8e <__gethex+0x12>
 8009a98:	eba9 0303 	sub.w	r3, r9, r3
 8009a9c:	f1a3 0b02 	sub.w	fp, r3, #2
 8009aa0:	f7ff ffd6 	bl	8009a50 <__hexdig_fun>
 8009aa4:	4605      	mov	r5, r0
 8009aa6:	2800      	cmp	r0, #0
 8009aa8:	d168      	bne.n	8009b7c <__gethex+0x100>
 8009aaa:	49a0      	ldr	r1, [pc, #640]	@ (8009d2c <__gethex+0x2b0>)
 8009aac:	2201      	movs	r2, #1
 8009aae:	4648      	mov	r0, r9
 8009ab0:	f7ff ff1e 	bl	80098f0 <strncmp>
 8009ab4:	4607      	mov	r7, r0
 8009ab6:	2800      	cmp	r0, #0
 8009ab8:	d167      	bne.n	8009b8a <__gethex+0x10e>
 8009aba:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009abe:	4626      	mov	r6, r4
 8009ac0:	f7ff ffc6 	bl	8009a50 <__hexdig_fun>
 8009ac4:	2800      	cmp	r0, #0
 8009ac6:	d062      	beq.n	8009b8e <__gethex+0x112>
 8009ac8:	4623      	mov	r3, r4
 8009aca:	7818      	ldrb	r0, [r3, #0]
 8009acc:	2830      	cmp	r0, #48	@ 0x30
 8009ace:	4699      	mov	r9, r3
 8009ad0:	f103 0301 	add.w	r3, r3, #1
 8009ad4:	d0f9      	beq.n	8009aca <__gethex+0x4e>
 8009ad6:	f7ff ffbb 	bl	8009a50 <__hexdig_fun>
 8009ada:	fab0 f580 	clz	r5, r0
 8009ade:	096d      	lsrs	r5, r5, #5
 8009ae0:	f04f 0b01 	mov.w	fp, #1
 8009ae4:	464a      	mov	r2, r9
 8009ae6:	4616      	mov	r6, r2
 8009ae8:	3201      	adds	r2, #1
 8009aea:	7830      	ldrb	r0, [r6, #0]
 8009aec:	f7ff ffb0 	bl	8009a50 <__hexdig_fun>
 8009af0:	2800      	cmp	r0, #0
 8009af2:	d1f8      	bne.n	8009ae6 <__gethex+0x6a>
 8009af4:	498d      	ldr	r1, [pc, #564]	@ (8009d2c <__gethex+0x2b0>)
 8009af6:	2201      	movs	r2, #1
 8009af8:	4630      	mov	r0, r6
 8009afa:	f7ff fef9 	bl	80098f0 <strncmp>
 8009afe:	2800      	cmp	r0, #0
 8009b00:	d13f      	bne.n	8009b82 <__gethex+0x106>
 8009b02:	b944      	cbnz	r4, 8009b16 <__gethex+0x9a>
 8009b04:	1c74      	adds	r4, r6, #1
 8009b06:	4622      	mov	r2, r4
 8009b08:	4616      	mov	r6, r2
 8009b0a:	3201      	adds	r2, #1
 8009b0c:	7830      	ldrb	r0, [r6, #0]
 8009b0e:	f7ff ff9f 	bl	8009a50 <__hexdig_fun>
 8009b12:	2800      	cmp	r0, #0
 8009b14:	d1f8      	bne.n	8009b08 <__gethex+0x8c>
 8009b16:	1ba4      	subs	r4, r4, r6
 8009b18:	00a7      	lsls	r7, r4, #2
 8009b1a:	7833      	ldrb	r3, [r6, #0]
 8009b1c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009b20:	2b50      	cmp	r3, #80	@ 0x50
 8009b22:	d13e      	bne.n	8009ba2 <__gethex+0x126>
 8009b24:	7873      	ldrb	r3, [r6, #1]
 8009b26:	2b2b      	cmp	r3, #43	@ 0x2b
 8009b28:	d033      	beq.n	8009b92 <__gethex+0x116>
 8009b2a:	2b2d      	cmp	r3, #45	@ 0x2d
 8009b2c:	d034      	beq.n	8009b98 <__gethex+0x11c>
 8009b2e:	1c71      	adds	r1, r6, #1
 8009b30:	2400      	movs	r4, #0
 8009b32:	7808      	ldrb	r0, [r1, #0]
 8009b34:	f7ff ff8c 	bl	8009a50 <__hexdig_fun>
 8009b38:	1e43      	subs	r3, r0, #1
 8009b3a:	b2db      	uxtb	r3, r3
 8009b3c:	2b18      	cmp	r3, #24
 8009b3e:	d830      	bhi.n	8009ba2 <__gethex+0x126>
 8009b40:	f1a0 0210 	sub.w	r2, r0, #16
 8009b44:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009b48:	f7ff ff82 	bl	8009a50 <__hexdig_fun>
 8009b4c:	f100 3cff 	add.w	ip, r0, #4294967295
 8009b50:	fa5f fc8c 	uxtb.w	ip, ip
 8009b54:	f1bc 0f18 	cmp.w	ip, #24
 8009b58:	f04f 030a 	mov.w	r3, #10
 8009b5c:	d91e      	bls.n	8009b9c <__gethex+0x120>
 8009b5e:	b104      	cbz	r4, 8009b62 <__gethex+0xe6>
 8009b60:	4252      	negs	r2, r2
 8009b62:	4417      	add	r7, r2
 8009b64:	f8ca 1000 	str.w	r1, [sl]
 8009b68:	b1ed      	cbz	r5, 8009ba6 <__gethex+0x12a>
 8009b6a:	f1bb 0f00 	cmp.w	fp, #0
 8009b6e:	bf0c      	ite	eq
 8009b70:	2506      	moveq	r5, #6
 8009b72:	2500      	movne	r5, #0
 8009b74:	4628      	mov	r0, r5
 8009b76:	b005      	add	sp, #20
 8009b78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b7c:	2500      	movs	r5, #0
 8009b7e:	462c      	mov	r4, r5
 8009b80:	e7b0      	b.n	8009ae4 <__gethex+0x68>
 8009b82:	2c00      	cmp	r4, #0
 8009b84:	d1c7      	bne.n	8009b16 <__gethex+0x9a>
 8009b86:	4627      	mov	r7, r4
 8009b88:	e7c7      	b.n	8009b1a <__gethex+0x9e>
 8009b8a:	464e      	mov	r6, r9
 8009b8c:	462f      	mov	r7, r5
 8009b8e:	2501      	movs	r5, #1
 8009b90:	e7c3      	b.n	8009b1a <__gethex+0x9e>
 8009b92:	2400      	movs	r4, #0
 8009b94:	1cb1      	adds	r1, r6, #2
 8009b96:	e7cc      	b.n	8009b32 <__gethex+0xb6>
 8009b98:	2401      	movs	r4, #1
 8009b9a:	e7fb      	b.n	8009b94 <__gethex+0x118>
 8009b9c:	fb03 0002 	mla	r0, r3, r2, r0
 8009ba0:	e7ce      	b.n	8009b40 <__gethex+0xc4>
 8009ba2:	4631      	mov	r1, r6
 8009ba4:	e7de      	b.n	8009b64 <__gethex+0xe8>
 8009ba6:	eba6 0309 	sub.w	r3, r6, r9
 8009baa:	3b01      	subs	r3, #1
 8009bac:	4629      	mov	r1, r5
 8009bae:	2b07      	cmp	r3, #7
 8009bb0:	dc0a      	bgt.n	8009bc8 <__gethex+0x14c>
 8009bb2:	9801      	ldr	r0, [sp, #4]
 8009bb4:	f7fe f948 	bl	8007e48 <_Balloc>
 8009bb8:	4604      	mov	r4, r0
 8009bba:	b940      	cbnz	r0, 8009bce <__gethex+0x152>
 8009bbc:	4b5c      	ldr	r3, [pc, #368]	@ (8009d30 <__gethex+0x2b4>)
 8009bbe:	4602      	mov	r2, r0
 8009bc0:	21e4      	movs	r1, #228	@ 0xe4
 8009bc2:	485c      	ldr	r0, [pc, #368]	@ (8009d34 <__gethex+0x2b8>)
 8009bc4:	f7ff fec0 	bl	8009948 <__assert_func>
 8009bc8:	3101      	adds	r1, #1
 8009bca:	105b      	asrs	r3, r3, #1
 8009bcc:	e7ef      	b.n	8009bae <__gethex+0x132>
 8009bce:	f100 0a14 	add.w	sl, r0, #20
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	4655      	mov	r5, sl
 8009bd6:	469b      	mov	fp, r3
 8009bd8:	45b1      	cmp	r9, r6
 8009bda:	d337      	bcc.n	8009c4c <__gethex+0x1d0>
 8009bdc:	f845 bb04 	str.w	fp, [r5], #4
 8009be0:	eba5 050a 	sub.w	r5, r5, sl
 8009be4:	10ad      	asrs	r5, r5, #2
 8009be6:	6125      	str	r5, [r4, #16]
 8009be8:	4658      	mov	r0, fp
 8009bea:	f7fe fa1f 	bl	800802c <__hi0bits>
 8009bee:	016d      	lsls	r5, r5, #5
 8009bf0:	f8d8 6000 	ldr.w	r6, [r8]
 8009bf4:	1a2d      	subs	r5, r5, r0
 8009bf6:	42b5      	cmp	r5, r6
 8009bf8:	dd54      	ble.n	8009ca4 <__gethex+0x228>
 8009bfa:	1bad      	subs	r5, r5, r6
 8009bfc:	4629      	mov	r1, r5
 8009bfe:	4620      	mov	r0, r4
 8009c00:	f7fe fdb3 	bl	800876a <__any_on>
 8009c04:	4681      	mov	r9, r0
 8009c06:	b178      	cbz	r0, 8009c28 <__gethex+0x1ac>
 8009c08:	1e6b      	subs	r3, r5, #1
 8009c0a:	1159      	asrs	r1, r3, #5
 8009c0c:	f003 021f 	and.w	r2, r3, #31
 8009c10:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009c14:	f04f 0901 	mov.w	r9, #1
 8009c18:	fa09 f202 	lsl.w	r2, r9, r2
 8009c1c:	420a      	tst	r2, r1
 8009c1e:	d003      	beq.n	8009c28 <__gethex+0x1ac>
 8009c20:	454b      	cmp	r3, r9
 8009c22:	dc36      	bgt.n	8009c92 <__gethex+0x216>
 8009c24:	f04f 0902 	mov.w	r9, #2
 8009c28:	4629      	mov	r1, r5
 8009c2a:	4620      	mov	r0, r4
 8009c2c:	f7ff febe 	bl	80099ac <rshift>
 8009c30:	442f      	add	r7, r5
 8009c32:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009c36:	42bb      	cmp	r3, r7
 8009c38:	da42      	bge.n	8009cc0 <__gethex+0x244>
 8009c3a:	9801      	ldr	r0, [sp, #4]
 8009c3c:	4621      	mov	r1, r4
 8009c3e:	f7fe f943 	bl	8007ec8 <_Bfree>
 8009c42:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009c44:	2300      	movs	r3, #0
 8009c46:	6013      	str	r3, [r2, #0]
 8009c48:	25a3      	movs	r5, #163	@ 0xa3
 8009c4a:	e793      	b.n	8009b74 <__gethex+0xf8>
 8009c4c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009c50:	2a2e      	cmp	r2, #46	@ 0x2e
 8009c52:	d012      	beq.n	8009c7a <__gethex+0x1fe>
 8009c54:	2b20      	cmp	r3, #32
 8009c56:	d104      	bne.n	8009c62 <__gethex+0x1e6>
 8009c58:	f845 bb04 	str.w	fp, [r5], #4
 8009c5c:	f04f 0b00 	mov.w	fp, #0
 8009c60:	465b      	mov	r3, fp
 8009c62:	7830      	ldrb	r0, [r6, #0]
 8009c64:	9303      	str	r3, [sp, #12]
 8009c66:	f7ff fef3 	bl	8009a50 <__hexdig_fun>
 8009c6a:	9b03      	ldr	r3, [sp, #12]
 8009c6c:	f000 000f 	and.w	r0, r0, #15
 8009c70:	4098      	lsls	r0, r3
 8009c72:	ea4b 0b00 	orr.w	fp, fp, r0
 8009c76:	3304      	adds	r3, #4
 8009c78:	e7ae      	b.n	8009bd8 <__gethex+0x15c>
 8009c7a:	45b1      	cmp	r9, r6
 8009c7c:	d8ea      	bhi.n	8009c54 <__gethex+0x1d8>
 8009c7e:	492b      	ldr	r1, [pc, #172]	@ (8009d2c <__gethex+0x2b0>)
 8009c80:	9303      	str	r3, [sp, #12]
 8009c82:	2201      	movs	r2, #1
 8009c84:	4630      	mov	r0, r6
 8009c86:	f7ff fe33 	bl	80098f0 <strncmp>
 8009c8a:	9b03      	ldr	r3, [sp, #12]
 8009c8c:	2800      	cmp	r0, #0
 8009c8e:	d1e1      	bne.n	8009c54 <__gethex+0x1d8>
 8009c90:	e7a2      	b.n	8009bd8 <__gethex+0x15c>
 8009c92:	1ea9      	subs	r1, r5, #2
 8009c94:	4620      	mov	r0, r4
 8009c96:	f7fe fd68 	bl	800876a <__any_on>
 8009c9a:	2800      	cmp	r0, #0
 8009c9c:	d0c2      	beq.n	8009c24 <__gethex+0x1a8>
 8009c9e:	f04f 0903 	mov.w	r9, #3
 8009ca2:	e7c1      	b.n	8009c28 <__gethex+0x1ac>
 8009ca4:	da09      	bge.n	8009cba <__gethex+0x23e>
 8009ca6:	1b75      	subs	r5, r6, r5
 8009ca8:	4621      	mov	r1, r4
 8009caa:	9801      	ldr	r0, [sp, #4]
 8009cac:	462a      	mov	r2, r5
 8009cae:	f7fe fb23 	bl	80082f8 <__lshift>
 8009cb2:	1b7f      	subs	r7, r7, r5
 8009cb4:	4604      	mov	r4, r0
 8009cb6:	f100 0a14 	add.w	sl, r0, #20
 8009cba:	f04f 0900 	mov.w	r9, #0
 8009cbe:	e7b8      	b.n	8009c32 <__gethex+0x1b6>
 8009cc0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009cc4:	42bd      	cmp	r5, r7
 8009cc6:	dd6f      	ble.n	8009da8 <__gethex+0x32c>
 8009cc8:	1bed      	subs	r5, r5, r7
 8009cca:	42ae      	cmp	r6, r5
 8009ccc:	dc34      	bgt.n	8009d38 <__gethex+0x2bc>
 8009cce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009cd2:	2b02      	cmp	r3, #2
 8009cd4:	d022      	beq.n	8009d1c <__gethex+0x2a0>
 8009cd6:	2b03      	cmp	r3, #3
 8009cd8:	d024      	beq.n	8009d24 <__gethex+0x2a8>
 8009cda:	2b01      	cmp	r3, #1
 8009cdc:	d115      	bne.n	8009d0a <__gethex+0x28e>
 8009cde:	42ae      	cmp	r6, r5
 8009ce0:	d113      	bne.n	8009d0a <__gethex+0x28e>
 8009ce2:	2e01      	cmp	r6, #1
 8009ce4:	d10b      	bne.n	8009cfe <__gethex+0x282>
 8009ce6:	9a02      	ldr	r2, [sp, #8]
 8009ce8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009cec:	6013      	str	r3, [r2, #0]
 8009cee:	2301      	movs	r3, #1
 8009cf0:	6123      	str	r3, [r4, #16]
 8009cf2:	f8ca 3000 	str.w	r3, [sl]
 8009cf6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009cf8:	2562      	movs	r5, #98	@ 0x62
 8009cfa:	601c      	str	r4, [r3, #0]
 8009cfc:	e73a      	b.n	8009b74 <__gethex+0xf8>
 8009cfe:	1e71      	subs	r1, r6, #1
 8009d00:	4620      	mov	r0, r4
 8009d02:	f7fe fd32 	bl	800876a <__any_on>
 8009d06:	2800      	cmp	r0, #0
 8009d08:	d1ed      	bne.n	8009ce6 <__gethex+0x26a>
 8009d0a:	9801      	ldr	r0, [sp, #4]
 8009d0c:	4621      	mov	r1, r4
 8009d0e:	f7fe f8db 	bl	8007ec8 <_Bfree>
 8009d12:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009d14:	2300      	movs	r3, #0
 8009d16:	6013      	str	r3, [r2, #0]
 8009d18:	2550      	movs	r5, #80	@ 0x50
 8009d1a:	e72b      	b.n	8009b74 <__gethex+0xf8>
 8009d1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d1f3      	bne.n	8009d0a <__gethex+0x28e>
 8009d22:	e7e0      	b.n	8009ce6 <__gethex+0x26a>
 8009d24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d1dd      	bne.n	8009ce6 <__gethex+0x26a>
 8009d2a:	e7ee      	b.n	8009d0a <__gethex+0x28e>
 8009d2c:	0800a8d0 	.word	0x0800a8d0
 8009d30:	0800a769 	.word	0x0800a769
 8009d34:	0800aa7e 	.word	0x0800aa7e
 8009d38:	1e6f      	subs	r7, r5, #1
 8009d3a:	f1b9 0f00 	cmp.w	r9, #0
 8009d3e:	d130      	bne.n	8009da2 <__gethex+0x326>
 8009d40:	b127      	cbz	r7, 8009d4c <__gethex+0x2d0>
 8009d42:	4639      	mov	r1, r7
 8009d44:	4620      	mov	r0, r4
 8009d46:	f7fe fd10 	bl	800876a <__any_on>
 8009d4a:	4681      	mov	r9, r0
 8009d4c:	117a      	asrs	r2, r7, #5
 8009d4e:	2301      	movs	r3, #1
 8009d50:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009d54:	f007 071f 	and.w	r7, r7, #31
 8009d58:	40bb      	lsls	r3, r7
 8009d5a:	4213      	tst	r3, r2
 8009d5c:	4629      	mov	r1, r5
 8009d5e:	4620      	mov	r0, r4
 8009d60:	bf18      	it	ne
 8009d62:	f049 0902 	orrne.w	r9, r9, #2
 8009d66:	f7ff fe21 	bl	80099ac <rshift>
 8009d6a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009d6e:	1b76      	subs	r6, r6, r5
 8009d70:	2502      	movs	r5, #2
 8009d72:	f1b9 0f00 	cmp.w	r9, #0
 8009d76:	d047      	beq.n	8009e08 <__gethex+0x38c>
 8009d78:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009d7c:	2b02      	cmp	r3, #2
 8009d7e:	d015      	beq.n	8009dac <__gethex+0x330>
 8009d80:	2b03      	cmp	r3, #3
 8009d82:	d017      	beq.n	8009db4 <__gethex+0x338>
 8009d84:	2b01      	cmp	r3, #1
 8009d86:	d109      	bne.n	8009d9c <__gethex+0x320>
 8009d88:	f019 0f02 	tst.w	r9, #2
 8009d8c:	d006      	beq.n	8009d9c <__gethex+0x320>
 8009d8e:	f8da 3000 	ldr.w	r3, [sl]
 8009d92:	ea49 0903 	orr.w	r9, r9, r3
 8009d96:	f019 0f01 	tst.w	r9, #1
 8009d9a:	d10e      	bne.n	8009dba <__gethex+0x33e>
 8009d9c:	f045 0510 	orr.w	r5, r5, #16
 8009da0:	e032      	b.n	8009e08 <__gethex+0x38c>
 8009da2:	f04f 0901 	mov.w	r9, #1
 8009da6:	e7d1      	b.n	8009d4c <__gethex+0x2d0>
 8009da8:	2501      	movs	r5, #1
 8009daa:	e7e2      	b.n	8009d72 <__gethex+0x2f6>
 8009dac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009dae:	f1c3 0301 	rsb	r3, r3, #1
 8009db2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009db4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d0f0      	beq.n	8009d9c <__gethex+0x320>
 8009dba:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009dbe:	f104 0314 	add.w	r3, r4, #20
 8009dc2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009dc6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009dca:	f04f 0c00 	mov.w	ip, #0
 8009dce:	4618      	mov	r0, r3
 8009dd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8009dd4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009dd8:	d01b      	beq.n	8009e12 <__gethex+0x396>
 8009dda:	3201      	adds	r2, #1
 8009ddc:	6002      	str	r2, [r0, #0]
 8009dde:	2d02      	cmp	r5, #2
 8009de0:	f104 0314 	add.w	r3, r4, #20
 8009de4:	d13c      	bne.n	8009e60 <__gethex+0x3e4>
 8009de6:	f8d8 2000 	ldr.w	r2, [r8]
 8009dea:	3a01      	subs	r2, #1
 8009dec:	42b2      	cmp	r2, r6
 8009dee:	d109      	bne.n	8009e04 <__gethex+0x388>
 8009df0:	1171      	asrs	r1, r6, #5
 8009df2:	2201      	movs	r2, #1
 8009df4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009df8:	f006 061f 	and.w	r6, r6, #31
 8009dfc:	fa02 f606 	lsl.w	r6, r2, r6
 8009e00:	421e      	tst	r6, r3
 8009e02:	d13a      	bne.n	8009e7a <__gethex+0x3fe>
 8009e04:	f045 0520 	orr.w	r5, r5, #32
 8009e08:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e0a:	601c      	str	r4, [r3, #0]
 8009e0c:	9b02      	ldr	r3, [sp, #8]
 8009e0e:	601f      	str	r7, [r3, #0]
 8009e10:	e6b0      	b.n	8009b74 <__gethex+0xf8>
 8009e12:	4299      	cmp	r1, r3
 8009e14:	f843 cc04 	str.w	ip, [r3, #-4]
 8009e18:	d8d9      	bhi.n	8009dce <__gethex+0x352>
 8009e1a:	68a3      	ldr	r3, [r4, #8]
 8009e1c:	459b      	cmp	fp, r3
 8009e1e:	db17      	blt.n	8009e50 <__gethex+0x3d4>
 8009e20:	6861      	ldr	r1, [r4, #4]
 8009e22:	9801      	ldr	r0, [sp, #4]
 8009e24:	3101      	adds	r1, #1
 8009e26:	f7fe f80f 	bl	8007e48 <_Balloc>
 8009e2a:	4681      	mov	r9, r0
 8009e2c:	b918      	cbnz	r0, 8009e36 <__gethex+0x3ba>
 8009e2e:	4b1a      	ldr	r3, [pc, #104]	@ (8009e98 <__gethex+0x41c>)
 8009e30:	4602      	mov	r2, r0
 8009e32:	2184      	movs	r1, #132	@ 0x84
 8009e34:	e6c5      	b.n	8009bc2 <__gethex+0x146>
 8009e36:	6922      	ldr	r2, [r4, #16]
 8009e38:	3202      	adds	r2, #2
 8009e3a:	f104 010c 	add.w	r1, r4, #12
 8009e3e:	0092      	lsls	r2, r2, #2
 8009e40:	300c      	adds	r0, #12
 8009e42:	f7fd f89e 	bl	8006f82 <memcpy>
 8009e46:	4621      	mov	r1, r4
 8009e48:	9801      	ldr	r0, [sp, #4]
 8009e4a:	f7fe f83d 	bl	8007ec8 <_Bfree>
 8009e4e:	464c      	mov	r4, r9
 8009e50:	6923      	ldr	r3, [r4, #16]
 8009e52:	1c5a      	adds	r2, r3, #1
 8009e54:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009e58:	6122      	str	r2, [r4, #16]
 8009e5a:	2201      	movs	r2, #1
 8009e5c:	615a      	str	r2, [r3, #20]
 8009e5e:	e7be      	b.n	8009dde <__gethex+0x362>
 8009e60:	6922      	ldr	r2, [r4, #16]
 8009e62:	455a      	cmp	r2, fp
 8009e64:	dd0b      	ble.n	8009e7e <__gethex+0x402>
 8009e66:	2101      	movs	r1, #1
 8009e68:	4620      	mov	r0, r4
 8009e6a:	f7ff fd9f 	bl	80099ac <rshift>
 8009e6e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009e72:	3701      	adds	r7, #1
 8009e74:	42bb      	cmp	r3, r7
 8009e76:	f6ff aee0 	blt.w	8009c3a <__gethex+0x1be>
 8009e7a:	2501      	movs	r5, #1
 8009e7c:	e7c2      	b.n	8009e04 <__gethex+0x388>
 8009e7e:	f016 061f 	ands.w	r6, r6, #31
 8009e82:	d0fa      	beq.n	8009e7a <__gethex+0x3fe>
 8009e84:	4453      	add	r3, sl
 8009e86:	f1c6 0620 	rsb	r6, r6, #32
 8009e8a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009e8e:	f7fe f8cd 	bl	800802c <__hi0bits>
 8009e92:	42b0      	cmp	r0, r6
 8009e94:	dbe7      	blt.n	8009e66 <__gethex+0x3ea>
 8009e96:	e7f0      	b.n	8009e7a <__gethex+0x3fe>
 8009e98:	0800a769 	.word	0x0800a769

08009e9c <L_shift>:
 8009e9c:	f1c2 0208 	rsb	r2, r2, #8
 8009ea0:	0092      	lsls	r2, r2, #2
 8009ea2:	b570      	push	{r4, r5, r6, lr}
 8009ea4:	f1c2 0620 	rsb	r6, r2, #32
 8009ea8:	6843      	ldr	r3, [r0, #4]
 8009eaa:	6804      	ldr	r4, [r0, #0]
 8009eac:	fa03 f506 	lsl.w	r5, r3, r6
 8009eb0:	432c      	orrs	r4, r5
 8009eb2:	40d3      	lsrs	r3, r2
 8009eb4:	6004      	str	r4, [r0, #0]
 8009eb6:	f840 3f04 	str.w	r3, [r0, #4]!
 8009eba:	4288      	cmp	r0, r1
 8009ebc:	d3f4      	bcc.n	8009ea8 <L_shift+0xc>
 8009ebe:	bd70      	pop	{r4, r5, r6, pc}

08009ec0 <__match>:
 8009ec0:	b530      	push	{r4, r5, lr}
 8009ec2:	6803      	ldr	r3, [r0, #0]
 8009ec4:	3301      	adds	r3, #1
 8009ec6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009eca:	b914      	cbnz	r4, 8009ed2 <__match+0x12>
 8009ecc:	6003      	str	r3, [r0, #0]
 8009ece:	2001      	movs	r0, #1
 8009ed0:	bd30      	pop	{r4, r5, pc}
 8009ed2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ed6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009eda:	2d19      	cmp	r5, #25
 8009edc:	bf98      	it	ls
 8009ede:	3220      	addls	r2, #32
 8009ee0:	42a2      	cmp	r2, r4
 8009ee2:	d0f0      	beq.n	8009ec6 <__match+0x6>
 8009ee4:	2000      	movs	r0, #0
 8009ee6:	e7f3      	b.n	8009ed0 <__match+0x10>

08009ee8 <__hexnan>:
 8009ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eec:	680b      	ldr	r3, [r1, #0]
 8009eee:	6801      	ldr	r1, [r0, #0]
 8009ef0:	115e      	asrs	r6, r3, #5
 8009ef2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009ef6:	f013 031f 	ands.w	r3, r3, #31
 8009efa:	b087      	sub	sp, #28
 8009efc:	bf18      	it	ne
 8009efe:	3604      	addne	r6, #4
 8009f00:	2500      	movs	r5, #0
 8009f02:	1f37      	subs	r7, r6, #4
 8009f04:	4682      	mov	sl, r0
 8009f06:	4690      	mov	r8, r2
 8009f08:	9301      	str	r3, [sp, #4]
 8009f0a:	f846 5c04 	str.w	r5, [r6, #-4]
 8009f0e:	46b9      	mov	r9, r7
 8009f10:	463c      	mov	r4, r7
 8009f12:	9502      	str	r5, [sp, #8]
 8009f14:	46ab      	mov	fp, r5
 8009f16:	784a      	ldrb	r2, [r1, #1]
 8009f18:	1c4b      	adds	r3, r1, #1
 8009f1a:	9303      	str	r3, [sp, #12]
 8009f1c:	b342      	cbz	r2, 8009f70 <__hexnan+0x88>
 8009f1e:	4610      	mov	r0, r2
 8009f20:	9105      	str	r1, [sp, #20]
 8009f22:	9204      	str	r2, [sp, #16]
 8009f24:	f7ff fd94 	bl	8009a50 <__hexdig_fun>
 8009f28:	2800      	cmp	r0, #0
 8009f2a:	d151      	bne.n	8009fd0 <__hexnan+0xe8>
 8009f2c:	9a04      	ldr	r2, [sp, #16]
 8009f2e:	9905      	ldr	r1, [sp, #20]
 8009f30:	2a20      	cmp	r2, #32
 8009f32:	d818      	bhi.n	8009f66 <__hexnan+0x7e>
 8009f34:	9b02      	ldr	r3, [sp, #8]
 8009f36:	459b      	cmp	fp, r3
 8009f38:	dd13      	ble.n	8009f62 <__hexnan+0x7a>
 8009f3a:	454c      	cmp	r4, r9
 8009f3c:	d206      	bcs.n	8009f4c <__hexnan+0x64>
 8009f3e:	2d07      	cmp	r5, #7
 8009f40:	dc04      	bgt.n	8009f4c <__hexnan+0x64>
 8009f42:	462a      	mov	r2, r5
 8009f44:	4649      	mov	r1, r9
 8009f46:	4620      	mov	r0, r4
 8009f48:	f7ff ffa8 	bl	8009e9c <L_shift>
 8009f4c:	4544      	cmp	r4, r8
 8009f4e:	d952      	bls.n	8009ff6 <__hexnan+0x10e>
 8009f50:	2300      	movs	r3, #0
 8009f52:	f1a4 0904 	sub.w	r9, r4, #4
 8009f56:	f844 3c04 	str.w	r3, [r4, #-4]
 8009f5a:	f8cd b008 	str.w	fp, [sp, #8]
 8009f5e:	464c      	mov	r4, r9
 8009f60:	461d      	mov	r5, r3
 8009f62:	9903      	ldr	r1, [sp, #12]
 8009f64:	e7d7      	b.n	8009f16 <__hexnan+0x2e>
 8009f66:	2a29      	cmp	r2, #41	@ 0x29
 8009f68:	d157      	bne.n	800a01a <__hexnan+0x132>
 8009f6a:	3102      	adds	r1, #2
 8009f6c:	f8ca 1000 	str.w	r1, [sl]
 8009f70:	f1bb 0f00 	cmp.w	fp, #0
 8009f74:	d051      	beq.n	800a01a <__hexnan+0x132>
 8009f76:	454c      	cmp	r4, r9
 8009f78:	d206      	bcs.n	8009f88 <__hexnan+0xa0>
 8009f7a:	2d07      	cmp	r5, #7
 8009f7c:	dc04      	bgt.n	8009f88 <__hexnan+0xa0>
 8009f7e:	462a      	mov	r2, r5
 8009f80:	4649      	mov	r1, r9
 8009f82:	4620      	mov	r0, r4
 8009f84:	f7ff ff8a 	bl	8009e9c <L_shift>
 8009f88:	4544      	cmp	r4, r8
 8009f8a:	d936      	bls.n	8009ffa <__hexnan+0x112>
 8009f8c:	f1a8 0204 	sub.w	r2, r8, #4
 8009f90:	4623      	mov	r3, r4
 8009f92:	f853 1b04 	ldr.w	r1, [r3], #4
 8009f96:	f842 1f04 	str.w	r1, [r2, #4]!
 8009f9a:	429f      	cmp	r7, r3
 8009f9c:	d2f9      	bcs.n	8009f92 <__hexnan+0xaa>
 8009f9e:	1b3b      	subs	r3, r7, r4
 8009fa0:	f023 0303 	bic.w	r3, r3, #3
 8009fa4:	3304      	adds	r3, #4
 8009fa6:	3401      	adds	r4, #1
 8009fa8:	3e03      	subs	r6, #3
 8009faa:	42b4      	cmp	r4, r6
 8009fac:	bf88      	it	hi
 8009fae:	2304      	movhi	r3, #4
 8009fb0:	4443      	add	r3, r8
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	f843 2b04 	str.w	r2, [r3], #4
 8009fb8:	429f      	cmp	r7, r3
 8009fba:	d2fb      	bcs.n	8009fb4 <__hexnan+0xcc>
 8009fbc:	683b      	ldr	r3, [r7, #0]
 8009fbe:	b91b      	cbnz	r3, 8009fc8 <__hexnan+0xe0>
 8009fc0:	4547      	cmp	r7, r8
 8009fc2:	d128      	bne.n	800a016 <__hexnan+0x12e>
 8009fc4:	2301      	movs	r3, #1
 8009fc6:	603b      	str	r3, [r7, #0]
 8009fc8:	2005      	movs	r0, #5
 8009fca:	b007      	add	sp, #28
 8009fcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fd0:	3501      	adds	r5, #1
 8009fd2:	2d08      	cmp	r5, #8
 8009fd4:	f10b 0b01 	add.w	fp, fp, #1
 8009fd8:	dd06      	ble.n	8009fe8 <__hexnan+0x100>
 8009fda:	4544      	cmp	r4, r8
 8009fdc:	d9c1      	bls.n	8009f62 <__hexnan+0x7a>
 8009fde:	2300      	movs	r3, #0
 8009fe0:	f844 3c04 	str.w	r3, [r4, #-4]
 8009fe4:	2501      	movs	r5, #1
 8009fe6:	3c04      	subs	r4, #4
 8009fe8:	6822      	ldr	r2, [r4, #0]
 8009fea:	f000 000f 	and.w	r0, r0, #15
 8009fee:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009ff2:	6020      	str	r0, [r4, #0]
 8009ff4:	e7b5      	b.n	8009f62 <__hexnan+0x7a>
 8009ff6:	2508      	movs	r5, #8
 8009ff8:	e7b3      	b.n	8009f62 <__hexnan+0x7a>
 8009ffa:	9b01      	ldr	r3, [sp, #4]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d0dd      	beq.n	8009fbc <__hexnan+0xd4>
 800a000:	f1c3 0320 	rsb	r3, r3, #32
 800a004:	f04f 32ff 	mov.w	r2, #4294967295
 800a008:	40da      	lsrs	r2, r3
 800a00a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a00e:	4013      	ands	r3, r2
 800a010:	f846 3c04 	str.w	r3, [r6, #-4]
 800a014:	e7d2      	b.n	8009fbc <__hexnan+0xd4>
 800a016:	3f04      	subs	r7, #4
 800a018:	e7d0      	b.n	8009fbc <__hexnan+0xd4>
 800a01a:	2004      	movs	r0, #4
 800a01c:	e7d5      	b.n	8009fca <__hexnan+0xe2>

0800a01e <__ascii_mbtowc>:
 800a01e:	b082      	sub	sp, #8
 800a020:	b901      	cbnz	r1, 800a024 <__ascii_mbtowc+0x6>
 800a022:	a901      	add	r1, sp, #4
 800a024:	b142      	cbz	r2, 800a038 <__ascii_mbtowc+0x1a>
 800a026:	b14b      	cbz	r3, 800a03c <__ascii_mbtowc+0x1e>
 800a028:	7813      	ldrb	r3, [r2, #0]
 800a02a:	600b      	str	r3, [r1, #0]
 800a02c:	7812      	ldrb	r2, [r2, #0]
 800a02e:	1e10      	subs	r0, r2, #0
 800a030:	bf18      	it	ne
 800a032:	2001      	movne	r0, #1
 800a034:	b002      	add	sp, #8
 800a036:	4770      	bx	lr
 800a038:	4610      	mov	r0, r2
 800a03a:	e7fb      	b.n	800a034 <__ascii_mbtowc+0x16>
 800a03c:	f06f 0001 	mvn.w	r0, #1
 800a040:	e7f8      	b.n	800a034 <__ascii_mbtowc+0x16>

0800a042 <_realloc_r>:
 800a042:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a046:	4680      	mov	r8, r0
 800a048:	4615      	mov	r5, r2
 800a04a:	460c      	mov	r4, r1
 800a04c:	b921      	cbnz	r1, 800a058 <_realloc_r+0x16>
 800a04e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a052:	4611      	mov	r1, r2
 800a054:	f7fd be6c 	b.w	8007d30 <_malloc_r>
 800a058:	b92a      	cbnz	r2, 800a066 <_realloc_r+0x24>
 800a05a:	f7fd fdf5 	bl	8007c48 <_free_r>
 800a05e:	2400      	movs	r4, #0
 800a060:	4620      	mov	r0, r4
 800a062:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a066:	f000 f840 	bl	800a0ea <_malloc_usable_size_r>
 800a06a:	4285      	cmp	r5, r0
 800a06c:	4606      	mov	r6, r0
 800a06e:	d802      	bhi.n	800a076 <_realloc_r+0x34>
 800a070:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a074:	d8f4      	bhi.n	800a060 <_realloc_r+0x1e>
 800a076:	4629      	mov	r1, r5
 800a078:	4640      	mov	r0, r8
 800a07a:	f7fd fe59 	bl	8007d30 <_malloc_r>
 800a07e:	4607      	mov	r7, r0
 800a080:	2800      	cmp	r0, #0
 800a082:	d0ec      	beq.n	800a05e <_realloc_r+0x1c>
 800a084:	42b5      	cmp	r5, r6
 800a086:	462a      	mov	r2, r5
 800a088:	4621      	mov	r1, r4
 800a08a:	bf28      	it	cs
 800a08c:	4632      	movcs	r2, r6
 800a08e:	f7fc ff78 	bl	8006f82 <memcpy>
 800a092:	4621      	mov	r1, r4
 800a094:	4640      	mov	r0, r8
 800a096:	f7fd fdd7 	bl	8007c48 <_free_r>
 800a09a:	463c      	mov	r4, r7
 800a09c:	e7e0      	b.n	800a060 <_realloc_r+0x1e>

0800a09e <__ascii_wctomb>:
 800a09e:	4603      	mov	r3, r0
 800a0a0:	4608      	mov	r0, r1
 800a0a2:	b141      	cbz	r1, 800a0b6 <__ascii_wctomb+0x18>
 800a0a4:	2aff      	cmp	r2, #255	@ 0xff
 800a0a6:	d904      	bls.n	800a0b2 <__ascii_wctomb+0x14>
 800a0a8:	228a      	movs	r2, #138	@ 0x8a
 800a0aa:	601a      	str	r2, [r3, #0]
 800a0ac:	f04f 30ff 	mov.w	r0, #4294967295
 800a0b0:	4770      	bx	lr
 800a0b2:	700a      	strb	r2, [r1, #0]
 800a0b4:	2001      	movs	r0, #1
 800a0b6:	4770      	bx	lr

0800a0b8 <fiprintf>:
 800a0b8:	b40e      	push	{r1, r2, r3}
 800a0ba:	b503      	push	{r0, r1, lr}
 800a0bc:	4601      	mov	r1, r0
 800a0be:	ab03      	add	r3, sp, #12
 800a0c0:	4805      	ldr	r0, [pc, #20]	@ (800a0d8 <fiprintf+0x20>)
 800a0c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0c6:	6800      	ldr	r0, [r0, #0]
 800a0c8:	9301      	str	r3, [sp, #4]
 800a0ca:	f000 f83f 	bl	800a14c <_vfiprintf_r>
 800a0ce:	b002      	add	sp, #8
 800a0d0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a0d4:	b003      	add	sp, #12
 800a0d6:	4770      	bx	lr
 800a0d8:	20000018 	.word	0x20000018

0800a0dc <abort>:
 800a0dc:	b508      	push	{r3, lr}
 800a0de:	2006      	movs	r0, #6
 800a0e0:	f000 fa08 	bl	800a4f4 <raise>
 800a0e4:	2001      	movs	r0, #1
 800a0e6:	f7f8 f937 	bl	8002358 <_exit>

0800a0ea <_malloc_usable_size_r>:
 800a0ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a0ee:	1f18      	subs	r0, r3, #4
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	bfbc      	itt	lt
 800a0f4:	580b      	ldrlt	r3, [r1, r0]
 800a0f6:	18c0      	addlt	r0, r0, r3
 800a0f8:	4770      	bx	lr

0800a0fa <__sfputc_r>:
 800a0fa:	6893      	ldr	r3, [r2, #8]
 800a0fc:	3b01      	subs	r3, #1
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	b410      	push	{r4}
 800a102:	6093      	str	r3, [r2, #8]
 800a104:	da08      	bge.n	800a118 <__sfputc_r+0x1e>
 800a106:	6994      	ldr	r4, [r2, #24]
 800a108:	42a3      	cmp	r3, r4
 800a10a:	db01      	blt.n	800a110 <__sfputc_r+0x16>
 800a10c:	290a      	cmp	r1, #10
 800a10e:	d103      	bne.n	800a118 <__sfputc_r+0x1e>
 800a110:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a114:	f000 b932 	b.w	800a37c <__swbuf_r>
 800a118:	6813      	ldr	r3, [r2, #0]
 800a11a:	1c58      	adds	r0, r3, #1
 800a11c:	6010      	str	r0, [r2, #0]
 800a11e:	7019      	strb	r1, [r3, #0]
 800a120:	4608      	mov	r0, r1
 800a122:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a126:	4770      	bx	lr

0800a128 <__sfputs_r>:
 800a128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a12a:	4606      	mov	r6, r0
 800a12c:	460f      	mov	r7, r1
 800a12e:	4614      	mov	r4, r2
 800a130:	18d5      	adds	r5, r2, r3
 800a132:	42ac      	cmp	r4, r5
 800a134:	d101      	bne.n	800a13a <__sfputs_r+0x12>
 800a136:	2000      	movs	r0, #0
 800a138:	e007      	b.n	800a14a <__sfputs_r+0x22>
 800a13a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a13e:	463a      	mov	r2, r7
 800a140:	4630      	mov	r0, r6
 800a142:	f7ff ffda 	bl	800a0fa <__sfputc_r>
 800a146:	1c43      	adds	r3, r0, #1
 800a148:	d1f3      	bne.n	800a132 <__sfputs_r+0xa>
 800a14a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a14c <_vfiprintf_r>:
 800a14c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a150:	460d      	mov	r5, r1
 800a152:	b09d      	sub	sp, #116	@ 0x74
 800a154:	4614      	mov	r4, r2
 800a156:	4698      	mov	r8, r3
 800a158:	4606      	mov	r6, r0
 800a15a:	b118      	cbz	r0, 800a164 <_vfiprintf_r+0x18>
 800a15c:	6a03      	ldr	r3, [r0, #32]
 800a15e:	b90b      	cbnz	r3, 800a164 <_vfiprintf_r+0x18>
 800a160:	f7fc fdf6 	bl	8006d50 <__sinit>
 800a164:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a166:	07d9      	lsls	r1, r3, #31
 800a168:	d405      	bmi.n	800a176 <_vfiprintf_r+0x2a>
 800a16a:	89ab      	ldrh	r3, [r5, #12]
 800a16c:	059a      	lsls	r2, r3, #22
 800a16e:	d402      	bmi.n	800a176 <_vfiprintf_r+0x2a>
 800a170:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a172:	f7fc ff04 	bl	8006f7e <__retarget_lock_acquire_recursive>
 800a176:	89ab      	ldrh	r3, [r5, #12]
 800a178:	071b      	lsls	r3, r3, #28
 800a17a:	d501      	bpl.n	800a180 <_vfiprintf_r+0x34>
 800a17c:	692b      	ldr	r3, [r5, #16]
 800a17e:	b99b      	cbnz	r3, 800a1a8 <_vfiprintf_r+0x5c>
 800a180:	4629      	mov	r1, r5
 800a182:	4630      	mov	r0, r6
 800a184:	f000 f938 	bl	800a3f8 <__swsetup_r>
 800a188:	b170      	cbz	r0, 800a1a8 <_vfiprintf_r+0x5c>
 800a18a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a18c:	07dc      	lsls	r4, r3, #31
 800a18e:	d504      	bpl.n	800a19a <_vfiprintf_r+0x4e>
 800a190:	f04f 30ff 	mov.w	r0, #4294967295
 800a194:	b01d      	add	sp, #116	@ 0x74
 800a196:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a19a:	89ab      	ldrh	r3, [r5, #12]
 800a19c:	0598      	lsls	r0, r3, #22
 800a19e:	d4f7      	bmi.n	800a190 <_vfiprintf_r+0x44>
 800a1a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a1a2:	f7fc feed 	bl	8006f80 <__retarget_lock_release_recursive>
 800a1a6:	e7f3      	b.n	800a190 <_vfiprintf_r+0x44>
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	9309      	str	r3, [sp, #36]	@ 0x24
 800a1ac:	2320      	movs	r3, #32
 800a1ae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a1b2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a1b6:	2330      	movs	r3, #48	@ 0x30
 800a1b8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a368 <_vfiprintf_r+0x21c>
 800a1bc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a1c0:	f04f 0901 	mov.w	r9, #1
 800a1c4:	4623      	mov	r3, r4
 800a1c6:	469a      	mov	sl, r3
 800a1c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a1cc:	b10a      	cbz	r2, 800a1d2 <_vfiprintf_r+0x86>
 800a1ce:	2a25      	cmp	r2, #37	@ 0x25
 800a1d0:	d1f9      	bne.n	800a1c6 <_vfiprintf_r+0x7a>
 800a1d2:	ebba 0b04 	subs.w	fp, sl, r4
 800a1d6:	d00b      	beq.n	800a1f0 <_vfiprintf_r+0xa4>
 800a1d8:	465b      	mov	r3, fp
 800a1da:	4622      	mov	r2, r4
 800a1dc:	4629      	mov	r1, r5
 800a1de:	4630      	mov	r0, r6
 800a1e0:	f7ff ffa2 	bl	800a128 <__sfputs_r>
 800a1e4:	3001      	adds	r0, #1
 800a1e6:	f000 80a7 	beq.w	800a338 <_vfiprintf_r+0x1ec>
 800a1ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a1ec:	445a      	add	r2, fp
 800a1ee:	9209      	str	r2, [sp, #36]	@ 0x24
 800a1f0:	f89a 3000 	ldrb.w	r3, [sl]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	f000 809f 	beq.w	800a338 <_vfiprintf_r+0x1ec>
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	f04f 32ff 	mov.w	r2, #4294967295
 800a200:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a204:	f10a 0a01 	add.w	sl, sl, #1
 800a208:	9304      	str	r3, [sp, #16]
 800a20a:	9307      	str	r3, [sp, #28]
 800a20c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a210:	931a      	str	r3, [sp, #104]	@ 0x68
 800a212:	4654      	mov	r4, sl
 800a214:	2205      	movs	r2, #5
 800a216:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a21a:	4853      	ldr	r0, [pc, #332]	@ (800a368 <_vfiprintf_r+0x21c>)
 800a21c:	f7f5 ffe0 	bl	80001e0 <memchr>
 800a220:	9a04      	ldr	r2, [sp, #16]
 800a222:	b9d8      	cbnz	r0, 800a25c <_vfiprintf_r+0x110>
 800a224:	06d1      	lsls	r1, r2, #27
 800a226:	bf44      	itt	mi
 800a228:	2320      	movmi	r3, #32
 800a22a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a22e:	0713      	lsls	r3, r2, #28
 800a230:	bf44      	itt	mi
 800a232:	232b      	movmi	r3, #43	@ 0x2b
 800a234:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a238:	f89a 3000 	ldrb.w	r3, [sl]
 800a23c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a23e:	d015      	beq.n	800a26c <_vfiprintf_r+0x120>
 800a240:	9a07      	ldr	r2, [sp, #28]
 800a242:	4654      	mov	r4, sl
 800a244:	2000      	movs	r0, #0
 800a246:	f04f 0c0a 	mov.w	ip, #10
 800a24a:	4621      	mov	r1, r4
 800a24c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a250:	3b30      	subs	r3, #48	@ 0x30
 800a252:	2b09      	cmp	r3, #9
 800a254:	d94b      	bls.n	800a2ee <_vfiprintf_r+0x1a2>
 800a256:	b1b0      	cbz	r0, 800a286 <_vfiprintf_r+0x13a>
 800a258:	9207      	str	r2, [sp, #28]
 800a25a:	e014      	b.n	800a286 <_vfiprintf_r+0x13a>
 800a25c:	eba0 0308 	sub.w	r3, r0, r8
 800a260:	fa09 f303 	lsl.w	r3, r9, r3
 800a264:	4313      	orrs	r3, r2
 800a266:	9304      	str	r3, [sp, #16]
 800a268:	46a2      	mov	sl, r4
 800a26a:	e7d2      	b.n	800a212 <_vfiprintf_r+0xc6>
 800a26c:	9b03      	ldr	r3, [sp, #12]
 800a26e:	1d19      	adds	r1, r3, #4
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	9103      	str	r1, [sp, #12]
 800a274:	2b00      	cmp	r3, #0
 800a276:	bfbb      	ittet	lt
 800a278:	425b      	neglt	r3, r3
 800a27a:	f042 0202 	orrlt.w	r2, r2, #2
 800a27e:	9307      	strge	r3, [sp, #28]
 800a280:	9307      	strlt	r3, [sp, #28]
 800a282:	bfb8      	it	lt
 800a284:	9204      	strlt	r2, [sp, #16]
 800a286:	7823      	ldrb	r3, [r4, #0]
 800a288:	2b2e      	cmp	r3, #46	@ 0x2e
 800a28a:	d10a      	bne.n	800a2a2 <_vfiprintf_r+0x156>
 800a28c:	7863      	ldrb	r3, [r4, #1]
 800a28e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a290:	d132      	bne.n	800a2f8 <_vfiprintf_r+0x1ac>
 800a292:	9b03      	ldr	r3, [sp, #12]
 800a294:	1d1a      	adds	r2, r3, #4
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	9203      	str	r2, [sp, #12]
 800a29a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a29e:	3402      	adds	r4, #2
 800a2a0:	9305      	str	r3, [sp, #20]
 800a2a2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a378 <_vfiprintf_r+0x22c>
 800a2a6:	7821      	ldrb	r1, [r4, #0]
 800a2a8:	2203      	movs	r2, #3
 800a2aa:	4650      	mov	r0, sl
 800a2ac:	f7f5 ff98 	bl	80001e0 <memchr>
 800a2b0:	b138      	cbz	r0, 800a2c2 <_vfiprintf_r+0x176>
 800a2b2:	9b04      	ldr	r3, [sp, #16]
 800a2b4:	eba0 000a 	sub.w	r0, r0, sl
 800a2b8:	2240      	movs	r2, #64	@ 0x40
 800a2ba:	4082      	lsls	r2, r0
 800a2bc:	4313      	orrs	r3, r2
 800a2be:	3401      	adds	r4, #1
 800a2c0:	9304      	str	r3, [sp, #16]
 800a2c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2c6:	4829      	ldr	r0, [pc, #164]	@ (800a36c <_vfiprintf_r+0x220>)
 800a2c8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a2cc:	2206      	movs	r2, #6
 800a2ce:	f7f5 ff87 	bl	80001e0 <memchr>
 800a2d2:	2800      	cmp	r0, #0
 800a2d4:	d03f      	beq.n	800a356 <_vfiprintf_r+0x20a>
 800a2d6:	4b26      	ldr	r3, [pc, #152]	@ (800a370 <_vfiprintf_r+0x224>)
 800a2d8:	bb1b      	cbnz	r3, 800a322 <_vfiprintf_r+0x1d6>
 800a2da:	9b03      	ldr	r3, [sp, #12]
 800a2dc:	3307      	adds	r3, #7
 800a2de:	f023 0307 	bic.w	r3, r3, #7
 800a2e2:	3308      	adds	r3, #8
 800a2e4:	9303      	str	r3, [sp, #12]
 800a2e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2e8:	443b      	add	r3, r7
 800a2ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2ec:	e76a      	b.n	800a1c4 <_vfiprintf_r+0x78>
 800a2ee:	fb0c 3202 	mla	r2, ip, r2, r3
 800a2f2:	460c      	mov	r4, r1
 800a2f4:	2001      	movs	r0, #1
 800a2f6:	e7a8      	b.n	800a24a <_vfiprintf_r+0xfe>
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	3401      	adds	r4, #1
 800a2fc:	9305      	str	r3, [sp, #20]
 800a2fe:	4619      	mov	r1, r3
 800a300:	f04f 0c0a 	mov.w	ip, #10
 800a304:	4620      	mov	r0, r4
 800a306:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a30a:	3a30      	subs	r2, #48	@ 0x30
 800a30c:	2a09      	cmp	r2, #9
 800a30e:	d903      	bls.n	800a318 <_vfiprintf_r+0x1cc>
 800a310:	2b00      	cmp	r3, #0
 800a312:	d0c6      	beq.n	800a2a2 <_vfiprintf_r+0x156>
 800a314:	9105      	str	r1, [sp, #20]
 800a316:	e7c4      	b.n	800a2a2 <_vfiprintf_r+0x156>
 800a318:	fb0c 2101 	mla	r1, ip, r1, r2
 800a31c:	4604      	mov	r4, r0
 800a31e:	2301      	movs	r3, #1
 800a320:	e7f0      	b.n	800a304 <_vfiprintf_r+0x1b8>
 800a322:	ab03      	add	r3, sp, #12
 800a324:	9300      	str	r3, [sp, #0]
 800a326:	462a      	mov	r2, r5
 800a328:	4b12      	ldr	r3, [pc, #72]	@ (800a374 <_vfiprintf_r+0x228>)
 800a32a:	a904      	add	r1, sp, #16
 800a32c:	4630      	mov	r0, r6
 800a32e:	f7fb feb7 	bl	80060a0 <_printf_float>
 800a332:	4607      	mov	r7, r0
 800a334:	1c78      	adds	r0, r7, #1
 800a336:	d1d6      	bne.n	800a2e6 <_vfiprintf_r+0x19a>
 800a338:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a33a:	07d9      	lsls	r1, r3, #31
 800a33c:	d405      	bmi.n	800a34a <_vfiprintf_r+0x1fe>
 800a33e:	89ab      	ldrh	r3, [r5, #12]
 800a340:	059a      	lsls	r2, r3, #22
 800a342:	d402      	bmi.n	800a34a <_vfiprintf_r+0x1fe>
 800a344:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a346:	f7fc fe1b 	bl	8006f80 <__retarget_lock_release_recursive>
 800a34a:	89ab      	ldrh	r3, [r5, #12]
 800a34c:	065b      	lsls	r3, r3, #25
 800a34e:	f53f af1f 	bmi.w	800a190 <_vfiprintf_r+0x44>
 800a352:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a354:	e71e      	b.n	800a194 <_vfiprintf_r+0x48>
 800a356:	ab03      	add	r3, sp, #12
 800a358:	9300      	str	r3, [sp, #0]
 800a35a:	462a      	mov	r2, r5
 800a35c:	4b05      	ldr	r3, [pc, #20]	@ (800a374 <_vfiprintf_r+0x228>)
 800a35e:	a904      	add	r1, sp, #16
 800a360:	4630      	mov	r0, r6
 800a362:	f7fc f935 	bl	80065d0 <_printf_i>
 800a366:	e7e4      	b.n	800a332 <_vfiprintf_r+0x1e6>
 800a368:	0800aa29 	.word	0x0800aa29
 800a36c:	0800aa33 	.word	0x0800aa33
 800a370:	080060a1 	.word	0x080060a1
 800a374:	0800a129 	.word	0x0800a129
 800a378:	0800aa2f 	.word	0x0800aa2f

0800a37c <__swbuf_r>:
 800a37c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a37e:	460e      	mov	r6, r1
 800a380:	4614      	mov	r4, r2
 800a382:	4605      	mov	r5, r0
 800a384:	b118      	cbz	r0, 800a38e <__swbuf_r+0x12>
 800a386:	6a03      	ldr	r3, [r0, #32]
 800a388:	b90b      	cbnz	r3, 800a38e <__swbuf_r+0x12>
 800a38a:	f7fc fce1 	bl	8006d50 <__sinit>
 800a38e:	69a3      	ldr	r3, [r4, #24]
 800a390:	60a3      	str	r3, [r4, #8]
 800a392:	89a3      	ldrh	r3, [r4, #12]
 800a394:	071a      	lsls	r2, r3, #28
 800a396:	d501      	bpl.n	800a39c <__swbuf_r+0x20>
 800a398:	6923      	ldr	r3, [r4, #16]
 800a39a:	b943      	cbnz	r3, 800a3ae <__swbuf_r+0x32>
 800a39c:	4621      	mov	r1, r4
 800a39e:	4628      	mov	r0, r5
 800a3a0:	f000 f82a 	bl	800a3f8 <__swsetup_r>
 800a3a4:	b118      	cbz	r0, 800a3ae <__swbuf_r+0x32>
 800a3a6:	f04f 37ff 	mov.w	r7, #4294967295
 800a3aa:	4638      	mov	r0, r7
 800a3ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3ae:	6823      	ldr	r3, [r4, #0]
 800a3b0:	6922      	ldr	r2, [r4, #16]
 800a3b2:	1a98      	subs	r0, r3, r2
 800a3b4:	6963      	ldr	r3, [r4, #20]
 800a3b6:	b2f6      	uxtb	r6, r6
 800a3b8:	4283      	cmp	r3, r0
 800a3ba:	4637      	mov	r7, r6
 800a3bc:	dc05      	bgt.n	800a3ca <__swbuf_r+0x4e>
 800a3be:	4621      	mov	r1, r4
 800a3c0:	4628      	mov	r0, r5
 800a3c2:	f7ff fa53 	bl	800986c <_fflush_r>
 800a3c6:	2800      	cmp	r0, #0
 800a3c8:	d1ed      	bne.n	800a3a6 <__swbuf_r+0x2a>
 800a3ca:	68a3      	ldr	r3, [r4, #8]
 800a3cc:	3b01      	subs	r3, #1
 800a3ce:	60a3      	str	r3, [r4, #8]
 800a3d0:	6823      	ldr	r3, [r4, #0]
 800a3d2:	1c5a      	adds	r2, r3, #1
 800a3d4:	6022      	str	r2, [r4, #0]
 800a3d6:	701e      	strb	r6, [r3, #0]
 800a3d8:	6962      	ldr	r2, [r4, #20]
 800a3da:	1c43      	adds	r3, r0, #1
 800a3dc:	429a      	cmp	r2, r3
 800a3de:	d004      	beq.n	800a3ea <__swbuf_r+0x6e>
 800a3e0:	89a3      	ldrh	r3, [r4, #12]
 800a3e2:	07db      	lsls	r3, r3, #31
 800a3e4:	d5e1      	bpl.n	800a3aa <__swbuf_r+0x2e>
 800a3e6:	2e0a      	cmp	r6, #10
 800a3e8:	d1df      	bne.n	800a3aa <__swbuf_r+0x2e>
 800a3ea:	4621      	mov	r1, r4
 800a3ec:	4628      	mov	r0, r5
 800a3ee:	f7ff fa3d 	bl	800986c <_fflush_r>
 800a3f2:	2800      	cmp	r0, #0
 800a3f4:	d0d9      	beq.n	800a3aa <__swbuf_r+0x2e>
 800a3f6:	e7d6      	b.n	800a3a6 <__swbuf_r+0x2a>

0800a3f8 <__swsetup_r>:
 800a3f8:	b538      	push	{r3, r4, r5, lr}
 800a3fa:	4b29      	ldr	r3, [pc, #164]	@ (800a4a0 <__swsetup_r+0xa8>)
 800a3fc:	4605      	mov	r5, r0
 800a3fe:	6818      	ldr	r0, [r3, #0]
 800a400:	460c      	mov	r4, r1
 800a402:	b118      	cbz	r0, 800a40c <__swsetup_r+0x14>
 800a404:	6a03      	ldr	r3, [r0, #32]
 800a406:	b90b      	cbnz	r3, 800a40c <__swsetup_r+0x14>
 800a408:	f7fc fca2 	bl	8006d50 <__sinit>
 800a40c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a410:	0719      	lsls	r1, r3, #28
 800a412:	d422      	bmi.n	800a45a <__swsetup_r+0x62>
 800a414:	06da      	lsls	r2, r3, #27
 800a416:	d407      	bmi.n	800a428 <__swsetup_r+0x30>
 800a418:	2209      	movs	r2, #9
 800a41a:	602a      	str	r2, [r5, #0]
 800a41c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a420:	81a3      	strh	r3, [r4, #12]
 800a422:	f04f 30ff 	mov.w	r0, #4294967295
 800a426:	e033      	b.n	800a490 <__swsetup_r+0x98>
 800a428:	0758      	lsls	r0, r3, #29
 800a42a:	d512      	bpl.n	800a452 <__swsetup_r+0x5a>
 800a42c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a42e:	b141      	cbz	r1, 800a442 <__swsetup_r+0x4a>
 800a430:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a434:	4299      	cmp	r1, r3
 800a436:	d002      	beq.n	800a43e <__swsetup_r+0x46>
 800a438:	4628      	mov	r0, r5
 800a43a:	f7fd fc05 	bl	8007c48 <_free_r>
 800a43e:	2300      	movs	r3, #0
 800a440:	6363      	str	r3, [r4, #52]	@ 0x34
 800a442:	89a3      	ldrh	r3, [r4, #12]
 800a444:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a448:	81a3      	strh	r3, [r4, #12]
 800a44a:	2300      	movs	r3, #0
 800a44c:	6063      	str	r3, [r4, #4]
 800a44e:	6923      	ldr	r3, [r4, #16]
 800a450:	6023      	str	r3, [r4, #0]
 800a452:	89a3      	ldrh	r3, [r4, #12]
 800a454:	f043 0308 	orr.w	r3, r3, #8
 800a458:	81a3      	strh	r3, [r4, #12]
 800a45a:	6923      	ldr	r3, [r4, #16]
 800a45c:	b94b      	cbnz	r3, 800a472 <__swsetup_r+0x7a>
 800a45e:	89a3      	ldrh	r3, [r4, #12]
 800a460:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a464:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a468:	d003      	beq.n	800a472 <__swsetup_r+0x7a>
 800a46a:	4621      	mov	r1, r4
 800a46c:	4628      	mov	r0, r5
 800a46e:	f000 f883 	bl	800a578 <__smakebuf_r>
 800a472:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a476:	f013 0201 	ands.w	r2, r3, #1
 800a47a:	d00a      	beq.n	800a492 <__swsetup_r+0x9a>
 800a47c:	2200      	movs	r2, #0
 800a47e:	60a2      	str	r2, [r4, #8]
 800a480:	6962      	ldr	r2, [r4, #20]
 800a482:	4252      	negs	r2, r2
 800a484:	61a2      	str	r2, [r4, #24]
 800a486:	6922      	ldr	r2, [r4, #16]
 800a488:	b942      	cbnz	r2, 800a49c <__swsetup_r+0xa4>
 800a48a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a48e:	d1c5      	bne.n	800a41c <__swsetup_r+0x24>
 800a490:	bd38      	pop	{r3, r4, r5, pc}
 800a492:	0799      	lsls	r1, r3, #30
 800a494:	bf58      	it	pl
 800a496:	6962      	ldrpl	r2, [r4, #20]
 800a498:	60a2      	str	r2, [r4, #8]
 800a49a:	e7f4      	b.n	800a486 <__swsetup_r+0x8e>
 800a49c:	2000      	movs	r0, #0
 800a49e:	e7f7      	b.n	800a490 <__swsetup_r+0x98>
 800a4a0:	20000018 	.word	0x20000018

0800a4a4 <_raise_r>:
 800a4a4:	291f      	cmp	r1, #31
 800a4a6:	b538      	push	{r3, r4, r5, lr}
 800a4a8:	4605      	mov	r5, r0
 800a4aa:	460c      	mov	r4, r1
 800a4ac:	d904      	bls.n	800a4b8 <_raise_r+0x14>
 800a4ae:	2316      	movs	r3, #22
 800a4b0:	6003      	str	r3, [r0, #0]
 800a4b2:	f04f 30ff 	mov.w	r0, #4294967295
 800a4b6:	bd38      	pop	{r3, r4, r5, pc}
 800a4b8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a4ba:	b112      	cbz	r2, 800a4c2 <_raise_r+0x1e>
 800a4bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a4c0:	b94b      	cbnz	r3, 800a4d6 <_raise_r+0x32>
 800a4c2:	4628      	mov	r0, r5
 800a4c4:	f000 f830 	bl	800a528 <_getpid_r>
 800a4c8:	4622      	mov	r2, r4
 800a4ca:	4601      	mov	r1, r0
 800a4cc:	4628      	mov	r0, r5
 800a4ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a4d2:	f000 b817 	b.w	800a504 <_kill_r>
 800a4d6:	2b01      	cmp	r3, #1
 800a4d8:	d00a      	beq.n	800a4f0 <_raise_r+0x4c>
 800a4da:	1c59      	adds	r1, r3, #1
 800a4dc:	d103      	bne.n	800a4e6 <_raise_r+0x42>
 800a4de:	2316      	movs	r3, #22
 800a4e0:	6003      	str	r3, [r0, #0]
 800a4e2:	2001      	movs	r0, #1
 800a4e4:	e7e7      	b.n	800a4b6 <_raise_r+0x12>
 800a4e6:	2100      	movs	r1, #0
 800a4e8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a4ec:	4620      	mov	r0, r4
 800a4ee:	4798      	blx	r3
 800a4f0:	2000      	movs	r0, #0
 800a4f2:	e7e0      	b.n	800a4b6 <_raise_r+0x12>

0800a4f4 <raise>:
 800a4f4:	4b02      	ldr	r3, [pc, #8]	@ (800a500 <raise+0xc>)
 800a4f6:	4601      	mov	r1, r0
 800a4f8:	6818      	ldr	r0, [r3, #0]
 800a4fa:	f7ff bfd3 	b.w	800a4a4 <_raise_r>
 800a4fe:	bf00      	nop
 800a500:	20000018 	.word	0x20000018

0800a504 <_kill_r>:
 800a504:	b538      	push	{r3, r4, r5, lr}
 800a506:	4d07      	ldr	r5, [pc, #28]	@ (800a524 <_kill_r+0x20>)
 800a508:	2300      	movs	r3, #0
 800a50a:	4604      	mov	r4, r0
 800a50c:	4608      	mov	r0, r1
 800a50e:	4611      	mov	r1, r2
 800a510:	602b      	str	r3, [r5, #0]
 800a512:	f7f7 ff11 	bl	8002338 <_kill>
 800a516:	1c43      	adds	r3, r0, #1
 800a518:	d102      	bne.n	800a520 <_kill_r+0x1c>
 800a51a:	682b      	ldr	r3, [r5, #0]
 800a51c:	b103      	cbz	r3, 800a520 <_kill_r+0x1c>
 800a51e:	6023      	str	r3, [r4, #0]
 800a520:	bd38      	pop	{r3, r4, r5, pc}
 800a522:	bf00      	nop
 800a524:	20000598 	.word	0x20000598

0800a528 <_getpid_r>:
 800a528:	f7f7 befe 	b.w	8002328 <_getpid>

0800a52c <__swhatbuf_r>:
 800a52c:	b570      	push	{r4, r5, r6, lr}
 800a52e:	460c      	mov	r4, r1
 800a530:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a534:	2900      	cmp	r1, #0
 800a536:	b096      	sub	sp, #88	@ 0x58
 800a538:	4615      	mov	r5, r2
 800a53a:	461e      	mov	r6, r3
 800a53c:	da0d      	bge.n	800a55a <__swhatbuf_r+0x2e>
 800a53e:	89a3      	ldrh	r3, [r4, #12]
 800a540:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a544:	f04f 0100 	mov.w	r1, #0
 800a548:	bf14      	ite	ne
 800a54a:	2340      	movne	r3, #64	@ 0x40
 800a54c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a550:	2000      	movs	r0, #0
 800a552:	6031      	str	r1, [r6, #0]
 800a554:	602b      	str	r3, [r5, #0]
 800a556:	b016      	add	sp, #88	@ 0x58
 800a558:	bd70      	pop	{r4, r5, r6, pc}
 800a55a:	466a      	mov	r2, sp
 800a55c:	f000 f848 	bl	800a5f0 <_fstat_r>
 800a560:	2800      	cmp	r0, #0
 800a562:	dbec      	blt.n	800a53e <__swhatbuf_r+0x12>
 800a564:	9901      	ldr	r1, [sp, #4]
 800a566:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a56a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a56e:	4259      	negs	r1, r3
 800a570:	4159      	adcs	r1, r3
 800a572:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a576:	e7eb      	b.n	800a550 <__swhatbuf_r+0x24>

0800a578 <__smakebuf_r>:
 800a578:	898b      	ldrh	r3, [r1, #12]
 800a57a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a57c:	079d      	lsls	r5, r3, #30
 800a57e:	4606      	mov	r6, r0
 800a580:	460c      	mov	r4, r1
 800a582:	d507      	bpl.n	800a594 <__smakebuf_r+0x1c>
 800a584:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a588:	6023      	str	r3, [r4, #0]
 800a58a:	6123      	str	r3, [r4, #16]
 800a58c:	2301      	movs	r3, #1
 800a58e:	6163      	str	r3, [r4, #20]
 800a590:	b003      	add	sp, #12
 800a592:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a594:	ab01      	add	r3, sp, #4
 800a596:	466a      	mov	r2, sp
 800a598:	f7ff ffc8 	bl	800a52c <__swhatbuf_r>
 800a59c:	9f00      	ldr	r7, [sp, #0]
 800a59e:	4605      	mov	r5, r0
 800a5a0:	4639      	mov	r1, r7
 800a5a2:	4630      	mov	r0, r6
 800a5a4:	f7fd fbc4 	bl	8007d30 <_malloc_r>
 800a5a8:	b948      	cbnz	r0, 800a5be <__smakebuf_r+0x46>
 800a5aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5ae:	059a      	lsls	r2, r3, #22
 800a5b0:	d4ee      	bmi.n	800a590 <__smakebuf_r+0x18>
 800a5b2:	f023 0303 	bic.w	r3, r3, #3
 800a5b6:	f043 0302 	orr.w	r3, r3, #2
 800a5ba:	81a3      	strh	r3, [r4, #12]
 800a5bc:	e7e2      	b.n	800a584 <__smakebuf_r+0xc>
 800a5be:	89a3      	ldrh	r3, [r4, #12]
 800a5c0:	6020      	str	r0, [r4, #0]
 800a5c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a5c6:	81a3      	strh	r3, [r4, #12]
 800a5c8:	9b01      	ldr	r3, [sp, #4]
 800a5ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a5ce:	b15b      	cbz	r3, 800a5e8 <__smakebuf_r+0x70>
 800a5d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a5d4:	4630      	mov	r0, r6
 800a5d6:	f000 f81d 	bl	800a614 <_isatty_r>
 800a5da:	b128      	cbz	r0, 800a5e8 <__smakebuf_r+0x70>
 800a5dc:	89a3      	ldrh	r3, [r4, #12]
 800a5de:	f023 0303 	bic.w	r3, r3, #3
 800a5e2:	f043 0301 	orr.w	r3, r3, #1
 800a5e6:	81a3      	strh	r3, [r4, #12]
 800a5e8:	89a3      	ldrh	r3, [r4, #12]
 800a5ea:	431d      	orrs	r5, r3
 800a5ec:	81a5      	strh	r5, [r4, #12]
 800a5ee:	e7cf      	b.n	800a590 <__smakebuf_r+0x18>

0800a5f0 <_fstat_r>:
 800a5f0:	b538      	push	{r3, r4, r5, lr}
 800a5f2:	4d07      	ldr	r5, [pc, #28]	@ (800a610 <_fstat_r+0x20>)
 800a5f4:	2300      	movs	r3, #0
 800a5f6:	4604      	mov	r4, r0
 800a5f8:	4608      	mov	r0, r1
 800a5fa:	4611      	mov	r1, r2
 800a5fc:	602b      	str	r3, [r5, #0]
 800a5fe:	f7f7 fefb 	bl	80023f8 <_fstat>
 800a602:	1c43      	adds	r3, r0, #1
 800a604:	d102      	bne.n	800a60c <_fstat_r+0x1c>
 800a606:	682b      	ldr	r3, [r5, #0]
 800a608:	b103      	cbz	r3, 800a60c <_fstat_r+0x1c>
 800a60a:	6023      	str	r3, [r4, #0]
 800a60c:	bd38      	pop	{r3, r4, r5, pc}
 800a60e:	bf00      	nop
 800a610:	20000598 	.word	0x20000598

0800a614 <_isatty_r>:
 800a614:	b538      	push	{r3, r4, r5, lr}
 800a616:	4d06      	ldr	r5, [pc, #24]	@ (800a630 <_isatty_r+0x1c>)
 800a618:	2300      	movs	r3, #0
 800a61a:	4604      	mov	r4, r0
 800a61c:	4608      	mov	r0, r1
 800a61e:	602b      	str	r3, [r5, #0]
 800a620:	f7f7 fefa 	bl	8002418 <_isatty>
 800a624:	1c43      	adds	r3, r0, #1
 800a626:	d102      	bne.n	800a62e <_isatty_r+0x1a>
 800a628:	682b      	ldr	r3, [r5, #0]
 800a62a:	b103      	cbz	r3, 800a62e <_isatty_r+0x1a>
 800a62c:	6023      	str	r3, [r4, #0]
 800a62e:	bd38      	pop	{r3, r4, r5, pc}
 800a630:	20000598 	.word	0x20000598

0800a634 <_init>:
 800a634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a636:	bf00      	nop
 800a638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a63a:	bc08      	pop	{r3}
 800a63c:	469e      	mov	lr, r3
 800a63e:	4770      	bx	lr

0800a640 <_fini>:
 800a640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a642:	bf00      	nop
 800a644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a646:	bc08      	pop	{r3}
 800a648:	469e      	mov	lr, r3
 800a64a:	4770      	bx	lr
