Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,1879
design__instance__area,40598
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,2
design__max_cap_violation__count__corner:nom_tt_025C_3v30,1
power__internal__total,0.005087521392852068
power__switching__total,0.0017972701461985707
power__leakage__total,1.7646652850089595E-7
power__total,0.0068849679082632065
clock__skew__worst_hold__corner:nom_tt_025C_3v30,6.628358494133415
clock__skew__worst_setup__corner:nom_tt_025C_3v30,7.128358549644568
timing__hold__ws__corner:nom_tt_025C_3v30,0.8796141841653549
timing__setup__ws__corner:nom_tt_025C_3v30,3.776206121348046
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.879614
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,3.776206
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,0
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,2
design__max_cap_violation__count__corner:nom_ss_125C_3v00,1
clock__skew__worst_hold__corner:nom_ss_125C_3v00,9.4786821075009
clock__skew__worst_setup__corner:nom_ss_125C_3v00,9.978682163012053
timing__hold__ws__corner:nom_ss_125C_3v00,2.0969253593708768
timing__setup__ws__corner:nom_ss_125C_3v00,-12.1229749670236
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-147.57919037871818
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-12.1229749670236
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.096925
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,28
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-12.122975
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,27
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,2
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,1
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,5.411924395142153
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,5.911924450653305
timing__hold__ws__corner:nom_ff_n40C_3v60,0.38505982825515456
timing__setup__ws__corner:nom_ff_n40C_3v60,7.755917905222256
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.385060
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,16.448053
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,2
design__max_cap_violation__count,1
clock__skew__worst_hold,9.611882228870485
clock__skew__worst_setup,5.87679832542836
timing__hold__ws,0.3850565530971393
timing__setup__ws,-12.12996670774122
timing__hold__tns,0.0
timing__setup__tns,-147.7775170727326
timing__hold__wns,0
timing__setup__wns,-12.12996670774122
timing__hold_vio__count,0
timing__hold_r2r__ws,0.385057
timing__hold_r2r_vio__count,0
timing__setup_vio__count,84
timing__setup_r2r__ws,-12.129967
timing__setup_r2r_vio__count,81
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1879
design__instance__area__stdcell,40598
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.781228
design__instance__utilization__stdcell,0.781228
design__instance__count__class:tie_cell,60
design__instance__count__class:buffer,13
design__instance__count__class:inverter,328
design__instance__count__class:sequential_cell,256
design__instance__count__class:multi_input_combinational_cell,693
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,32888.6
design__violations,0
design__instance__count__class:timing_repair_buffer,87
design__instance__count__class:clock_buffer,9
design__instance__count__class:clock_inverter,7
design__instance__count__setup_buffer,20
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1465
route__net__special,2
route__drc_errors__iter:1,107
route__wirelength__iter:1,34534
route__drc_errors__iter:2,14
route__wirelength__iter:2,34194
route__drc_errors__iter:3,9
route__wirelength__iter:3,34155
route__drc_errors__iter:4,0
route__wirelength__iter:4,34147
route__drc_errors,0
route__wirelength,34147
route__vias,6626
route__vias__singlecut,6626
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,405.64
design__instance__count__class:fill_cell,1361
timing__unannotated_net__count__corner:nom_tt_025C_3v30,1429
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,1429
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,1429
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,2
design__max_cap_violation__count__corner:min_tt_025C_3v30,1
clock__skew__worst_hold__corner:min_tt_025C_3v30,6.571083418940783
clock__skew__worst_setup__corner:min_tt_025C_3v30,7.071083474451935
timing__hold__ws__corner:min_tt_025C_3v30,0.8796099653177419
timing__setup__ws__corner:min_tt_025C_3v30,3.775724728630954
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.879610
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,3.775725
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,1429
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,0
design__max_fanout_violation__count__corner:min_ss_125C_3v00,2
design__max_cap_violation__count__corner:min_ss_125C_3v00,1
clock__skew__worst_hold__corner:min_ss_125C_3v00,9.368596830157744
clock__skew__worst_setup__corner:min_ss_125C_3v00,9.868596885668897
timing__hold__ws__corner:min_ss_125C_3v00,2.0969120366942042
timing__setup__ws__corner:min_ss_125C_3v00,-12.123687286136345
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-147.5594372901054
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-12.123687286136345
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.096912
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,28
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-12.123688
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,27
timing__unannotated_net__count__corner:min_ss_125C_3v00,1429
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,2
design__max_cap_violation__count__corner:min_ff_n40C_3v60,1
clock__skew__worst_hold__corner:min_ff_n40C_3v60,5.376798269917208
clock__skew__worst_setup__corner:min_ff_n40C_3v60,5.87679832542836
timing__hold__ws__corner:min_ff_n40C_3v60,0.3850623817681834
timing__setup__ws__corner:min_ff_n40C_3v60,7.757157802331224
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.385062
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,16.448057
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,1429
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,2
design__max_cap_violation__count__corner:max_tt_025C_3v30,1
clock__skew__worst_hold__corner:max_tt_025C_3v30,6.69867247298522
clock__skew__worst_setup__corner:max_tt_025C_3v30,7.198672528496373
timing__hold__ws__corner:max_tt_025C_3v30,0.8796187360798845
timing__setup__ws__corner:max_tt_025C_3v30,3.7727759761941533
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.879619
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,3.772776
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,1429
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,0
design__max_fanout_violation__count__corner:max_ss_125C_3v00,2
design__max_cap_violation__count__corner:max_ss_125C_3v00,1
clock__skew__worst_hold__corner:max_ss_125C_3v00,9.611882228870485
clock__skew__worst_setup__corner:max_ss_125C_3v00,10.111882284381638
timing__hold__ws__corner:max_ss_125C_3v00,2.0969417906721057
timing__setup__ws__corner:max_ss_125C_3v00,-12.12996670774122
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-147.7775170727326
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-12.12996670774122
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.096942
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,28
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-12.129967
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,27
timing__unannotated_net__count__corner:max_ss_125C_3v00,1429
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,2
design__max_cap_violation__count__corner:max_ff_n40C_3v60,1
clock__skew__worst_hold__corner:max_ff_n40C_3v60,5.454744366145347
clock__skew__worst_setup__corner:max_ff_n40C_3v60,5.9547444216565
timing__hold__ws__corner:max_ff_n40C_3v60,0.3850565530971393
timing__setup__ws__corner:max_ff_n40C_3v60,7.74278441055871
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.385057
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,16.448051
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,1429
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,1429
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29982
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29995
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000184363
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000125022
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000490909
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000125022
design_powergrid__voltage__worst,0.000125022
design_powergrid__voltage__worst__net:VPWR,3.29982
design_powergrid__drop__worst,0.000184363
design_powergrid__drop__worst__net:VPWR,0.000184363
design_powergrid__voltage__worst__net:VGND,0.000125022
design_powergrid__drop__worst__net:VGND,0.000125022
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.000049499999999999997018877706533857008253107778728008270263671875
ir__drop__worst,0.00018400000000000000014398204850607498883618973195552825927734375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
