{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701548949240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701548949241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  3 01:59:09 2023 " "Processing started: Sun Dec  3 01:59:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701548949241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701548949241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Testing_ROB -c Testing_ROB " "Command: quartus_map --read_settings_files=on --write_settings_files=off Testing_ROB -c Testing_ROB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701548949241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701548949581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701548949581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testing_rob-Struct " "Found design unit 1: testing_rob-Struct" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701548964182 ""} { "Info" "ISGN_ENTITY_NAME" "1 testing_rob " "Found entity 1: testing_rob" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701548964182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701548964182 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Testing_ROB " "Elaborating entity \"Testing_ROB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701548964254 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "retire_word2\[0\] GND " "Pin \"retire_word2\[0\]\" is stuck at GND" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701548975314 "|testing_rob|retire_word2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "retire_word2\[1\] GND " "Pin \"retire_word2\[1\]\" is stuck at GND" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701548975314 "|testing_rob|retire_word2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "retire_word2\[2\] GND " "Pin \"retire_word2\[2\]\" is stuck at GND" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701548975314 "|testing_rob|retire_word2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "retire_word2\[3\] GND " "Pin \"retire_word2\[3\]\" is stuck at GND" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701548975314 "|testing_rob|retire_word2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "retire_word2\[4\] GND " "Pin \"retire_word2\[4\]\" is stuck at GND" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701548975314 "|testing_rob|retire_word2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "retire_word2\[5\] GND " "Pin \"retire_word2\[5\]\" is stuck at GND" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701548975314 "|testing_rob|retire_word2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valid_retire2 GND " "Pin \"valid_retire2\" is stuck at GND" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701548975314 "|testing_rob|valid_retire2"} { "Warning" "WMLS_MLS_STUCK_PIN" "retire_store\[1\] GND " "Pin \"retire_store\[1\]\" is stuck at GND" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701548975314 "|testing_rob|retire_store[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "retire_load2\[0\] GND " "Pin \"retire_load2\[0\]\" is stuck at GND" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701548975314 "|testing_rob|retire_load2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "retire_load2\[1\] GND " "Pin \"retire_load2\[1\]\" is stuck at GND" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701548975314 "|testing_rob|retire_load2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "retire_load2\[2\] GND " "Pin \"retire_load2\[2\]\" is stuck at GND" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701548975314 "|testing_rob|retire_load2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "retire_load2\[3\] GND " "Pin \"retire_load2\[3\]\" is stuck at GND" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701548975314 "|testing_rob|retire_load2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "retire_load2\[4\] GND " "Pin \"retire_load2\[4\]\" is stuck at GND" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701548975314 "|testing_rob|retire_load2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valid_retire_load2 GND " "Pin \"valid_retire_load2\" is stuck at GND" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701548975314 "|testing_rob|valid_retire_load2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701548975314 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701548975394 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701548975914 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701548976023 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701548976023 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dispatch_word1\[7\] " "No output dependent on input pin \"dispatch_word1\[7\]\"" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701548976082 "|testing_rob|dispatch_word1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dispatch_word1\[8\] " "No output dependent on input pin \"dispatch_word1\[8\]\"" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701548976082 "|testing_rob|dispatch_word1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dispatch_word1\[9\] " "No output dependent on input pin \"dispatch_word1\[9\]\"" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701548976082 "|testing_rob|dispatch_word1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dispatch_word2\[0\] " "No output dependent on input pin \"dispatch_word2\[0\]\"" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701548976082 "|testing_rob|dispatch_word2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dispatch_word2\[1\] " "No output dependent on input pin \"dispatch_word2\[1\]\"" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701548976082 "|testing_rob|dispatch_word2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dispatch_word2\[2\] " "No output dependent on input pin \"dispatch_word2\[2\]\"" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701548976082 "|testing_rob|dispatch_word2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dispatch_word2\[3\] " "No output dependent on input pin \"dispatch_word2\[3\]\"" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701548976082 "|testing_rob|dispatch_word2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dispatch_word2\[4\] " "No output dependent on input pin \"dispatch_word2\[4\]\"" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701548976082 "|testing_rob|dispatch_word2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dispatch_word2\[5\] " "No output dependent on input pin \"dispatch_word2\[5\]\"" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701548976082 "|testing_rob|dispatch_word2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dispatch_word2\[6\] " "No output dependent on input pin \"dispatch_word2\[6\]\"" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701548976082 "|testing_rob|dispatch_word2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dispatch_word2\[7\] " "No output dependent on input pin \"dispatch_word2\[7\]\"" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701548976082 "|testing_rob|dispatch_word2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dispatch_word2\[8\] " "No output dependent on input pin \"dispatch_word2\[8\]\"" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701548976082 "|testing_rob|dispatch_word2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dispatch_word2\[9\] " "No output dependent on input pin \"dispatch_word2\[9\]\"" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701548976082 "|testing_rob|dispatch_word2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dispatch_word2\[10\] " "No output dependent on input pin \"dispatch_word2\[10\]\"" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701548976082 "|testing_rob|dispatch_word2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dispatch_word2\[11\] " "No output dependent on input pin \"dispatch_word2\[11\]\"" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701548976082 "|testing_rob|dispatch_word2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dispatch_word2\[12\] " "No output dependent on input pin \"dispatch_word2\[12\]\"" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701548976082 "|testing_rob|dispatch_word2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dispatch_word2\[13\] " "No output dependent on input pin \"dispatch_word2\[13\]\"" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701548976082 "|testing_rob|dispatch_word2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dispatch_word2\[14\] " "No output dependent on input pin \"dispatch_word2\[14\]\"" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701548976082 "|testing_rob|dispatch_word2[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dispatch_word2\[15\] " "No output dependent on input pin \"dispatch_word2\[15\]\"" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701548976082 "|testing_rob|dispatch_word2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dispatch_word2\[16\] " "No output dependent on input pin \"dispatch_word2\[16\]\"" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701548976082 "|testing_rob|dispatch_word2[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dispatch_word2\[17\] " "No output dependent on input pin \"dispatch_word2\[17\]\"" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701548976082 "|testing_rob|dispatch_word2[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dispatch_word2\[18\] " "No output dependent on input pin \"dispatch_word2\[18\]\"" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701548976082 "|testing_rob|dispatch_word2[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "valid_dispatch1 " "No output dependent on input pin \"valid_dispatch1\"" {  } { { "../Project/rob.vhdl" "" { Text "/home/shobhit/Desktop/Acads/EE739-SuperScalar/Project/rob.vhdl" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701548976082 "|testing_rob|valid_dispatch1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701548976082 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "303 " "Implemented 303 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "107 " "Implemented 107 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701548976083 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701548976083 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701548976083 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701548976083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "481 " "Peak virtual memory: 481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701548976092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  3 01:59:36 2023 " "Processing ended: Sun Dec  3 01:59:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701548976092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701548976092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701548976092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701548976092 ""}
