// Seed: 3960432536
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign module_1.id_2 = 0;
  assign id_1 = id_2;
  wire id_3, id_4;
  parameter id_5 = id_5;
  wire id_6;
endmodule
module module_1 (
    input uwire id_0
);
  supply1 id_2;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 #(
    parameter id_41 = 32'd8
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37
);
  output wire id_37;
  input wire id_36;
  output wire id_35;
  input wire id_34;
  input wire id_33;
  inout wire id_32;
  inout wire id_31;
  input wire id_30;
  input wire id_29;
  input wire id_28;
  input wire id_27;
  inout wire id_26;
  output wire id_25;
  input wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_38;
  and primCall (
      id_7,
      id_27,
      id_31,
      id_19,
      id_39,
      id_38,
      id_6,
      id_2,
      id_10,
      id_17,
      id_32,
      id_12,
      id_40,
      id_18,
      id_8,
      id_3,
      id_42,
      id_16,
      id_21,
      id_22,
      id_4,
      id_34,
      id_36,
      id_1,
      id_20,
      id_33,
      id_30,
      id_41,
      id_14,
      id_29,
      id_28,
      id_26
  );
  wand id_39, id_40;
  defparam id_41 = -1;
  wire id_42;
  module_0 modCall_1 (
      id_40,
      id_31
  );
  wire id_43;
  wire id_44, id_45;
endmodule
