{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677497479034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677497479043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 17:01:18 2023 " "Processing started: Mon Feb 27 17:01:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677497479043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677497479043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Line_Follower -c Line_Follower " "Command: quartus_map --read_settings_files=on --write_settings_files=off Line_Follower -c Line_Follower" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677497479043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677497479764 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677497479764 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Line_Follower.v(113) " "Verilog HDL information at Line_Follower.v(113): always construct contains both blocking and non-blocking assignments" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 113 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1677497493881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx Tx Line_Follower.v(27) " "Verilog HDL Declaration information at Line_Follower.v(27): object \"tx\" differs only in case from object \"Tx\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677497493883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G_letter g_letter Line_Follower.v(68) " "Verilog HDL Declaration information at Line_Follower.v(68): object \"G_letter\" differs only in case from object \"g_letter\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677497493883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B_letter b_letter Line_Follower.v(69) " "Verilog HDL Declaration information at Line_Follower.v(69): object \"B_letter\" differs only in case from object \"b_letter\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677497493883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I_letter i_letter Line_Follower.v(70) " "Verilog HDL Declaration information at Line_Follower.v(70): object \"I_letter\" differs only in case from object \"i_letter\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677497493883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Dash_letter_1 dash_letter_1 Line_Follower.v(72) " "Verilog HDL Declaration information at Line_Follower.v(72): object \"Dash_letter_1\" differs only in case from object \"dash_letter_1\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677497493883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hash_letter hash_letter Line_Follower.v(75) " "Verilog HDL Declaration information at Line_Follower.v(75): object \"Hash_letter\" differs only in case from object \"hash_letter\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677497493883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Dash_letter_2 dash_letter_2 Line_Follower.v(74) " "Verilog HDL Declaration information at Line_Follower.v(74): object \"Dash_letter_2\" differs only in case from object \"dash_letter_2\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677497493883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Null_letter_1 null_letter_1 Line_Follower.v(76) " "Verilog HDL Declaration information at Line_Follower.v(76): object \"Null_letter_1\" differs only in case from object \"null_letter_1\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677497493883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N_letter n_letter Line_Follower.v(77) " "Verilog HDL Declaration information at Line_Follower.v(77): object \"N_letter\" differs only in case from object \"n_letter\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677497493884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "O_letter o_letter Line_Follower.v(78) " "Verilog HDL Declaration information at Line_Follower.v(78): object \"O_letter\" differs only in case from object \"o_letter\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677497493884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D_letter d_letter Line_Follower.v(79) " "Verilog HDL Declaration information at Line_Follower.v(79): object \"D_letter\" differs only in case from object \"d_letter\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677497493884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E_letter e_letter Line_Follower.v(80) " "Verilog HDL Declaration information at Line_Follower.v(80): object \"E_letter\" differs only in case from object \"e_letter\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677497493884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Null_letter_2 null_letter_2 Line_Follower.v(82) " "Verilog HDL Declaration information at Line_Follower.v(82): object \"Null_letter_2\" differs only in case from object \"null_letter_2\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677497493884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Variable_letter variable_letter Line_Follower.v(73) " "Verilog HDL Declaration information at Line_Follower.v(73): object \"Variable_letter\" differs only in case from object \"variable_letter\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677497493884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_1 data_1 Line_Follower.v(455) " "Verilog HDL Declaration information at Line_Follower.v(455): object \"Data_1\" differs only in case from object \"data_1\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 455 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677497493884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_2 data_2 Line_Follower.v(456) " "Verilog HDL Declaration information at Line_Follower.v(456): object \"Data_2\" differs only in case from object \"data_2\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 456 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677497493884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_3 data_3 Line_Follower.v(457) " "Verilog HDL Declaration information at Line_Follower.v(457): object \"Data_3\" differs only in case from object \"data_3\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 457 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677497493884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RW_F rw_f Line_Follower.v(14) " "Verilog HDL Declaration information at Line_Follower.v(14): object \"RW_F\" differs only in case from object \"rw_f\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677497493884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RW_B rw_b Line_Follower.v(15) " "Verilog HDL Declaration information at Line_Follower.v(15): object \"RW_B\" differs only in case from object \"rw_b\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677497493884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LW_F lw_f Line_Follower.v(16) " "Verilog HDL Declaration information at Line_Follower.v(16): object \"LW_F\" differs only in case from object \"lw_f\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677497493884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LW_B lw_b Line_Follower.v(17) " "Verilog HDL Declaration information at Line_Follower.v(17): object \"LW_B\" differs only in case from object \"lw_b\" in the same scope" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677497493884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_follower.v 1 1 " "Found 1 design units, including 1 entities, in source file line_follower.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Follower " "Found entity 1: Line_Follower" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677497493886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677497493886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Line_Follower " "Elaborating entity \"Line_Follower\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677497494023 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Data_ch5 Line_Follower.v(451) " "Verilog HDL or VHDL warning at Line_Follower.v(451): object \"Data_ch5\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 451 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677497494026 "|Line_Follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Data_ch6 Line_Follower.v(452) " "Verilog HDL or VHDL warning at Line_Follower.v(452): object \"Data_ch6\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 452 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677497494026 "|Line_Follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Data_ch7 Line_Follower.v(453) " "Verilog HDL or VHDL warning at Line_Follower.v(453): object \"Data_ch7\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 453 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677497494027 "|Line_Follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_n1 Line_Follower.v(735) " "Verilog HDL or VHDL warning at Line_Follower.v(735): object \"count_n1\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 735 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677497494028 "|Line_Follower"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n10 Line_Follower.v(759) " "Verilog HDL or VHDL warning at Line_Follower.v(759): object \"n10\" assigned a value but never read" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 759 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1677497494028 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(144) " "Verilog HDL assignment warning at Line_Follower.v(144): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494029 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(166) " "Verilog HDL assignment warning at Line_Follower.v(166): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494029 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(178) " "Verilog HDL assignment warning at Line_Follower.v(178): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494029 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(189) " "Verilog HDL assignment warning at Line_Follower.v(189): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494030 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(202) " "Verilog HDL assignment warning at Line_Follower.v(202): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494030 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(213) " "Verilog HDL assignment warning at Line_Follower.v(213): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494030 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(225) " "Verilog HDL assignment warning at Line_Follower.v(225): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494031 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(236) " "Verilog HDL assignment warning at Line_Follower.v(236): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494031 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(247) " "Verilog HDL assignment warning at Line_Follower.v(247): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494031 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(258) " "Verilog HDL assignment warning at Line_Follower.v(258): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494031 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(269) " "Verilog HDL assignment warning at Line_Follower.v(269): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494032 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(281) " "Verilog HDL assignment warning at Line_Follower.v(281): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494032 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(292) " "Verilog HDL assignment warning at Line_Follower.v(292): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494032 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(303) " "Verilog HDL assignment warning at Line_Follower.v(303): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494033 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(315) " "Verilog HDL assignment warning at Line_Follower.v(315): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494033 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(326) " "Verilog HDL assignment warning at Line_Follower.v(326): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494033 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line_Follower.v(341) " "Verilog HDL assignment warning at Line_Follower.v(341): truncated value with size 32 to match size of target (9)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494039 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Line_Follower.v(364) " "Verilog HDL assignment warning at Line_Follower.v(364): truncated value with size 32 to match size of target (11)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494041 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Line_Follower.v(379) " "Verilog HDL assignment warning at Line_Follower.v(379): truncated value with size 32 to match size of target (11)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494043 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Line_Follower.v(396) " "Verilog HDL assignment warning at Line_Follower.v(396): truncated value with size 32 to match size of target (11)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494045 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Line_Follower.v(419) " "Verilog HDL assignment warning at Line_Follower.v(419): truncated value with size 2 to match size of target (1)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494054 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Line_Follower.v(544) " "Verilog HDL assignment warning at Line_Follower.v(544): truncated value with size 32 to match size of target (5)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494055 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Line_Follower.v(649) " "Verilog HDL assignment warning at Line_Follower.v(649): truncated value with size 32 to match size of target (5)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494057 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Line_Follower.v(812) " "Verilog HDL assignment warning at Line_Follower.v(812): truncated value with size 32 to match size of target (21)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494061 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Line_Follower.v(844) " "Verilog HDL assignment warning at Line_Follower.v(844): truncated value with size 32 to match size of target (21)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494062 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Line_Follower.v(876) " "Verilog HDL assignment warning at Line_Follower.v(876): truncated value with size 32 to match size of target (21)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494064 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Line_Follower.v(908) " "Verilog HDL assignment warning at Line_Follower.v(908): truncated value with size 32 to match size of target (21)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494066 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Line_Follower.v(941) " "Verilog HDL assignment warning at Line_Follower.v(941): truncated value with size 32 to match size of target (21)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494068 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Line_Follower.v(973) " "Verilog HDL assignment warning at Line_Follower.v(973): truncated value with size 32 to match size of target (21)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494071 "|Line_Follower"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Line_Follower.v(1004) " "Verilog HDL assignment warning at Line_Follower.v(1004): truncated value with size 32 to match size of target (21)" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677497494092 "|Line_Follower"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adc_chip_select GND " "Pin \"adc_chip_select\" is stuck at GND" {  } { { "Line_Follower.v" "" { Text "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/Line_Follower.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677497584478 "|Line_Follower|adc_chip_select"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1677497584478 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677497584758 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1677497590397 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/output_files/Line_Follower.map.smsg " "Generated suppressed messages file C:/Users/himan/Documents/GitHub/eyrc22_SB_1135/Task_4/output_files/Line_Follower.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677497590585 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677497591045 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677497591045 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4355 " "Implemented 4355 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677497591383 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677497591383 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4333 " "Implemented 4333 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677497591383 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677497591383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677497591410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 17:03:11 2023 " "Processing ended: Mon Feb 27 17:03:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677497591410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:53 " "Elapsed time: 00:01:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677497591410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:40 " "Total CPU time (on all processors): 00:01:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677497591410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677497591410 ""}
