$date
  Fri Sep 26 11:01:57 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module env $end
$upscope $end
$scope module logic1_tb $end
$var reg 1 ! l $end
$var reg 1 " m $end
$var reg 1 # n $end
$var reg 1 $ x $end
$scope module l1 $end
$var reg 1 % l $end
$var reg 1 & m $end
$var reg 1 ' n $end
$var reg 1 ( x $end
$var reg 1 ) t1 $end
$var reg 1 * t2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
#50000000
1#
1'
#100000000
1"
0#
1$
1&
0'
1(
1*
#150000000
1#
0$
1'
0(
0*
#200000000
1!
0"
0#
1%
0&
0'
#250000000
1#
1'
#300000000
1"
0#
1$
1&
0'
1(
1)
#350000000
1#
1'
#399000000
0!
0"
0#
0$
0%
0&
0'
0(
0)
#400000000
