-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pooling2d_cl_array_array_ap_fixed_4u_config4_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    data_V_data_0_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_0_V_empty_n : IN STD_LOGIC;
    data_V_data_0_V_read : OUT STD_LOGIC;
    data_V_data_1_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_1_V_empty_n : IN STD_LOGIC;
    data_V_data_1_V_read : OUT STD_LOGIC;
    data_V_data_2_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_2_V_empty_n : IN STD_LOGIC;
    data_V_data_2_V_read : OUT STD_LOGIC;
    data_V_data_3_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_data_3_V_empty_n : IN STD_LOGIC;
    data_V_data_3_V_read : OUT STD_LOGIC;
    res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_0_V_full_n : IN STD_LOGIC;
    res_V_data_0_V_write : OUT STD_LOGIC;
    res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_1_V_full_n : IN STD_LOGIC;
    res_V_data_1_V_write : OUT STD_LOGIC;
    res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_2_V_full_n : IN STD_LOGIC;
    res_V_data_2_V_write : OUT STD_LOGIC;
    res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_data_3_V_full_n : IN STD_LOGIC;
    res_V_data_3_V_write : OUT STD_LOGIC );
end;


architecture behav of pooling2d_cl_array_array_ap_fixed_4u_config4_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv10_310 : STD_LOGIC_VECTOR (9 downto 0) := "1100010000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal pool_table_height23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pool_table_height23_ce0 : STD_LOGIC;
    signal pool_table_height23_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_table_width25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal pool_table_width25_ce0 : STD_LOGIC;
    signal pool_table_width25_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_V_data_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln142_reg_1143 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_reg_1143_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal data_V_data_1_V_blk_n : STD_LOGIC;
    signal data_V_data_2_V_blk_n : STD_LOGIC;
    signal data_V_data_3_V_blk_n : STD_LOGIC;
    signal res_V_data_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal icmp_ln879_reg_1180 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_1180_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal res_V_data_1_V_blk_n : STD_LOGIC;
    signal res_V_data_2_V_blk_n : STD_LOGIC;
    signal res_V_data_3_V_blk_n : STD_LOGIC;
    signal indvar_flatten_reg_746 : STD_LOGIC_VECTOR (9 downto 0);
    signal h_idx_assign_reg_757 : STD_LOGIC_VECTOR (4 downto 0);
    signal wp_idx_reg_768 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln142_fu_779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal io_acc_block_signal_op95 : STD_LOGIC;
    signal data_window_2_V_V_full_n : STD_LOGIC;
    signal data_window_2_V_V_write : STD_LOGIC;
    signal or_ln_reg_1172 : STD_LOGIC_VECTOR (1 downto 0);
    signal data_window_1_V_V_full_n : STD_LOGIC;
    signal data_window_1_V_V_write : STD_LOGIC;
    signal data_window_0_V_V_full_n : STD_LOGIC;
    signal data_window_0_V_V_write : STD_LOGIC;
    signal data_window_3_V_V_full_n : STD_LOGIC;
    signal data_window_3_V_V_write : STD_LOGIC;
    signal data_window_6_V_V_full_n : STD_LOGIC;
    signal data_window_6_V_V_write : STD_LOGIC;
    signal data_window_5_V_V_full_n : STD_LOGIC;
    signal data_window_5_V_V_write : STD_LOGIC;
    signal data_window_4_V_V_full_n : STD_LOGIC;
    signal data_window_4_V_V_write : STD_LOGIC;
    signal data_window_7_V_V_full_n : STD_LOGIC;
    signal data_window_7_V_V_write : STD_LOGIC;
    signal data_window_10_V_V_full_n : STD_LOGIC;
    signal data_window_10_V_V_write : STD_LOGIC;
    signal or_ln1_reg_1176 : STD_LOGIC_VECTOR (3 downto 0);
    signal data_window_9_V_V_full_n : STD_LOGIC;
    signal data_window_9_V_V_write : STD_LOGIC;
    signal data_window_8_V_V_full_n : STD_LOGIC;
    signal data_window_8_V_V_write : STD_LOGIC;
    signal data_window_11_V_V_full_n : STD_LOGIC;
    signal data_window_11_V_V_write : STD_LOGIC;
    signal ap_predicate_op122_write_state4 : BOOLEAN;
    signal data_window_14_V_V_full_n : STD_LOGIC;
    signal data_window_14_V_V_write : STD_LOGIC;
    signal data_window_13_V_V_full_n : STD_LOGIC;
    signal data_window_13_V_V_write : STD_LOGIC;
    signal data_window_12_V_V_full_n : STD_LOGIC;
    signal data_window_12_V_V_write : STD_LOGIC;
    signal data_window_15_V_V_full_n : STD_LOGIC;
    signal data_window_15_V_V_write : STD_LOGIC;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal data_window_0_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal data_window_0_V_V_empty_n : STD_LOGIC;
    signal data_window_0_V_V_read : STD_LOGIC;
    signal icmp_ln879_reg_1180_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal data_window_1_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal data_window_1_V_V_empty_n : STD_LOGIC;
    signal data_window_1_V_V_read : STD_LOGIC;
    signal data_window_2_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal data_window_2_V_V_empty_n : STD_LOGIC;
    signal data_window_2_V_V_read : STD_LOGIC;
    signal data_window_3_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal data_window_3_V_V_empty_n : STD_LOGIC;
    signal data_window_3_V_V_read : STD_LOGIC;
    signal data_window_4_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal data_window_4_V_V_empty_n : STD_LOGIC;
    signal data_window_4_V_V_read : STD_LOGIC;
    signal data_window_5_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal data_window_5_V_V_empty_n : STD_LOGIC;
    signal data_window_5_V_V_read : STD_LOGIC;
    signal data_window_6_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal data_window_6_V_V_empty_n : STD_LOGIC;
    signal data_window_6_V_V_read : STD_LOGIC;
    signal data_window_7_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal data_window_7_V_V_empty_n : STD_LOGIC;
    signal data_window_7_V_V_read : STD_LOGIC;
    signal data_window_8_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal data_window_8_V_V_empty_n : STD_LOGIC;
    signal data_window_8_V_V_read : STD_LOGIC;
    signal data_window_9_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal data_window_9_V_V_empty_n : STD_LOGIC;
    signal data_window_9_V_V_read : STD_LOGIC;
    signal data_window_10_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal data_window_10_V_V_empty_n : STD_LOGIC;
    signal data_window_10_V_V_read : STD_LOGIC;
    signal data_window_11_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal data_window_11_V_V_empty_n : STD_LOGIC;
    signal data_window_11_V_V_read : STD_LOGIC;
    signal data_window_12_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal data_window_12_V_V_empty_n : STD_LOGIC;
    signal data_window_12_V_V_read : STD_LOGIC;
    signal data_window_13_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal data_window_13_V_V_empty_n : STD_LOGIC;
    signal data_window_13_V_V_read : STD_LOGIC;
    signal data_window_14_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal data_window_14_V_V_empty_n : STD_LOGIC;
    signal data_window_14_V_V_read : STD_LOGIC;
    signal data_window_15_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal data_window_15_V_V_empty_n : STD_LOGIC;
    signal data_window_15_V_V_read : STD_LOGIC;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal io_acc_block_signal_op179 : STD_LOGIC;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln142_fu_785_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal select_ln81_2_fu_811_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln81_2_reg_1152 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_iw_fu_829_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln_fu_835_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln1_fu_843_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln879_fu_853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln94_fu_897_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln94_reg_1184 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln94_24_fu_911_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln94_24_reg_1190 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln94_26_fu_925_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln94_26_reg_1196 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln94_27_fu_939_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln94_27_reg_1202 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln94_29_fu_953_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln94_29_reg_1208 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln94_30_fu_967_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln94_30_reg_1214 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln94_32_fu_981_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln94_32_reg_1220 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln94_33_fu_995_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln94_33_reg_1226 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_phi_mux_h_idx_assign_phi_fu_761_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln81_fu_819_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln89_fu_824_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal icmp_ln143_fu_791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln142_2_fu_805_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln81_fu_797_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln1496_fu_891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_24_fu_905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_26_fu_919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_27_fu_933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_29_fu_947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_30_fu_961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_32_fu_975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_33_fu_989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_25_fu_1003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_28_fu_1014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_31_fu_1025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1496_34_fu_1036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component fifo_w16_d28_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    pool_table_height23_U : component pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb
    generic map (
        DataWidth => 1,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pool_table_height23_address0,
        ce0 => pool_table_height23_ce0,
        q0 => pool_table_height23_q0);

    pool_table_width25_U : component pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb
    generic map (
        DataWidth => 1,
        AddressRange => 28,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pool_table_width25_address0,
        ce0 => pool_table_width25_ce0,
        q0 => pool_table_width25_q0);

    data_window_0_V_V_fifo_U : component fifo_w16_d28_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => data_V_data_0_V_dout,
        if_full_n => data_window_0_V_V_full_n,
        if_write => data_window_0_V_V_write,
        if_dout => data_window_0_V_V_dout,
        if_empty_n => data_window_0_V_V_empty_n,
        if_read => data_window_0_V_V_read);

    data_window_1_V_V_fifo_U : component fifo_w16_d28_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => data_V_data_0_V_dout,
        if_full_n => data_window_1_V_V_full_n,
        if_write => data_window_1_V_V_write,
        if_dout => data_window_1_V_V_dout,
        if_empty_n => data_window_1_V_V_empty_n,
        if_read => data_window_1_V_V_read);

    data_window_2_V_V_fifo_U : component fifo_w16_d28_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => data_V_data_0_V_dout,
        if_full_n => data_window_2_V_V_full_n,
        if_write => data_window_2_V_V_write,
        if_dout => data_window_2_V_V_dout,
        if_empty_n => data_window_2_V_V_empty_n,
        if_read => data_window_2_V_V_read);

    data_window_3_V_V_fifo_U : component fifo_w16_d28_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => data_V_data_0_V_dout,
        if_full_n => data_window_3_V_V_full_n,
        if_write => data_window_3_V_V_write,
        if_dout => data_window_3_V_V_dout,
        if_empty_n => data_window_3_V_V_empty_n,
        if_read => data_window_3_V_V_read);

    data_window_4_V_V_fifo_U : component fifo_w16_d28_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => data_V_data_1_V_dout,
        if_full_n => data_window_4_V_V_full_n,
        if_write => data_window_4_V_V_write,
        if_dout => data_window_4_V_V_dout,
        if_empty_n => data_window_4_V_V_empty_n,
        if_read => data_window_4_V_V_read);

    data_window_5_V_V_fifo_U : component fifo_w16_d28_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => data_V_data_1_V_dout,
        if_full_n => data_window_5_V_V_full_n,
        if_write => data_window_5_V_V_write,
        if_dout => data_window_5_V_V_dout,
        if_empty_n => data_window_5_V_V_empty_n,
        if_read => data_window_5_V_V_read);

    data_window_6_V_V_fifo_U : component fifo_w16_d28_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => data_V_data_1_V_dout,
        if_full_n => data_window_6_V_V_full_n,
        if_write => data_window_6_V_V_write,
        if_dout => data_window_6_V_V_dout,
        if_empty_n => data_window_6_V_V_empty_n,
        if_read => data_window_6_V_V_read);

    data_window_7_V_V_fifo_U : component fifo_w16_d28_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => data_V_data_1_V_dout,
        if_full_n => data_window_7_V_V_full_n,
        if_write => data_window_7_V_V_write,
        if_dout => data_window_7_V_V_dout,
        if_empty_n => data_window_7_V_V_empty_n,
        if_read => data_window_7_V_V_read);

    data_window_8_V_V_fifo_U : component fifo_w16_d28_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => data_V_data_2_V_dout,
        if_full_n => data_window_8_V_V_full_n,
        if_write => data_window_8_V_V_write,
        if_dout => data_window_8_V_V_dout,
        if_empty_n => data_window_8_V_V_empty_n,
        if_read => data_window_8_V_V_read);

    data_window_9_V_V_fifo_U : component fifo_w16_d28_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => data_V_data_2_V_dout,
        if_full_n => data_window_9_V_V_full_n,
        if_write => data_window_9_V_V_write,
        if_dout => data_window_9_V_V_dout,
        if_empty_n => data_window_9_V_V_empty_n,
        if_read => data_window_9_V_V_read);

    data_window_10_V_V_fifo_U : component fifo_w16_d28_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => data_V_data_2_V_dout,
        if_full_n => data_window_10_V_V_full_n,
        if_write => data_window_10_V_V_write,
        if_dout => data_window_10_V_V_dout,
        if_empty_n => data_window_10_V_V_empty_n,
        if_read => data_window_10_V_V_read);

    data_window_11_V_V_fifo_U : component fifo_w16_d28_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => data_V_data_2_V_dout,
        if_full_n => data_window_11_V_V_full_n,
        if_write => data_window_11_V_V_write,
        if_dout => data_window_11_V_V_dout,
        if_empty_n => data_window_11_V_V_empty_n,
        if_read => data_window_11_V_V_read);

    data_window_12_V_V_fifo_U : component fifo_w16_d28_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => data_V_data_3_V_dout,
        if_full_n => data_window_12_V_V_full_n,
        if_write => data_window_12_V_V_write,
        if_dout => data_window_12_V_V_dout,
        if_empty_n => data_window_12_V_V_empty_n,
        if_read => data_window_12_V_V_read);

    data_window_13_V_V_fifo_U : component fifo_w16_d28_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => data_V_data_3_V_dout,
        if_full_n => data_window_13_V_V_full_n,
        if_write => data_window_13_V_V_write,
        if_dout => data_window_13_V_V_dout,
        if_empty_n => data_window_13_V_V_empty_n,
        if_read => data_window_13_V_V_read);

    data_window_14_V_V_fifo_U : component fifo_w16_d28_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => data_V_data_3_V_dout,
        if_full_n => data_window_14_V_V_full_n,
        if_write => data_window_14_V_V_write,
        if_dout => data_window_14_V_V_dout,
        if_empty_n => data_window_14_V_V_empty_n,
        if_read => data_window_14_V_V_read);

    data_window_15_V_V_fifo_U : component fifo_w16_d28_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => data_V_data_3_V_dout,
        if_full_n => data_window_15_V_V_full_n,
        if_write => data_window_15_V_V_write,
        if_dout => data_window_15_V_V_dout,
        if_empty_n => data_window_15_V_V_empty_n,
        if_read => data_window_15_V_V_read);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    h_idx_assign_reg_757_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln142_reg_1143 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                h_idx_assign_reg_757 <= select_ln81_2_reg_1152;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                h_idx_assign_reg_757 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_746_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln142_fu_779_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                indvar_flatten_reg_746 <= add_ln142_fu_785_p2;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_746 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    wp_idx_reg_768_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln142_fu_779_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                wp_idx_reg_768 <= i_iw_fu_829_p2;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                wp_idx_reg_768 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln142_reg_1143 <= icmp_ln142_fu_779_p2;
                icmp_ln142_reg_1143_pp0_iter1_reg <= icmp_ln142_reg_1143;
                icmp_ln879_reg_1180 <= icmp_ln879_fu_853_p2;
                    or_ln1_reg_1176(1 downto 0) <= or_ln1_fu_843_p4(1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln879_reg_1180_pp0_iter2_reg <= icmp_ln879_reg_1180;
                icmp_ln879_reg_1180_pp0_iter3_reg <= icmp_ln879_reg_1180_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln142_reg_1143 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                or_ln_reg_1172 <= or_ln_fu_835_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln142_fu_779_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                select_ln81_2_reg_1152 <= select_ln81_2_fu_811_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1))) then
                select_ln94_24_reg_1190 <= select_ln94_24_fu_911_p3;
                select_ln94_26_reg_1196 <= select_ln94_26_fu_925_p3;
                select_ln94_27_reg_1202 <= select_ln94_27_fu_939_p3;
                select_ln94_29_reg_1208 <= select_ln94_29_fu_953_p3;
                select_ln94_30_reg_1214 <= select_ln94_30_fu_967_p3;
                select_ln94_32_reg_1220 <= select_ln94_32_fu_981_p3;
                select_ln94_33_reg_1226 <= select_ln94_33_fu_995_p3;
                select_ln94_reg_1184 <= select_ln94_fu_897_p3;
            end if;
        end if;
    end process;
    or_ln1_reg_1176(3 downto 2) <= "10";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter4, icmp_ln142_fu_779_p2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln142_fu_779_p2 = ap_const_lv1_1))) and not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln142_fu_779_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln142_2_fu_805_p2 <= std_logic_vector(unsigned(ap_phi_mux_h_idx_assign_phi_fu_761_p4) + unsigned(ap_const_lv5_1));
    add_ln142_fu_785_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_746) + unsigned(ap_const_lv10_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state7 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln142_reg_1143_pp0_iter1_reg, ap_enable_reg_pp0_iter4, icmp_ln879_reg_1180_pp0_iter3_reg, io_acc_block_signal_op95, data_window_2_V_V_full_n, or_ln_reg_1172, data_window_1_V_V_full_n, data_window_0_V_V_full_n, data_window_3_V_V_full_n, data_window_6_V_V_full_n, data_window_5_V_V_full_n, data_window_4_V_V_full_n, data_window_7_V_V_full_n, data_window_10_V_V_full_n, or_ln1_reg_1176, data_window_9_V_V_full_n, data_window_8_V_V_full_n, data_window_11_V_V_full_n, ap_predicate_op122_write_state4, data_window_14_V_V_full_n, data_window_13_V_V_full_n, data_window_12_V_V_full_n, data_window_15_V_V_full_n, data_window_0_V_V_empty_n, icmp_ln879_reg_1180_pp0_iter2_reg, data_window_1_V_V_empty_n, data_window_2_V_V_empty_n, data_window_3_V_V_empty_n, data_window_4_V_V_empty_n, data_window_5_V_V_empty_n, data_window_6_V_V_empty_n, data_window_7_V_V_empty_n, data_window_8_V_V_empty_n, data_window_9_V_V_empty_n, data_window_10_V_V_empty_n, data_window_11_V_V_empty_n, data_window_12_V_V_empty_n, data_window_13_V_V_empty_n, data_window_14_V_V_empty_n, data_window_15_V_V_empty_n, ap_enable_reg_pp0_iter3, io_acc_block_signal_op179)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((icmp_ln142_reg_1143_pp0_iter1_reg = ap_const_lv1_0) and (io_acc_block_signal_op95 = ap_const_logic_0)) or ((data_window_11_V_V_full_n = ap_const_logic_0) and (ap_predicate_op122_write_state4 = ap_const_boolean_1)) or ((data_window_8_V_V_full_n = ap_const_logic_0) and (or_ln1_reg_1176 = ap_const_lv4_8)) or ((data_window_9_V_V_full_n = ap_const_logic_0) and (or_ln1_reg_1176 = ap_const_lv4_9)) or ((data_window_10_V_V_full_n = ap_const_logic_0) and (or_ln1_reg_1176 = ap_const_lv4_A)) or ((data_window_15_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_3)) or ((data_window_7_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_3)) or ((data_window_3_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_3)) or ((data_window_12_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_0)) or ((data_window_4_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_0)) or ((data_window_0_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_0)) or ((data_window_13_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_1)) or ((data_window_5_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_1)) or ((data_window_1_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_1)) or ((data_window_14_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_2)) or ((data_window_6_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_2)) or ((data_window_2_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_2)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((data_window_15_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_14_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_13_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_12_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_11_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_10_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_9_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_8_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_7_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_6_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_5_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_4_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_3_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_2_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_1_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_0_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)))) or ((io_acc_block_signal_op179 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln879_reg_1180_pp0_iter3_reg = ap_const_lv1_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln142_reg_1143_pp0_iter1_reg, ap_enable_reg_pp0_iter4, icmp_ln879_reg_1180_pp0_iter3_reg, io_acc_block_signal_op95, data_window_2_V_V_full_n, or_ln_reg_1172, data_window_1_V_V_full_n, data_window_0_V_V_full_n, data_window_3_V_V_full_n, data_window_6_V_V_full_n, data_window_5_V_V_full_n, data_window_4_V_V_full_n, data_window_7_V_V_full_n, data_window_10_V_V_full_n, or_ln1_reg_1176, data_window_9_V_V_full_n, data_window_8_V_V_full_n, data_window_11_V_V_full_n, ap_predicate_op122_write_state4, data_window_14_V_V_full_n, data_window_13_V_V_full_n, data_window_12_V_V_full_n, data_window_15_V_V_full_n, data_window_0_V_V_empty_n, icmp_ln879_reg_1180_pp0_iter2_reg, data_window_1_V_V_empty_n, data_window_2_V_V_empty_n, data_window_3_V_V_empty_n, data_window_4_V_V_empty_n, data_window_5_V_V_empty_n, data_window_6_V_V_empty_n, data_window_7_V_V_empty_n, data_window_8_V_V_empty_n, data_window_9_V_V_empty_n, data_window_10_V_V_empty_n, data_window_11_V_V_empty_n, data_window_12_V_V_empty_n, data_window_13_V_V_empty_n, data_window_14_V_V_empty_n, data_window_15_V_V_empty_n, ap_enable_reg_pp0_iter3, io_acc_block_signal_op179)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((icmp_ln142_reg_1143_pp0_iter1_reg = ap_const_lv1_0) and (io_acc_block_signal_op95 = ap_const_logic_0)) or ((data_window_11_V_V_full_n = ap_const_logic_0) and (ap_predicate_op122_write_state4 = ap_const_boolean_1)) or ((data_window_8_V_V_full_n = ap_const_logic_0) and (or_ln1_reg_1176 = ap_const_lv4_8)) or ((data_window_9_V_V_full_n = ap_const_logic_0) and (or_ln1_reg_1176 = ap_const_lv4_9)) or ((data_window_10_V_V_full_n = ap_const_logic_0) and (or_ln1_reg_1176 = ap_const_lv4_A)) or ((data_window_15_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_3)) or ((data_window_7_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_3)) or ((data_window_3_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_3)) or ((data_window_12_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_0)) or ((data_window_4_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_0)) or ((data_window_0_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_0)) or ((data_window_13_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_1)) or ((data_window_5_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_1)) or ((data_window_1_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_1)) or ((data_window_14_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_2)) or ((data_window_6_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_2)) or ((data_window_2_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_2)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((data_window_15_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_14_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_13_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_12_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_11_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_10_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_9_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_8_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_7_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_6_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_5_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_4_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_3_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_2_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_1_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_0_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)))) or ((io_acc_block_signal_op179 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln879_reg_1180_pp0_iter3_reg = ap_const_lv1_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln142_reg_1143_pp0_iter1_reg, ap_enable_reg_pp0_iter4, icmp_ln879_reg_1180_pp0_iter3_reg, io_acc_block_signal_op95, data_window_2_V_V_full_n, or_ln_reg_1172, data_window_1_V_V_full_n, data_window_0_V_V_full_n, data_window_3_V_V_full_n, data_window_6_V_V_full_n, data_window_5_V_V_full_n, data_window_4_V_V_full_n, data_window_7_V_V_full_n, data_window_10_V_V_full_n, or_ln1_reg_1176, data_window_9_V_V_full_n, data_window_8_V_V_full_n, data_window_11_V_V_full_n, ap_predicate_op122_write_state4, data_window_14_V_V_full_n, data_window_13_V_V_full_n, data_window_12_V_V_full_n, data_window_15_V_V_full_n, data_window_0_V_V_empty_n, icmp_ln879_reg_1180_pp0_iter2_reg, data_window_1_V_V_empty_n, data_window_2_V_V_empty_n, data_window_3_V_V_empty_n, data_window_4_V_V_empty_n, data_window_5_V_V_empty_n, data_window_6_V_V_empty_n, data_window_7_V_V_empty_n, data_window_8_V_V_empty_n, data_window_9_V_V_empty_n, data_window_10_V_V_empty_n, data_window_11_V_V_empty_n, data_window_12_V_V_empty_n, data_window_13_V_V_empty_n, data_window_14_V_V_empty_n, data_window_15_V_V_empty_n, ap_enable_reg_pp0_iter3, io_acc_block_signal_op179)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((icmp_ln142_reg_1143_pp0_iter1_reg = ap_const_lv1_0) and (io_acc_block_signal_op95 = ap_const_logic_0)) or ((data_window_11_V_V_full_n = ap_const_logic_0) and (ap_predicate_op122_write_state4 = ap_const_boolean_1)) or ((data_window_8_V_V_full_n = ap_const_logic_0) and (or_ln1_reg_1176 = ap_const_lv4_8)) or ((data_window_9_V_V_full_n = ap_const_logic_0) and (or_ln1_reg_1176 = ap_const_lv4_9)) or ((data_window_10_V_V_full_n = ap_const_logic_0) and (or_ln1_reg_1176 = ap_const_lv4_A)) or ((data_window_15_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_3)) or ((data_window_7_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_3)) or ((data_window_3_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_3)) or ((data_window_12_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_0)) or ((data_window_4_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_0)) or ((data_window_0_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_0)) or ((data_window_13_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_1)) or ((data_window_5_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_1)) or ((data_window_1_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_1)) or ((data_window_14_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_2)) or ((data_window_6_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_2)) or ((data_window_2_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_2)))) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((data_window_15_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_14_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_13_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_12_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_11_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_10_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_9_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_8_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_7_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_6_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_5_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_4_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_3_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_2_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_1_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_0_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)))) or ((io_acc_block_signal_op179 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln879_reg_1180_pp0_iter3_reg = ap_const_lv1_1)));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter2_assign_proc : process(icmp_ln142_reg_1143_pp0_iter1_reg, io_acc_block_signal_op95, data_window_2_V_V_full_n, or_ln_reg_1172, data_window_1_V_V_full_n, data_window_0_V_V_full_n, data_window_3_V_V_full_n, data_window_6_V_V_full_n, data_window_5_V_V_full_n, data_window_4_V_V_full_n, data_window_7_V_V_full_n, data_window_10_V_V_full_n, or_ln1_reg_1176, data_window_9_V_V_full_n, data_window_8_V_V_full_n, data_window_11_V_V_full_n, ap_predicate_op122_write_state4, data_window_14_V_V_full_n, data_window_13_V_V_full_n, data_window_12_V_V_full_n, data_window_15_V_V_full_n)
    begin
                ap_block_state4_pp0_stage0_iter2 <= (((icmp_ln142_reg_1143_pp0_iter1_reg = ap_const_lv1_0) and (io_acc_block_signal_op95 = ap_const_logic_0)) or ((data_window_11_V_V_full_n = ap_const_logic_0) and (ap_predicate_op122_write_state4 = ap_const_boolean_1)) or ((data_window_8_V_V_full_n = ap_const_logic_0) and (or_ln1_reg_1176 = ap_const_lv4_8)) or ((data_window_9_V_V_full_n = ap_const_logic_0) and (or_ln1_reg_1176 = ap_const_lv4_9)) or ((data_window_10_V_V_full_n = ap_const_logic_0) and (or_ln1_reg_1176 = ap_const_lv4_A)) or ((data_window_15_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_3)) or ((data_window_7_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_3)) or ((data_window_3_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_3)) or ((data_window_12_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_0)) or ((data_window_4_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_0)) or ((data_window_0_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_0)) or ((data_window_13_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_1)) or ((data_window_5_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_1)) or ((data_window_1_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_1)) or ((data_window_14_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_2)) or ((data_window_6_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_2)) or ((data_window_2_V_V_full_n = ap_const_logic_0) and (or_ln_reg_1172 = ap_const_lv2_2)));
    end process;


    ap_block_state5_pp0_stage0_iter3_assign_proc : process(data_window_0_V_V_empty_n, icmp_ln879_reg_1180_pp0_iter2_reg, data_window_1_V_V_empty_n, data_window_2_V_V_empty_n, data_window_3_V_V_empty_n, data_window_4_V_V_empty_n, data_window_5_V_V_empty_n, data_window_6_V_V_empty_n, data_window_7_V_V_empty_n, data_window_8_V_V_empty_n, data_window_9_V_V_empty_n, data_window_10_V_V_empty_n, data_window_11_V_V_empty_n, data_window_12_V_V_empty_n, data_window_13_V_V_empty_n, data_window_14_V_V_empty_n, data_window_15_V_V_empty_n)
    begin
                ap_block_state5_pp0_stage0_iter3 <= (((data_window_15_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_14_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_13_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_12_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_11_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_10_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_9_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_8_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_7_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_6_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_5_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_4_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_3_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_2_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_1_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)) or ((data_window_0_V_V_empty_n = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1)));
    end process;


    ap_block_state6_pp0_stage0_iter4_assign_proc : process(icmp_ln879_reg_1180_pp0_iter3_reg, io_acc_block_signal_op179)
    begin
                ap_block_state6_pp0_stage0_iter4 <= ((io_acc_block_signal_op179 = ap_const_logic_0) and (icmp_ln879_reg_1180_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln142_fu_779_p2)
    begin
        if ((icmp_ln142_fu_779_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_h_idx_assign_phi_fu_761_p4_assign_proc : process(ap_block_pp0_stage0, icmp_ln142_reg_1143, h_idx_assign_reg_757, ap_CS_fsm_pp0_stage0, select_ln81_2_reg_1152, ap_enable_reg_pp0_iter1)
    begin
        if (((icmp_ln142_reg_1143 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_h_idx_assign_phi_fu_761_p4 <= select_ln81_2_reg_1152;
        else 
            ap_phi_mux_h_idx_assign_phi_fu_761_p4 <= h_idx_assign_reg_757;
        end if; 
    end process;


    ap_predicate_op122_write_state4_assign_proc : process(or_ln1_reg_1176)
    begin
                ap_predicate_op122_write_state4 <= (not((or_ln1_reg_1176 = ap_const_lv4_8)) and not((or_ln1_reg_1176 = ap_const_lv4_9)) and not((or_ln1_reg_1176 = ap_const_lv4_A)));
    end process;

    ap_ready <= internal_ap_ready;

    data_V_data_0_V_blk_n_assign_proc : process(data_V_data_0_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, icmp_ln142_reg_1143_pp0_iter1_reg)
    begin
        if (((icmp_ln142_reg_1143_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            data_V_data_0_V_blk_n <= data_V_data_0_V_empty_n;
        else 
            data_V_data_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_0_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln142_reg_1143_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln142_reg_1143_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            data_V_data_0_V_read <= ap_const_logic_1;
        else 
            data_V_data_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_1_V_blk_n_assign_proc : process(data_V_data_1_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, icmp_ln142_reg_1143_pp0_iter1_reg)
    begin
        if (((icmp_ln142_reg_1143_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            data_V_data_1_V_blk_n <= data_V_data_1_V_empty_n;
        else 
            data_V_data_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_1_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln142_reg_1143_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln142_reg_1143_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            data_V_data_1_V_read <= ap_const_logic_1;
        else 
            data_V_data_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_2_V_blk_n_assign_proc : process(data_V_data_2_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, icmp_ln142_reg_1143_pp0_iter1_reg)
    begin
        if (((icmp_ln142_reg_1143_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            data_V_data_2_V_blk_n <= data_V_data_2_V_empty_n;
        else 
            data_V_data_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_2_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln142_reg_1143_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln142_reg_1143_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            data_V_data_2_V_read <= ap_const_logic_1;
        else 
            data_V_data_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_3_V_blk_n_assign_proc : process(data_V_data_3_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, icmp_ln142_reg_1143_pp0_iter1_reg)
    begin
        if (((icmp_ln142_reg_1143_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            data_V_data_3_V_blk_n <= data_V_data_3_V_empty_n;
        else 
            data_V_data_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_3_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln142_reg_1143_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln142_reg_1143_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            data_V_data_3_V_read <= ap_const_logic_1;
        else 
            data_V_data_3_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_window_0_V_V_read_assign_proc : process(icmp_ln879_reg_1180_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1))) then 
            data_window_0_V_V_read <= ap_const_logic_1;
        else 
            data_window_0_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_window_0_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln_reg_1172, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln_reg_1172 = ap_const_lv2_0))) then 
            data_window_0_V_V_write <= ap_const_logic_1;
        else 
            data_window_0_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    data_window_10_V_V_read_assign_proc : process(icmp_ln879_reg_1180_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1))) then 
            data_window_10_V_V_read <= ap_const_logic_1;
        else 
            data_window_10_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_window_10_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln1_reg_1176, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln1_reg_1176 = ap_const_lv4_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            data_window_10_V_V_write <= ap_const_logic_1;
        else 
            data_window_10_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    data_window_11_V_V_read_assign_proc : process(icmp_ln879_reg_1180_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1))) then 
            data_window_11_V_V_read <= ap_const_logic_1;
        else 
            data_window_11_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_window_11_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op122_write_state4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op122_write_state4 = ap_const_boolean_1))) then 
            data_window_11_V_V_write <= ap_const_logic_1;
        else 
            data_window_11_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    data_window_12_V_V_read_assign_proc : process(icmp_ln879_reg_1180_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1))) then 
            data_window_12_V_V_read <= ap_const_logic_1;
        else 
            data_window_12_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_window_12_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln_reg_1172, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln_reg_1172 = ap_const_lv2_0))) then 
            data_window_12_V_V_write <= ap_const_logic_1;
        else 
            data_window_12_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    data_window_13_V_V_read_assign_proc : process(icmp_ln879_reg_1180_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1))) then 
            data_window_13_V_V_read <= ap_const_logic_1;
        else 
            data_window_13_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_window_13_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln_reg_1172, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln_reg_1172 = ap_const_lv2_1))) then 
            data_window_13_V_V_write <= ap_const_logic_1;
        else 
            data_window_13_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    data_window_14_V_V_read_assign_proc : process(icmp_ln879_reg_1180_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1))) then 
            data_window_14_V_V_read <= ap_const_logic_1;
        else 
            data_window_14_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_window_14_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln_reg_1172, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln_reg_1172 = ap_const_lv2_2))) then 
            data_window_14_V_V_write <= ap_const_logic_1;
        else 
            data_window_14_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    data_window_15_V_V_read_assign_proc : process(icmp_ln879_reg_1180_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1))) then 
            data_window_15_V_V_read <= ap_const_logic_1;
        else 
            data_window_15_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_window_15_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln_reg_1172, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln_reg_1172 = ap_const_lv2_3))) then 
            data_window_15_V_V_write <= ap_const_logic_1;
        else 
            data_window_15_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    data_window_1_V_V_read_assign_proc : process(icmp_ln879_reg_1180_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1))) then 
            data_window_1_V_V_read <= ap_const_logic_1;
        else 
            data_window_1_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_window_1_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln_reg_1172, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln_reg_1172 = ap_const_lv2_1))) then 
            data_window_1_V_V_write <= ap_const_logic_1;
        else 
            data_window_1_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    data_window_2_V_V_read_assign_proc : process(icmp_ln879_reg_1180_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1))) then 
            data_window_2_V_V_read <= ap_const_logic_1;
        else 
            data_window_2_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_window_2_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln_reg_1172, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln_reg_1172 = ap_const_lv2_2))) then 
            data_window_2_V_V_write <= ap_const_logic_1;
        else 
            data_window_2_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    data_window_3_V_V_read_assign_proc : process(icmp_ln879_reg_1180_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1))) then 
            data_window_3_V_V_read <= ap_const_logic_1;
        else 
            data_window_3_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_window_3_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln_reg_1172, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln_reg_1172 = ap_const_lv2_3))) then 
            data_window_3_V_V_write <= ap_const_logic_1;
        else 
            data_window_3_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    data_window_4_V_V_read_assign_proc : process(icmp_ln879_reg_1180_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1))) then 
            data_window_4_V_V_read <= ap_const_logic_1;
        else 
            data_window_4_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_window_4_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln_reg_1172, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln_reg_1172 = ap_const_lv2_0))) then 
            data_window_4_V_V_write <= ap_const_logic_1;
        else 
            data_window_4_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    data_window_5_V_V_read_assign_proc : process(icmp_ln879_reg_1180_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1))) then 
            data_window_5_V_V_read <= ap_const_logic_1;
        else 
            data_window_5_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_window_5_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln_reg_1172, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln_reg_1172 = ap_const_lv2_1))) then 
            data_window_5_V_V_write <= ap_const_logic_1;
        else 
            data_window_5_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    data_window_6_V_V_read_assign_proc : process(icmp_ln879_reg_1180_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1))) then 
            data_window_6_V_V_read <= ap_const_logic_1;
        else 
            data_window_6_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_window_6_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln_reg_1172, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln_reg_1172 = ap_const_lv2_2))) then 
            data_window_6_V_V_write <= ap_const_logic_1;
        else 
            data_window_6_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    data_window_7_V_V_read_assign_proc : process(icmp_ln879_reg_1180_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1))) then 
            data_window_7_V_V_read <= ap_const_logic_1;
        else 
            data_window_7_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_window_7_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln_reg_1172, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (or_ln_reg_1172 = ap_const_lv2_3))) then 
            data_window_7_V_V_write <= ap_const_logic_1;
        else 
            data_window_7_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    data_window_8_V_V_read_assign_proc : process(icmp_ln879_reg_1180_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1))) then 
            data_window_8_V_V_read <= ap_const_logic_1;
        else 
            data_window_8_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_window_8_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln1_reg_1176, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln1_reg_1176 = ap_const_lv4_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            data_window_8_V_V_write <= ap_const_logic_1;
        else 
            data_window_8_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    data_window_9_V_V_read_assign_proc : process(icmp_ln879_reg_1180_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln879_reg_1180_pp0_iter2_reg = ap_const_lv1_1))) then 
            data_window_9_V_V_read <= ap_const_logic_1;
        else 
            data_window_9_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    data_window_9_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_ln1_reg_1176, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (or_ln1_reg_1176 = ap_const_lv4_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            data_window_9_V_V_write <= ap_const_logic_1;
        else 
            data_window_9_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    i_iw_fu_829_p2 <= std_logic_vector(unsigned(select_ln81_fu_797_p3) + unsigned(ap_const_lv5_1));
    icmp_ln142_fu_779_p2 <= "1" when (indvar_flatten_reg_746 = ap_const_lv10_310) else "0";
    icmp_ln143_fu_791_p2 <= "1" when (wp_idx_reg_768 = ap_const_lv5_1C) else "0";
    icmp_ln1496_24_fu_905_p2 <= "1" when (signed(data_window_2_V_V_dout) < signed(data_window_3_V_V_dout)) else "0";
    icmp_ln1496_25_fu_1003_p2 <= "1" when (signed(select_ln94_reg_1184) < signed(select_ln94_24_reg_1190)) else "0";
    icmp_ln1496_26_fu_919_p2 <= "1" when (signed(data_window_4_V_V_dout) < signed(data_window_5_V_V_dout)) else "0";
    icmp_ln1496_27_fu_933_p2 <= "1" when (signed(data_window_6_V_V_dout) < signed(data_window_7_V_V_dout)) else "0";
    icmp_ln1496_28_fu_1014_p2 <= "1" when (signed(select_ln94_26_reg_1196) < signed(select_ln94_27_reg_1202)) else "0";
    icmp_ln1496_29_fu_947_p2 <= "1" when (signed(data_window_8_V_V_dout) < signed(data_window_9_V_V_dout)) else "0";
    icmp_ln1496_30_fu_961_p2 <= "1" when (signed(data_window_10_V_V_dout) < signed(data_window_11_V_V_dout)) else "0";
    icmp_ln1496_31_fu_1025_p2 <= "1" when (signed(select_ln94_29_reg_1208) < signed(select_ln94_30_reg_1214)) else "0";
    icmp_ln1496_32_fu_975_p2 <= "1" when (signed(data_window_12_V_V_dout) < signed(data_window_13_V_V_dout)) else "0";
    icmp_ln1496_33_fu_989_p2 <= "1" when (signed(data_window_14_V_V_dout) < signed(data_window_15_V_V_dout)) else "0";
    icmp_ln1496_34_fu_1036_p2 <= "1" when (signed(select_ln94_32_reg_1220) < signed(select_ln94_33_reg_1226)) else "0";
    icmp_ln1496_fu_891_p2 <= "1" when (signed(data_window_0_V_V_dout) < signed(data_window_1_V_V_dout)) else "0";
    icmp_ln879_fu_853_p2 <= "1" when (or_ln_fu_835_p3 = ap_const_lv2_3) else "0";

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    io_acc_block_signal_op179 <= (res_V_data_3_V_full_n and res_V_data_2_V_full_n and res_V_data_1_V_full_n and res_V_data_0_V_full_n);
    io_acc_block_signal_op95 <= (data_V_data_3_V_empty_n and data_V_data_2_V_empty_n and data_V_data_1_V_empty_n and data_V_data_0_V_empty_n);
    or_ln1_fu_843_p4 <= ((ap_const_lv2_2 & pool_table_height23_q0) & pool_table_width25_q0);
    or_ln_fu_835_p3 <= (pool_table_height23_q0 & pool_table_width25_q0);
    pool_table_height23_address0 <= zext_ln81_fu_819_p1(5 - 1 downto 0);

    pool_table_height23_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pool_table_height23_ce0 <= ap_const_logic_1;
        else 
            pool_table_height23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    pool_table_width25_address0 <= zext_ln89_fu_824_p1(5 - 1 downto 0);

    pool_table_width25_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pool_table_width25_ce0 <= ap_const_logic_1;
        else 
            pool_table_width25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;


    res_V_data_0_V_blk_n_assign_proc : process(res_V_data_0_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, icmp_ln879_reg_1180_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln879_reg_1180_pp0_iter3_reg = ap_const_lv1_1))) then 
            res_V_data_0_V_blk_n <= res_V_data_0_V_full_n;
        else 
            res_V_data_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_0_V_din <= 
        select_ln94_24_reg_1190 when (icmp_ln1496_25_fu_1003_p2(0) = '1') else 
        select_ln94_reg_1184;

    res_V_data_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter4, icmp_ln879_reg_1180_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln879_reg_1180_pp0_iter3_reg = ap_const_lv1_1))) then 
            res_V_data_0_V_write <= ap_const_logic_1;
        else 
            res_V_data_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_1_V_blk_n_assign_proc : process(res_V_data_1_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, icmp_ln879_reg_1180_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln879_reg_1180_pp0_iter3_reg = ap_const_lv1_1))) then 
            res_V_data_1_V_blk_n <= res_V_data_1_V_full_n;
        else 
            res_V_data_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_1_V_din <= 
        select_ln94_27_reg_1202 when (icmp_ln1496_28_fu_1014_p2(0) = '1') else 
        select_ln94_26_reg_1196;

    res_V_data_1_V_write_assign_proc : process(ap_enable_reg_pp0_iter4, icmp_ln879_reg_1180_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln879_reg_1180_pp0_iter3_reg = ap_const_lv1_1))) then 
            res_V_data_1_V_write <= ap_const_logic_1;
        else 
            res_V_data_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_2_V_blk_n_assign_proc : process(res_V_data_2_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, icmp_ln879_reg_1180_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln879_reg_1180_pp0_iter3_reg = ap_const_lv1_1))) then 
            res_V_data_2_V_blk_n <= res_V_data_2_V_full_n;
        else 
            res_V_data_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_2_V_din <= 
        select_ln94_30_reg_1214 when (icmp_ln1496_31_fu_1025_p2(0) = '1') else 
        select_ln94_29_reg_1208;

    res_V_data_2_V_write_assign_proc : process(ap_enable_reg_pp0_iter4, icmp_ln879_reg_1180_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln879_reg_1180_pp0_iter3_reg = ap_const_lv1_1))) then 
            res_V_data_2_V_write <= ap_const_logic_1;
        else 
            res_V_data_2_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_3_V_blk_n_assign_proc : process(res_V_data_3_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, icmp_ln879_reg_1180_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln879_reg_1180_pp0_iter3_reg = ap_const_lv1_1))) then 
            res_V_data_3_V_blk_n <= res_V_data_3_V_full_n;
        else 
            res_V_data_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_3_V_din <= 
        select_ln94_33_reg_1226 when (icmp_ln1496_34_fu_1036_p2(0) = '1') else 
        select_ln94_32_reg_1220;

    res_V_data_3_V_write_assign_proc : process(ap_enable_reg_pp0_iter4, icmp_ln879_reg_1180_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln879_reg_1180_pp0_iter3_reg = ap_const_lv1_1))) then 
            res_V_data_3_V_write <= ap_const_logic_1;
        else 
            res_V_data_3_V_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln81_2_fu_811_p3 <= 
        add_ln142_2_fu_805_p2 when (icmp_ln143_fu_791_p2(0) = '1') else 
        ap_phi_mux_h_idx_assign_phi_fu_761_p4;
    select_ln81_fu_797_p3 <= 
        ap_const_lv5_0 when (icmp_ln143_fu_791_p2(0) = '1') else 
        wp_idx_reg_768;
    select_ln94_24_fu_911_p3 <= 
        data_window_3_V_V_dout when (icmp_ln1496_24_fu_905_p2(0) = '1') else 
        data_window_2_V_V_dout;
    select_ln94_26_fu_925_p3 <= 
        data_window_5_V_V_dout when (icmp_ln1496_26_fu_919_p2(0) = '1') else 
        data_window_4_V_V_dout;
    select_ln94_27_fu_939_p3 <= 
        data_window_7_V_V_dout when (icmp_ln1496_27_fu_933_p2(0) = '1') else 
        data_window_6_V_V_dout;
    select_ln94_29_fu_953_p3 <= 
        data_window_9_V_V_dout when (icmp_ln1496_29_fu_947_p2(0) = '1') else 
        data_window_8_V_V_dout;
    select_ln94_30_fu_967_p3 <= 
        data_window_11_V_V_dout when (icmp_ln1496_30_fu_961_p2(0) = '1') else 
        data_window_10_V_V_dout;
    select_ln94_32_fu_981_p3 <= 
        data_window_13_V_V_dout when (icmp_ln1496_32_fu_975_p2(0) = '1') else 
        data_window_12_V_V_dout;
    select_ln94_33_fu_995_p3 <= 
        data_window_15_V_V_dout when (icmp_ln1496_33_fu_989_p2(0) = '1') else 
        data_window_14_V_V_dout;
    select_ln94_fu_897_p3 <= 
        data_window_1_V_V_dout when (icmp_ln1496_fu_891_p2(0) = '1') else 
        data_window_0_V_V_dout;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln81_fu_819_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln81_2_fu_811_p3),64));
    zext_ln89_fu_824_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln81_fu_797_p3),64));
end behav;
