# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FlipFlipD.srcs/sources_1/new/ffd.vhd" \
"../../../../FlipFlipD.srcs/sim_1/new/ffd_TB.vhd" \

# Do not sort compile order
nosort
