*******************************************************************

  Operator    [gopDRM]

  Author    [liu jiao]

  Abstract  []

  Revision History:

 ********************************************************************************/
gate
operator gopDRM2
{
    parameter
    (
        string GRS_EN = "TRUE",
        int DATA_WIDTH_A = 18,
        int DATA_WIDTH_B = 18,
        int DOA_REG = 0 /* 0 | 1 */,
        int DOB_REG = 0 /* 0 | 1 */,
        int DOA_REG_CLKINV = 0 /* 0 | 1 */,
        int DOB_REG_CLKINV = 0 /* 0 | 1 */,
        string RST_TYPE = "SYNC" /* SYNC | ASYNC | ASYNC_SYNC_RELEASE */,
        string RAM_MODE = "TRUE_DUAL_PORT",
        string WRITE_MODE_A = "NORMAL_WRITE",
        string WRITE_MODE_B = "NORMAL_WRITE",
        bit INIT_00[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_01[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_02[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_03[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_04[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_05[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_06[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_07[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_08[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_09[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_0A[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_0B[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_0C[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_0D[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_0E[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_0F[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_10[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_11[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_12[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_13[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_14[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_15[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_16[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_17[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_18[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_19[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_1A[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_1B[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_1C[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_1D[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_1E[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        bit INIT_1F[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        string INIT_FILE = "NONE",
        int BLOCK_X = 0,
        int BLOCK_Y = 0,
        int RAM_DATA_WIDTH = 9,
        int RAM_ADDR_WIDTH = 10,
        string INIT_FORMAT = "BIN",
        
        string  PICEA = "FALSE",
        string  PICEB = "FALSE",
        string  PIWEA = "FALSE",
        string  PIWEB = "FALSE",
        string  PIOCEA = "FALSE",
        string  PIOCEB = "FALSE",
        string  PICLKA = "FALSE",
        string  PICLKB = "FALSE",
        string  PIRSTA = "FALSE",
        string  PIRSTB = "FALSE"
    );

    port
    (
        output DOA[17:0],
        output DOB[17:0],
        input DIA[17:0],
        input DIB[17:0],
        input ADDRA[12:0],
        input ADDRA_HOLD,
        input ADDRB[12:0],
        input ADDRB_HOLD,
        input CLKA /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input CLKB /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input CEA /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input CEB /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input WEA /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input WEB /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input ORCEA,
        input ORCEB,
        input RSTA /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input RSTB /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/
    );
};

/**Implementation Body*******************************************************************

  Author    []

  Abstract  []

  Revision History:

 *****************************************************************************************/
implementation impl_drm of gopDRM2
{
    device devDRM0 devdrm0
    parameter map
    (
        CP_DATA_WIDTH_A_0     =>  DATA_WIDTH_A  ,
        CP_DATA_WIDTH_B_0     =>  DATA_WIDTH_B  ,
        CP_WRITE_MODE_A_0     =>  WRITE_MODE_A  ,
        CP_WRITE_MODE_B_0     =>  WRITE_MODE_B  ,
        CP_OUTPUT_REG_A_0     =>  DOA_REG ? "ENABLE" : "DISABLE",
        CP_OUTPUT_REG_B_0     =>  DOB_REG ? "ENABLE" : "DISABLE",
        CP_RESET_TYPE_0       =>  RST_TYPE == "SYNC" ? "SYNC_RESET" : (RST_TYPE == "ASYNC" ? "ASYNC_RESET" : "ASYNC_RESET_SYNC_RELEASE"),
        
        CP_GRS_DIS_0          =>  GRS_EN == "TRUE" ? "FALSE" : "TRUE", 
        CP_CLKA_OR_POL_INV_0  =>  DOA_REG_CLKINV ? "TRUE" : "FALSE",
        CP_CLKB_OR_POL_INV_0  =>  DOB_REG_CLKINV ? "TRUE" : "FALSE",
        CP_INIT_00            =>  INIT_00       ,
        CP_INIT_01            =>  INIT_01       ,
        CP_INIT_02            =>  INIT_02       ,
        CP_INIT_03            =>  INIT_03       ,
        CP_INIT_04            =>  INIT_04       ,
        CP_INIT_05            =>  INIT_05       ,
        CP_INIT_06            =>  INIT_06       ,
        CP_INIT_07            =>  INIT_07       ,
        CP_INIT_08            =>  INIT_08       ,
        CP_INIT_09            =>  INIT_09       ,
        CP_INIT_0A            =>  INIT_0A       ,
        CP_INIT_0B            =>  INIT_0B       ,
        CP_INIT_0C            =>  INIT_0C       ,
        CP_INIT_0D            =>  INIT_0D       ,
        CP_INIT_0E            =>  INIT_0E       ,
        CP_INIT_0F            =>  INIT_0F       ,
        CP_INIT_10            =>  INIT_10       ,
        CP_INIT_11            =>  INIT_11       ,
        CP_INIT_12            =>  INIT_12       ,
        CP_INIT_13            =>  INIT_13       ,
        CP_INIT_14            =>  INIT_14       ,
        CP_INIT_15            =>  INIT_15       ,
        CP_INIT_16            =>  INIT_16       ,
        CP_INIT_17            =>  INIT_17       ,
        CP_INIT_18            =>  INIT_18       ,
        CP_INIT_19            =>  INIT_19       ,
        CP_INIT_1A            =>  INIT_1A       ,
        CP_INIT_1B            =>  INIT_1B       ,
        CP_INIT_1C            =>  INIT_1C       ,
        CP_INIT_1D            =>  INIT_1D       ,
        CP_INIT_1E            =>  INIT_1E       ,
        CP_INIT_1F            =>  INIT_1F       ,
        CP_MASK               =>  RAM_MODE == "ROM" ? 2'b00 : 2'b11,
        
        CP_PICEA_0            =>  PICEA , 
        CP_PICEB_0            =>  PICEB , 
        CP_PIWEA_0            =>  PIWEA , 
        CP_PIWEB_0            =>  PIWEB , 
        CP_PIOCEA_0           =>  PIOCEA, 
        CP_PIOCEB_0           =>  PIOCEB, 
        CP_PICLKA_0           =>  PICLKA, 
        CP_PICLKB_0           =>  PICLKB, 
        CP_PIRSTA_0           =>  PIRSTA,
        CP_PIRSTB_0           =>  PIRSTB
    )
    port map
    (
          ADA0     =>  ADDRA     ,
          ADSA[0]  =>  ADDRA_HOLD,
          DA0      =>  DIA       ,
          WEA[0]   =>  WEA       ,
          CLKA[0]  =>  CLKA      ,
          CEA[0]   =>  CEA       ,
          OCEA[0]  =>  ORCEA     ,
          RSTA[0]  =>  RSTA      ,
          QA0      =>  DOA       ,
          ADB0     =>  ADDRB     ,
          ADSB[0]  =>  ADDRB_HOLD,
          DB0      =>  DIB       ,
          WEB[0]   =>  WEB       ,
          CLKB[0]  =>  CLKB      ,
          CEB[0]   =>  CEB       ,
          OCEB[0]  =>  ORCEB     ,
          RSTB[0]  =>  RSTB      ,
          QB0      =>  DOB       
    );

}; // end of implementation impl_drm of gopDRM2

implementation impl_drm2 of gopDRM2
{
    device devDRM1 devdrm1
    parameter map
    (
        CP_DATA_WIDTH_A_1     =>  DATA_WIDTH_A  ,
        CP_DATA_WIDTH_B_1     =>  DATA_WIDTH_B  ,
        CP_WRITE_MODE_A_1     =>  WRITE_MODE_A  ,
        CP_WRITE_MODE_B_1     =>  WRITE_MODE_B  ,
        CP_OUTPUT_REG_A_1     =>  DOA_REG ? "ENABLE" : "DISABLE",
        CP_OUTPUT_REG_B_1     =>  DOB_REG ? "ENABLE" : "DISABLE",
        CP_RESET_TYPE_1       =>  RST_TYPE == "SYNC" ? "SYNC_RESET" : (RST_TYPE == "ASYNC" ? "ASYNC_RESET" : "ASYNC_RESET_SYNC_RELEASE"),
        
        CP_GRS_DIS_1          =>  GRS_EN == "TRUE" ? "FALSE" : "TRUE", 
        CP_CLKA_OR_POL_INV_1  =>  DOA_REG_CLKINV ? "TRUE" : "FALSE",
        CP_CLKB_OR_POL_INV_1  =>  DOB_REG_CLKINV ? "TRUE" : "FALSE",
        CP_INIT_20            =>  INIT_00       ,
        CP_INIT_21            =>  INIT_01       ,
        CP_INIT_22            =>  INIT_02       ,
        CP_INIT_23            =>  INIT_03       ,
        CP_INIT_24            =>  INIT_04       ,
        CP_INIT_25            =>  INIT_05       ,
        CP_INIT_26            =>  INIT_06       ,
        CP_INIT_27            =>  INIT_07       ,
        CP_INIT_28            =>  INIT_08       ,
        CP_INIT_29            =>  INIT_09       ,
        CP_INIT_2A            =>  INIT_0A       ,
        CP_INIT_2B            =>  INIT_0B       ,
        CP_INIT_2C            =>  INIT_0C       ,
        CP_INIT_2D            =>  INIT_0D       ,
        CP_INIT_2E            =>  INIT_0E       ,
        CP_INIT_2F            =>  INIT_0F       ,
        CP_INIT_30            =>  INIT_10       ,
        CP_INIT_31            =>  INIT_11       ,
        CP_INIT_32            =>  INIT_12       ,
        CP_INIT_33            =>  INIT_13       ,
        CP_INIT_34            =>  INIT_14       ,
        CP_INIT_35            =>  INIT_15       ,
        CP_INIT_36            =>  INIT_16       ,
        CP_INIT_37            =>  INIT_17       ,
        CP_INIT_38            =>  INIT_18       ,
        CP_INIT_39            =>  INIT_19       ,
        CP_INIT_3A            =>  INIT_1A       ,
        CP_INIT_3B            =>  INIT_1B       ,
        CP_INIT_3C            =>  INIT_1C       ,
        CP_INIT_3D            =>  INIT_1D       ,
        CP_INIT_3E            =>  INIT_1E       ,
        CP_INIT_3F            =>  INIT_1F       ,
        CP_MASK               => RAM_MODE == "ROM" ? 2'b00 : 2'b11,
        
        CP_PICEA_1            =>  PICEA , 
        CP_PICEB_1            =>  PICEB , 
        CP_PIWEA_1            =>  PIWEA , 
        CP_PIWEB_1            =>  PIWEB , 
        CP_PIOCEA_1           =>  PIOCEA, 
        CP_PIOCEB_1           =>  PIOCEB, 
        CP_PICLKA_1           =>  PICLKA, 
        CP_PICLKB_1           =>  PICLKB, 
        CP_PIRSTA_1           =>  PIRSTA,
        CP_PIRSTB_1           =>  PIRSTB
    )
    port map
    (
          ADA1     =>  ADDRA     ,
          ADSA[1]  =>  ADDRA_HOLD,
          DA1      =>  DIA       ,
          WEA[1]   =>  WEA       ,
          CLKA[1]  =>  CLKA      ,
          CEA[1]   =>  CEA       ,
          OCEA[1]  =>  ORCEA     ,
          RSTA[1]  =>  RSTA      ,
          QA1      =>  DOA       ,
          ADB1     =>  ADDRB     ,
          ADSB[1]  =>  ADDRB_HOLD,
          DB1      =>  DIB       ,
          WEB[1]   =>  WEB       ,
          CLKB[1]  =>  CLKB      ,
          CEB[1]   =>  CEB       ,
          OCEB[1]  =>  ORCEB     ,
          RSTB[1]  =>  RSTB      ,
          QB1      =>  DOB       
    );

}; // end of implementation impl_drm of gopDRM2
