$comment
	File created using the following command:
		vcd file lab2_1.msim.vcd -direction
$end
$date
	Fri Sep 20 22:07:08 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab2_1_vlg_vec_tst $end
$var reg 2 ! a [1:0] $end
$var reg 2 " b [1:0] $end
$var reg 2 # c [1:0] $end
$var reg 2 $ d [1:0] $end
$var wire 1 % out [1] $end
$var wire 1 & out [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - out[0]~output_o $end
$var wire 1 . out[1]~output_o $end
$var wire 1 / d[0]~input_o $end
$var wire 1 0 d[1]~input_o $end
$var wire 1 1 c[1]~input_o $end
$var wire 1 2 c[0]~input_o $end
$var wire 1 3 out~0_combout $end
$var wire 1 4 out~1_combout $end
$var wire 1 5 b[0]~input_o $end
$var wire 1 6 b[1]~input_o $end
$var wire 1 7 a[1]~input_o $end
$var wire 1 8 a[0]~input_o $end
$var wire 1 9 out~2_combout $end
$var wire 1 : out~3_combout $end
$var wire 1 ; out~4_combout $end
$var wire 1 < out~5_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 !
b1 "
b10 #
b11 $
1&
1%
0'
1(
x)
1*
1+
1,
1-
1.
1/
10
11
02
13
14
15
06
17
08
09
1:
1;
1<
$end
#100000
b0 !
b11 "
b10 "
b11 #
b1 $
b0 $
0/
00
12
05
16
07
#200000
b1 #
b10 !
b11 "
b0 #
b1 $
1/
15
17
02
01
19
04
#300000
b1 "
b11 $
b0 !
b0 "
b1 #
b10 $
12
07
0/
10
05
06
03
0:
09
14
0;
0-
0&
#400000
b11 #
b10 !
b1 "
b10 #
b11 $
1/
15
17
02
11
13
1:
1;
1-
1&
#500000
b11 "
b1 $
b0 !
b10 "
b11 #
b0 $
12
07
0/
00
05
16
#600000
b1 #
b10 !
b11 "
b0 #
b1 $
1/
15
17
02
01
19
04
#700000
b1 "
b11 $
b0 !
b0 "
b1 #
b10 $
12
07
0/
10
05
06
03
0:
09
14
0;
0-
0&
#800000
b11 #
b10 !
b1 "
b10 #
b11 $
1/
15
17
02
11
13
1:
1;
1-
1&
#900000
b11 "
b1 $
b0 !
b10 "
b11 #
b0 $
12
07
0/
00
05
16
#1000000
