{
    "code": "module TopModule (\n    input wire [2:0] vec,    // 3-bit input vector, vec[2] is MSB, vec[0] is LSB\n    output wire [2:0] outv,  // 3-bit output vector, outv[2] is MSB, outv[0] is LSB\n    output wire o2,          // 1-bit output, connected to vec[2]\n    output wire o1,          // 1-bit output, connected to vec[1]\n    output wire o0           // 1-bit output, connected to vec[0]\n);\n\n    // Direct assignment of the input vector to the output vector.\n    assign outv = vec;\n\n    // Assign the most significant bit of vec to o2.\n    assign o2 = vec[2];\n\n    // Assign the middle bit of vec to o1.\n    assign o1 = vec[1];\n\n    // Assign the least significant bit of vec to o0.\n    assign o0 = vec[0];\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 2
}