--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 414 paths analyzed, 125 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------
Slack:                  17.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          statemachine/test_add/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.587ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.687 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to statemachine/test_add/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.BMUX    Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y34.SR      net (fanout=7)        1.550   M_reset_cond_out
    SLICE_X12Y34.CLK     Tsrck                 0.461   statemachine/M_counter_q_26
                                                       statemachine/test_add/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.587ns (1.037ns logic, 1.550ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  17.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          statemachine/test_add/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.576ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.687 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to statemachine/test_add/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.BMUX    Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y34.SR      net (fanout=7)        1.550   M_reset_cond_out
    SLICE_X12Y34.CLK     Tsrck                 0.450   statemachine/M_counter_q_26
                                                       statemachine/test_add/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.576ns (1.026ns logic, 1.550ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  17.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          statemachine/test_add/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.554ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.687 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to statemachine/test_add/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.BMUX    Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y34.SR      net (fanout=7)        1.550   M_reset_cond_out
    SLICE_X12Y34.CLK     Tsrck                 0.428   statemachine/M_counter_q_26
                                                       statemachine/test_add/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.554ns (1.004ns logic, 1.550ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  17.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          statemachine/test_add/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.408ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.688 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to statemachine/test_add/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.BMUX    Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y33.SR      net (fanout=7)        1.362   M_reset_cond_out
    SLICE_X12Y33.CLK     Tsrck                 0.470   statemachine/test_add/M_counter_q[23]
                                                       statemachine/test_add/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.408ns (1.046ns logic, 1.362ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  17.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          statemachine/test_add/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.399ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.688 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to statemachine/test_add/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.BMUX    Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y33.SR      net (fanout=7)        1.362   M_reset_cond_out
    SLICE_X12Y33.CLK     Tsrck                 0.461   statemachine/test_add/M_counter_q[23]
                                                       statemachine/test_add/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.399ns (1.037ns logic, 1.362ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack:                  17.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          statemachine/test_add/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.388ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.688 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to statemachine/test_add/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.BMUX    Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y33.SR      net (fanout=7)        1.362   M_reset_cond_out
    SLICE_X12Y33.CLK     Tsrck                 0.450   statemachine/test_add/M_counter_q[23]
                                                       statemachine/test_add/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.388ns (1.026ns logic, 1.362ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  17.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/test_add/M_counter_q_0 (FF)
  Destination:          statemachine/test_add/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.373ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.687 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/test_add/M_counter_q_0 to statemachine/test_add/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.525   statemachine/test_add/M_counter_q[3]
                                                       statemachine/test_add/M_counter_q_0
    SLICE_X12Y28.A5      net (fanout=1)        0.456   statemachine/test_add/M_counter_q[0]
    SLICE_X12Y28.COUT    Topcya                0.474   statemachine/test_add/M_counter_q[3]
                                                       statemachine/test_add/Mcount_M_counter_q_lut<0>_INV_0
                                                       statemachine/test_add/Mcount_M_counter_q_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[3]
    SLICE_X12Y29.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[7]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[7]
    SLICE_X12Y30.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[11]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[11]
    SLICE_X12Y31.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[15]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<15>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   statemachine/test_add/Mcount_M_counter_q_cy[15]
    SLICE_X12Y32.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[19]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<19>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[19]
    SLICE_X12Y33.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[23]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<23>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[23]
    SLICE_X12Y34.CLK     Tcinck                0.303   statemachine/M_counter_q_26
                                                       statemachine/test_add/Mcount_M_counter_q_xor<26>
                                                       statemachine/test_add/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.373ns (1.767ns logic, 0.606ns route)
                                                       (74.5% logic, 25.5% route)

--------------------------------------------------------------------------------
Slack:                  17.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          statemachine/test_add/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.366ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.688 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to statemachine/test_add/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.BMUX    Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y33.SR      net (fanout=7)        1.362   M_reset_cond_out
    SLICE_X12Y33.CLK     Tsrck                 0.428   statemachine/test_add/M_counter_q[23]
                                                       statemachine/test_add/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.366ns (1.004ns logic, 1.362ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  17.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/test_add/M_counter_q_0 (FF)
  Destination:          statemachine/test_add/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.342ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.687 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/test_add/M_counter_q_0 to statemachine/test_add/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.525   statemachine/test_add/M_counter_q[3]
                                                       statemachine/test_add/M_counter_q_0
    SLICE_X12Y28.A5      net (fanout=1)        0.456   statemachine/test_add/M_counter_q[0]
    SLICE_X12Y28.COUT    Topcya                0.474   statemachine/test_add/M_counter_q[3]
                                                       statemachine/test_add/Mcount_M_counter_q_lut<0>_INV_0
                                                       statemachine/test_add/Mcount_M_counter_q_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[3]
    SLICE_X12Y29.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[7]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[7]
    SLICE_X12Y30.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[11]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[11]
    SLICE_X12Y31.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[15]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<15>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   statemachine/test_add/Mcount_M_counter_q_cy[15]
    SLICE_X12Y32.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[19]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<19>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[19]
    SLICE_X12Y33.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[23]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<23>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[23]
    SLICE_X12Y34.CLK     Tcinck                0.272   statemachine/M_counter_q_26
                                                       statemachine/test_add/Mcount_M_counter_q_xor<26>
                                                       statemachine/test_add/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.342ns (1.736ns logic, 0.606ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack:                  17.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/test_add/M_counter_q_0 (FF)
  Destination:          statemachine/test_add/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.287ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/test_add/M_counter_q_0 to statemachine/test_add/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.525   statemachine/test_add/M_counter_q[3]
                                                       statemachine/test_add/M_counter_q_0
    SLICE_X12Y28.A5      net (fanout=1)        0.456   statemachine/test_add/M_counter_q[0]
    SLICE_X12Y28.COUT    Topcya                0.474   statemachine/test_add/M_counter_q[3]
                                                       statemachine/test_add/Mcount_M_counter_q_lut<0>_INV_0
                                                       statemachine/test_add/Mcount_M_counter_q_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[3]
    SLICE_X12Y29.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[7]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[7]
    SLICE_X12Y30.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[11]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[11]
    SLICE_X12Y31.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[15]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<15>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   statemachine/test_add/Mcount_M_counter_q_cy[15]
    SLICE_X12Y32.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[19]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<19>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[19]
    SLICE_X12Y33.CLK     Tcinck                0.313   statemachine/test_add/M_counter_q[23]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<23>
                                                       statemachine/test_add/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.287ns (1.684ns logic, 0.603ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------
Slack:                  17.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/test_add/M_counter_q_0 (FF)
  Destination:          statemachine/test_add/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.283ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.687 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/test_add/M_counter_q_0 to statemachine/test_add/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.525   statemachine/test_add/M_counter_q[3]
                                                       statemachine/test_add/M_counter_q_0
    SLICE_X12Y28.A5      net (fanout=1)        0.456   statemachine/test_add/M_counter_q[0]
    SLICE_X12Y28.COUT    Topcya                0.474   statemachine/test_add/M_counter_q[3]
                                                       statemachine/test_add/Mcount_M_counter_q_lut<0>_INV_0
                                                       statemachine/test_add/Mcount_M_counter_q_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[3]
    SLICE_X12Y29.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[7]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[7]
    SLICE_X12Y30.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[11]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[11]
    SLICE_X12Y31.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[15]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<15>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   statemachine/test_add/Mcount_M_counter_q_cy[15]
    SLICE_X12Y32.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[19]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<19>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[19]
    SLICE_X12Y33.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[23]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<23>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[23]
    SLICE_X12Y34.CLK     Tcinck                0.213   statemachine/M_counter_q_26
                                                       statemachine/test_add/Mcount_M_counter_q_xor<26>
                                                       statemachine/test_add/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.283ns (1.677ns logic, 0.606ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack:                  17.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/test_add/M_counter_q_4 (FF)
  Destination:          statemachine/test_add/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.277ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.687 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/test_add/M_counter_q_4 to statemachine/test_add/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.525   statemachine/test_add/M_counter_q[7]
                                                       statemachine/test_add/M_counter_q_4
    SLICE_X12Y29.A5      net (fanout=1)        0.456   statemachine/test_add/M_counter_q[4]
    SLICE_X12Y29.COUT    Topcya                0.474   statemachine/test_add/M_counter_q[7]
                                                       statemachine/test_add/M_counter_q[4]_rt
                                                       statemachine/test_add/Mcount_M_counter_q_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[7]
    SLICE_X12Y30.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[11]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[11]
    SLICE_X12Y31.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[15]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<15>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   statemachine/test_add/Mcount_M_counter_q_cy[15]
    SLICE_X12Y32.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[19]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<19>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[19]
    SLICE_X12Y33.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[23]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<23>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[23]
    SLICE_X12Y34.CLK     Tcinck                0.303   statemachine/M_counter_q_26
                                                       statemachine/test_add/Mcount_M_counter_q_xor<26>
                                                       statemachine/test_add/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (1.674ns logic, 0.603ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack:                  17.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/test_add/M_counter_q_0 (FF)
  Destination:          statemachine/test_add/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.277ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/test_add/M_counter_q_0 to statemachine/test_add/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.525   statemachine/test_add/M_counter_q[3]
                                                       statemachine/test_add/M_counter_q_0
    SLICE_X12Y28.A5      net (fanout=1)        0.456   statemachine/test_add/M_counter_q[0]
    SLICE_X12Y28.COUT    Topcya                0.474   statemachine/test_add/M_counter_q[3]
                                                       statemachine/test_add/Mcount_M_counter_q_lut<0>_INV_0
                                                       statemachine/test_add/Mcount_M_counter_q_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[3]
    SLICE_X12Y29.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[7]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[7]
    SLICE_X12Y30.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[11]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[11]
    SLICE_X12Y31.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[15]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<15>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   statemachine/test_add/Mcount_M_counter_q_cy[15]
    SLICE_X12Y32.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[19]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<19>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[19]
    SLICE_X12Y33.CLK     Tcinck                0.303   statemachine/test_add/M_counter_q[23]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<23>
                                                       statemachine/test_add/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (1.674ns logic, 0.603ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack:                  17.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/test_add/M_counter_q_4 (FF)
  Destination:          statemachine/test_add/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.246ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.687 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/test_add/M_counter_q_4 to statemachine/test_add/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.525   statemachine/test_add/M_counter_q[7]
                                                       statemachine/test_add/M_counter_q_4
    SLICE_X12Y29.A5      net (fanout=1)        0.456   statemachine/test_add/M_counter_q[4]
    SLICE_X12Y29.COUT    Topcya                0.474   statemachine/test_add/M_counter_q[7]
                                                       statemachine/test_add/M_counter_q[4]_rt
                                                       statemachine/test_add/Mcount_M_counter_q_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[7]
    SLICE_X12Y30.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[11]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[11]
    SLICE_X12Y31.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[15]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<15>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   statemachine/test_add/Mcount_M_counter_q_cy[15]
    SLICE_X12Y32.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[19]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<19>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[19]
    SLICE_X12Y33.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[23]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<23>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[23]
    SLICE_X12Y34.CLK     Tcinck                0.272   statemachine/M_counter_q_26
                                                       statemachine/test_add/Mcount_M_counter_q_xor<26>
                                                       statemachine/test_add/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.246ns (1.643ns logic, 0.603ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack:                  17.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/test_add/M_counter_q_0 (FF)
  Destination:          statemachine/test_add/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.246ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/test_add/M_counter_q_0 to statemachine/test_add/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.525   statemachine/test_add/M_counter_q[3]
                                                       statemachine/test_add/M_counter_q_0
    SLICE_X12Y28.A5      net (fanout=1)        0.456   statemachine/test_add/M_counter_q[0]
    SLICE_X12Y28.COUT    Topcya                0.474   statemachine/test_add/M_counter_q[3]
                                                       statemachine/test_add/Mcount_M_counter_q_lut<0>_INV_0
                                                       statemachine/test_add/Mcount_M_counter_q_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[3]
    SLICE_X12Y29.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[7]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[7]
    SLICE_X12Y30.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[11]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[11]
    SLICE_X12Y31.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[15]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<15>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   statemachine/test_add/Mcount_M_counter_q_cy[15]
    SLICE_X12Y32.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[19]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<19>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[19]
    SLICE_X12Y33.CLK     Tcinck                0.272   statemachine/test_add/M_counter_q[23]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<23>
                                                       statemachine/test_add/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.246ns (1.643ns logic, 0.603ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack:                  17.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          statemachine/test_add/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.215ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.688 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to statemachine/test_add/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.BMUX    Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y32.SR      net (fanout=7)        1.169   M_reset_cond_out
    SLICE_X12Y32.CLK     Tsrck                 0.470   statemachine/test_add/M_counter_q[19]
                                                       statemachine/test_add/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.215ns (1.046ns logic, 1.169ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack:                  17.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/test_add/M_counter_q_3 (FF)
  Destination:          statemachine/test_add/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.203ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.687 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/test_add/M_counter_q_3 to statemachine/test_add/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.DQ      Tcko                  0.525   statemachine/test_add/M_counter_q[3]
                                                       statemachine/test_add/M_counter_q_3
    SLICE_X12Y28.D5      net (fanout=1)        0.448   statemachine/test_add/M_counter_q[3]
    SLICE_X12Y28.COUT    Topcyd                0.312   statemachine/test_add/M_counter_q[3]
                                                       statemachine/test_add/M_counter_q[3]_rt
                                                       statemachine/test_add/Mcount_M_counter_q_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[3]
    SLICE_X12Y29.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[7]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[7]
    SLICE_X12Y30.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[11]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[11]
    SLICE_X12Y31.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[15]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<15>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   statemachine/test_add/Mcount_M_counter_q_cy[15]
    SLICE_X12Y32.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[19]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<19>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[19]
    SLICE_X12Y33.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[23]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<23>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[23]
    SLICE_X12Y34.CLK     Tcinck                0.303   statemachine/M_counter_q_26
                                                       statemachine/test_add/Mcount_M_counter_q_xor<26>
                                                       statemachine/test_add/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.203ns (1.605ns logic, 0.598ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------
Slack:                  17.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          statemachine/test_add/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.206ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.688 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to statemachine/test_add/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.BMUX    Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y32.SR      net (fanout=7)        1.169   M_reset_cond_out
    SLICE_X12Y32.CLK     Tsrck                 0.461   statemachine/test_add/M_counter_q[19]
                                                       statemachine/test_add/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      2.206ns (1.037ns logic, 1.169ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack:                  17.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/test_add/M_counter_q_4 (FF)
  Destination:          statemachine/test_add/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.191ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.688 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/test_add/M_counter_q_4 to statemachine/test_add/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.525   statemachine/test_add/M_counter_q[7]
                                                       statemachine/test_add/M_counter_q_4
    SLICE_X12Y29.A5      net (fanout=1)        0.456   statemachine/test_add/M_counter_q[4]
    SLICE_X12Y29.COUT    Topcya                0.474   statemachine/test_add/M_counter_q[7]
                                                       statemachine/test_add/M_counter_q[4]_rt
                                                       statemachine/test_add/Mcount_M_counter_q_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[7]
    SLICE_X12Y30.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[11]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[11]
    SLICE_X12Y31.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[15]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<15>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   statemachine/test_add/Mcount_M_counter_q_cy[15]
    SLICE_X12Y32.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[19]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<19>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[19]
    SLICE_X12Y33.CLK     Tcinck                0.313   statemachine/test_add/M_counter_q[23]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<23>
                                                       statemachine/test_add/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.191ns (1.591ns logic, 0.600ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------
Slack:                  17.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          statemachine/test_add/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.195ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.688 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to statemachine/test_add/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.BMUX    Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y32.SR      net (fanout=7)        1.169   M_reset_cond_out
    SLICE_X12Y32.CLK     Tsrck                 0.450   statemachine/test_add/M_counter_q[19]
                                                       statemachine/test_add/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.195ns (1.026ns logic, 1.169ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  17.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/test_add/M_counter_q_0 (FF)
  Destination:          statemachine/test_add/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.191ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/test_add/M_counter_q_0 to statemachine/test_add/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.525   statemachine/test_add/M_counter_q[3]
                                                       statemachine/test_add/M_counter_q_0
    SLICE_X12Y28.A5      net (fanout=1)        0.456   statemachine/test_add/M_counter_q[0]
    SLICE_X12Y28.COUT    Topcya                0.474   statemachine/test_add/M_counter_q[3]
                                                       statemachine/test_add/Mcount_M_counter_q_lut<0>_INV_0
                                                       statemachine/test_add/Mcount_M_counter_q_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[3]
    SLICE_X12Y29.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[7]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[7]
    SLICE_X12Y30.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[11]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[11]
    SLICE_X12Y31.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[15]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<15>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   statemachine/test_add/Mcount_M_counter_q_cy[15]
    SLICE_X12Y32.CLK     Tcinck                0.313   statemachine/test_add/M_counter_q[19]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<19>
                                                       statemachine/test_add/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.191ns (1.591ns logic, 0.600ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------
Slack:                  17.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/test_add/M_counter_q_4 (FF)
  Destination:          statemachine/test_add/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.187ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.687 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/test_add/M_counter_q_4 to statemachine/test_add/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.525   statemachine/test_add/M_counter_q[7]
                                                       statemachine/test_add/M_counter_q_4
    SLICE_X12Y29.A5      net (fanout=1)        0.456   statemachine/test_add/M_counter_q[4]
    SLICE_X12Y29.COUT    Topcya                0.474   statemachine/test_add/M_counter_q[7]
                                                       statemachine/test_add/M_counter_q[4]_rt
                                                       statemachine/test_add/Mcount_M_counter_q_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[7]
    SLICE_X12Y30.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[11]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[11]
    SLICE_X12Y31.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[15]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<15>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   statemachine/test_add/Mcount_M_counter_q_cy[15]
    SLICE_X12Y32.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[19]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<19>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[19]
    SLICE_X12Y33.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[23]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<23>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[23]
    SLICE_X12Y34.CLK     Tcinck                0.213   statemachine/M_counter_q_26
                                                       statemachine/test_add/Mcount_M_counter_q_xor<26>
                                                       statemachine/test_add/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.187ns (1.584ns logic, 0.603ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------
Slack:                  17.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/test_add/M_counter_q_0 (FF)
  Destination:          statemachine/test_add/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.187ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/test_add/M_counter_q_0 to statemachine/test_add/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.525   statemachine/test_add/M_counter_q[3]
                                                       statemachine/test_add/M_counter_q_0
    SLICE_X12Y28.A5      net (fanout=1)        0.456   statemachine/test_add/M_counter_q[0]
    SLICE_X12Y28.COUT    Topcya                0.474   statemachine/test_add/M_counter_q[3]
                                                       statemachine/test_add/Mcount_M_counter_q_lut<0>_INV_0
                                                       statemachine/test_add/Mcount_M_counter_q_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[3]
    SLICE_X12Y29.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[7]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[7]
    SLICE_X12Y30.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[11]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[11]
    SLICE_X12Y31.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[15]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<15>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   statemachine/test_add/Mcount_M_counter_q_cy[15]
    SLICE_X12Y32.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[19]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<19>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[19]
    SLICE_X12Y33.CLK     Tcinck                0.213   statemachine/test_add/M_counter_q[23]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<23>
                                                       statemachine/test_add/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.187ns (1.584ns logic, 0.603ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------
Slack:                  17.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/test_add/M_counter_q_8 (FF)
  Destination:          statemachine/test_add/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.181ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.687 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/test_add/M_counter_q_8 to statemachine/test_add/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   statemachine/test_add/M_counter_q[11]
                                                       statemachine/test_add/M_counter_q_8
    SLICE_X12Y30.A5      net (fanout=1)        0.456   statemachine/test_add/M_counter_q[8]
    SLICE_X12Y30.COUT    Topcya                0.474   statemachine/test_add/M_counter_q[11]
                                                       statemachine/test_add/M_counter_q[8]_rt
                                                       statemachine/test_add/Mcount_M_counter_q_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[11]
    SLICE_X12Y31.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[15]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<15>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   statemachine/test_add/Mcount_M_counter_q_cy[15]
    SLICE_X12Y32.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[19]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<19>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[19]
    SLICE_X12Y33.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[23]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<23>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[23]
    SLICE_X12Y34.CLK     Tcinck                0.303   statemachine/M_counter_q_26
                                                       statemachine/test_add/Mcount_M_counter_q_xor<26>
                                                       statemachine/test_add/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      2.181ns (1.581ns logic, 0.600ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Slack:                  17.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/test_add/M_counter_q_4 (FF)
  Destination:          statemachine/test_add/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.181ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.688 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/test_add/M_counter_q_4 to statemachine/test_add/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.525   statemachine/test_add/M_counter_q[7]
                                                       statemachine/test_add/M_counter_q_4
    SLICE_X12Y29.A5      net (fanout=1)        0.456   statemachine/test_add/M_counter_q[4]
    SLICE_X12Y29.COUT    Topcya                0.474   statemachine/test_add/M_counter_q[7]
                                                       statemachine/test_add/M_counter_q[4]_rt
                                                       statemachine/test_add/Mcount_M_counter_q_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[7]
    SLICE_X12Y30.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[11]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[11]
    SLICE_X12Y31.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[15]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<15>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   statemachine/test_add/Mcount_M_counter_q_cy[15]
    SLICE_X12Y32.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[19]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<19>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[19]
    SLICE_X12Y33.CLK     Tcinck                0.303   statemachine/test_add/M_counter_q[23]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<23>
                                                       statemachine/test_add/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.181ns (1.581ns logic, 0.600ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Slack:                  17.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/test_add/M_counter_q_0 (FF)
  Destination:          statemachine/test_add/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.181ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.688 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/test_add/M_counter_q_0 to statemachine/test_add/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.525   statemachine/test_add/M_counter_q[3]
                                                       statemachine/test_add/M_counter_q_0
    SLICE_X12Y28.A5      net (fanout=1)        0.456   statemachine/test_add/M_counter_q[0]
    SLICE_X12Y28.COUT    Topcya                0.474   statemachine/test_add/M_counter_q[3]
                                                       statemachine/test_add/Mcount_M_counter_q_lut<0>_INV_0
                                                       statemachine/test_add/Mcount_M_counter_q_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[3]
    SLICE_X12Y29.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[7]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[7]
    SLICE_X12Y30.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[11]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[11]
    SLICE_X12Y31.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[15]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<15>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   statemachine/test_add/Mcount_M_counter_q_cy[15]
    SLICE_X12Y32.CLK     Tcinck                0.303   statemachine/test_add/M_counter_q[19]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<19>
                                                       statemachine/test_add/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.181ns (1.581ns logic, 0.600ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Slack:                  17.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3_1 (FF)
  Destination:          statemachine/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.169ns (Levels of Logic = 0)
  Clock Path Skew:      -0.032ns (0.680 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3_1 to statemachine/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.AMUX    Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3_1
    SLICE_X12Y37.SR      net (fanout=1)        1.123   M_stage_q_3_1
    SLICE_X12Y37.CLK     Tsrck                 0.470   M_statemachine_io_led[0]
                                                       statemachine/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.169ns (1.046ns logic, 1.123ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack:                  17.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/test_add/M_counter_q_3 (FF)
  Destination:          statemachine/test_add/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.172ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.687 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/test_add/M_counter_q_3 to statemachine/test_add/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.DQ      Tcko                  0.525   statemachine/test_add/M_counter_q[3]
                                                       statemachine/test_add/M_counter_q_3
    SLICE_X12Y28.D5      net (fanout=1)        0.448   statemachine/test_add/M_counter_q[3]
    SLICE_X12Y28.COUT    Topcyd                0.312   statemachine/test_add/M_counter_q[3]
                                                       statemachine/test_add/M_counter_q[3]_rt
                                                       statemachine/test_add/Mcount_M_counter_q_cy<3>
    SLICE_X12Y29.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[3]
    SLICE_X12Y29.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[7]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<7>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[7]
    SLICE_X12Y30.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[11]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[11]
    SLICE_X12Y31.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[15]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<15>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   statemachine/test_add/Mcount_M_counter_q_cy[15]
    SLICE_X12Y32.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[19]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<19>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[19]
    SLICE_X12Y33.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[23]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<23>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[23]
    SLICE_X12Y34.CLK     Tcinck                0.272   statemachine/M_counter_q_26
                                                       statemachine/test_add/Mcount_M_counter_q_xor<26>
                                                       statemachine/test_add/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.172ns (1.574ns logic, 0.598ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Slack:                  17.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          statemachine/test_add/M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.688 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to statemachine/test_add/M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.BMUX    Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y32.SR      net (fanout=7)        1.169   M_reset_cond_out
    SLICE_X12Y32.CLK     Tsrck                 0.428   statemachine/test_add/M_counter_q[19]
                                                       statemachine/test_add/M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (1.004ns logic, 1.169ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  17.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               statemachine/test_add/M_counter_q_8 (FF)
  Destination:          statemachine/test_add/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.150ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.687 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: statemachine/test_add/M_counter_q_8 to statemachine/test_add/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.AQ      Tcko                  0.525   statemachine/test_add/M_counter_q[11]
                                                       statemachine/test_add/M_counter_q_8
    SLICE_X12Y30.A5      net (fanout=1)        0.456   statemachine/test_add/M_counter_q[8]
    SLICE_X12Y30.COUT    Topcya                0.474   statemachine/test_add/M_counter_q[11]
                                                       statemachine/test_add/M_counter_q[8]_rt
                                                       statemachine/test_add/Mcount_M_counter_q_cy<11>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[11]
    SLICE_X12Y31.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[15]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<15>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   statemachine/test_add/Mcount_M_counter_q_cy[15]
    SLICE_X12Y32.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[19]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<19>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[19]
    SLICE_X12Y33.COUT    Tbyp                  0.093   statemachine/test_add/M_counter_q[23]
                                                       statemachine/test_add/Mcount_M_counter_q_cy<23>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   statemachine/test_add/Mcount_M_counter_q_cy[23]
    SLICE_X12Y34.CLK     Tcinck                0.272   statemachine/M_counter_q_26
                                                       statemachine/test_add/Mcount_M_counter_q_xor<26>
                                                       statemachine/test_add/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      2.150ns (1.550ns logic, 0.600ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/test_add/M_counter_q[3]/CLK
  Logical resource: statemachine/test_add/M_counter_q_0/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/test_add/M_counter_q[3]/CLK
  Logical resource: statemachine/test_add/M_counter_q_1/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/test_add/M_counter_q[3]/CLK
  Logical resource: statemachine/test_add/M_counter_q_2/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/test_add/M_counter_q[3]/CLK
  Logical resource: statemachine/test_add/M_counter_q_3/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/test_add/M_counter_q[7]/CLK
  Logical resource: statemachine/test_add/M_counter_q_4/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/test_add/M_counter_q[7]/CLK
  Logical resource: statemachine/test_add/M_counter_q_5/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/test_add/M_counter_q[7]/CLK
  Logical resource: statemachine/test_add/M_counter_q_6/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/test_add/M_counter_q[7]/CLK
  Logical resource: statemachine/test_add/M_counter_q_7/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/test_add/M_counter_q[11]/CLK
  Logical resource: statemachine/test_add/M_counter_q_8/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/test_add/M_counter_q[11]/CLK
  Logical resource: statemachine/test_add/M_counter_q_9/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/test_add/M_counter_q[11]/CLK
  Logical resource: statemachine/test_add/M_counter_q_10/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/test_add/M_counter_q[11]/CLK
  Logical resource: statemachine/test_add/M_counter_q_11/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/test_add/M_counter_q[15]/CLK
  Logical resource: statemachine/test_add/M_counter_q_12/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/test_add/M_counter_q[15]/CLK
  Logical resource: statemachine/test_add/M_counter_q_13/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/test_add/M_counter_q[15]/CLK
  Logical resource: statemachine/test_add/M_counter_q_14/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/test_add/M_counter_q[15]/CLK
  Logical resource: statemachine/test_add/M_counter_q_15/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/test_add/M_counter_q[19]/CLK
  Logical resource: statemachine/test_add/M_counter_q_16/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/test_add/M_counter_q[19]/CLK
  Logical resource: statemachine/test_add/M_counter_q_17/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/test_add/M_counter_q[19]/CLK
  Logical resource: statemachine/test_add/M_counter_q_18/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/test_add/M_counter_q[19]/CLK
  Logical resource: statemachine/test_add/M_counter_q_19/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/test_add/M_counter_q[23]/CLK
  Logical resource: statemachine/test_add/M_counter_q_20/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/test_add/M_counter_q[23]/CLK
  Logical resource: statemachine/test_add/M_counter_q_21/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/test_add/M_counter_q[23]/CLK
  Logical resource: statemachine/test_add/M_counter_q_22/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/test_add/M_counter_q[23]/CLK
  Logical resource: statemachine/test_add/M_counter_q_23/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q_26/CLK
  Logical resource: statemachine/test_add/M_counter_q_24/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q_26/CLK
  Logical resource: statemachine/test_add/M_counter_q_25/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: statemachine/M_counter_q_26/CLK
  Logical resource: statemachine/test_add/M_counter_q_26/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3_1/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3_1/SR
  Location pin: SLICE_X12Y27.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.647|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 414 paths, 0 nets, and 59 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 20 12:52:28 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



