<HTML>
<HEAD>
<TITLE>18116012/</TITLE>
</HEAD>
<BODY BGCOLOR=white>
<HR>
18116012/<p><PRE>
&gt;&gt;&gt;&gt; file: solution_1.v
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 21.04.2019 21:49:22
// Design Name: 
// Module Name: solution_1
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


<A NAME="1"></A><FONT color = #00FF00><A HREF="match28-1.html#1" TARGET="1"><IMG SRC="../../bitmaps/tm_1_18.gif" ALT="other" BORDER="0" ALIGN=left></A>

module fifo(clk,reset,wr,w_data[7:0],rd,r_data[7:0],empty,full);
      input wire clk;
      input reset;
      input rd;
      input wr;
      input [7:0] w_data;
      output reg[7:0] r_data;
      output reg empty;
      output reg full;
      integer im;
      integer jk;
      integer line[7:0];
       always @(posedge clk)
       begin
       if(reset==1)
       begin
       line[0]=0;
       line[1]=0;
       line[2]=0;
       line[3]=0;
</FONT><A NAME="2"></A><FONT color = #0000FF><A HREF="match28-1.html#2" TARGET="1"><IMG SRC="../../bitmaps/tm_2_9.gif" ALT="other" BORDER="0" ALIGN=left></A>

       line[4]=0;
       line[5]=0;
       line[6]=0;
       im=-1;
       jk=-1;
       empty=1;
       full=0;
       end
       else
       begin
       if((wr==1)&&(full==0))
</FONT><A NAME="0"></A><FONT color = #FF0000><A HREF="match28-1.html#0" TARGET="1"><IMG SRC="../../bitmaps/tm_0_31.gif" ALT="other" BORDER="0" ALIGN=left></A>

       begin
       empty=0;
       if((im==-1)&&(jk==-1))
       begin
       line[0]=w_data;
       im=0;
       jk=0;
       end
       else if(jk==7)
       begin
       line[jk]=w_data;
       end
       else
       begin
       jk=jk+1;
       line[jk]=w_data;
       end
       if((im==0)&&(jk==7))
       full =1;
       else if(im==(jk+1))
       full=1;
       end
       if((rd==1)&&(empty==0))
       begin
       r_data=line[im];
       line[im]=0;
       if(im==jk)
       begin
       im=-1;
       jk=-1;
       empty=1;
       end
       else
       begin
       im=(im+1)*8;
</FONT>       end
       end
       end
       end
       
endmodule
&gt;&gt;&gt;&gt; file: tb_1.v
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 21.04.2019 21:49:53
// Design Name: 
// Module Name: tb_1
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module tb_1();
reg clk,reset,rd,wr;
wire [7:0]r_data;
reg[7:0]w_data;
wire empty,full;
fifo f(.clk(clk),.rd(rd),.reset(reset),.wr(wr),.w_data(w_data),.r_data(r_data),.empty(empty),.full(full));
initial
begin
clk=1'b0;
<A NAME="3"></A><FONT color = #00FFFF><A HREF="match28-1.html#3" TARGET="1"><IMG SRC="../../bitmaps/tm_3_9.gif" ALT="other" BORDER="0" ALIGN=left></A>

rd=1'b0;
wr=1'b0;
reset=1'b0;
w_data=8'b00000000;

forever
begin
#10
wr=1;
#10
wr=1;
#10
wr=0;
rd=1;
#10
wr=1;
rd=1;
</FONT>#10
wr=0;
rd=0;
end
end
endmodule
</PRE>
</PRE>
</BODY>
</HTML>
