<stg><name>write_back</name>


<trans_list>

<trans id="384" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="1" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="4" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="12" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="14" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="23" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="24" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %pool_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %pool)

]]></Node>
<StgValue><ssdm name="pool_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ch_out_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ch_out)

]]></Node>
<StgValue><ssdm name="ch_out_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %size)

]]></Node>
<StgValue><ssdm name="size_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %p_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p)

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %m_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %m)

]]></Node>
<StgValue><ssdm name="m_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:5  %out_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %out_V_offset)

]]></Node>
<StgValue><ssdm name="out_V_offset_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i16* %out_V, [6 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [4 x i8]* @p_str11, [6 x i8]* @p_str12, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %icmp_ln61 = icmp eq i32 %pool_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln61, label %.preheader535.preheader, label %.preheader534.preheader

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader534.preheader:0  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_read, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader534.preheader:1  %sub_ln80 = sub i32 0, %p_read

]]></Node>
<StgValue><ssdm name="sub_ln80"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader534.preheader:2  %lshr_ln80_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln80, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln80_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="31">
<![CDATA[
.preheader534.preheader:3  %zext_ln80 = zext i31 %lshr_ln80_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader534.preheader:4  %sub_ln80_1 = sub i32 0, %zext_ln80

]]></Node>
<StgValue><ssdm name="sub_ln80_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader534.preheader:5  %lshr_ln80_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln80_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="31">
<![CDATA[
.preheader534.preheader:6  %zext_ln80_1 = zext i31 %lshr_ln80_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln80_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader534.preheader:7  %select_ln80 = select i1 %tmp_1, i32 %sub_ln80_1, i32 %zext_ln80_1

]]></Node>
<StgValue><ssdm name="select_ln80"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader534.preheader:8  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %size_read, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader534.preheader:9  %sub_ln80_2 = sub i32 0, %size_read

]]></Node>
<StgValue><ssdm name="sub_ln80_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader534.preheader:10  %lshr_ln80_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln80_2, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln80_4"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="31">
<![CDATA[
.preheader534.preheader:11  %zext_ln80_2 = zext i31 %lshr_ln80_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln80_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader534.preheader:12  %sub_ln80_3 = sub i32 0, %zext_ln80_2

]]></Node>
<StgValue><ssdm name="sub_ln80_3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader534.preheader:13  %lshr_ln80_5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %size_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln80_5"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="31">
<![CDATA[
.preheader534.preheader:14  %zext_ln80_3 = zext i31 %lshr_ln80_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln80_3"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader534.preheader:15  %select_ln80_1 = select i1 %tmp_3, i32 %sub_ln80_3, i32 %zext_ln80_3

]]></Node>
<StgValue><ssdm name="select_ln80_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="34" op_0_bw="31">
<![CDATA[
.preheader534.preheader:16  %zext_ln73_2 = zext i31 %out_V_offset_read to i34

]]></Node>
<StgValue><ssdm name="zext_ln73_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.preheader534.preheader:17  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="34" op_0_bw="31">
<![CDATA[
.preheader535.preheader:0  %zext_ln62_2 = zext i31 %out_V_offset_read to i34

]]></Node>
<StgValue><ssdm name="zext_ln62_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
.preheader535.preheader:1  br label %.preheader535

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten6 = phi i11 [ 0, %.preheader534.preheader ], [ %add_ln73, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:1  %mm1_0 = phi i5 [ 0, %.preheader534.preheader ], [ %select_ln73_2, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="mm1_0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:2  %pp2_0 = phi i7 [ 0, %.preheader534.preheader ], [ %pp, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="pp2_0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="5">
<![CDATA[
.preheader:3  %zext_ln73 = zext i5 %mm1_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:4  %add_ln80 = add nsw i32 %zext_ln73, %m_read

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:16  %icmp_ln73 = icmp eq i11 %indvar_flatten6, -848

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4_begin:1  %icmp_ln74 = icmp eq i7 %pp2_0, -53

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_4_begin:2  %select_ln73 = select i1 %icmp_ln74, i7 0, i7 %pp2_0

]]></Node>
<StgValue><ssdm name="select_ln73"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
hls_label_4_begin:25  %shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %select_ln73, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="8">
<![CDATA[
hls_label_4_begin:26  %zext_ln76 = zext i8 %shl_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:27  %buff_out_0_V_addr = getelementptr [150 x i16]* %buff_out_0_V, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="buff_out_0_V_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:28  %buff_out_0_V_load = load i16* %buff_out_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_0_V_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:29  %buff_out_1_V_addr = getelementptr [150 x i16]* %buff_out_1_V, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="buff_out_1_V_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:30  %buff_out_1_V_load = load i16* %buff_out_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_1_V_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:31  %buff_out_2_V_addr = getelementptr [150 x i16]* %buff_out_2_V, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="buff_out_2_V_addr"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:32  %buff_out_2_V_load = load i16* %buff_out_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_2_V_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:33  %buff_out_3_V_addr = getelementptr [150 x i16]* %buff_out_3_V, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="buff_out_3_V_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:34  %buff_out_3_V_load = load i16* %buff_out_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_3_V_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:35  %buff_out_4_V_addr = getelementptr [150 x i16]* %buff_out_4_V, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="buff_out_4_V_addr"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:36  %buff_out_4_V_load = load i16* %buff_out_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_4_V_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:37  %buff_out_5_V_addr = getelementptr [150 x i16]* %buff_out_5_V, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="buff_out_5_V_addr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:38  %buff_out_5_V_load = load i16* %buff_out_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_5_V_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:39  %buff_out_6_V_addr = getelementptr [150 x i16]* %buff_out_6_V, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="buff_out_6_V_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:40  %buff_out_6_V_load = load i16* %buff_out_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_6_V_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:41  %buff_out_7_V_addr = getelementptr [150 x i16]* %buff_out_7_V, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="buff_out_7_V_addr"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:42  %buff_out_7_V_load = load i16* %buff_out_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_7_V_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:43  %buff_out_8_V_addr = getelementptr [150 x i16]* %buff_out_8_V, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="buff_out_8_V_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:44  %buff_out_8_V_load = load i16* %buff_out_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_8_V_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:45  %buff_out_9_V_addr = getelementptr [150 x i16]* %buff_out_9_V, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="buff_out_9_V_addr"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:46  %buff_out_9_V_load = load i16* %buff_out_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_9_V_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:47  %buff_out_10_V_addr = getelementptr [150 x i16]* %buff_out_10_V, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="buff_out_10_V_addr"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:48  %buff_out_10_V_load = load i16* %buff_out_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_10_V_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:49  %buff_out_11_V_addr = getelementptr [150 x i16]* %buff_out_11_V, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="buff_out_11_V_addr"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:50  %buff_out_11_V_load = load i16* %buff_out_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_11_V_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:51  %buff_out_12_V_addr = getelementptr [150 x i16]* %buff_out_12_V, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="buff_out_12_V_addr"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:52  %buff_out_12_V_load = load i16* %buff_out_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_12_V_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:53  %buff_out_13_V_addr = getelementptr [150 x i16]* %buff_out_13_V, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="buff_out_13_V_addr"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:54  %buff_out_13_V_load = load i16* %buff_out_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_13_V_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:55  %buff_out_14_V_addr = getelementptr [150 x i16]* %buff_out_14_V, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="buff_out_14_V_addr"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:56  %buff_out_14_V_load = load i16* %buff_out_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_14_V_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:57  %buff_out_15_V_addr = getelementptr [150 x i16]* %buff_out_15_V, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="buff_out_15_V_addr"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:58  %buff_out_15_V_load = load i16* %buff_out_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_15_V_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_4_begin:60  %or_ln77 = or i8 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln77"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="8">
<![CDATA[
hls_label_4_begin:61  %zext_ln77 = zext i8 %or_ln77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:62  %buff_out_0_V_addr_1 = getelementptr [150 x i16]* %buff_out_0_V, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="buff_out_0_V_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:63  %buff_out_0_V_load_1 = load i16* %buff_out_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_0_V_load_1"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:64  %buff_out_1_V_addr_1 = getelementptr [150 x i16]* %buff_out_1_V, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="buff_out_1_V_addr_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:65  %buff_out_1_V_load_1 = load i16* %buff_out_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_1_V_load_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:66  %buff_out_2_V_addr_1 = getelementptr [150 x i16]* %buff_out_2_V, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="buff_out_2_V_addr_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:67  %buff_out_2_V_load_1 = load i16* %buff_out_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_2_V_load_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:68  %buff_out_3_V_addr_1 = getelementptr [150 x i16]* %buff_out_3_V, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="buff_out_3_V_addr_1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:69  %buff_out_3_V_load_1 = load i16* %buff_out_3_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_3_V_load_1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:70  %buff_out_4_V_addr_1 = getelementptr [150 x i16]* %buff_out_4_V, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="buff_out_4_V_addr_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:71  %buff_out_4_V_load_1 = load i16* %buff_out_4_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_4_V_load_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:72  %buff_out_5_V_addr_1 = getelementptr [150 x i16]* %buff_out_5_V, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="buff_out_5_V_addr_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:73  %buff_out_5_V_load_1 = load i16* %buff_out_5_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_5_V_load_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:74  %buff_out_6_V_addr_1 = getelementptr [150 x i16]* %buff_out_6_V, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="buff_out_6_V_addr_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:75  %buff_out_6_V_load_1 = load i16* %buff_out_6_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_6_V_load_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:76  %buff_out_7_V_addr_1 = getelementptr [150 x i16]* %buff_out_7_V, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="buff_out_7_V_addr_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:77  %buff_out_7_V_load_1 = load i16* %buff_out_7_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_7_V_load_1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:78  %buff_out_8_V_addr_1 = getelementptr [150 x i16]* %buff_out_8_V, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="buff_out_8_V_addr_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:79  %buff_out_8_V_load_1 = load i16* %buff_out_8_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_8_V_load_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:80  %buff_out_9_V_addr_1 = getelementptr [150 x i16]* %buff_out_9_V, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="buff_out_9_V_addr_1"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:81  %buff_out_9_V_load_1 = load i16* %buff_out_9_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_9_V_load_1"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:82  %buff_out_10_V_addr_1 = getelementptr [150 x i16]* %buff_out_10_V, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="buff_out_10_V_addr_1"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:83  %buff_out_10_V_load_1 = load i16* %buff_out_10_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_10_V_load_1"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:84  %buff_out_11_V_addr_1 = getelementptr [150 x i16]* %buff_out_11_V, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="buff_out_11_V_addr_1"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:85  %buff_out_11_V_load_1 = load i16* %buff_out_11_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_11_V_load_1"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:86  %buff_out_12_V_addr_1 = getelementptr [150 x i16]* %buff_out_12_V, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="buff_out_12_V_addr_1"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:87  %buff_out_12_V_load_1 = load i16* %buff_out_12_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_12_V_load_1"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:88  %buff_out_13_V_addr_1 = getelementptr [150 x i16]* %buff_out_13_V, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="buff_out_13_V_addr_1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:89  %buff_out_13_V_load_1 = load i16* %buff_out_13_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_13_V_load_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:90  %buff_out_14_V_addr_1 = getelementptr [150 x i16]* %buff_out_14_V, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="buff_out_14_V_addr_1"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:91  %buff_out_14_V_load_1 = load i16* %buff_out_14_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_14_V_load_1"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:92  %buff_out_15_V_addr_1 = getelementptr [150 x i16]* %buff_out_15_V, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="buff_out_15_V_addr_1"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:93  %buff_out_15_V_load_1 = load i16* %buff_out_15_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_15_V_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="130" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:5  %mul_ln81 = mul nsw i32 %add_ln80, %size_read

]]></Node>
<StgValue><ssdm name="mul_ln81"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:6  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln81, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:11  %lshr_ln81_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %mul_ln81, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln81_2"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:14  %icmp_ln80 = icmp slt i32 %add_ln80, %ch_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:17  %add_ln73 = add i11 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4_begin:3  %add_ln73_1 = add i5 1, %mm1_0

]]></Node>
<StgValue><ssdm name="add_ln73_1"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="5">
<![CDATA[
hls_label_4_begin:4  %zext_ln73_1 = zext i5 %add_ln73_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln73_1"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:5  %add_ln80_2 = add nsw i32 %m_read, %zext_ln73_1

]]></Node>
<StgValue><ssdm name="add_ln80_2"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_4_begin:17  %select_ln73_2 = select i1 %icmp_ln74, i5 %add_ln73_1, i5 %mm1_0

]]></Node>
<StgValue><ssdm name="select_ln73_2"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="5">
<![CDATA[
hls_label_4_begin:18  %trunc_ln73 = trunc i5 %select_ln73_2 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln73"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:19  %icmp_ln80_1 = icmp slt i32 %add_ln80_2, %ch_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln80_1"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4_begin:23  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:28  %buff_out_0_V_load = load i16* %buff_out_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_0_V_load"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:30  %buff_out_1_V_load = load i16* %buff_out_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_1_V_load"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:32  %buff_out_2_V_load = load i16* %buff_out_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_2_V_load"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:34  %buff_out_3_V_load = load i16* %buff_out_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_3_V_load"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:36  %buff_out_4_V_load = load i16* %buff_out_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_4_V_load"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:38  %buff_out_5_V_load = load i16* %buff_out_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_5_V_load"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:40  %buff_out_6_V_load = load i16* %buff_out_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_6_V_load"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:42  %buff_out_7_V_load = load i16* %buff_out_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_7_V_load"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:44  %buff_out_8_V_load = load i16* %buff_out_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_8_V_load"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:46  %buff_out_9_V_load = load i16* %buff_out_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_9_V_load"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:48  %buff_out_10_V_load = load i16* %buff_out_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_10_V_load"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:50  %buff_out_11_V_load = load i16* %buff_out_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_11_V_load"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:52  %buff_out_12_V_load = load i16* %buff_out_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_12_V_load"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:54  %buff_out_13_V_load = load i16* %buff_out_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_13_V_load"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:56  %buff_out_14_V_load = load i16* %buff_out_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_14_V_load"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:58  %buff_out_15_V_load = load i16* %buff_out_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="buff_out_15_V_load"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
hls_label_4_begin:59  %tmp1_V = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 %buff_out_0_V_load, i16 %buff_out_1_V_load, i16 %buff_out_2_V_load, i16 %buff_out_3_V_load, i16 %buff_out_4_V_load, i16 %buff_out_5_V_load, i16 %buff_out_6_V_load, i16 %buff_out_7_V_load, i16 %buff_out_8_V_load, i16 %buff_out_9_V_load, i16 %buff_out_10_V_load, i16 %buff_out_11_V_load, i16 %buff_out_12_V_load, i16 %buff_out_13_V_load, i16 %buff_out_14_V_load, i16 %buff_out_15_V_load, i4 %trunc_ln73)

]]></Node>
<StgValue><ssdm name="tmp1_V"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:63  %buff_out_0_V_load_1 = load i16* %buff_out_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_0_V_load_1"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:65  %buff_out_1_V_load_1 = load i16* %buff_out_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_1_V_load_1"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:67  %buff_out_2_V_load_1 = load i16* %buff_out_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_2_V_load_1"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:69  %buff_out_3_V_load_1 = load i16* %buff_out_3_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_3_V_load_1"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:71  %buff_out_4_V_load_1 = load i16* %buff_out_4_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_4_V_load_1"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:73  %buff_out_5_V_load_1 = load i16* %buff_out_5_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_5_V_load_1"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:75  %buff_out_6_V_load_1 = load i16* %buff_out_6_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_6_V_load_1"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:77  %buff_out_7_V_load_1 = load i16* %buff_out_7_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_7_V_load_1"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:79  %buff_out_8_V_load_1 = load i16* %buff_out_8_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_8_V_load_1"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:81  %buff_out_9_V_load_1 = load i16* %buff_out_9_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_9_V_load_1"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:83  %buff_out_10_V_load_1 = load i16* %buff_out_10_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_10_V_load_1"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:85  %buff_out_11_V_load_1 = load i16* %buff_out_11_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_11_V_load_1"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:87  %buff_out_12_V_load_1 = load i16* %buff_out_12_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_12_V_load_1"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:89  %buff_out_13_V_load_1 = load i16* %buff_out_13_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_13_V_load_1"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:91  %buff_out_14_V_load_1 = load i16* %buff_out_14_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_14_V_load_1"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:93  %buff_out_15_V_load_1 = load i16* %buff_out_15_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="buff_out_15_V_load_1"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
hls_label_4_begin:94  %tmp2_V = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 %buff_out_0_V_load_1, i16 %buff_out_1_V_load_1, i16 %buff_out_2_V_load_1, i16 %buff_out_3_V_load_1, i16 %buff_out_4_V_load_1, i16 %buff_out_5_V_load_1, i16 %buff_out_6_V_load_1, i16 %buff_out_7_V_load_1, i16 %buff_out_8_V_load_1, i16 %buff_out_9_V_load_1, i16 %buff_out_10_V_load_1, i16 %buff_out_11_V_load_1, i16 %buff_out_12_V_load_1, i16 %buff_out_13_V_load_1, i16 %buff_out_14_V_load_1, i16 %buff_out_15_V_load_1, i4 %trunc_ln73)

]]></Node>
<StgValue><ssdm name="tmp2_V"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4_begin:95  %icmp_ln1494 = icmp sgt i16 %tmp1_V, %tmp2_V

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_4_begin:96  %select_ln78 = select i1 %icmp_ln1494, i8 %shl_ln, i8 %or_ln77

]]></Node>
<StgValue><ssdm name="select_ln78"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4_end:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4_end:1  %pp = add i7 %select_ln73, 1

]]></Node>
<StgValue><ssdm name="pp"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4_end:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="181" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:7  %sub_ln81 = sub i32 0, %mul_ln81

]]></Node>
<StgValue><ssdm name="sub_ln81"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:8  %lshr_ln81_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln81, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln81_1"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="31">
<![CDATA[
.preheader:9  %zext_ln81 = zext i31 %lshr_ln81_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:10  %sub_ln81_1 = sub i32 0, %zext_ln81

]]></Node>
<StgValue><ssdm name="sub_ln81_1"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="31">
<![CDATA[
.preheader:12  %zext_ln81_1 = zext i31 %lshr_ln81_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln81_1"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:13  %select_ln81 = select i1 %tmp_4, i32 %sub_ln81_1, i32 %zext_ln81_1

]]></Node>
<StgValue><ssdm name="select_ln81"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:15  %xor_ln80 = xor i1 %icmp_ln80, true

]]></Node>
<StgValue><ssdm name="xor_ln80"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:18  br i1 %icmp_ln73, label %.loopexit.loopexit, label %hls_label_4_begin

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:6  %mul_ln81_1 = mul nsw i32 %size_read, %add_ln80_2

]]></Node>
<StgValue><ssdm name="mul_ln81_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_begin:7  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln81_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:8  %sub_ln81_2 = sub i32 0, %mul_ln81_1

]]></Node>
<StgValue><ssdm name="sub_ln81_2"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_begin:9  %lshr_ln81_1_mid1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln81_2, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln81_1_mid1"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="31">
<![CDATA[
hls_label_4_begin:10  %zext_ln81_2 = zext i31 %lshr_ln81_1_mid1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln81_2"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:11  %sub_ln81_3 = sub i32 0, %zext_ln81_2

]]></Node>
<StgValue><ssdm name="sub_ln81_3"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_begin:12  %lshr_ln81_2_mid1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %mul_ln81_1, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln81_2_mid1"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="31">
<![CDATA[
hls_label_4_begin:13  %zext_ln81_3 = zext i31 %lshr_ln81_2_mid1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln81_3"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_begin:14  %select_ln81_1 = select i1 %tmp_5, i32 %sub_ln81_3, i32 %zext_ln81_3

]]></Node>
<StgValue><ssdm name="select_ln81_1"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_4_begin:15  %select_ln73_1 = select i1 %icmp_ln74, i32 %select_ln81_1, i32 %select_ln81

]]></Node>
<StgValue><ssdm name="select_ln73_1"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="33" op_0_bw="32">
<![CDATA[
hls_label_4_begin:16  %sext_ln73 = sext i32 %select_ln73_1 to i33

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4_begin:20  %xor_ln80_1 = xor i1 %icmp_ln80_1, true

]]></Node>
<StgValue><ssdm name="xor_ln80_1"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4_begin:21  %select_ln73_3 = select i1 %icmp_ln74, i1 %xor_ln80_1, i1 %xor_ln80

]]></Node>
<StgValue><ssdm name="select_ln73_3"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="7">
<![CDATA[
hls_label_4_begin:22  %zext_ln74 = zext i7 %select_ln73 to i32

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="8">
<![CDATA[
hls_label_4_begin:97  %zext_ln78 = zext i8 %select_ln78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:98  %buff_out_0_V_addr_2 = getelementptr [150 x i16]* %buff_out_0_V, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="buff_out_0_V_addr_2"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:99  %buff_out_0_V_load_2 = load i16* %buff_out_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_0_V_load_2"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:100  %buff_out_1_V_addr_2 = getelementptr [150 x i16]* %buff_out_1_V, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="buff_out_1_V_addr_2"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:101  %buff_out_1_V_load_2 = load i16* %buff_out_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_1_V_load_2"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:102  %buff_out_2_V_addr_2 = getelementptr [150 x i16]* %buff_out_2_V, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="buff_out_2_V_addr_2"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:103  %buff_out_2_V_load_2 = load i16* %buff_out_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_2_V_load_2"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:104  %buff_out_3_V_addr_2 = getelementptr [150 x i16]* %buff_out_3_V, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="buff_out_3_V_addr_2"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:105  %buff_out_3_V_load_2 = load i16* %buff_out_3_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_3_V_load_2"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:106  %buff_out_4_V_addr_2 = getelementptr [150 x i16]* %buff_out_4_V, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="buff_out_4_V_addr_2"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:107  %buff_out_4_V_load_2 = load i16* %buff_out_4_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_4_V_load_2"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:108  %buff_out_5_V_addr_2 = getelementptr [150 x i16]* %buff_out_5_V, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="buff_out_5_V_addr_2"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:109  %buff_out_5_V_load_2 = load i16* %buff_out_5_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_5_V_load_2"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:110  %buff_out_6_V_addr_2 = getelementptr [150 x i16]* %buff_out_6_V, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="buff_out_6_V_addr_2"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:111  %buff_out_6_V_load_2 = load i16* %buff_out_6_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_6_V_load_2"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:112  %buff_out_7_V_addr_2 = getelementptr [150 x i16]* %buff_out_7_V, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="buff_out_7_V_addr_2"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:113  %buff_out_7_V_load_2 = load i16* %buff_out_7_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_7_V_load_2"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:114  %buff_out_8_V_addr_2 = getelementptr [150 x i16]* %buff_out_8_V, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="buff_out_8_V_addr_2"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:115  %buff_out_8_V_load_2 = load i16* %buff_out_8_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_8_V_load_2"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:116  %buff_out_9_V_addr_2 = getelementptr [150 x i16]* %buff_out_9_V, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="buff_out_9_V_addr_2"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:117  %buff_out_9_V_load_2 = load i16* %buff_out_9_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_9_V_load_2"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:118  %buff_out_10_V_addr_2 = getelementptr [150 x i16]* %buff_out_10_V, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="buff_out_10_V_addr_2"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:119  %buff_out_10_V_load_2 = load i16* %buff_out_10_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_10_V_load_2"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:120  %buff_out_11_V_addr_2 = getelementptr [150 x i16]* %buff_out_11_V, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="buff_out_11_V_addr_2"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:121  %buff_out_11_V_load_2 = load i16* %buff_out_11_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_11_V_load_2"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:122  %buff_out_12_V_addr_2 = getelementptr [150 x i16]* %buff_out_12_V, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="buff_out_12_V_addr_2"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:123  %buff_out_12_V_load_2 = load i16* %buff_out_12_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_12_V_load_2"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:124  %buff_out_13_V_addr_2 = getelementptr [150 x i16]* %buff_out_13_V, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="buff_out_13_V_addr_2"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:125  %buff_out_13_V_load_2 = load i16* %buff_out_13_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_13_V_load_2"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:126  %buff_out_14_V_addr_2 = getelementptr [150 x i16]* %buff_out_14_V, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="buff_out_14_V_addr_2"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:127  %buff_out_14_V_load_2 = load i16* %buff_out_14_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_14_V_load_2"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:128  %buff_out_15_V_addr_2 = getelementptr [150 x i16]* %buff_out_15_V, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="buff_out_15_V_addr_2"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:129  %buff_out_15_V_load_2 = load i16* %buff_out_15_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_15_V_load_2"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:135  %add_ln80_1 = add nsw i32 %select_ln80, %zext_ln74

]]></Node>
<StgValue><ssdm name="add_ln80_1"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_4_begin:136  %icmp_ln80_2 = icmp slt i32 %add_ln80_1, %select_ln80_1

]]></Node>
<StgValue><ssdm name="icmp_ln80_2"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4_begin:137  %xor_ln80_2 = xor i1 %icmp_ln80_2, true

]]></Node>
<StgValue><ssdm name="xor_ln80_2"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4_begin:138  %or_ln80 = or i1 %xor_ln80_2, %select_ln73_3

]]></Node>
<StgValue><ssdm name="or_ln80"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_4_begin:139  br i1 %or_ln80, label %hls_label_4_end, label %1

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="or_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="33" op_0_bw="32">
<![CDATA[
:0  %sext_ln81 = sext i32 %add_ln80_1 to i33

]]></Node>
<StgValue><ssdm name="sext_ln81"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="or_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:1  %add_ln81 = add i33 %sext_ln73, %sext_ln81

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="or_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="34" op_0_bw="33">
<![CDATA[
:2  %sext_ln203_2 = sext i33 %add_ln81 to i34

]]></Node>
<StgValue><ssdm name="sext_ln203_2"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="or_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
:3  %add_ln203_1 = add i34 %zext_ln73_2, %sext_ln203_2

]]></Node>
<StgValue><ssdm name="add_ln203_1"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="or_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="34">
<![CDATA[
:4  %sext_ln203_3 = sext i34 %add_ln203_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203_3"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
<literal name="or_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:5  %out_V_addr_1 = getelementptr i16* %out_V, i64 %sext_ln203_3

]]></Node>
<StgValue><ssdm name="out_V_addr_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="247" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:99  %buff_out_0_V_load_2 = load i16* %buff_out_0_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_0_V_load_2"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:101  %buff_out_1_V_load_2 = load i16* %buff_out_1_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_1_V_load_2"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:103  %buff_out_2_V_load_2 = load i16* %buff_out_2_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_2_V_load_2"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:105  %buff_out_3_V_load_2 = load i16* %buff_out_3_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_3_V_load_2"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:107  %buff_out_4_V_load_2 = load i16* %buff_out_4_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_4_V_load_2"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:109  %buff_out_5_V_load_2 = load i16* %buff_out_5_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_5_V_load_2"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:111  %buff_out_6_V_load_2 = load i16* %buff_out_6_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_6_V_load_2"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:113  %buff_out_7_V_load_2 = load i16* %buff_out_7_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_7_V_load_2"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:115  %buff_out_8_V_load_2 = load i16* %buff_out_8_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_8_V_load_2"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:117  %buff_out_9_V_load_2 = load i16* %buff_out_9_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_9_V_load_2"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:119  %buff_out_10_V_load_2 = load i16* %buff_out_10_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_10_V_load_2"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:121  %buff_out_11_V_load_2 = load i16* %buff_out_11_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_11_V_load_2"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:123  %buff_out_12_V_load_2 = load i16* %buff_out_12_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_12_V_load_2"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:125  %buff_out_13_V_load_2 = load i16* %buff_out_13_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_13_V_load_2"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:127  %buff_out_14_V_load_2 = load i16* %buff_out_14_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_14_V_load_2"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="8">
<![CDATA[
hls_label_4_begin:129  %buff_out_15_V_load_2 = load i16* %buff_out_15_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="buff_out_15_V_load_2"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
hls_label_4_begin:130  %max_val2_V_2 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 %buff_out_0_V_load_2, i16 %buff_out_1_V_load_2, i16 %buff_out_2_V_load_2, i16 %buff_out_3_V_load_2, i16 %buff_out_4_V_load_2, i16 %buff_out_5_V_load_2, i16 %buff_out_6_V_load_2, i16 %buff_out_7_V_load_2, i16 %buff_out_8_V_load_2, i16 %buff_out_9_V_load_2, i16 %buff_out_10_V_load_2, i16 %buff_out_11_V_load_2, i16 %buff_out_12_V_load_2, i16 %buff_out_13_V_load_2, i16 %buff_out_14_V_load_2, i16 %buff_out_15_V_load_2, i4 %trunc_ln73)

]]></Node>
<StgValue><ssdm name="max_val2_V_2"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="15" op_0_bw="16">
<![CDATA[
hls_label_4_begin:131  %trunc_ln79 = trunc i16 %max_val2_V_2 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4_begin:132  %icmp_ln1494_1 = icmp sgt i16 %max_val2_V_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_4_begin:133  %max_val2_V = select i1 %icmp_ln1494_1, i15 %trunc_ln79, i15 0

]]></Node>
<StgValue><ssdm name="max_val2_V"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6  %out_V_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %out_V_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="out_V_addr_1_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_4_begin:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1200, i64 1200, i64 1200)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_4_begin:24  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln75"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="15">
<![CDATA[
hls_label_4_begin:134  %zext_ln79 = zext i15 %max_val2_V to i16

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="1">
<![CDATA[
:7  call void @_ssdm_op_Write.m_axi.i16P(i16* %out_V_addr_1, i16 %zext_ln79, i2 -1)

]]></Node>
<StgValue><ssdm name="write_ln81"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="272" st_id="8" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
:8  %out_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %out_V_addr_1)

]]></Node>
<StgValue><ssdm name="out_V_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="273" st_id="9" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
:8  %out_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %out_V_addr_1)

]]></Node>
<StgValue><ssdm name="out_V_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="274" st_id="10" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
:8  %out_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %out_V_addr_1)

]]></Node>
<StgValue><ssdm name="out_V_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="275" st_id="11" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
:8  %out_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %out_V_addr_1)

]]></Node>
<StgValue><ssdm name="out_V_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="276" st_id="12" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
:8  %out_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %out_V_addr_1)

]]></Node>
<StgValue><ssdm name="out_V_addr_1_resp"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %hls_label_4_end

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln84"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="280" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader535:0  %indvar_flatten = phi i12 [ %add_ln62, %hls_label_3_end ], [ 0, %.preheader535.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader535:1  %mm_0 = phi i5 [ %select_ln62_3, %hls_label_3_end ], [ 0, %.preheader535.preheader ]

]]></Node>
<StgValue><ssdm name="mm_0"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader535:2  %pp_0 = phi i8 [ %pp_1, %hls_label_3_end ], [ 0, %.preheader535.preheader ]

]]></Node>
<StgValue><ssdm name="pp_0"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="5">
<![CDATA[
.preheader535:3  %zext_ln62 = zext i5 %mm_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader535:4  %add_ln66 = add nsw i32 %zext_ln62, %m_read

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader535:5  %icmp_ln66 = icmp slt i32 %add_ln66, %ch_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader535:6  %xor_ln66 = xor i1 %icmp_ln66, true

]]></Node>
<StgValue><ssdm name="xor_ln66"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader535:7  %icmp_ln62 = icmp eq i12 %indvar_flatten, -1696

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader535:8  %add_ln62 = add i12 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader535:9  br i1 %icmp_ln62, label %.loopexit.loopexit18, label %hls_label_3_begin

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3_begin:1  %icmp_ln63 = icmp eq i8 %pp_0, -106

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_3_begin:2  %select_ln62 = select i1 %icmp_ln63, i8 0, i8 %pp_0

]]></Node>
<StgValue><ssdm name="select_ln62"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_3_begin:3  %add_ln62_1 = add i5 1, %mm_0

]]></Node>
<StgValue><ssdm name="add_ln62_1"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="5">
<![CDATA[
hls_label_3_begin:4  %zext_ln62_1 = zext i5 %add_ln62_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln62_1"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3_begin:5  %add_ln66_2 = add nsw i32 %m_read, %zext_ln62_1

]]></Node>
<StgValue><ssdm name="add_ln66_2"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_begin:6  %select_ln62_1 = select i1 %icmp_ln63, i32 %add_ln66_2, i32 %add_ln66

]]></Node>
<StgValue><ssdm name="select_ln62_1"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3_begin:9  %icmp_ln66_1 = icmp slt i32 %add_ln66_2, %ch_out_read

]]></Node>
<StgValue><ssdm name="icmp_ln66_1"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_3_begin:12  %select_ln62_3 = select i1 %icmp_ln63, i5 %add_ln62_1, i5 %mm_0

]]></Node>
<StgValue><ssdm name="select_ln62_3"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="5">
<![CDATA[
hls_label_3_begin:13  %trunc_ln62 = trunc i5 %select_ln62_3 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln62"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3_begin:15  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3_end:1  %pp_1 = add i8 %select_ln62, 1

]]></Node>
<StgValue><ssdm name="pp_1"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3_end:2  br label %.preheader535

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="303" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3_begin:7  %mul_ln62 = mul i32 %size_read, %select_ln62_1

]]></Node>
<StgValue><ssdm name="mul_ln62"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="304" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_3_begin:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2400, i64 2400, i64 2400)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="305" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="33" op_0_bw="32">
<![CDATA[
hls_label_3_begin:8  %sext_ln62 = sext i32 %mul_ln62 to i33

]]></Node>
<StgValue><ssdm name="sext_ln62"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:10  %xor_ln66_1 = xor i1 %icmp_ln66_1, true

]]></Node>
<StgValue><ssdm name="xor_ln66_1"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_3_begin:11  %select_ln62_2 = select i1 %icmp_ln63, i1 %xor_ln66_1, i1 %xor_ln66

]]></Node>
<StgValue><ssdm name="select_ln62_2"/></StgValue>
</operation>

<operation id="308" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="8">
<![CDATA[
hls_label_3_begin:14  %zext_ln63 = zext i8 %select_ln62 to i32

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_3_begin:16  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln64"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3_begin:17  %add_ln66_1 = add nsw i32 %p_read, %zext_ln63

]]></Node>
<StgValue><ssdm name="add_ln66_1"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3_begin:18  %icmp_ln66_2 = icmp slt i32 %add_ln66_1, %size_read

]]></Node>
<StgValue><ssdm name="icmp_ln66_2"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:19  %xor_ln66_2 = xor i1 %icmp_ln66_2, true

]]></Node>
<StgValue><ssdm name="xor_ln66_2"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:20  %or_ln66 = or i1 %xor_ln66_2, %select_ln62_2

]]></Node>
<StgValue><ssdm name="or_ln66"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_3_begin:21  br i1 %or_ln66, label %hls_label_3_end, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:0  %zext_ln67 = zext i8 %select_ln62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:1  %buff_out_0_V_addr_3 = getelementptr [150 x i16]* %buff_out_0_V, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="buff_out_0_V_addr_3"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:2  %buff_out_0_V_load_3 = load i16* %buff_out_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_0_V_load_3"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:3  %buff_out_1_V_addr_3 = getelementptr [150 x i16]* %buff_out_1_V, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="buff_out_1_V_addr_3"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:4  %buff_out_1_V_load_3 = load i16* %buff_out_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_1_V_load_3"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:5  %buff_out_2_V_addr_3 = getelementptr [150 x i16]* %buff_out_2_V, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="buff_out_2_V_addr_3"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:6  %buff_out_2_V_load_3 = load i16* %buff_out_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_2_V_load_3"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:7  %buff_out_3_V_addr_3 = getelementptr [150 x i16]* %buff_out_3_V, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="buff_out_3_V_addr_3"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:8  %buff_out_3_V_load_3 = load i16* %buff_out_3_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_3_V_load_3"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:9  %buff_out_4_V_addr_3 = getelementptr [150 x i16]* %buff_out_4_V, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="buff_out_4_V_addr_3"/></StgValue>
</operation>

<operation id="325" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:10  %buff_out_4_V_load_3 = load i16* %buff_out_4_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_4_V_load_3"/></StgValue>
</operation>

<operation id="326" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:11  %buff_out_5_V_addr_3 = getelementptr [150 x i16]* %buff_out_5_V, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="buff_out_5_V_addr_3"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:12  %buff_out_5_V_load_3 = load i16* %buff_out_5_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_5_V_load_3"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:13  %buff_out_6_V_addr_3 = getelementptr [150 x i16]* %buff_out_6_V, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="buff_out_6_V_addr_3"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:14  %buff_out_6_V_load_3 = load i16* %buff_out_6_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_6_V_load_3"/></StgValue>
</operation>

<operation id="330" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:15  %buff_out_7_V_addr_3 = getelementptr [150 x i16]* %buff_out_7_V, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="buff_out_7_V_addr_3"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:16  %buff_out_7_V_load_3 = load i16* %buff_out_7_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_7_V_load_3"/></StgValue>
</operation>

<operation id="332" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:17  %buff_out_8_V_addr_3 = getelementptr [150 x i16]* %buff_out_8_V, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="buff_out_8_V_addr_3"/></StgValue>
</operation>

<operation id="333" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:18  %buff_out_8_V_load_3 = load i16* %buff_out_8_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_8_V_load_3"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:19  %buff_out_9_V_addr_3 = getelementptr [150 x i16]* %buff_out_9_V, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="buff_out_9_V_addr_3"/></StgValue>
</operation>

<operation id="335" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:20  %buff_out_9_V_load_3 = load i16* %buff_out_9_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_9_V_load_3"/></StgValue>
</operation>

<operation id="336" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:21  %buff_out_10_V_addr_3 = getelementptr [150 x i16]* %buff_out_10_V, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="buff_out_10_V_addr_3"/></StgValue>
</operation>

<operation id="337" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:22  %buff_out_10_V_load_3 = load i16* %buff_out_10_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_10_V_load_3"/></StgValue>
</operation>

<operation id="338" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:23  %buff_out_11_V_addr_3 = getelementptr [150 x i16]* %buff_out_11_V, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="buff_out_11_V_addr_3"/></StgValue>
</operation>

<operation id="339" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:24  %buff_out_11_V_load_3 = load i16* %buff_out_11_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_11_V_load_3"/></StgValue>
</operation>

<operation id="340" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:25  %buff_out_12_V_addr_3 = getelementptr [150 x i16]* %buff_out_12_V, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="buff_out_12_V_addr_3"/></StgValue>
</operation>

<operation id="341" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:26  %buff_out_12_V_load_3 = load i16* %buff_out_12_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_12_V_load_3"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:27  %buff_out_13_V_addr_3 = getelementptr [150 x i16]* %buff_out_13_V, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="buff_out_13_V_addr_3"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:28  %buff_out_13_V_load_3 = load i16* %buff_out_13_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_13_V_load_3"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:29  %buff_out_14_V_addr_3 = getelementptr [150 x i16]* %buff_out_14_V, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="buff_out_14_V_addr_3"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:30  %buff_out_14_V_load_3 = load i16* %buff_out_14_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_14_V_load_3"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:31  %buff_out_15_V_addr_3 = getelementptr [150 x i16]* %buff_out_15_V, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="buff_out_15_V_addr_3"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:32  %buff_out_15_V_load_3 = load i16* %buff_out_15_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_15_V_load_3"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="33" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:38  %sext_ln68 = sext i32 %add_ln66_1 to i33

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:39  %add_ln68 = add i33 %sext_ln62, %sext_ln68

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="34" op_0_bw="33">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:40  %sext_ln203 = sext i33 %add_ln68 to i34

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:41  %add_ln203 = add i34 %zext_ln62_2, %sext_ln203

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="352" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="34">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:42  %sext_ln203_1 = sext i34 %add_ln203 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203_1"/></StgValue>
</operation>

<operation id="353" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:43  %out_V_addr = getelementptr i16* %out_V, i64 %sext_ln203_1

]]></Node>
<StgValue><ssdm name="out_V_addr"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="354" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:2  %buff_out_0_V_load_3 = load i16* %buff_out_0_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_0_V_load_3"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:4  %buff_out_1_V_load_3 = load i16* %buff_out_1_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_1_V_load_3"/></StgValue>
</operation>

<operation id="356" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:6  %buff_out_2_V_load_3 = load i16* %buff_out_2_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_2_V_load_3"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:8  %buff_out_3_V_load_3 = load i16* %buff_out_3_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_3_V_load_3"/></StgValue>
</operation>

<operation id="358" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:10  %buff_out_4_V_load_3 = load i16* %buff_out_4_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_4_V_load_3"/></StgValue>
</operation>

<operation id="359" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:12  %buff_out_5_V_load_3 = load i16* %buff_out_5_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_5_V_load_3"/></StgValue>
</operation>

<operation id="360" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:14  %buff_out_6_V_load_3 = load i16* %buff_out_6_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_6_V_load_3"/></StgValue>
</operation>

<operation id="361" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:16  %buff_out_7_V_load_3 = load i16* %buff_out_7_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_7_V_load_3"/></StgValue>
</operation>

<operation id="362" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:18  %buff_out_8_V_load_3 = load i16* %buff_out_8_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_8_V_load_3"/></StgValue>
</operation>

<operation id="363" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:20  %buff_out_9_V_load_3 = load i16* %buff_out_9_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_9_V_load_3"/></StgValue>
</operation>

<operation id="364" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:22  %buff_out_10_V_load_3 = load i16* %buff_out_10_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_10_V_load_3"/></StgValue>
</operation>

<operation id="365" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:24  %buff_out_11_V_load_3 = load i16* %buff_out_11_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_11_V_load_3"/></StgValue>
</operation>

<operation id="366" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:26  %buff_out_12_V_load_3 = load i16* %buff_out_12_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_12_V_load_3"/></StgValue>
</operation>

<operation id="367" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:28  %buff_out_13_V_load_3 = load i16* %buff_out_13_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_13_V_load_3"/></StgValue>
</operation>

<operation id="368" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:30  %buff_out_14_V_load_3 = load i16* %buff_out_14_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_14_V_load_3"/></StgValue>
</operation>

<operation id="369" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:32  %buff_out_15_V_load_3 = load i16* %buff_out_15_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="buff_out_15_V_load_3"/></StgValue>
</operation>

<operation id="370" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="4">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:33  %tmp_V = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 %buff_out_0_V_load_3, i16 %buff_out_1_V_load_3, i16 %buff_out_2_V_load_3, i16 %buff_out_3_V_load_3, i16 %buff_out_4_V_load_3, i16 %buff_out_5_V_load_3, i16 %buff_out_6_V_load_3, i16 %buff_out_7_V_load_3, i16 %buff_out_8_V_load_3, i16 %buff_out_9_V_load_3, i16 %buff_out_10_V_load_3, i16 %buff_out_11_V_load_3, i16 %buff_out_12_V_load_3, i16 %buff_out_13_V_load_3, i16 %buff_out_14_V_load_3, i16 %buff_out_15_V_load_3, i4 %trunc_ln62)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="371" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="15" op_0_bw="16">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:34  %trunc_ln67 = trunc i16 %tmp_V to i15

]]></Node>
<StgValue><ssdm name="trunc_ln67"/></StgValue>
</operation>

<operation id="372" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:35  %icmp_ln1494_2 = icmp sgt i16 %tmp_V, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="373" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:36  %select_ln67 = select i1 %icmp_ln1494_2, i15 %trunc_ln67, i15 0

]]></Node>
<StgValue><ssdm name="select_ln67"/></StgValue>
</operation>

<operation id="374" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:44  %out_V_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %out_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="out_V_addr_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="375" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="15">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:37  %zext_ln67_1 = zext i15 %select_ln67 to i16

]]></Node>
<StgValue><ssdm name="zext_ln67_1"/></StgValue>
</operation>

<operation id="376" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="1">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:45  call void @_ssdm_op_Write.m_axi.i16P(i16* %out_V_addr, i16 %zext_ln67_1, i2 -1)

]]></Node>
<StgValue><ssdm name="write_ln68"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="377" st_id="19" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:46  %out_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %out_V_addr)

]]></Node>
<StgValue><ssdm name="out_V_addr_resp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="378" st_id="20" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:46  %out_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %out_V_addr)

]]></Node>
<StgValue><ssdm name="out_V_addr_resp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="379" st_id="21" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:46  %out_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %out_V_addr)

]]></Node>
<StgValue><ssdm name="out_V_addr_resp"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="380" st_id="22" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:46  %out_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %out_V_addr)

]]></Node>
<StgValue><ssdm name="out_V_addr_resp"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="381" st_id="23" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:46  %out_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %out_V_addr)

]]></Node>
<StgValue><ssdm name="out_V_addr_resp"/></StgValue>
</operation>

<operation id="382" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i:47  br label %hls_label_3_end

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="383" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit18:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
