

================================================================
== Vitis HLS Report for 'QuantumMonteCarloU50'
================================================================
* Date:           Sat Sep 25 00:07:37 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        SQA-Vitis
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu35p-fsvh2892-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.846 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2462974|  2462974|  8.209 ms|  8.209 ms|  2462975|  2462975|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+-----------+-----+-----+---------+
        |                                                                           |                                                               |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                                  Instance                                 |                             Module                            |   min   |   max   |    min   |    max    | min | max |   Type  |
        +---------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+-----------+-----+-----+---------+
        |grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_READ_TROTTERS_1_fu_959     |QuantumMonteCarloU50_Pipeline_READ_TROTTERS_READ_TROTTERS_1    |      515|      515|  1.716 us|   1.716 us|  515|  515|       no|
        |grp_QuantumMonteCarloU50_Pipeline_READ_JCOUP_fu_982                        |QuantumMonteCarloU50_Pipeline_READ_JCOUP                       |      265|      265|  0.883 us|   0.883 us|  265|  265|       no|
        |grp_Run_fu_995                                                             |Run                                                            |      173|      173|  0.577 us|   0.577 us|  173|  173|       no|
        |grp_Run_fu_1003                                                            |Run                                                            |      173|      173|  0.577 us|   0.577 us|  173|  173|       no|
        |grp_Run_fu_1011                                                            |Run                                                            |      173|      173|  0.577 us|   0.577 us|  173|  173|       no|
        |grp_Run_fu_1019                                                            |Run                                                            |      173|      173|  0.577 us|   0.577 us|  173|  173|       no|
        |grp_Run_fu_1027                                                            |Run                                                            |      173|      173|  0.577 us|   0.577 us|  173|  173|       no|
        |grp_Run_fu_1035                                                            |Run                                                            |      173|      173|  0.577 us|   0.577 us|  173|  173|       no|
        |grp_Run_fu_1043                                                            |Run                                                            |      173|      173|  0.577 us|   0.577 us|  173|  173|       no|
        |grp_RunFinal_fu_1051                                                       |RunFinal                                                       |        1|       22|  3.333 ns|  73.326 ns|    1|   22|       no|
        |grp_RunFinal_fu_1070                                                       |RunFinal                                                       |        1|       22|  3.333 ns|  73.326 ns|    1|   22|       no|
        |grp_RunFinal_fu_1089                                                       |RunFinal                                                       |        1|       22|  3.333 ns|  73.326 ns|    1|   22|       no|
        |grp_RunFinal_fu_1108                                                       |RunFinal                                                       |        1|       22|  3.333 ns|  73.326 ns|    1|   22|       no|
        |grp_RunFinal_fu_1127                                                       |RunFinal                                                       |        1|       22|  3.333 ns|  73.326 ns|    1|   22|       no|
        |grp_RunFinal_fu_1146                                                       |RunFinal                                                       |        1|       22|  3.333 ns|  73.326 ns|    1|   22|       no|
        |grp_RunFinal_fu_1165                                                       |RunFinal                                                       |        1|       22|  3.333 ns|  73.326 ns|    1|   22|       no|
        |grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_1185                      |QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP                      |       79|       79|  0.263 us|   0.263 us|   79|   79|       no|
        |grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_WRITE_TROTTERS_1_fu_1205  |QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_WRITE_TROTTERS_1  |      515|      515|  1.716 us|   1.716 us|  515|  515|       no|
        +---------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_STAGE  |  2461800|  2461800|       600|          -|          -|  4103|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    2427|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |       92|   934|   263407|  170553|    0|
|Memory               |        0|     -|     5120|    5152|    0|
|Multiplexer          |        -|     -|        -|    3924|    -|
|Register             |        -|     -|     3119|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       92|   934|   271646|  182056|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        6|    31|       31|      41|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        3|    15|       15|      20|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+---------------------------------------------------------------+---------+-----+-------+-------+-----+
    |                                  Instance                                 |                             Module                            | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +---------------------------------------------------------------------------+---------------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_QuantumMonteCarloU50_Pipeline_READ_JCOUP_fu_982                        |QuantumMonteCarloU50_Pipeline_READ_JCOUP                       |        0|    0|  26951|   2528|    0|
    |grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_READ_TROTTERS_1_fu_959     |QuantumMonteCarloU50_Pipeline_READ_TROTTERS_READ_TROTTERS_1    |        0|    0|   1010|    584|    0|
    |grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_1185                      |QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP                      |        0|    0|  15275|  14808|    0|
    |grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_WRITE_TROTTERS_1_fu_1205  |QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_WRITE_TROTTERS_1  |        0|    0|    994|   1021|    0|
    |grp_Run_fu_995                                                             |Run                                                            |        0|  128|  29734|  20045|    0|
    |grp_Run_fu_1003                                                            |Run                                                            |        0|  128|  29734|  20045|    0|
    |grp_Run_fu_1011                                                            |Run                                                            |        0|  128|  29734|  20045|    0|
    |grp_Run_fu_1019                                                            |Run                                                            |        0|  128|  29734|  20045|    0|
    |grp_Run_fu_1027                                                            |Run                                                            |        0|  128|  29734|  20045|    0|
    |grp_Run_fu_1035                                                            |Run                                                            |        0|  128|  29734|  20045|    0|
    |grp_Run_fu_1043                                                            |Run                                                            |        0|  128|  29734|  20045|    0|
    |grp_RunFinal_fu_1051                                                       |RunFinal                                                       |        0|    5|    796|    733|    0|
    |grp_RunFinal_fu_1070                                                       |RunFinal                                                       |        0|    5|    796|    733|    0|
    |grp_RunFinal_fu_1089                                                       |RunFinal                                                       |        0|    5|    796|    733|    0|
    |grp_RunFinal_fu_1108                                                       |RunFinal                                                       |        0|    5|    796|    733|    0|
    |grp_RunFinal_fu_1127                                                       |RunFinal                                                       |        0|    5|    796|    733|    0|
    |grp_RunFinal_fu_1146                                                       |RunFinal                                                       |        0|    5|    796|    733|    0|
    |grp_RunFinal_fu_1165                                                       |RunFinal                                                       |        0|    5|    796|    733|    0|
    |control_s_axi_U                                                            |control_s_axi                                                  |        0|    0|    392|    680|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U162                                         |fmul_32ns_32ns_32_4_max_dsp_1                                  |        0|    3|    143|     78|    0|
    |gmem0_m_axi_U                                                              |gmem0_m_axi                                                    |       30|    0|   1415|   1585|    0|
    |gmem1_m_axi_U                                                              |gmem1_m_axi                                                    |       58|    0|   2493|   2663|    0|
    |gmem2_m_axi_U                                                              |gmem2_m_axi                                                    |        2|    0|    512|    580|    0|
    |gmem3_m_axi_U                                                              |gmem3_m_axi                                                    |        2|    0|    512|    580|    0|
    +---------------------------------------------------------------------------+---------------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                                      |                                                               |       92|  934| 263407| 170553|    0|
    +---------------------------------------------------------------------------+---------------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+-----+-----+-----+------+------+------+-------------+
    |         Memory         |        Module        | BRAM_18K|  FF | LUT | URAM| Words| Bits | Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+-----+-----+-----+------+------+------+-------------+
    |jcoup_local_0_0_U       |jcoup_local_0_0       |        0|  256|  257|    0|    32|  2048|     1|        65536|
    |jcoup_local_0_1_U       |jcoup_local_0_0       |        0|  256|  257|    0|    32|  2048|     1|        65536|
    |jcoup_local_1_0_U       |jcoup_local_0_0       |        0|  256|  257|    0|    32|  2048|     1|        65536|
    |jcoup_local_1_1_U       |jcoup_local_0_0       |        0|  256|  257|    0|    32|  2048|     1|        65536|
    |jcoup_local_2_0_U       |jcoup_local_0_0       |        0|  256|  257|    0|    32|  2048|     1|        65536|
    |jcoup_local_2_1_U       |jcoup_local_0_0       |        0|  256|  257|    0|    32|  2048|     1|        65536|
    |jcoup_local_3_0_U       |jcoup_local_0_0       |        0|  256|  257|    0|    32|  2048|     1|        65536|
    |jcoup_local_3_1_U       |jcoup_local_0_0       |        0|  256|  257|    0|    32|  2048|     1|        65536|
    |jcoup_local_4_0_U       |jcoup_local_0_0       |        0|  256|  257|    0|    32|  2048|     1|        65536|
    |jcoup_local_4_1_U       |jcoup_local_0_0       |        0|  256|  257|    0|    32|  2048|     1|        65536|
    |jcoup_local_5_0_U       |jcoup_local_0_0       |        0|  256|  257|    0|    32|  2048|     1|        65536|
    |jcoup_local_5_1_U       |jcoup_local_0_0       |        0|  256|  257|    0|    32|  2048|     1|        65536|
    |jcoup_local_6_0_U       |jcoup_local_0_0       |        0|  256|  257|    0|    32|  2048|     1|        65536|
    |jcoup_local_6_1_U       |jcoup_local_0_0       |        0|  256|  257|    0|    32|  2048|     1|        65536|
    |jcoup_local_7_0_U       |jcoup_local_0_0       |        0|  256|  257|    0|    32|  2048|     1|        65536|
    |jcoup_local_7_1_U       |jcoup_local_0_0       |        0|  256|  257|    0|    32|  2048|     1|        65536|
    |trotters_local_V_0_0_U  |trotters_local_V_0_0  |        0|   64|   65|    0|    32|    64|     1|         2048|
    |trotters_local_V_0_1_U  |trotters_local_V_0_0  |        0|   64|   65|    0|    32|    64|     1|         2048|
    |trotters_local_V_1_0_U  |trotters_local_V_0_0  |        0|   64|   65|    0|    32|    64|     1|         2048|
    |trotters_local_V_1_1_U  |trotters_local_V_0_0  |        0|   64|   65|    0|    32|    64|     1|         2048|
    |trotters_local_V_2_0_U  |trotters_local_V_0_0  |        0|   64|   65|    0|    32|    64|     1|         2048|
    |trotters_local_V_2_1_U  |trotters_local_V_0_0  |        0|   64|   65|    0|    32|    64|     1|         2048|
    |trotters_local_V_3_0_U  |trotters_local_V_0_0  |        0|   64|   65|    0|    32|    64|     1|         2048|
    |trotters_local_V_3_1_U  |trotters_local_V_0_0  |        0|   64|   65|    0|    32|    64|     1|         2048|
    |trotters_local_V_4_0_U  |trotters_local_V_0_0  |        0|   64|   65|    0|    32|    64|     1|         2048|
    |trotters_local_V_4_1_U  |trotters_local_V_0_0  |        0|   64|   65|    0|    32|    64|     1|         2048|
    |trotters_local_V_5_0_U  |trotters_local_V_0_0  |        0|   64|   65|    0|    32|    64|     1|         2048|
    |trotters_local_V_5_1_U  |trotters_local_V_0_0  |        0|   64|   65|    0|    32|    64|     1|         2048|
    |trotters_local_V_6_0_U  |trotters_local_V_0_0  |        0|   64|   65|    0|    32|    64|     1|         2048|
    |trotters_local_V_6_1_U  |trotters_local_V_0_0  |        0|   64|   65|    0|    32|    64|     1|         2048|
    |trotters_local_V_7_0_U  |trotters_local_V_0_0  |        0|   64|   65|    0|    32|    64|     1|         2048|
    |trotters_local_V_7_1_U  |trotters_local_V_0_0  |        0|   64|   65|    0|    32|    64|     1|         2048|
    +------------------------+----------------------+---------+-----+-----+-----+------+------+------+-------------+
    |Total                   |                      |        0| 5120| 5152|    0|  1024| 33792|    32|      1081344|
    +------------------------+----------------------+---------+-----+-----+-----+------+------+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln281_11_fu_2291_p2            |         +|   0|  0|  13|           6|           4|
    |add_ln281_12_fu_2297_p2            |         +|   0|  0|  13|           6|           4|
    |add_ln281_2_fu_2261_p2             |         +|   0|  0|  13|           6|           2|
    |add_ln281_5_fu_2273_p2             |         +|   0|  0|  13|           6|           3|
    |add_ln281_7_fu_2279_p2             |         +|   0|  0|  13|           6|           4|
    |add_ln281_9_fu_2285_p2             |         +|   0|  0|  13|           6|           4|
    |add_ln281_fu_2267_p2               |         +|   0|  0|  13|           6|           3|
    |add_ln288_1_fu_1431_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln288_2_fu_1540_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln288_3_fu_1649_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln288_4_fu_1762_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln288_5_fu_1871_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln288_6_fu_1980_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln288_7_fu_2075_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln288_fu_1349_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln289_1_fu_1470_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln289_2_fu_1579_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln289_3_fu_1692_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln289_4_fu_1801_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln289_5_fu_1910_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln289_6_fu_2023_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln289_7_fu_2118_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln289_fu_1374_p2               |         +|   0|  0|  71|          64|          64|
    |ofst_10_fu_2048_p2                 |         +|   0|  0|  19|          12|           4|
    |ofst_4_fu_1404_p2                  |         +|   0|  0|  19|          12|           2|
    |ofst_5_fu_1513_p2                  |         +|   0|  0|  19|          12|           3|
    |ofst_6_fu_1622_p2                  |         +|   0|  0|  19|          12|           3|
    |ofst_7_fu_1735_p2                  |         +|   0|  0|  19|          12|           4|
    |ofst_8_fu_1844_p2                  |         +|   0|  0|  19|          12|           4|
    |ofst_9_fu_1953_p2                  |         +|   0|  0|  19|          12|           4|
    |stage_2_fu_1327_p2                 |         +|   0|  0|  20|          13|           1|
    |icmp_ln270_fu_1321_p2              |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln319_fu_1298_p2              |      icmp|   0|  0|  10|           7|           1|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state145                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state152_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state154_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state156_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state75_io                |        or|   0|  0|   2|           1|           1|
    |p_Val2_132_fu_2310_p3              |    select|   0|  0|  63|           1|          64|
    |p_Val2_133_fu_2317_p3              |    select|   0|  0|  63|           1|          64|
    |p_Val2_134_fu_2324_p3              |    select|   0|  0|  63|           1|          64|
    |p_Val2_135_fu_2331_p3              |    select|   0|  0|  63|           1|          64|
    |p_Val2_136_fu_2338_p3              |    select|   0|  0|  63|           1|          64|
    |p_Val2_137_fu_2345_p3              |    select|   0|  0|  63|           1|          64|
    |p_Val2_138_fu_2359_p3              |    select|   0|  0|  63|           1|          64|
    |p_Val2_139_fu_2367_p3              |    select|   0|  0|  63|           1|          64|
    |p_Val2_140_fu_2375_p3              |    select|   0|  0|  63|           1|          64|
    |p_Val2_141_fu_2382_p3              |    select|   0|  0|  63|           1|          64|
    |p_Val2_142_fu_2389_p3              |    select|   0|  0|  63|           1|          64|
    |p_Val2_143_fu_2396_p3              |    select|   0|  0|  63|           1|          64|
    |p_Val2_144_fu_2403_p3              |    select|   0|  0|  63|           1|          64|
    |p_Val2_145_fu_2410_p3              |    select|   0|  0|  63|           1|          64|
    |p_Val2_146_fu_2417_p3              |    select|   0|  0|  63|           1|          64|
    |p_Val2_s_fu_2303_p3                |    select|   0|  0|  63|           1|          64|
    |select_ln319_fu_1303_p3            |    select|   0|  0|   3|           1|           2|
    |p_Repl2_s_fu_1278_p2               |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|2427|        1207|        2121|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+------+-----------+------+-----------+
    |                    Name                   |  LUT | Input Size| Bits | Total Bits|
    +-------------------------------------------+------+-----------+------+-----------+
    |ap_NS_fsm                                  |  1211|        228|     1|        228|
    |ap_done                                    |     9|          2|     1|          2|
    |gmem0_ARADDR                               |    14|          3|    64|        192|
    |gmem0_ARBURST                              |     9|          2|     2|          4|
    |gmem0_ARCACHE                              |     9|          2|     4|          8|
    |gmem0_ARID                                 |     9|          2|     1|          2|
    |gmem0_ARLEN                                |    14|          3|    32|         96|
    |gmem0_ARLOCK                               |     9|          2|     2|          4|
    |gmem0_ARPROT                               |     9|          2|     3|          6|
    |gmem0_ARQOS                                |     9|          2|     4|          8|
    |gmem0_ARREGION                             |     9|          2|     4|          8|
    |gmem0_ARSIZE                               |     9|          2|     3|          6|
    |gmem0_ARUSER                               |     9|          2|     1|          2|
    |gmem0_ARVALID                              |    14|          3|     1|          3|
    |gmem0_AWADDR                               |    14|          3|    64|        192|
    |gmem0_AWBURST                              |     9|          2|     2|          4|
    |gmem0_AWCACHE                              |     9|          2|     4|          8|
    |gmem0_AWID                                 |     9|          2|     1|          2|
    |gmem0_AWLEN                                |    14|          3|    32|         96|
    |gmem0_AWLOCK                               |     9|          2|     2|          4|
    |gmem0_AWPROT                               |     9|          2|     3|          6|
    |gmem0_AWQOS                                |     9|          2|     4|          8|
    |gmem0_AWREGION                             |     9|          2|     4|          8|
    |gmem0_AWSIZE                               |     9|          2|     3|          6|
    |gmem0_AWUSER                               |     9|          2|     1|          2|
    |gmem0_AWVALID                              |    14|          3|     1|          3|
    |gmem0_BREADY                               |    14|          3|     1|          3|
    |gmem0_RREADY                               |     9|          2|     1|          2|
    |gmem0_WVALID                               |     9|          2|     1|          2|
    |gmem0_blk_n_AR                             |     9|          2|     1|          2|
    |gmem0_blk_n_AW                             |     9|          2|     1|          2|
    |gmem0_blk_n_B                              |     9|          2|     1|          2|
    |gmem1_ARVALID                              |     9|          2|     1|          2|
    |gmem1_RREADY                               |     9|          2|     1|          2|
    |gmem2_ARADDR                               |    49|          9|    64|        576|
    |gmem2_blk_n_AR                             |     9|          2|     1|          2|
    |gmem2_blk_n_R                              |     9|          2|     1|          2|
    |gmem3_ARADDR                               |    49|          9|    64|        576|
    |gmem3_blk_n_AR                             |     9|          2|     1|          2|
    |gmem3_blk_n_R                              |     9|          2|     1|          2|
    |grp_RunFinal_fu_1051_info_t_offset         |    14|          3|     3|          9|
    |grp_RunFinal_fu_1051_state_down_spin       |    14|          3|     1|          3|
    |grp_RunFinal_fu_1051_state_h_local         |    14|          3|    32|         96|
    |grp_RunFinal_fu_1051_state_i_pack          |    14|          3|     6|         18|
    |grp_RunFinal_fu_1051_state_i_spin          |    14|          3|     6|         18|
    |grp_RunFinal_fu_1051_state_log_rand_local  |    14|          3|    32|         96|
    |grp_RunFinal_fu_1051_state_up_spin         |    14|          3|     1|          3|
    |grp_RunFinal_fu_1051_trotters_local1_q0    |    14|          3|    64|        192|
    |grp_RunFinal_fu_1051_trotters_local_q0     |    14|          3|    64|        192|
    |grp_Run_fu_995_jcoup_local2_q0             |    14|          3|  2048|       6144|
    |grp_Run_fu_995_jcoup_local_q0              |    14|          3|  2048|       6144|
    |grp_Run_fu_995_trotters_local1_q0          |    14|          3|    64|        192|
    |grp_Run_fu_995_trotters_local_q0           |    14|          3|    64|        192|
    |jcoup_local_0_0_address0                   |    20|          4|     5|         20|
    |jcoup_local_0_0_ce0                        |    20|          4|     1|          4|
    |jcoup_local_0_0_we0                        |     9|          2|     1|          2|
    |jcoup_local_0_1_address0                   |    20|          4|     5|         20|
    |jcoup_local_0_1_ce0                        |    20|          4|     1|          4|
    |jcoup_local_0_1_we0                        |     9|          2|     1|          2|
    |jcoup_local_1_0_address0                   |    14|          3|     5|         15|
    |jcoup_local_1_0_ce0                        |    14|          3|     1|          3|
    |jcoup_local_1_0_we0                        |     9|          2|     1|          2|
    |jcoup_local_1_1_address0                   |    14|          3|     5|         15|
    |jcoup_local_1_1_ce0                        |    14|          3|     1|          3|
    |jcoup_local_1_1_we0                        |     9|          2|     1|          2|
    |jcoup_local_2_0_address0                   |    14|          3|     5|         15|
    |jcoup_local_2_0_ce0                        |    14|          3|     1|          3|
    |jcoup_local_2_0_we0                        |     9|          2|     1|          2|
    |jcoup_local_2_1_address0                   |    14|          3|     5|         15|
    |jcoup_local_2_1_ce0                        |    14|          3|     1|          3|
    |jcoup_local_2_1_we0                        |     9|          2|     1|          2|
    |jcoup_local_3_0_address0                   |    14|          3|     5|         15|
    |jcoup_local_3_0_ce0                        |    14|          3|     1|          3|
    |jcoup_local_3_0_we0                        |     9|          2|     1|          2|
    |jcoup_local_3_1_address0                   |    14|          3|     5|         15|
    |jcoup_local_3_1_ce0                        |    14|          3|     1|          3|
    |jcoup_local_3_1_we0                        |     9|          2|     1|          2|
    |jcoup_local_4_0_address0                   |    14|          3|     5|         15|
    |jcoup_local_4_0_ce0                        |    14|          3|     1|          3|
    |jcoup_local_4_0_we0                        |     9|          2|     1|          2|
    |jcoup_local_4_1_address0                   |    14|          3|     5|         15|
    |jcoup_local_4_1_ce0                        |    14|          3|     1|          3|
    |jcoup_local_4_1_we0                        |     9|          2|     1|          2|
    |jcoup_local_5_0_address0                   |    14|          3|     5|         15|
    |jcoup_local_5_0_ce0                        |    14|          3|     1|          3|
    |jcoup_local_5_0_we0                        |     9|          2|     1|          2|
    |jcoup_local_5_1_address0                   |    14|          3|     5|         15|
    |jcoup_local_5_1_ce0                        |    14|          3|     1|          3|
    |jcoup_local_5_1_we0                        |     9|          2|     1|          2|
    |jcoup_local_6_0_address0                   |    14|          3|     5|         15|
    |jcoup_local_6_0_ce0                        |    14|          3|     1|          3|
    |jcoup_local_6_0_we0                        |     9|          2|     1|          2|
    |jcoup_local_6_1_address0                   |    14|          3|     5|         15|
    |jcoup_local_6_1_ce0                        |    14|          3|     1|          3|
    |jcoup_local_6_1_we0                        |     9|          2|     1|          2|
    |jcoup_local_7_0_address0                   |    14|          3|     5|         15|
    |jcoup_local_7_0_ce0                        |    14|          3|     1|          3|
    |jcoup_local_7_0_we0                        |     9|          2|     1|          2|
    |jcoup_local_7_1_address0                   |    14|          3|     5|         15|
    |jcoup_local_7_1_ce0                        |    14|          3|     1|          3|
    |jcoup_local_7_1_we0                        |     9|          2|     1|          2|
    |stage_fu_222                               |     9|          2|    13|         26|
    |trotters_local_V_0_0_address0              |    31|          6|     5|         30|
    |trotters_local_V_0_0_ce0                   |    31|          6|     1|          6|
    |trotters_local_V_0_0_d0                    |    14|          3|    64|        192|
    |trotters_local_V_0_0_we0                   |    14|          3|     1|          3|
    |trotters_local_V_0_1_address0              |    31|          6|     5|         30|
    |trotters_local_V_0_1_ce0                   |    31|          6|     1|          6|
    |trotters_local_V_0_1_d0                    |    14|          3|    64|        192|
    |trotters_local_V_0_1_we0                   |    14|          3|     1|          3|
    |trotters_local_V_1_0_address0              |    31|          6|     5|         30|
    |trotters_local_V_1_0_ce0                   |    31|          6|     1|          6|
    |trotters_local_V_1_0_d0                    |    14|          3|    64|        192|
    |trotters_local_V_1_0_we0                   |    14|          3|     1|          3|
    |trotters_local_V_1_1_address0              |    31|          6|     5|         30|
    |trotters_local_V_1_1_ce0                   |    31|          6|     1|          6|
    |trotters_local_V_1_1_d0                    |    14|          3|    64|        192|
    |trotters_local_V_1_1_we0                   |    14|          3|     1|          3|
    |trotters_local_V_2_0_address0              |    31|          6|     5|         30|
    |trotters_local_V_2_0_ce0                   |    31|          6|     1|          6|
    |trotters_local_V_2_0_d0                    |    14|          3|    64|        192|
    |trotters_local_V_2_0_we0                   |    14|          3|     1|          3|
    |trotters_local_V_2_1_address0              |    31|          6|     5|         30|
    |trotters_local_V_2_1_ce0                   |    31|          6|     1|          6|
    |trotters_local_V_2_1_d0                    |    14|          3|    64|        192|
    |trotters_local_V_2_1_we0                   |    14|          3|     1|          3|
    |trotters_local_V_3_0_address0              |    31|          6|     5|         30|
    |trotters_local_V_3_0_ce0                   |    31|          6|     1|          6|
    |trotters_local_V_3_0_d0                    |    14|          3|    64|        192|
    |trotters_local_V_3_0_we0                   |    14|          3|     1|          3|
    |trotters_local_V_3_1_address0              |    31|          6|     5|         30|
    |trotters_local_V_3_1_ce0                   |    31|          6|     1|          6|
    |trotters_local_V_3_1_d0                    |    14|          3|    64|        192|
    |trotters_local_V_3_1_we0                   |    14|          3|     1|          3|
    |trotters_local_V_4_0_address0              |    31|          6|     5|         30|
    |trotters_local_V_4_0_ce0                   |    31|          6|     1|          6|
    |trotters_local_V_4_0_d0                    |    14|          3|    64|        192|
    |trotters_local_V_4_0_we0                   |    14|          3|     1|          3|
    |trotters_local_V_4_1_address0              |    31|          6|     5|         30|
    |trotters_local_V_4_1_ce0                   |    31|          6|     1|          6|
    |trotters_local_V_4_1_d0                    |    14|          3|    64|        192|
    |trotters_local_V_4_1_we0                   |    14|          3|     1|          3|
    |trotters_local_V_5_0_address0              |    31|          6|     5|         30|
    |trotters_local_V_5_0_ce0                   |    31|          6|     1|          6|
    |trotters_local_V_5_0_d0                    |    14|          3|    64|        192|
    |trotters_local_V_5_0_we0                   |    14|          3|     1|          3|
    |trotters_local_V_5_1_address0              |    31|          6|     5|         30|
    |trotters_local_V_5_1_ce0                   |    31|          6|     1|          6|
    |trotters_local_V_5_1_d0                    |    14|          3|    64|        192|
    |trotters_local_V_5_1_we0                   |    14|          3|     1|          3|
    |trotters_local_V_6_0_address0              |    31|          6|     5|         30|
    |trotters_local_V_6_0_ce0                   |    31|          6|     1|          6|
    |trotters_local_V_6_0_d0                    |    14|          3|    64|        192|
    |trotters_local_V_6_0_we0                   |    14|          3|     1|          3|
    |trotters_local_V_6_1_address0              |    31|          6|     5|         30|
    |trotters_local_V_6_1_ce0                   |    31|          6|     1|          6|
    |trotters_local_V_6_1_d0                    |    14|          3|    64|        192|
    |trotters_local_V_6_1_we0                   |    14|          3|     1|          3|
    |trotters_local_V_7_0_address0              |    31|          6|     5|         30|
    |trotters_local_V_7_0_ce0                   |    31|          6|     1|          6|
    |trotters_local_V_7_0_d0                    |    14|          3|    64|        192|
    |trotters_local_V_7_0_we0                   |    14|          3|     1|          3|
    |trotters_local_V_7_1_address0              |    31|          6|     5|         30|
    |trotters_local_V_7_1_ce0                   |    31|          6|     1|          6|
    |trotters_local_V_7_1_d0                    |    14|          3|    64|        192|
    |trotters_local_V_7_1_we0                   |    14|          3|     1|          3|
    +-------------------------------------------+------+-----------+------+-----------+
    |Total                                      |  3924|        788|  6078|      19438|
    +-------------------------------------------+------+-----------+------+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                          Name                                          |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |add_ln281_11_reg_3257                                                                   |    6|   0|    6|          0|
    |add_ln281_12_reg_3262                                                                   |    6|   0|    6|          0|
    |add_ln281_2_reg_3222                                                                    |    6|   0|    6|          0|
    |add_ln281_5_reg_3232                                                                    |    6|   0|    6|          0|
    |add_ln281_7_reg_3237                                                                    |    6|   0|    6|          0|
    |add_ln281_9_reg_3242                                                                    |    6|   0|    6|          0|
    |add_ln281_reg_3227                                                                      |    6|   0|    6|          0|
    |ap_CS_fsm                                                                               |  227|   0|  227|          0|
    |ap_done_reg                                                                             |    1|   0|    1|          0|
    |ap_rst_n_inv                                                                            |    1|   0|    1|          0|
    |ap_rst_reg_1                                                                            |    1|   0|    1|          0|
    |ap_rst_reg_2                                                                            |    1|   0|    1|          0|
    |bitcast_ln288_1_reg_3402                                                                |   32|   0|   32|          0|
    |bitcast_ln288_2_reg_3412                                                                |   32|   0|   32|          0|
    |bitcast_ln288_3_reg_3422                                                                |   32|   0|   32|          0|
    |bitcast_ln288_4_reg_3432                                                                |   32|   0|   32|          0|
    |bitcast_ln288_5_reg_3442                                                                |   32|   0|   32|          0|
    |bitcast_ln288_6_reg_3452                                                                |   32|   0|   32|          0|
    |bitcast_ln288_7_reg_3462                                                                |   32|   0|   32|          0|
    |bitcast_ln288_reg_3472                                                                  |   32|   0|   32|          0|
    |bitcast_ln289_1_reg_3407                                                                |   32|   0|   32|          0|
    |bitcast_ln289_2_reg_3417                                                                |   32|   0|   32|          0|
    |bitcast_ln289_3_reg_3427                                                                |   32|   0|   32|          0|
    |bitcast_ln289_4_reg_3437                                                                |   32|   0|   32|          0|
    |bitcast_ln289_5_reg_3447                                                                |   32|   0|   32|          0|
    |bitcast_ln289_6_reg_3457                                                                |   32|   0|   32|          0|
    |bitcast_ln289_7_reg_3467                                                                |   32|   0|   32|          0|
    |bitcast_ln289_reg_3477                                                                  |   32|   0|   32|          0|
    |dh_tunnel_reg_2715                                                                      |   32|   0|   32|          0|
    |gmem0_addr_reg_2705                                                                     |   64|   0|   64|          0|
    |gmem2_addr_1_read_reg_3012                                                              |   32|   0|   32|          0|
    |gmem2_addr_1_reg_2811                                                                   |   64|   0|   64|          0|
    |gmem2_addr_2_read_reg_3022                                                              |   32|   0|   32|          0|
    |gmem2_addr_2_reg_2839                                                                   |   64|   0|   64|          0|
    |gmem2_addr_3_read_reg_3032                                                              |   32|   0|   32|          0|
    |gmem2_addr_3_reg_2867                                                                   |   64|   0|   64|          0|
    |gmem2_addr_4_read_reg_3042                                                              |   32|   0|   32|          0|
    |gmem2_addr_4_reg_2895                                                                   |   64|   0|   64|          0|
    |gmem2_addr_5_read_reg_3247                                                              |   32|   0|   32|          0|
    |gmem2_addr_5_reg_2923                                                                   |   64|   0|   64|          0|
    |gmem2_addr_6_read_reg_3347                                                              |   32|   0|   32|          0|
    |gmem2_addr_6_reg_2951                                                                   |   64|   0|   64|          0|
    |gmem2_addr_7_read_reg_3362                                                              |   32|   0|   32|          0|
    |gmem2_addr_7_reg_2968                                                                   |   64|   0|   64|          0|
    |gmem2_addr_read_reg_3002                                                                |   32|   0|   32|          0|
    |gmem2_addr_reg_2794                                                                     |   64|   0|   64|          0|
    |gmem3_addr_1_read_reg_3017                                                              |   32|   0|   32|          0|
    |gmem3_addr_1_reg_2817                                                                   |   64|   0|   64|          0|
    |gmem3_addr_2_read_reg_3027                                                              |   32|   0|   32|          0|
    |gmem3_addr_2_reg_2845                                                                   |   64|   0|   64|          0|
    |gmem3_addr_3_read_reg_3037                                                              |   32|   0|   32|          0|
    |gmem3_addr_3_reg_2873                                                                   |   64|   0|   64|          0|
    |gmem3_addr_4_read_reg_3047                                                              |   32|   0|   32|          0|
    |gmem3_addr_4_reg_2901                                                                   |   64|   0|   64|          0|
    |gmem3_addr_5_read_reg_3252                                                              |   32|   0|   32|          0|
    |gmem3_addr_5_reg_2929                                                                   |   64|   0|   64|          0|
    |gmem3_addr_6_read_reg_3352                                                              |   32|   0|   32|          0|
    |gmem3_addr_6_reg_2957                                                                   |   64|   0|   64|          0|
    |gmem3_addr_7_read_reg_3367                                                              |   32|   0|   32|          0|
    |gmem3_addr_7_reg_2974                                                                   |   64|   0|   64|          0|
    |gmem3_addr_read_reg_3007                                                                |   32|   0|   32|          0|
    |gmem3_addr_reg_2800                                                                     |   64|   0|   64|          0|
    |grp_QuantumMonteCarloU50_Pipeline_READ_JCOUP_fu_982_ap_start_reg                        |    1|   0|    1|          0|
    |grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_READ_TROTTERS_1_fu_959_ap_start_reg     |    1|   0|    1|          0|
    |grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_1185_ap_start_reg                      |    1|   0|    1|          0|
    |grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_WRITE_TROTTERS_1_fu_1205_ap_start_reg  |    1|   0|    1|          0|
    |grp_RunFinal_fu_1051_ap_start_reg                                                       |    1|   0|    1|          0|
    |grp_RunFinal_fu_1070_ap_start_reg                                                       |    1|   0|    1|          0|
    |grp_RunFinal_fu_1089_ap_start_reg                                                       |    1|   0|    1|          0|
    |grp_RunFinal_fu_1108_ap_start_reg                                                       |    1|   0|    1|          0|
    |grp_RunFinal_fu_1127_ap_start_reg                                                       |    1|   0|    1|          0|
    |grp_RunFinal_fu_1146_ap_start_reg                                                       |    1|   0|    1|          0|
    |grp_RunFinal_fu_1165_ap_start_reg                                                       |    1|   0|    1|          0|
    |grp_Run_fu_1003_ap_start_reg                                                            |    1|   0|    1|          0|
    |grp_Run_fu_1011_ap_start_reg                                                            |    1|   0|    1|          0|
    |grp_Run_fu_1019_ap_start_reg                                                            |    1|   0|    1|          0|
    |grp_Run_fu_1027_ap_start_reg                                                            |    1|   0|    1|          0|
    |grp_Run_fu_1035_ap_start_reg                                                            |    1|   0|    1|          0|
    |grp_Run_fu_1043_ap_start_reg                                                            |    1|   0|    1|          0|
    |grp_Run_fu_995_ap_start_reg                                                             |    1|   0|    1|          0|
    |h_read_reg_2675                                                                         |   64|   0|   64|          0|
    |icmp_ln319_reg_2749                                                                     |    1|   0|    1|          0|
    |jcoup_read_reg_2687                                                                     |   64|   0|   64|          0|
    |log_rand_read_reg_2663                                                                  |   64|   0|   64|          0|
    |lshr_ln1_reg_2829                                                                       |    5|   0|    5|          0|
    |lshr_ln819_1_reg_2857                                                                   |    5|   0|    5|          0|
    |lshr_ln819_2_reg_2885                                                                   |    5|   0|    5|          0|
    |lshr_ln819_3_reg_2913                                                                   |    5|   0|    5|          0|
    |lshr_ln819_4_reg_2941                                                                   |    5|   0|    5|          0|
    |lshr_ln819_5_reg_2986                                                                   |    5|   0|    5|          0|
    |lshr_ln819_6_reg_2997                                                                   |    5|   0|    5|          0|
    |lshr_ln_reg_3217                                                                        |    6|   0|    6|          0|
    |neg_dh_tunnel_reg_2738                                                                  |   32|   0|   32|          0|
    |ofst_reg_2782                                                                           |   12|   0|   12|          0|
    |p_Result_10_reg_3322                                                                    |    1|   0|    1|          0|
    |p_Result_11_reg_3327                                                                    |    1|   0|    1|          0|
    |p_Result_12_reg_3332                                                                    |    1|   0|    1|          0|
    |p_Result_133_reg_3272                                                                   |    1|   0|    1|          0|
    |p_Result_13_reg_3337                                                                    |    1|   0|    1|          0|
    |p_Result_14_reg_3342                                                                    |    1|   0|    1|          0|
    |p_Result_1_reg_3277                                                                     |    1|   0|    1|          0|
    |p_Result_2_reg_3282                                                                     |    1|   0|    1|          0|
    |p_Result_3_reg_3287                                                                     |    1|   0|    1|          0|
    |p_Result_4_reg_3292                                                                     |    1|   0|    1|          0|
    |p_Result_5_reg_3297                                                                     |    1|   0|    1|          0|
    |p_Result_6_reg_3302                                                                     |    1|   0|    1|          0|
    |p_Result_7_reg_3307                                                                     |    1|   0|    1|          0|
    |p_Result_8_reg_3312                                                                     |    1|   0|    1|          0|
    |p_Result_9_reg_3317                                                                     |    1|   0|    1|          0|
    |p_Result_s_reg_3267                                                                     |    1|   0|    1|          0|
    |reg_1233                                                                                |   32|   0|   32|          0|
    |select_ln319_reg_2754                                                                   |    1|   0|    2|          1|
    |shl_ln319_1_reg_3357                                                                    |   12|   0|   26|         14|
    |shl_ln_reg_2759                                                                         |    7|   0|   10|          3|
    |stage_1_reg_2764                                                                        |   13|   0|   13|          0|
    |stage_fu_222                                                                            |   13|   0|   13|          0|
    |tmp_1100_reg_2823                                                                       |    1|   0|    1|          0|
    |tmp_1101_reg_2851                                                                       |    1|   0|    1|          0|
    |tmp_1102_reg_2879                                                                       |    1|   0|    1|          0|
    |tmp_1103_reg_2907                                                                       |    1|   0|    1|          0|
    |tmp_1104_reg_2935                                                                       |    1|   0|    1|          0|
    |tmp_1105_reg_2980                                                                       |    1|   0|    1|          0|
    |tmp_1106_reg_2991                                                                       |    1|   0|    1|          0|
    |tmp_2_reg_3372                                                                          |   32|   0|   32|          0|
    |tmp_3_reg_3377                                                                          |   32|   0|   32|          0|
    |tmp_4_reg_3382                                                                          |   32|   0|   32|          0|
    |tmp_5_reg_3387                                                                          |   32|   0|   32|          0|
    |tmp_6_reg_3392                                                                          |   32|   0|   32|          0|
    |tmp_7_reg_3397                                                                          |   32|   0|   32|          0|
    |trunc_ln270_reg_3212                                                                    |    6|   0|    6|          0|
    |trunc_ln273_reg_2699                                                                    |    7|   0|    7|          0|
    |trunc_ln288_10_reg_2890                                                                 |    6|   0|    6|          0|
    |trunc_ln288_11_reg_2918                                                                 |    6|   0|    6|          0|
    |trunc_ln288_12_reg_2946                                                                 |    6|   0|    6|          0|
    |trunc_ln288_13_reg_2963                                                                 |    6|   0|    6|          0|
    |trunc_ln288_8_reg_2862                                                                  |    6|   0|    6|          0|
    |trunc_ln288_9_reg_2806                                                                  |    6|   0|    6|          0|
    |trunc_ln288_s_reg_2834                                                                  |    6|   0|    6|          0|
    |trunc_ln_reg_2692                                                                       |   58|   0|   58|          0|
    +----------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                   | 3119|   0| 3137|         18|
    +----------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+------+---------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits |    Protocol   |     Source Object    |    C Type    |
+-----------------------+-----+------+---------------+----------------------+--------------+
|s_axi_control_AWVALID  |   in|     1|          s_axi|               control|        scalar|
|s_axi_control_AWREADY  |  out|     1|          s_axi|               control|        scalar|
|s_axi_control_AWADDR   |   in|     7|          s_axi|               control|        scalar|
|s_axi_control_WVALID   |   in|     1|          s_axi|               control|        scalar|
|s_axi_control_WREADY   |  out|     1|          s_axi|               control|        scalar|
|s_axi_control_WDATA    |   in|    32|          s_axi|               control|        scalar|
|s_axi_control_WSTRB    |   in|     4|          s_axi|               control|        scalar|
|s_axi_control_ARVALID  |   in|     1|          s_axi|               control|        scalar|
|s_axi_control_ARREADY  |  out|     1|          s_axi|               control|        scalar|
|s_axi_control_ARADDR   |   in|     7|          s_axi|               control|        scalar|
|s_axi_control_RVALID   |  out|     1|          s_axi|               control|        scalar|
|s_axi_control_RREADY   |   in|     1|          s_axi|               control|        scalar|
|s_axi_control_RDATA    |  out|    32|          s_axi|               control|        scalar|
|s_axi_control_RRESP    |  out|     2|          s_axi|               control|        scalar|
|s_axi_control_BVALID   |  out|     1|          s_axi|               control|        scalar|
|s_axi_control_BREADY   |   in|     1|          s_axi|               control|        scalar|
|s_axi_control_BRESP    |  out|     2|          s_axi|               control|        scalar|
|ap_clk                 |   in|     1|  ap_ctrl_chain|  QuantumMonteCarloU50|  return value|
|ap_rst_n               |   in|     1|  ap_ctrl_chain|  QuantumMonteCarloU50|  return value|
|interrupt              |  out|     1|  ap_ctrl_chain|  QuantumMonteCarloU50|  return value|
|m_axi_gmem0_AWVALID    |  out|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|    64|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|     8|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|     3|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|     2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|     2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|     4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|     3|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|     4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|     4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   512|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    64|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WID        |  out|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|    64|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|     8|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|     3|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|     2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|     2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|     4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|     3|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|     4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|     4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   512|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RID        |   in|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|     2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|     2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BID        |   in|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|     1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|    64|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|     8|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|     3|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|     2|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|     2|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|     4|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|     3|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|     4|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|     4|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  1024|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   128|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WID        |  out|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|    64|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|     8|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|     3|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|     2|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|     2|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|     4|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|     3|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|     4|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|     4|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  1024|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RID        |   in|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|     2|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|     2|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_BID        |   in|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|     1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|    64|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|     8|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|     3|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|     2|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|     2|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|     4|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|     3|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|     4|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|     4|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|    32|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|     4|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WID        |  out|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|    64|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|     8|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|     3|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|     2|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|     2|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|     4|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|     3|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|     4|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|     4|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|    32|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RID        |   in|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|     2|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|     2|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_BID        |   in|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|     1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem3_AWVALID    |  out|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWREADY    |   in|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWADDR     |  out|    64|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWID       |  out|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWLEN      |  out|     8|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWSIZE     |  out|     3|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWBURST    |  out|     2|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWLOCK     |  out|     2|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWCACHE    |  out|     4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWPROT     |  out|     3|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWQOS      |  out|     4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWREGION   |  out|     4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWUSER     |  out|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WVALID     |  out|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WREADY     |   in|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WDATA      |  out|    32|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WSTRB      |  out|     4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WLAST      |  out|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WID        |  out|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WUSER      |  out|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARVALID    |  out|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARREADY    |   in|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARADDR     |  out|    64|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARID       |  out|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARLEN      |  out|     8|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARSIZE     |  out|     3|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARBURST    |  out|     2|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARLOCK     |  out|     2|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARCACHE    |  out|     4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARPROT     |  out|     3|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARQOS      |  out|     4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARREGION   |  out|     4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARUSER     |  out|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RVALID     |   in|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RREADY     |  out|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RDATA      |   in|    32|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RLAST      |   in|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RID        |   in|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RUSER      |   in|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RRESP      |   in|     2|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_BVALID     |   in|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_BREADY     |  out|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_BRESP      |   in|     2|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_BID        |   in|     1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_BUSER      |   in|     1|          m_axi|                 gmem3|       pointer|
+-----------------------+-----+------+---------------+----------------------+--------------+

