João M. P. Cardoso , Tiago Carvalho , José G. F. Coutinho , Ricardo Nobre , Razvan Nane , Pedro C. Diniz , Zlatko Petrov , Wayne Luk , Koen Bertels, Controlling a complete hardware synthesis toolchain with LARA aspects, Microprocessors & Microsystems, v.37 n.8, p.1073-1089, November, 2013
Liucheng Guo , David B. Thomas , Wayne Luk, Customisable architectures for the set covering problem, ACM SIGARCH Computer Architecture News, v.41 n.5, December 2013
Markus Weinhardt , Bernhard Lang , Frank M. Thiesing , Alexander Krieger , Thomas Kinder, SAccO, Microprocessors & Microsystems, v.39 n.7, p.543-552, October 2015
Lovic Gauthier , Shinya Ueno , Koji Inoue, Hybrid compile and run-time memory management for a 3D-stacked reconfigurable accelerator, Proceedings of the 2013 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, p.1-10, September 29-October 04, 2013, Montreal, Quebec, Canada
Liucheng Guo , Andreea Ingrid Funie , Zhongliu Xie , David Thomas , Wayne Luk, A general-purpose framework for FPGA-accelerated genetic algorithms, International Journal of Bio-Inspired Computation, v.7 n.6, p.361-375, November 2015
D. Pnevmatikatos , K. Papadimitriou , T. Becker , P. Böhm , A. Brokalakis , K. Bruneel , C. Ciobanu , T. Davidson , G. Gaydadjiev , K. Heyse , W. Luk , X. Niu , I. Papaefstathiou , D. Pau , O. Pell , C. Pilato , M.D. Santambrogio , D. Sciuto , D. Stroobandt , T. Todman , E. Vansteenkiste, FASTER, Microprocessors & Microsystems, v.39 n.4, p.321-338, June 2015
Carlos Colodro-Conde , F. Javier Toledo-Moreo , Rafael Toledo-Moreo , J. Javier Martínez-Álvarez , Javier Garrigós-Guerrero , J. Manuel Ferrández-Vicente, A practical evaluation of the performance of the Impulse CoDeveloper HLS tool for implementing large-kernel 2-D filters, Journal of Real-Time Image Processing, v.9 n.1, p.263-279, March     2014
Pedro C. Diniz , João M. P. Cardoso, Code transformations for embedded reconfigurable computing architectures, Proceedings of the 3rd international summer school conference on Generative and transformational techniques in software engineering III, July 06-11, 2009, Braga, Portugal
Mickaël Dardaillon , Kevin Marquet , Tanguy Risset , Jérôme Martin , Henri-Pierre Charles, A compilation flow for parametric dataflow: programming model, scheduling, and application to heterogeneous MPSoC, Proceedings of the 2014 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, p.1-10, October 12-17, 2014, New Delhi, India
Sharad Sinha , Thambipillai Srikanthan, IP-enabled C/C++ based high level synthesis: a step towards better designer productivity and design performance, International Journal of Reconfigurable Computing, 2014, p.1-1, January 2014
Xiaofang Wang, Hardware---software optimizations of reconfigurable multi-core processors for floating-point computations of large sparse matrices, Journal of Real-Time Image Processing, v.9 n.1, p.187-204, March     2014
Mohit Prasad , Sukhdev Roy, All-optical reconfigurable logic unit with optically controlled microcavity switches, Proceedings of the Third international conference on Optical supercomputing, p.32-41, November 17-19, 2010, Bertinoro, Italy
Luiz G.A. Martins , Ricardo Nobre , Alexandre C.B. Delbem , Eduardo Marques , João M.P. Cardoso, Exploration of compiler optimization sequences using clustering-based selection, Proceedings of the 2014 SIGPLAN/SIGBED conference on Languages, compilers and tools for embedded systems, June 12-13, 2014, Edinburgh, United Kingdom
Andrew S. Cassidy , Julius Georgiou , Andreas G. Andreou, 2013 Special Issue: Design of silicon brains in the nano-CMOS era: Spiking neurons, learning synapses and neural architecture optimization, Neural Networks, 45, p.4-26, September, 2013
Peter Gammie, Synchronous digital circuits as functional programs, ACM Computing Surveys (CSUR), v.46 n.2, p.1-27, November 2013
