# system info system_design on 2023.05.15.18:22:29
system_info:
name,value
DEVICE,10CX220YF780I5G
DEVICE_FAMILY,Cyclone 10 GX
GENERATION_ID,0
#
#
# Files generated for system_design on 2023.05.15.18:22:29
files:
filepath,kind,attributes,module,is_top
sim/system_design.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,system_design,true
altera_mm_interconnect_1920/sim/system_design_altera_mm_interconnect_1920_cessh5i.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,system_design_altera_mm_interconnect_1920_cessh5i,false
altera_mm_interconnect_1920/sim/system_design_altera_mm_interconnect_1920_qky3gdi.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,system_design_altera_mm_interconnect_1920_qky3gdi,false
altera_mm_interconnect_1920/sim/system_design_altera_mm_interconnect_1920_tqdmh6a.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,system_design_altera_mm_interconnect_1920_tqdmh6a,false
altera_mm_interconnect_1920/sim/system_design_altera_mm_interconnect_1920_nnzxfdi.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,system_design_altera_mm_interconnect_1920_nnzxfdi,false
altera_mm_interconnect_1920/sim/system_design_altera_mm_interconnect_1920_rvh6iyy.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,system_design_altera_mm_interconnect_1920_rvh6iyy,false
altera_mm_interconnect_1920/sim/system_design_altera_mm_interconnect_1920_nmewghq.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,system_design_altera_mm_interconnect_1920_nmewghq,false
altera_irq_mapper_1920/sim/system_design_altera_irq_mapper_1920_66fzifq.sv,SYSTEM_VERILOG,,system_design_altera_irq_mapper_1920_66fzifq,false
altera_reset_controller_1921/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1921/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1921/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_master_translator_191/sim/system_design_altera_merlin_master_translator_191_g7h47bq.sv,SYSTEM_VERILOG,,system_design_altera_merlin_master_translator_191_g7h47bq,false
altera_merlin_slave_translator_191/sim/system_design_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,system_design_altera_merlin_slave_translator_191_x56fcki,false
altera_merlin_master_agent_191/sim/system_design_altera_merlin_master_agent_191_mpbm6tq.sv,SYSTEM_VERILOG,,system_design_altera_merlin_master_agent_191_mpbm6tq,false
altera_merlin_slave_agent_191/sim/system_design_altera_merlin_slave_agent_191_ncfkfri.sv,SYSTEM_VERILOG,,system_design_altera_merlin_slave_agent_191_ncfkfri,false
altera_merlin_slave_agent_191/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,system_design_altera_merlin_slave_agent_191_ncfkfri,false
altera_avalon_sc_fifo_1930/sim/system_design_altera_avalon_sc_fifo_1930_pqv24kq.v,VERILOG,,system_design_altera_avalon_sc_fifo_1930_pqv24kq,false
altera_merlin_router_1920/sim/system_design_altera_merlin_router_1920_h3ufi5i.sv,SYSTEM_VERILOG,,system_design_altera_merlin_router_1920_h3ufi5i,false
altera_merlin_router_1920/sim/system_design_altera_merlin_router_1920_engkfgq.sv,SYSTEM_VERILOG,,system_design_altera_merlin_router_1920_engkfgq,false
altera_merlin_router_1920/sim/system_design_altera_merlin_router_1920_hvfjwaq.sv,SYSTEM_VERILOG,,system_design_altera_merlin_router_1920_hvfjwaq,false
altera_merlin_demultiplexer_1921/sim/system_design_altera_merlin_demultiplexer_1921_g5kdmwq.sv,SYSTEM_VERILOG,,system_design_altera_merlin_demultiplexer_1921_g5kdmwq,false
altera_merlin_multiplexer_1921/sim/system_design_altera_merlin_multiplexer_1921_e3xy3ha.sv,SYSTEM_VERILOG,,system_design_altera_merlin_multiplexer_1921_e3xy3ha,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_design_altera_merlin_multiplexer_1921_e3xy3ha,false
altera_merlin_demultiplexer_1921/sim/system_design_altera_merlin_demultiplexer_1921_ch7epuq.sv,SYSTEM_VERILOG,,system_design_altera_merlin_demultiplexer_1921_ch7epuq,false
altera_merlin_multiplexer_1921/sim/system_design_altera_merlin_multiplexer_1921_pf5e3wa.sv,SYSTEM_VERILOG,,system_design_altera_merlin_multiplexer_1921_pf5e3wa,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_design_altera_merlin_multiplexer_1921_pf5e3wa,false
altera_merlin_width_adapter_1920/sim/system_design_altera_merlin_width_adapter_1920_tvac3wq.sv,SYSTEM_VERILOG,,system_design_altera_merlin_width_adapter_1920_tvac3wq,false
altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,system_design_altera_merlin_width_adapter_1920_tvac3wq,false
altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,system_design_altera_merlin_width_adapter_1920_tvac3wq,false
altera_merlin_width_adapter_1920/sim/system_design_altera_merlin_width_adapter_1920_cgbsazy.sv,SYSTEM_VERILOG,,system_design_altera_merlin_width_adapter_1920_cgbsazy,false
altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,system_design_altera_merlin_width_adapter_1920_cgbsazy,false
altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,system_design_altera_merlin_width_adapter_1920_cgbsazy,false
hs_clk_xer_1931/sim/system_design_hs_clk_xer_1931_qzbstyq.v,VERILOG,,system_design_hs_clk_xer_1931_qzbstyq,false
hs_clk_xer_1931/sim/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,system_design_hs_clk_xer_1931_qzbstyq,false
hs_clk_xer_1931/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,system_design_hs_clk_xer_1931_qzbstyq,false
hs_clk_xer_1931/sim/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,system_design_hs_clk_xer_1931_qzbstyq,false
hs_clk_xer_1931/sim/altera_avalon_st_handshake_clock_crosser.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,system_design_hs_clk_xer_1931_qzbstyq,false
altera_merlin_router_1920/sim/system_design_altera_merlin_router_1920_etguxaa.sv,SYSTEM_VERILOG,,system_design_altera_merlin_router_1920_etguxaa,false
altera_merlin_router_1920/sim/system_design_altera_merlin_router_1920_njnyfdy.sv,SYSTEM_VERILOG,,system_design_altera_merlin_router_1920_njnyfdy,false
altera_merlin_burst_adapter_1921/sim/system_design_altera_merlin_burst_adapter_1921_guf3z7y.sv,SYSTEM_VERILOG,,system_design_altera_merlin_burst_adapter_1921_guf3z7y,false
altera_merlin_burst_adapter_1921/sim/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,system_design_altera_merlin_burst_adapter_1921_guf3z7y,false
altera_merlin_burst_adapter_1921/sim/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,system_design_altera_merlin_burst_adapter_1921_guf3z7y,false
altera_merlin_burst_adapter_1921/sim/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,system_design_altera_merlin_burst_adapter_1921_guf3z7y,false
altera_merlin_burst_adapter_1921/sim/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,system_design_altera_merlin_burst_adapter_1921_guf3z7y,false
altera_merlin_burst_adapter_1921/sim/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,system_design_altera_merlin_burst_adapter_1921_guf3z7y,false
altera_merlin_burst_adapter_1921/sim/altera_default_burst_converter.sv,SYSTEM_VERILOG,,system_design_altera_merlin_burst_adapter_1921_guf3z7y,false
altera_merlin_burst_adapter_1921/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,system_design_altera_merlin_burst_adapter_1921_guf3z7y,false
altera_merlin_demultiplexer_1921/sim/system_design_altera_merlin_demultiplexer_1921_t6ir34q.sv,SYSTEM_VERILOG,,system_design_altera_merlin_demultiplexer_1921_t6ir34q,false
altera_merlin_multiplexer_1921/sim/system_design_altera_merlin_multiplexer_1921_mtk5gaa.sv,SYSTEM_VERILOG,,system_design_altera_merlin_multiplexer_1921_mtk5gaa,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_design_altera_merlin_multiplexer_1921_mtk5gaa,false
altera_merlin_multiplexer_1921/sim/system_design_altera_merlin_multiplexer_1921_jdujepi.sv,SYSTEM_VERILOG,,system_design_altera_merlin_multiplexer_1921_jdujepi,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system_design_altera_merlin_multiplexer_1921_jdujepi,false
altera_merlin_width_adapter_1920/sim/system_design_altera_merlin_width_adapter_1920_sbsfocy.sv,SYSTEM_VERILOG,,system_design_altera_merlin_width_adapter_1920_sbsfocy,false
altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,system_design_altera_merlin_width_adapter_1920_sbsfocy,false
altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,system_design_altera_merlin_width_adapter_1920_sbsfocy,false
altera_merlin_width_adapter_1920/sim/system_design_altera_merlin_width_adapter_1920_mqc4ddi.sv,SYSTEM_VERILOG,,system_design_altera_merlin_width_adapter_1920_mqc4ddi,false
altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,system_design_altera_merlin_width_adapter_1920_mqc4ddi,false
altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,system_design_altera_merlin_width_adapter_1920_mqc4ddi,false
altera_merlin_burst_adapter_1921/sim/system_design_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1921_txawraa.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,system_design_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1921_txawraa,false
altera_avalon_st_pipeline_stage_1920/sim/system_design_altera_avalon_st_pipeline_stage_1920_zterisq.sv,SYSTEM_VERILOG,,system_design_altera_avalon_st_pipeline_stage_1920_zterisq,false
altera_avalon_st_pipeline_stage_1920/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,system_design_altera_avalon_st_pipeline_stage_1920_zterisq,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
system_design.clock_50_out,clock_50_out
system_design.clock_ddr_avalon,clock_ddr_avalon
system_design.ddr3,ddr3
system_design.ddr_avalon_reset,ddr_avalon_reset
system_design.init_mac,init_mac
system_design.mem_4,mem_4
system_design.mem_5,mem_5
system_design.mem_rcv_1,mem_3
system_design.mem_rcv_2,mem_rcv_0
system_design.pcie,pcie
system_design.pll,pll
system_design.receive_packet_1,receive_packet_1
system_design.receive_packet_2,receive_packet_0
system_design.reset_main,reset_main
system_design.reset_mod,reset_mod
system_design.send_cmd_pcie,send_cmd_pcie
system_design.send_packet_1,send_packet_1
system_design.send_packet_2,send_packet_1
system_design.setup_ddr,setup_ddr
system_design.tse,tse
system_design.xcvr_pll,xcvr_pll
system_design.mm_interconnect_1,system_design_altera_mm_interconnect_1920_cessh5i
system_design.mm_interconnect_1.setup_ddr_avalon_master_translator,system_design_altera_merlin_master_translator_191_g7h47bq
system_design.mm_interconnect_1.pcie_rxm_bar2_translator,system_design_altera_merlin_master_translator_191_g7h47bq
system_design.mm_interconnect_1.ddr3_ctrl_amm_0_translator,system_design_altera_merlin_slave_translator_191_x56fcki
system_design.mm_interconnect_1.setup_ddr_avalon_master_agent,system_design_altera_merlin_master_agent_191_mpbm6tq
system_design.mm_interconnect_1.pcie_rxm_bar2_agent,system_design_altera_merlin_master_agent_191_mpbm6tq
system_design.mm_interconnect_1.ddr3_ctrl_amm_0_agent,system_design_altera_merlin_slave_agent_191_ncfkfri
system_design.mm_interconnect_1.ddr3_ctrl_amm_0_agent_rsp_fifo,system_design_altera_avalon_sc_fifo_1930_pqv24kq
system_design.mm_interconnect_1.ddr3_ctrl_amm_0_agent_rdata_fifo,system_design_altera_avalon_sc_fifo_1930_pqv24kq
system_design.mm_interconnect_1.router,system_design_altera_merlin_router_1920_h3ufi5i
system_design.mm_interconnect_1.router_001,system_design_altera_merlin_router_1920_engkfgq
system_design.mm_interconnect_1.router_002,system_design_altera_merlin_router_1920_hvfjwaq
system_design.mm_interconnect_1.cmd_demux,system_design_altera_merlin_demultiplexer_1921_g5kdmwq
system_design.mm_interconnect_1.cmd_demux_001,system_design_altera_merlin_demultiplexer_1921_g5kdmwq
system_design.mm_interconnect_1.cmd_mux,system_design_altera_merlin_multiplexer_1921_e3xy3ha
system_design.mm_interconnect_1.rsp_demux,system_design_altera_merlin_demultiplexer_1921_ch7epuq
system_design.mm_interconnect_1.rsp_mux,system_design_altera_merlin_multiplexer_1921_pf5e3wa
system_design.mm_interconnect_1.rsp_mux_001,system_design_altera_merlin_multiplexer_1921_pf5e3wa
system_design.mm_interconnect_1.pcie_rxm_bar2_rsp_width_adapter,system_design_altera_merlin_width_adapter_1920_tvac3wq
system_design.mm_interconnect_1.pcie_rxm_bar2_cmd_width_adapter,system_design_altera_merlin_width_adapter_1920_cgbsazy
system_design.mm_interconnect_1.crosser,system_design_hs_clk_xer_1931_qzbstyq
system_design.mm_interconnect_1.crosser_001,system_design_hs_clk_xer_1931_qzbstyq
system_design.mm_interconnect_2,system_design_altera_mm_interconnect_1920_qky3gdi
system_design.mm_interconnect_2.receive_packet_1_avalon_master_translator,system_design_altera_merlin_master_translator_191_g7h47bq
system_design.mm_interconnect_2.mem_rcv_1_s1_translator,system_design_altera_merlin_slave_translator_191_x56fcki
system_design.mm_interconnect_3,system_design_altera_mm_interconnect_1920_tqdmh6a
system_design.mm_interconnect_3.send_packet_2_avalon_master_translator,system_design_altera_merlin_master_translator_191_g7h47bq
system_design.mm_interconnect_3.mem_4_s1_translator,system_design_altera_merlin_slave_translator_191_x56fcki
system_design.mm_interconnect_4,system_design_altera_mm_interconnect_1920_nnzxfdi
system_design.mm_interconnect_4.send_packet_1_avalon_master_translator,system_design_altera_merlin_master_translator_191_g7h47bq
system_design.mm_interconnect_4.mem_5_s1_translator,system_design_altera_merlin_slave_translator_191_x56fcki
system_design.mm_interconnect_5,system_design_altera_mm_interconnect_1920_rvh6iyy
system_design.mm_interconnect_5.receive_packet_2_avalon_master_translator,system_design_altera_merlin_master_translator_191_g7h47bq
system_design.mm_interconnect_5.mem_4_s2_translator,system_design_altera_merlin_slave_translator_191_x56fcki
system_design.mm_interconnect_6,system_design_altera_mm_interconnect_1920_nmewghq
system_design.mm_interconnect_6.pcie_rxm_bar0_translator,system_design_altera_merlin_master_translator_191_g7h47bq
system_design.mm_interconnect_6.send_cmd_pcie_avalon_slave_translator,system_design_altera_merlin_slave_translator_191_x56fcki
system_design.mm_interconnect_6.pcie_rxm_bar0_agent,system_design_altera_merlin_master_agent_191_mpbm6tq
system_design.mm_interconnect_6.send_cmd_pcie_avalon_slave_agent,system_design_altera_merlin_slave_agent_191_ncfkfri
system_design.mm_interconnect_6.send_cmd_pcie_avalon_slave_agent_rsp_fifo,system_design_altera_avalon_sc_fifo_1930_pqv24kq
system_design.mm_interconnect_6.router,system_design_altera_merlin_router_1920_etguxaa
system_design.mm_interconnect_6.router_001,system_design_altera_merlin_router_1920_njnyfdy
system_design.mm_interconnect_6.send_cmd_pcie_avalon_slave_burst_adapter,system_design_altera_merlin_burst_adapter_1921_guf3z7y
system_design.mm_interconnect_6.send_cmd_pcie_avalon_slave_burst_adapter.my_altera_avalon_st_pipeline_stage,system_design_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1921_txawraa
system_design.mm_interconnect_6.send_cmd_pcie_avalon_slave_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,system_design_altera_avalon_st_pipeline_stage_1920_zterisq
system_design.mm_interconnect_6.cmd_demux,system_design_altera_merlin_demultiplexer_1921_t6ir34q
system_design.mm_interconnect_6.rsp_demux,system_design_altera_merlin_demultiplexer_1921_t6ir34q
system_design.mm_interconnect_6.cmd_mux,system_design_altera_merlin_multiplexer_1921_mtk5gaa
system_design.mm_interconnect_6.rsp_mux,system_design_altera_merlin_multiplexer_1921_jdujepi
system_design.mm_interconnect_6.send_cmd_pcie_avalon_slave_rsp_width_adapter,system_design_altera_merlin_width_adapter_1920_sbsfocy
system_design.mm_interconnect_6.send_cmd_pcie_avalon_slave_cmd_width_adapter,system_design_altera_merlin_width_adapter_1920_mqc4ddi
system_design.irq_mapper,system_design_altera_irq_mapper_1920_66fzifq
system_design.rst_controller,altera_reset_controller
system_design.rst_controller_001,altera_reset_controller
system_design.rst_controller_002,altera_reset_controller
system_design.rst_controller_003,altera_reset_controller
system_design.rst_controller_004,altera_reset_controller
system_design.rst_controller_005,altera_reset_controller
