
Gongxun_Taolin.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012f44  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000057c  08013218  08013218  00014218  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08013794  08013794  00014794  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801379c  0801379c  0001479c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080137a0  080137a0  000147a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000238  24000000  080137a4  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000c3c  24000238  080139dc  00015238  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24000e74  080139dc  00015e74  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00015238  2**0
                  CONTENTS, READONLY
 10 .debug_info   00021b77  00000000  00000000  00015266  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004606  00000000  00000000  00036ddd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001ad0  00000000  00000000  0003b3e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000014cf  00000000  00000000  0003ceb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00037dc0  00000000  00000000  0003e387  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002956c  00000000  00000000  00076147  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00159a0e  00000000  00000000  0009f6b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001f90c1  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008548  00000000  00000000  001f9104  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000004f  00000000  00000000  0020164c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000238 	.word	0x24000238
 80002ec:	00000000 	.word	0x00000000
 80002f0:	080131fc 	.word	0x080131fc

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	2400023c 	.word	0x2400023c
 800030c:	080131fc 	.word	0x080131fc

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <__aeabi_drsub>:
 80003c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003c4:	e002      	b.n	80003cc <__adddf3>
 80003c6:	bf00      	nop

080003c8 <__aeabi_dsub>:
 80003c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003cc <__adddf3>:
 80003cc:	b530      	push	{r4, r5, lr}
 80003ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	bf1f      	itttt	ne
 80003e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f2:	f000 80e2 	beq.w	80005ba <__adddf3+0x1ee>
 80003f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003fe:	bfb8      	it	lt
 8000400:	426d      	neglt	r5, r5
 8000402:	dd0c      	ble.n	800041e <__adddf3+0x52>
 8000404:	442c      	add	r4, r5
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	ea82 0000 	eor.w	r0, r2, r0
 8000412:	ea83 0101 	eor.w	r1, r3, r1
 8000416:	ea80 0202 	eor.w	r2, r0, r2
 800041a:	ea81 0303 	eor.w	r3, r1, r3
 800041e:	2d36      	cmp	r5, #54	@ 0x36
 8000420:	bf88      	it	hi
 8000422:	bd30      	pophi	{r4, r5, pc}
 8000424:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000428:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800042c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000430:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000434:	d002      	beq.n	800043c <__adddf3+0x70>
 8000436:	4240      	negs	r0, r0
 8000438:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800043c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000440:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000444:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000448:	d002      	beq.n	8000450 <__adddf3+0x84>
 800044a:	4252      	negs	r2, r2
 800044c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000450:	ea94 0f05 	teq	r4, r5
 8000454:	f000 80a7 	beq.w	80005a6 <__adddf3+0x1da>
 8000458:	f1a4 0401 	sub.w	r4, r4, #1
 800045c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000460:	db0d      	blt.n	800047e <__adddf3+0xb2>
 8000462:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000466:	fa22 f205 	lsr.w	r2, r2, r5
 800046a:	1880      	adds	r0, r0, r2
 800046c:	f141 0100 	adc.w	r1, r1, #0
 8000470:	fa03 f20e 	lsl.w	r2, r3, lr
 8000474:	1880      	adds	r0, r0, r2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	4159      	adcs	r1, r3
 800047c:	e00e      	b.n	800049c <__adddf3+0xd0>
 800047e:	f1a5 0520 	sub.w	r5, r5, #32
 8000482:	f10e 0e20 	add.w	lr, lr, #32
 8000486:	2a01      	cmp	r2, #1
 8000488:	fa03 fc0e 	lsl.w	ip, r3, lr
 800048c:	bf28      	it	cs
 800048e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000492:	fa43 f305 	asr.w	r3, r3, r5
 8000496:	18c0      	adds	r0, r0, r3
 8000498:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800049c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004a0:	d507      	bpl.n	80004b2 <__adddf3+0xe6>
 80004a2:	f04f 0e00 	mov.w	lr, #0
 80004a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80004b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004b6:	d31b      	bcc.n	80004f0 <__adddf3+0x124>
 80004b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004bc:	d30c      	bcc.n	80004d8 <__adddf3+0x10c>
 80004be:	0849      	lsrs	r1, r1, #1
 80004c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004c8:	f104 0401 	add.w	r4, r4, #1
 80004cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004d4:	f080 809a 	bcs.w	800060c <__adddf3+0x240>
 80004d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004dc:	bf08      	it	eq
 80004de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004e2:	f150 0000 	adcs.w	r0, r0, #0
 80004e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ea:	ea41 0105 	orr.w	r1, r1, r5
 80004ee:	bd30      	pop	{r4, r5, pc}
 80004f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004f4:	4140      	adcs	r0, r0
 80004f6:	eb41 0101 	adc.w	r1, r1, r1
 80004fa:	3c01      	subs	r4, #1
 80004fc:	bf28      	it	cs
 80004fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000502:	d2e9      	bcs.n	80004d8 <__adddf3+0x10c>
 8000504:	f091 0f00 	teq	r1, #0
 8000508:	bf04      	itt	eq
 800050a:	4601      	moveq	r1, r0
 800050c:	2000      	moveq	r0, #0
 800050e:	fab1 f381 	clz	r3, r1
 8000512:	bf08      	it	eq
 8000514:	3320      	addeq	r3, #32
 8000516:	f1a3 030b 	sub.w	r3, r3, #11
 800051a:	f1b3 0220 	subs.w	r2, r3, #32
 800051e:	da0c      	bge.n	800053a <__adddf3+0x16e>
 8000520:	320c      	adds	r2, #12
 8000522:	dd08      	ble.n	8000536 <__adddf3+0x16a>
 8000524:	f102 0c14 	add.w	ip, r2, #20
 8000528:	f1c2 020c 	rsb	r2, r2, #12
 800052c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000530:	fa21 f102 	lsr.w	r1, r1, r2
 8000534:	e00c      	b.n	8000550 <__adddf3+0x184>
 8000536:	f102 0214 	add.w	r2, r2, #20
 800053a:	bfd8      	it	le
 800053c:	f1c2 0c20 	rsble	ip, r2, #32
 8000540:	fa01 f102 	lsl.w	r1, r1, r2
 8000544:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000548:	bfdc      	itt	le
 800054a:	ea41 010c 	orrle.w	r1, r1, ip
 800054e:	4090      	lslle	r0, r2
 8000550:	1ae4      	subs	r4, r4, r3
 8000552:	bfa2      	ittt	ge
 8000554:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000558:	4329      	orrge	r1, r5
 800055a:	bd30      	popge	{r4, r5, pc}
 800055c:	ea6f 0404 	mvn.w	r4, r4
 8000560:	3c1f      	subs	r4, #31
 8000562:	da1c      	bge.n	800059e <__adddf3+0x1d2>
 8000564:	340c      	adds	r4, #12
 8000566:	dc0e      	bgt.n	8000586 <__adddf3+0x1ba>
 8000568:	f104 0414 	add.w	r4, r4, #20
 800056c:	f1c4 0220 	rsb	r2, r4, #32
 8000570:	fa20 f004 	lsr.w	r0, r0, r4
 8000574:	fa01 f302 	lsl.w	r3, r1, r2
 8000578:	ea40 0003 	orr.w	r0, r0, r3
 800057c:	fa21 f304 	lsr.w	r3, r1, r4
 8000580:	ea45 0103 	orr.w	r1, r5, r3
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f1c4 040c 	rsb	r4, r4, #12
 800058a:	f1c4 0220 	rsb	r2, r4, #32
 800058e:	fa20 f002 	lsr.w	r0, r0, r2
 8000592:	fa01 f304 	lsl.w	r3, r1, r4
 8000596:	ea40 0003 	orr.w	r0, r0, r3
 800059a:	4629      	mov	r1, r5
 800059c:	bd30      	pop	{r4, r5, pc}
 800059e:	fa21 f004 	lsr.w	r0, r1, r4
 80005a2:	4629      	mov	r1, r5
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f094 0f00 	teq	r4, #0
 80005aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005ae:	bf06      	itte	eq
 80005b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005b4:	3401      	addeq	r4, #1
 80005b6:	3d01      	subne	r5, #1
 80005b8:	e74e      	b.n	8000458 <__adddf3+0x8c>
 80005ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005be:	bf18      	it	ne
 80005c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005c4:	d029      	beq.n	800061a <__adddf3+0x24e>
 80005c6:	ea94 0f05 	teq	r4, r5
 80005ca:	bf08      	it	eq
 80005cc:	ea90 0f02 	teqeq	r0, r2
 80005d0:	d005      	beq.n	80005de <__adddf3+0x212>
 80005d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005d6:	bf04      	itt	eq
 80005d8:	4619      	moveq	r1, r3
 80005da:	4610      	moveq	r0, r2
 80005dc:	bd30      	pop	{r4, r5, pc}
 80005de:	ea91 0f03 	teq	r1, r3
 80005e2:	bf1e      	ittt	ne
 80005e4:	2100      	movne	r1, #0
 80005e6:	2000      	movne	r0, #0
 80005e8:	bd30      	popne	{r4, r5, pc}
 80005ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ee:	d105      	bne.n	80005fc <__adddf3+0x230>
 80005f0:	0040      	lsls	r0, r0, #1
 80005f2:	4149      	adcs	r1, r1
 80005f4:	bf28      	it	cs
 80005f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005fa:	bd30      	pop	{r4, r5, pc}
 80005fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000600:	bf3c      	itt	cc
 8000602:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000606:	bd30      	popcc	{r4, r5, pc}
 8000608:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800060c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000610:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000614:	f04f 0000 	mov.w	r0, #0
 8000618:	bd30      	pop	{r4, r5, pc}
 800061a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061e:	bf1a      	itte	ne
 8000620:	4619      	movne	r1, r3
 8000622:	4610      	movne	r0, r2
 8000624:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000628:	bf1c      	itt	ne
 800062a:	460b      	movne	r3, r1
 800062c:	4602      	movne	r2, r0
 800062e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000632:	bf06      	itte	eq
 8000634:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000638:	ea91 0f03 	teqeq	r1, r3
 800063c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000640:	bd30      	pop	{r4, r5, pc}
 8000642:	bf00      	nop

08000644 <__aeabi_ui2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000658:	f04f 0500 	mov.w	r5, #0
 800065c:	f04f 0100 	mov.w	r1, #0
 8000660:	e750      	b.n	8000504 <__adddf3+0x138>
 8000662:	bf00      	nop

08000664 <__aeabi_i2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000678:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800067c:	bf48      	it	mi
 800067e:	4240      	negmi	r0, r0
 8000680:	f04f 0100 	mov.w	r1, #0
 8000684:	e73e      	b.n	8000504 <__adddf3+0x138>
 8000686:	bf00      	nop

08000688 <__aeabi_f2d>:
 8000688:	0042      	lsls	r2, r0, #1
 800068a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800068e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000692:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000696:	bf1f      	itttt	ne
 8000698:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800069c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80006a4:	4770      	bxne	lr
 80006a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80006aa:	bf08      	it	eq
 80006ac:	4770      	bxeq	lr
 80006ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006b2:	bf04      	itt	eq
 80006b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	e71c      	b.n	8000504 <__adddf3+0x138>
 80006ca:	bf00      	nop

080006cc <__aeabi_ul2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f04f 0500 	mov.w	r5, #0
 80006da:	e00a      	b.n	80006f2 <__aeabi_l2d+0x16>

080006dc <__aeabi_l2d>:
 80006dc:	ea50 0201 	orrs.w	r2, r0, r1
 80006e0:	bf08      	it	eq
 80006e2:	4770      	bxeq	lr
 80006e4:	b530      	push	{r4, r5, lr}
 80006e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ea:	d502      	bpl.n	80006f2 <__aeabi_l2d+0x16>
 80006ec:	4240      	negs	r0, r0
 80006ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006fe:	f43f aed8 	beq.w	80004b2 <__adddf3+0xe6>
 8000702:	f04f 0203 	mov.w	r2, #3
 8000706:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800070a:	bf18      	it	ne
 800070c:	3203      	addne	r2, #3
 800070e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000712:	bf18      	it	ne
 8000714:	3203      	addne	r2, #3
 8000716:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800071a:	f1c2 0320 	rsb	r3, r2, #32
 800071e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000722:	fa20 f002 	lsr.w	r0, r0, r2
 8000726:	fa01 fe03 	lsl.w	lr, r1, r3
 800072a:	ea40 000e 	orr.w	r0, r0, lr
 800072e:	fa21 f102 	lsr.w	r1, r1, r2
 8000732:	4414      	add	r4, r2
 8000734:	e6bd      	b.n	80004b2 <__adddf3+0xe6>
 8000736:	bf00      	nop

08000738 <__aeabi_uldivmod>:
 8000738:	b953      	cbnz	r3, 8000750 <__aeabi_uldivmod+0x18>
 800073a:	b94a      	cbnz	r2, 8000750 <__aeabi_uldivmod+0x18>
 800073c:	2900      	cmp	r1, #0
 800073e:	bf08      	it	eq
 8000740:	2800      	cmpeq	r0, #0
 8000742:	bf1c      	itt	ne
 8000744:	f04f 31ff 	movne.w	r1, #4294967295
 8000748:	f04f 30ff 	movne.w	r0, #4294967295
 800074c:	f000 b9a2 	b.w	8000a94 <__aeabi_idiv0>
 8000750:	f1ad 0c08 	sub.w	ip, sp, #8
 8000754:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000758:	f000 f83e 	bl	80007d8 <__udivmoddi4>
 800075c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000760:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000764:	b004      	add	sp, #16
 8000766:	4770      	bx	lr

08000768 <__aeabi_d2lz>:
 8000768:	b508      	push	{r3, lr}
 800076a:	4602      	mov	r2, r0
 800076c:	460b      	mov	r3, r1
 800076e:	ec43 2b17 	vmov	d7, r2, r3
 8000772:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800077a:	d403      	bmi.n	8000784 <__aeabi_d2lz+0x1c>
 800077c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000780:	f000 b80a 	b.w	8000798 <__aeabi_d2ulz>
 8000784:	eeb1 7b47 	vneg.f64	d7, d7
 8000788:	ec51 0b17 	vmov	r0, r1, d7
 800078c:	f000 f804 	bl	8000798 <__aeabi_d2ulz>
 8000790:	4240      	negs	r0, r0
 8000792:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000796:	bd08      	pop	{r3, pc}

08000798 <__aeabi_d2ulz>:
 8000798:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007c8 <__aeabi_d2ulz+0x30>
 800079c:	ec41 0b17 	vmov	d7, r0, r1
 80007a0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007d0 <__aeabi_d2ulz+0x38>
 80007a4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80007a8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80007ac:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007b0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007b4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007b8:	ee16 1a10 	vmov	r1, s12
 80007bc:	ee17 0a90 	vmov	r0, s15
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	f3af 8000 	nop.w
 80007c8:	00000000 	.word	0x00000000
 80007cc:	3df00000 	.word	0x3df00000
 80007d0:	00000000 	.word	0x00000000
 80007d4:	41f00000 	.word	0x41f00000

080007d8 <__udivmoddi4>:
 80007d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007dc:	9d08      	ldr	r5, [sp, #32]
 80007de:	460c      	mov	r4, r1
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d14e      	bne.n	8000882 <__udivmoddi4+0xaa>
 80007e4:	4694      	mov	ip, r2
 80007e6:	458c      	cmp	ip, r1
 80007e8:	4686      	mov	lr, r0
 80007ea:	fab2 f282 	clz	r2, r2
 80007ee:	d962      	bls.n	80008b6 <__udivmoddi4+0xde>
 80007f0:	b14a      	cbz	r2, 8000806 <__udivmoddi4+0x2e>
 80007f2:	f1c2 0320 	rsb	r3, r2, #32
 80007f6:	4091      	lsls	r1, r2
 80007f8:	fa20 f303 	lsr.w	r3, r0, r3
 80007fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000800:	4319      	orrs	r1, r3
 8000802:	fa00 fe02 	lsl.w	lr, r0, r2
 8000806:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800080a:	fa1f f68c 	uxth.w	r6, ip
 800080e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000812:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000816:	fb07 1114 	mls	r1, r7, r4, r1
 800081a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800081e:	fb04 f106 	mul.w	r1, r4, r6
 8000822:	4299      	cmp	r1, r3
 8000824:	d90a      	bls.n	800083c <__udivmoddi4+0x64>
 8000826:	eb1c 0303 	adds.w	r3, ip, r3
 800082a:	f104 30ff 	add.w	r0, r4, #4294967295
 800082e:	f080 8112 	bcs.w	8000a56 <__udivmoddi4+0x27e>
 8000832:	4299      	cmp	r1, r3
 8000834:	f240 810f 	bls.w	8000a56 <__udivmoddi4+0x27e>
 8000838:	3c02      	subs	r4, #2
 800083a:	4463      	add	r3, ip
 800083c:	1a59      	subs	r1, r3, r1
 800083e:	fa1f f38e 	uxth.w	r3, lr
 8000842:	fbb1 f0f7 	udiv	r0, r1, r7
 8000846:	fb07 1110 	mls	r1, r7, r0, r1
 800084a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800084e:	fb00 f606 	mul.w	r6, r0, r6
 8000852:	429e      	cmp	r6, r3
 8000854:	d90a      	bls.n	800086c <__udivmoddi4+0x94>
 8000856:	eb1c 0303 	adds.w	r3, ip, r3
 800085a:	f100 31ff 	add.w	r1, r0, #4294967295
 800085e:	f080 80fc 	bcs.w	8000a5a <__udivmoddi4+0x282>
 8000862:	429e      	cmp	r6, r3
 8000864:	f240 80f9 	bls.w	8000a5a <__udivmoddi4+0x282>
 8000868:	4463      	add	r3, ip
 800086a:	3802      	subs	r0, #2
 800086c:	1b9b      	subs	r3, r3, r6
 800086e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000872:	2100      	movs	r1, #0
 8000874:	b11d      	cbz	r5, 800087e <__udivmoddi4+0xa6>
 8000876:	40d3      	lsrs	r3, r2
 8000878:	2200      	movs	r2, #0
 800087a:	e9c5 3200 	strd	r3, r2, [r5]
 800087e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000882:	428b      	cmp	r3, r1
 8000884:	d905      	bls.n	8000892 <__udivmoddi4+0xba>
 8000886:	b10d      	cbz	r5, 800088c <__udivmoddi4+0xb4>
 8000888:	e9c5 0100 	strd	r0, r1, [r5]
 800088c:	2100      	movs	r1, #0
 800088e:	4608      	mov	r0, r1
 8000890:	e7f5      	b.n	800087e <__udivmoddi4+0xa6>
 8000892:	fab3 f183 	clz	r1, r3
 8000896:	2900      	cmp	r1, #0
 8000898:	d146      	bne.n	8000928 <__udivmoddi4+0x150>
 800089a:	42a3      	cmp	r3, r4
 800089c:	d302      	bcc.n	80008a4 <__udivmoddi4+0xcc>
 800089e:	4290      	cmp	r0, r2
 80008a0:	f0c0 80f0 	bcc.w	8000a84 <__udivmoddi4+0x2ac>
 80008a4:	1a86      	subs	r6, r0, r2
 80008a6:	eb64 0303 	sbc.w	r3, r4, r3
 80008aa:	2001      	movs	r0, #1
 80008ac:	2d00      	cmp	r5, #0
 80008ae:	d0e6      	beq.n	800087e <__udivmoddi4+0xa6>
 80008b0:	e9c5 6300 	strd	r6, r3, [r5]
 80008b4:	e7e3      	b.n	800087e <__udivmoddi4+0xa6>
 80008b6:	2a00      	cmp	r2, #0
 80008b8:	f040 8090 	bne.w	80009dc <__udivmoddi4+0x204>
 80008bc:	eba1 040c 	sub.w	r4, r1, ip
 80008c0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008c4:	fa1f f78c 	uxth.w	r7, ip
 80008c8:	2101      	movs	r1, #1
 80008ca:	fbb4 f6f8 	udiv	r6, r4, r8
 80008ce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80008d2:	fb08 4416 	mls	r4, r8, r6, r4
 80008d6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008da:	fb07 f006 	mul.w	r0, r7, r6
 80008de:	4298      	cmp	r0, r3
 80008e0:	d908      	bls.n	80008f4 <__udivmoddi4+0x11c>
 80008e2:	eb1c 0303 	adds.w	r3, ip, r3
 80008e6:	f106 34ff 	add.w	r4, r6, #4294967295
 80008ea:	d202      	bcs.n	80008f2 <__udivmoddi4+0x11a>
 80008ec:	4298      	cmp	r0, r3
 80008ee:	f200 80cd 	bhi.w	8000a8c <__udivmoddi4+0x2b4>
 80008f2:	4626      	mov	r6, r4
 80008f4:	1a1c      	subs	r4, r3, r0
 80008f6:	fa1f f38e 	uxth.w	r3, lr
 80008fa:	fbb4 f0f8 	udiv	r0, r4, r8
 80008fe:	fb08 4410 	mls	r4, r8, r0, r4
 8000902:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000906:	fb00 f707 	mul.w	r7, r0, r7
 800090a:	429f      	cmp	r7, r3
 800090c:	d908      	bls.n	8000920 <__udivmoddi4+0x148>
 800090e:	eb1c 0303 	adds.w	r3, ip, r3
 8000912:	f100 34ff 	add.w	r4, r0, #4294967295
 8000916:	d202      	bcs.n	800091e <__udivmoddi4+0x146>
 8000918:	429f      	cmp	r7, r3
 800091a:	f200 80b0 	bhi.w	8000a7e <__udivmoddi4+0x2a6>
 800091e:	4620      	mov	r0, r4
 8000920:	1bdb      	subs	r3, r3, r7
 8000922:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000926:	e7a5      	b.n	8000874 <__udivmoddi4+0x9c>
 8000928:	f1c1 0620 	rsb	r6, r1, #32
 800092c:	408b      	lsls	r3, r1
 800092e:	fa22 f706 	lsr.w	r7, r2, r6
 8000932:	431f      	orrs	r7, r3
 8000934:	fa20 fc06 	lsr.w	ip, r0, r6
 8000938:	fa04 f301 	lsl.w	r3, r4, r1
 800093c:	ea43 030c 	orr.w	r3, r3, ip
 8000940:	40f4      	lsrs	r4, r6
 8000942:	fa00 f801 	lsl.w	r8, r0, r1
 8000946:	0c38      	lsrs	r0, r7, #16
 8000948:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800094c:	fbb4 fef0 	udiv	lr, r4, r0
 8000950:	fa1f fc87 	uxth.w	ip, r7
 8000954:	fb00 441e 	mls	r4, r0, lr, r4
 8000958:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800095c:	fb0e f90c 	mul.w	r9, lr, ip
 8000960:	45a1      	cmp	r9, r4
 8000962:	fa02 f201 	lsl.w	r2, r2, r1
 8000966:	d90a      	bls.n	800097e <__udivmoddi4+0x1a6>
 8000968:	193c      	adds	r4, r7, r4
 800096a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800096e:	f080 8084 	bcs.w	8000a7a <__udivmoddi4+0x2a2>
 8000972:	45a1      	cmp	r9, r4
 8000974:	f240 8081 	bls.w	8000a7a <__udivmoddi4+0x2a2>
 8000978:	f1ae 0e02 	sub.w	lr, lr, #2
 800097c:	443c      	add	r4, r7
 800097e:	eba4 0409 	sub.w	r4, r4, r9
 8000982:	fa1f f983 	uxth.w	r9, r3
 8000986:	fbb4 f3f0 	udiv	r3, r4, r0
 800098a:	fb00 4413 	mls	r4, r0, r3, r4
 800098e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000992:	fb03 fc0c 	mul.w	ip, r3, ip
 8000996:	45a4      	cmp	ip, r4
 8000998:	d907      	bls.n	80009aa <__udivmoddi4+0x1d2>
 800099a:	193c      	adds	r4, r7, r4
 800099c:	f103 30ff 	add.w	r0, r3, #4294967295
 80009a0:	d267      	bcs.n	8000a72 <__udivmoddi4+0x29a>
 80009a2:	45a4      	cmp	ip, r4
 80009a4:	d965      	bls.n	8000a72 <__udivmoddi4+0x29a>
 80009a6:	3b02      	subs	r3, #2
 80009a8:	443c      	add	r4, r7
 80009aa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80009ae:	fba0 9302 	umull	r9, r3, r0, r2
 80009b2:	eba4 040c 	sub.w	r4, r4, ip
 80009b6:	429c      	cmp	r4, r3
 80009b8:	46ce      	mov	lr, r9
 80009ba:	469c      	mov	ip, r3
 80009bc:	d351      	bcc.n	8000a62 <__udivmoddi4+0x28a>
 80009be:	d04e      	beq.n	8000a5e <__udivmoddi4+0x286>
 80009c0:	b155      	cbz	r5, 80009d8 <__udivmoddi4+0x200>
 80009c2:	ebb8 030e 	subs.w	r3, r8, lr
 80009c6:	eb64 040c 	sbc.w	r4, r4, ip
 80009ca:	fa04 f606 	lsl.w	r6, r4, r6
 80009ce:	40cb      	lsrs	r3, r1
 80009d0:	431e      	orrs	r6, r3
 80009d2:	40cc      	lsrs	r4, r1
 80009d4:	e9c5 6400 	strd	r6, r4, [r5]
 80009d8:	2100      	movs	r1, #0
 80009da:	e750      	b.n	800087e <__udivmoddi4+0xa6>
 80009dc:	f1c2 0320 	rsb	r3, r2, #32
 80009e0:	fa20 f103 	lsr.w	r1, r0, r3
 80009e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80009e8:	fa24 f303 	lsr.w	r3, r4, r3
 80009ec:	4094      	lsls	r4, r2
 80009ee:	430c      	orrs	r4, r1
 80009f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80009f4:	fa00 fe02 	lsl.w	lr, r0, r2
 80009f8:	fa1f f78c 	uxth.w	r7, ip
 80009fc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000a00:	fb08 3110 	mls	r1, r8, r0, r3
 8000a04:	0c23      	lsrs	r3, r4, #16
 8000a06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a0a:	fb00 f107 	mul.w	r1, r0, r7
 8000a0e:	4299      	cmp	r1, r3
 8000a10:	d908      	bls.n	8000a24 <__udivmoddi4+0x24c>
 8000a12:	eb1c 0303 	adds.w	r3, ip, r3
 8000a16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000a1a:	d22c      	bcs.n	8000a76 <__udivmoddi4+0x29e>
 8000a1c:	4299      	cmp	r1, r3
 8000a1e:	d92a      	bls.n	8000a76 <__udivmoddi4+0x29e>
 8000a20:	3802      	subs	r0, #2
 8000a22:	4463      	add	r3, ip
 8000a24:	1a5b      	subs	r3, r3, r1
 8000a26:	b2a4      	uxth	r4, r4
 8000a28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000a2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000a30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a34:	fb01 f307 	mul.w	r3, r1, r7
 8000a38:	42a3      	cmp	r3, r4
 8000a3a:	d908      	bls.n	8000a4e <__udivmoddi4+0x276>
 8000a3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000a40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000a44:	d213      	bcs.n	8000a6e <__udivmoddi4+0x296>
 8000a46:	42a3      	cmp	r3, r4
 8000a48:	d911      	bls.n	8000a6e <__udivmoddi4+0x296>
 8000a4a:	3902      	subs	r1, #2
 8000a4c:	4464      	add	r4, ip
 8000a4e:	1ae4      	subs	r4, r4, r3
 8000a50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000a54:	e739      	b.n	80008ca <__udivmoddi4+0xf2>
 8000a56:	4604      	mov	r4, r0
 8000a58:	e6f0      	b.n	800083c <__udivmoddi4+0x64>
 8000a5a:	4608      	mov	r0, r1
 8000a5c:	e706      	b.n	800086c <__udivmoddi4+0x94>
 8000a5e:	45c8      	cmp	r8, r9
 8000a60:	d2ae      	bcs.n	80009c0 <__udivmoddi4+0x1e8>
 8000a62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000a66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000a6a:	3801      	subs	r0, #1
 8000a6c:	e7a8      	b.n	80009c0 <__udivmoddi4+0x1e8>
 8000a6e:	4631      	mov	r1, r6
 8000a70:	e7ed      	b.n	8000a4e <__udivmoddi4+0x276>
 8000a72:	4603      	mov	r3, r0
 8000a74:	e799      	b.n	80009aa <__udivmoddi4+0x1d2>
 8000a76:	4630      	mov	r0, r6
 8000a78:	e7d4      	b.n	8000a24 <__udivmoddi4+0x24c>
 8000a7a:	46d6      	mov	lr, sl
 8000a7c:	e77f      	b.n	800097e <__udivmoddi4+0x1a6>
 8000a7e:	4463      	add	r3, ip
 8000a80:	3802      	subs	r0, #2
 8000a82:	e74d      	b.n	8000920 <__udivmoddi4+0x148>
 8000a84:	4606      	mov	r6, r0
 8000a86:	4623      	mov	r3, r4
 8000a88:	4608      	mov	r0, r1
 8000a8a:	e70f      	b.n	80008ac <__udivmoddi4+0xd4>
 8000a8c:	3e02      	subs	r6, #2
 8000a8e:	4463      	add	r3, ip
 8000a90:	e730      	b.n	80008f4 <__udivmoddi4+0x11c>
 8000a92:	bf00      	nop

08000a94 <__aeabi_idiv0>:
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b082      	sub	sp, #8
 8000a9c:	af02      	add	r7, sp, #8
	/* USER CODE END FDCAN1_Init 0 */

	/* USER CODE BEGIN FDCAN1_Init 1 */

	/* USER CODE END FDCAN1_Init 1 */
	hfdcan1.Instance = FDCAN1;
 8000a9e:	4b43      	ldr	r3, [pc, #268]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000aa0:	4a43      	ldr	r2, [pc, #268]	@ (8000bb0 <MX_FDCAN1_Init+0x118>)
 8000aa2:	601a      	str	r2, [r3, #0]
	hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000aa4:	4b41      	ldr	r3, [pc, #260]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	609a      	str	r2, [r3, #8]
	hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000aaa:	4b40      	ldr	r3, [pc, #256]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	60da      	str	r2, [r3, #12]
	hfdcan1.Init.AutoRetransmission = DISABLE;
 8000ab0:	4b3e      	ldr	r3, [pc, #248]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	741a      	strb	r2, [r3, #16]
	hfdcan1.Init.TransmitPause = DISABLE;
 8000ab6:	4b3d      	ldr	r3, [pc, #244]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	745a      	strb	r2, [r3, #17]
	hfdcan1.Init.ProtocolException = DISABLE;
 8000abc:	4b3b      	ldr	r3, [pc, #236]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	749a      	strb	r2, [r3, #18]
	hfdcan1.Init.NominalPrescaler = 10;
 8000ac2:	4b3a      	ldr	r3, [pc, #232]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000ac4:	220a      	movs	r2, #10
 8000ac6:	615a      	str	r2, [r3, #20]
	hfdcan1.Init.NominalSyncJumpWidth = 8;
 8000ac8:	4b38      	ldr	r3, [pc, #224]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000aca:	2208      	movs	r2, #8
 8000acc:	619a      	str	r2, [r3, #24]
	hfdcan1.Init.NominalTimeSeg1 = 2;
 8000ace:	4b37      	ldr	r3, [pc, #220]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000ad0:	2202      	movs	r2, #2
 8000ad2:	61da      	str	r2, [r3, #28]
	hfdcan1.Init.NominalTimeSeg2 = 2;
 8000ad4:	4b35      	ldr	r3, [pc, #212]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000ad6:	2202      	movs	r2, #2
 8000ad8:	621a      	str	r2, [r3, #32]
	hfdcan1.Init.DataPrescaler = 1;
 8000ada:	4b34      	ldr	r3, [pc, #208]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000adc:	2201      	movs	r2, #1
 8000ade:	625a      	str	r2, [r3, #36]	@ 0x24
	hfdcan1.Init.DataSyncJumpWidth = 10;
 8000ae0:	4b32      	ldr	r3, [pc, #200]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000ae2:	220a      	movs	r2, #10
 8000ae4:	629a      	str	r2, [r3, #40]	@ 0x28
	hfdcan1.Init.DataTimeSeg1 = 2;
 8000ae6:	4b31      	ldr	r3, [pc, #196]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000ae8:	2202      	movs	r2, #2
 8000aea:	62da      	str	r2, [r3, #44]	@ 0x2c
	hfdcan1.Init.DataTimeSeg2 = 2;
 8000aec:	4b2f      	ldr	r3, [pc, #188]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000aee:	2202      	movs	r2, #2
 8000af0:	631a      	str	r2, [r3, #48]	@ 0x30
	hfdcan1.Init.MessageRAMOffset = 0;
 8000af2:	4b2e      	ldr	r3, [pc, #184]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	635a      	str	r2, [r3, #52]	@ 0x34
	hfdcan1.Init.StdFiltersNbr = 0;
 8000af8:	4b2c      	ldr	r3, [pc, #176]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	639a      	str	r2, [r3, #56]	@ 0x38
	hfdcan1.Init.ExtFiltersNbr = 1;
 8000afe:	4b2b      	ldr	r3, [pc, #172]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b00:	2201      	movs	r2, #1
 8000b02:	63da      	str	r2, [r3, #60]	@ 0x3c
	hfdcan1.Init.RxFifo0ElmtsNbr = 4;
 8000b04:	4b29      	ldr	r3, [pc, #164]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b06:	2204      	movs	r2, #4
 8000b08:	641a      	str	r2, [r3, #64]	@ 0x40
	hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000b0a:	4b28      	ldr	r3, [pc, #160]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b0c:	2204      	movs	r2, #4
 8000b0e:	645a      	str	r2, [r3, #68]	@ 0x44
	hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000b10:	4b26      	ldr	r3, [pc, #152]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	649a      	str	r2, [r3, #72]	@ 0x48
	hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000b16:	4b25      	ldr	r3, [pc, #148]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b18:	2204      	movs	r2, #4
 8000b1a:	64da      	str	r2, [r3, #76]	@ 0x4c
	hfdcan1.Init.RxBuffersNbr = 0;
 8000b1c:	4b23      	ldr	r3, [pc, #140]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	651a      	str	r2, [r3, #80]	@ 0x50
	hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000b22:	4b22      	ldr	r3, [pc, #136]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b24:	2204      	movs	r2, #4
 8000b26:	655a      	str	r2, [r3, #84]	@ 0x54
	hfdcan1.Init.TxEventsNbr = 0;
 8000b28:	4b20      	ldr	r3, [pc, #128]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	659a      	str	r2, [r3, #88]	@ 0x58
	hfdcan1.Init.TxBuffersNbr = 0;
 8000b2e:	4b1f      	ldr	r3, [pc, #124]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	65da      	str	r2, [r3, #92]	@ 0x5c
	hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 8000b34:	4b1d      	ldr	r3, [pc, #116]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b36:	2201      	movs	r2, #1
 8000b38:	661a      	str	r2, [r3, #96]	@ 0x60
	hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000b3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	665a      	str	r2, [r3, #100]	@ 0x64
	hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000b40:	4b1a      	ldr	r3, [pc, #104]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b42:	2204      	movs	r2, #4
 8000b44:	669a      	str	r2, [r3, #104]	@ 0x68
	if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000b46:	4819      	ldr	r0, [pc, #100]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b48:	f003 f876 	bl	8003c38 <HAL_FDCAN_Init>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d001      	beq.n	8000b56 <MX_FDCAN1_Init+0xbe>
	{
		Error_Handler();
 8000b52:	f000 fe5d 	bl	8001810 <Error_Handler>
	}
	/* USER CODE BEGIN FDCAN1_Init 2 */
//配置RX滤波
	hfdcan1_RX_Filter.IdType = FDCAN_EXTENDED_ID;       //标准 IDFDCAN_STANDARD_ID
 8000b56:	4b17      	ldr	r3, [pc, #92]	@ (8000bb4 <MX_FDCAN1_Init+0x11c>)
 8000b58:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b5c:	601a      	str	r2, [r3, #0]
	hfdcan1_RX_Filter.FilterIndex = 0;                           //滤波器索�????????
 8000b5e:	4b15      	ldr	r3, [pc, #84]	@ (8000bb4 <MX_FDCAN1_Init+0x11c>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	605a      	str	r2, [r3, #4]
	hfdcan1_RX_Filter.FilterType = FDCAN_FILTER_MASK;            //滤波器类�????????
 8000b64:	4b13      	ldr	r3, [pc, #76]	@ (8000bb4 <MX_FDCAN1_Init+0x11c>)
 8000b66:	2202      	movs	r2, #2
 8000b68:	609a      	str	r2, [r3, #8]
	hfdcan1_RX_Filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0; //过滤�????????0关联到FIFO0
 8000b6a:	4b12      	ldr	r3, [pc, #72]	@ (8000bb4 <MX_FDCAN1_Init+0x11c>)
 8000b6c:	2201      	movs	r2, #1
 8000b6e:	60da      	str	r2, [r3, #12]
	hfdcan1_RX_Filter.FilterID1 = 0x000;                               //32位ID
 8000b70:	4b10      	ldr	r3, [pc, #64]	@ (8000bb4 <MX_FDCAN1_Init+0x11c>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	611a      	str	r2, [r3, #16]
	hfdcan1_RX_Filter.FilterID2 = 0x000; //如果FDCAN配置为传统模式的话，这里�????????32位掩�????????
 8000b76:	4b0f      	ldr	r3, [pc, #60]	@ (8000bb4 <MX_FDCAN1_Init+0x11c>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	615a      	str	r2, [r3, #20]
	HAL_FDCAN_ConfigFilter(&hfdcan1, &hfdcan1_RX_Filter);               //滤波器初始化
 8000b7c:	490d      	ldr	r1, [pc, #52]	@ (8000bb4 <MX_FDCAN1_Init+0x11c>)
 8000b7e:	480b      	ldr	r0, [pc, #44]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b80:	f003 fa38 	bl	8003ff4 <HAL_FDCAN_ConfigFilter>
	HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT, ENABLE,
 8000b84:	2301      	movs	r3, #1
 8000b86:	9300      	str	r3, [sp, #0]
 8000b88:	2301      	movs	r3, #1
 8000b8a:	2202      	movs	r2, #2
 8000b8c:	2102      	movs	r1, #2
 8000b8e:	4807      	ldr	r0, [pc, #28]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b90:	f003 faa6 	bl	80040e0 <HAL_FDCAN_ConfigGlobalFilter>
			ENABLE);
	HAL_FDCAN_Start(&hfdcan1);                               //�???启FDCAN
 8000b94:	4805      	ldr	r0, [pc, #20]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000b96:	f003 fad0 	bl	800413a <HAL_FDCAN_Start>
	HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	2101      	movs	r1, #1
 8000b9e:	4803      	ldr	r0, [pc, #12]	@ (8000bac <MX_FDCAN1_Init+0x114>)
 8000ba0:	f003 fcbe 	bl	8004520 <HAL_FDCAN_ActivateNotification>
	/* USER CODE END FDCAN1_Init 2 */

}
 8000ba4:	bf00      	nop
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	240002c4 	.word	0x240002c4
 8000bb0:	4000a000 	.word	0x4000a000
 8000bb4:	24000254 	.word	0x24000254

08000bb8 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef *fdcanHandle)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b0b8      	sub	sp, #224	@ 0xe0
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct =
 8000bc0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	601a      	str	r2, [r3, #0]
 8000bc8:	605a      	str	r2, [r3, #4]
 8000bca:	609a      	str	r2, [r3, #8]
 8000bcc:	60da      	str	r2, [r3, #12]
 8000bce:	611a      	str	r2, [r3, #16]
	{ 0 };
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct =
 8000bd0:	f107 0310 	add.w	r3, r7, #16
 8000bd4:	22b8      	movs	r2, #184	@ 0xb8
 8000bd6:	2100      	movs	r1, #0
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f00f fa5a 	bl	8010092 <memset>
	{ 0 };
	if (fdcanHandle->Instance == FDCAN1)
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	4a2a      	ldr	r2, [pc, #168]	@ (8000c8c <HAL_FDCAN_MspInit+0xd4>)
 8000be4:	4293      	cmp	r3, r2
 8000be6:	d14c      	bne.n	8000c82 <HAL_FDCAN_MspInit+0xca>

		/* USER CODE END FDCAN1_MspInit 0 */

		/** Initializes the peripherals clock
		 */
		PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000be8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000bec:	f04f 0300 	mov.w	r3, #0
 8000bf0:	e9c7 2304 	strd	r2, r3, [r7, #16]
		PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	67fb      	str	r3, [r7, #124]	@ 0x7c
		if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bf8:	f107 0310 	add.w	r3, r7, #16
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f005 fb4d 	bl	800629c <HAL_RCCEx_PeriphCLKConfig>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d001      	beq.n	8000c0c <HAL_FDCAN_MspInit+0x54>
		{
			Error_Handler();
 8000c08:	f000 fe02 	bl	8001810 <Error_Handler>
		}

		/* FDCAN1 clock enable */
		__HAL_RCC_FDCAN_CLK_ENABLE();
 8000c0c:	4b20      	ldr	r3, [pc, #128]	@ (8000c90 <HAL_FDCAN_MspInit+0xd8>)
 8000c0e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000c12:	4a1f      	ldr	r2, [pc, #124]	@ (8000c90 <HAL_FDCAN_MspInit+0xd8>)
 8000c14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c18:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000c1c:	4b1c      	ldr	r3, [pc, #112]	@ (8000c90 <HAL_FDCAN_MspInit+0xd8>)
 8000c1e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000c22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000c26:	60fb      	str	r3, [r7, #12]
 8000c28:	68fb      	ldr	r3, [r7, #12]

		__HAL_RCC_GPIOD_CLK_ENABLE();
 8000c2a:	4b19      	ldr	r3, [pc, #100]	@ (8000c90 <HAL_FDCAN_MspInit+0xd8>)
 8000c2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c30:	4a17      	ldr	r2, [pc, #92]	@ (8000c90 <HAL_FDCAN_MspInit+0xd8>)
 8000c32:	f043 0308 	orr.w	r3, r3, #8
 8000c36:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c3a:	4b15      	ldr	r3, [pc, #84]	@ (8000c90 <HAL_FDCAN_MspInit+0xd8>)
 8000c3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c40:	f003 0308 	and.w	r3, r3, #8
 8000c44:	60bb      	str	r3, [r7, #8]
 8000c46:	68bb      	ldr	r3, [r7, #8]
		/**FDCAN1 GPIO Configuration
		 PD0     ------> FDCAN1_RX
		 PD1     ------> FDCAN1_TX
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8000c48:	2303      	movs	r3, #3
 8000c4a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c54:	2300      	movs	r3, #0
 8000c56:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
		GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000c60:	2309      	movs	r3, #9
 8000c62:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
		HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c66:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4809      	ldr	r0, [pc, #36]	@ (8000c94 <HAL_FDCAN_MspInit+0xdc>)
 8000c6e:	f004 f9cd 	bl	800500c <HAL_GPIO_Init>

		/* FDCAN1 interrupt Init */
		HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 2, 0);
 8000c72:	2200      	movs	r2, #0
 8000c74:	2102      	movs	r1, #2
 8000c76:	2013      	movs	r0, #19
 8000c78:	f002 f9cd 	bl	8003016 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000c7c:	2013      	movs	r0, #19
 8000c7e:	f002 f9e4 	bl	800304a <HAL_NVIC_EnableIRQ>
		/* USER CODE BEGIN FDCAN1_MspInit 1 */

		/* USER CODE END FDCAN1_MspInit 1 */
	}
}
 8000c82:	bf00      	nop
 8000c84:	37e0      	adds	r7, #224	@ 0xe0
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	4000a000 	.word	0x4000a000
 8000c90:	58024400 	.word	0x58024400
 8000c94:	58020c00 	.word	0x58020c00

08000c98 <FDCAN_Send_Msg>:
	}
}

/* USER CODE BEGIN 1 */
void FDCAN_Send_Msg(uint8_t *msg, uint32_t len)
{
 8000c98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000c9c:	b087      	sub	sp, #28
 8000c9e:	af00      	add	r7, sp, #0
 8000ca0:	6078      	str	r0, [r7, #4]
 8000ca2:	6039      	str	r1, [r7, #0]
 8000ca4:	466b      	mov	r3, sp
 8000ca6:	461e      	mov	r6, r3
	uint8_t i = 0, j = 0, k = 0, l = 0, packNum = 0;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	75fb      	strb	r3, [r7, #23]
 8000cac:	2300      	movs	r3, #0
 8000cae:	753b      	strb	r3, [r7, #20]
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	74fb      	strb	r3, [r7, #19]
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	75bb      	strb	r3, [r7, #22]
 8000cb8:	2300      	movs	r3, #0
 8000cba:	757b      	strb	r3, [r7, #21]
	uint8_t TxData[len];
 8000cbc:	6839      	ldr	r1, [r7, #0]
 8000cbe:	460b      	mov	r3, r1
 8000cc0:	3b01      	subs	r3, #1
 8000cc2:	60fb      	str	r3, [r7, #12]
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	4688      	mov	r8, r1
 8000cc8:	4699      	mov	r9, r3
 8000cca:	f04f 0200 	mov.w	r2, #0
 8000cce:	f04f 0300 	mov.w	r3, #0
 8000cd2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000cd6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000cda:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000cde:	2300      	movs	r3, #0
 8000ce0:	460c      	mov	r4, r1
 8000ce2:	461d      	mov	r5, r3
 8000ce4:	f04f 0200 	mov.w	r2, #0
 8000ce8:	f04f 0300 	mov.w	r3, #0
 8000cec:	00eb      	lsls	r3, r5, #3
 8000cee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000cf2:	00e2      	lsls	r2, r4, #3
 8000cf4:	1dcb      	adds	r3, r1, #7
 8000cf6:	08db      	lsrs	r3, r3, #3
 8000cf8:	00db      	lsls	r3, r3, #3
 8000cfa:	ebad 0d03 	sub.w	sp, sp, r3
 8000cfe:	466b      	mov	r3, sp
 8000d00:	3300      	adds	r3, #0
 8000d02:	60bb      	str	r3, [r7, #8]
	j = len - 2;
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	b2db      	uxtb	r3, r3
 8000d08:	3b02      	subs	r3, #2
 8000d0a:	753b      	strb	r3, [r7, #20]
	// 除去ID地址和功能码后的数据长度
	TxData[0] = msg[1];
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	785a      	ldrb	r2, [r3, #1]
 8000d10:	68bb      	ldr	r3, [r7, #8]
 8000d12:	701a      	strb	r2, [r3, #0]
	// 发�?�数�????????
	while (i < j)
 8000d14:	e062      	b.n	8000ddc <FDCAN_Send_Msg+0x144>
	{
		// 数据个数
		k = j - i;
 8000d16:	7d3a      	ldrb	r2, [r7, #20]
 8000d18:	7dfb      	ldrb	r3, [r7, #23]
 8000d1a:	1ad3      	subs	r3, r2, r3
 8000d1c:	74fb      	strb	r3, [r7, #19]
		fdcan_TxHeader.Identifier = ((uint32_t) msg[0] << 8)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	021a      	lsls	r2, r3, #8
				| (uint32_t) packNum;  //32位ID   0x00
 8000d24:	7d7b      	ldrb	r3, [r7, #21]
 8000d26:	4313      	orrs	r3, r2
		fdcan_TxHeader.Identifier = ((uint32_t) msg[0] << 8)
 8000d28:	4a31      	ldr	r2, [pc, #196]	@ (8000df0 <FDCAN_Send_Msg+0x158>)
 8000d2a:	6013      	str	r3, [r2, #0]
		fdcan_TxHeader.IdType = FDCAN_EXTENDED_ID;      //ID   FDCAN_STANDARD_ID
 8000d2c:	4b30      	ldr	r3, [pc, #192]	@ (8000df0 <FDCAN_Send_Msg+0x158>)
 8000d2e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d32:	605a      	str	r2, [r3, #4]
		fdcan_TxHeader.TxFrameType = FDCAN_DATA_FRAME;             //数据�????????
 8000d34:	4b2e      	ldr	r3, [pc, #184]	@ (8000df0 <FDCAN_Send_Msg+0x158>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	609a      	str	r2, [r3, #8]
		//    fdcan_TxHeader.DataLength=len;              //数据长度
		fdcan_TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000d3a:	4b2d      	ldr	r3, [pc, #180]	@ (8000df0 <FDCAN_Send_Msg+0x158>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	611a      	str	r2, [r3, #16]
		fdcan_TxHeader.BitRateSwitch = FDCAN_BRS_OFF;               //关闭速率切换
 8000d40:	4b2b      	ldr	r3, [pc, #172]	@ (8000df0 <FDCAN_Send_Msg+0x158>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	615a      	str	r2, [r3, #20]
		fdcan_TxHeader.FDFormat = FDCAN_CLASSIC_CAN;                //传统的CAN模式
 8000d46:	4b2a      	ldr	r3, [pc, #168]	@ (8000df0 <FDCAN_Send_Msg+0x158>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	619a      	str	r2, [r3, #24]
		fdcan_TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;  //无发送事�????????
 8000d4c:	4b28      	ldr	r3, [pc, #160]	@ (8000df0 <FDCAN_Send_Msg+0x158>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	61da      	str	r2, [r3, #28]
		fdcan_TxHeader.MessageMarker = 0;
 8000d52:	4b27      	ldr	r3, [pc, #156]	@ (8000df0 <FDCAN_Send_Msg+0x158>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	621a      	str	r2, [r3, #32]
		//小于8字节命令
		if (k < 8)
 8000d58:	7cfb      	ldrb	r3, [r7, #19]
 8000d5a:	2b07      	cmp	r3, #7
 8000d5c:	d81b      	bhi.n	8000d96 <FDCAN_Send_Msg+0xfe>
		{
			for (l = 0; l < k; l++, i++)
 8000d5e:	2300      	movs	r3, #0
 8000d60:	75bb      	strb	r3, [r7, #22]
 8000d62:	e00e      	b.n	8000d82 <FDCAN_Send_Msg+0xea>
			{
				TxData[l + 1] = msg[i + 2];
 8000d64:	7dfb      	ldrb	r3, [r7, #23]
 8000d66:	3302      	adds	r3, #2
 8000d68:	687a      	ldr	r2, [r7, #4]
 8000d6a:	441a      	add	r2, r3
 8000d6c:	7dbb      	ldrb	r3, [r7, #22]
 8000d6e:	3301      	adds	r3, #1
 8000d70:	7811      	ldrb	r1, [r2, #0]
 8000d72:	68ba      	ldr	r2, [r7, #8]
 8000d74:	54d1      	strb	r1, [r2, r3]
			for (l = 0; l < k; l++, i++)
 8000d76:	7dbb      	ldrb	r3, [r7, #22]
 8000d78:	3301      	adds	r3, #1
 8000d7a:	75bb      	strb	r3, [r7, #22]
 8000d7c:	7dfb      	ldrb	r3, [r7, #23]
 8000d7e:	3301      	adds	r3, #1
 8000d80:	75fb      	strb	r3, [r7, #23]
 8000d82:	7dba      	ldrb	r2, [r7, #22]
 8000d84:	7cfb      	ldrb	r3, [r7, #19]
 8000d86:	429a      	cmp	r2, r3
 8000d88:	d3ec      	bcc.n	8000d64 <FDCAN_Send_Msg+0xcc>
			}
			fdcan_TxHeader.DataLength = k + 1;
 8000d8a:	7cfb      	ldrb	r3, [r7, #19]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	461a      	mov	r2, r3
 8000d90:	4b17      	ldr	r3, [pc, #92]	@ (8000df0 <FDCAN_Send_Msg+0x158>)
 8000d92:	60da      	str	r2, [r3, #12]
 8000d94:	e017      	b.n	8000dc6 <FDCAN_Send_Msg+0x12e>
		}
		// 大于8字节命令，分包发送，每包数据�????????多发�????????8个字�????????
		else
		{
			for (l = 0; l < 7; l++, i++)
 8000d96:	2300      	movs	r3, #0
 8000d98:	75bb      	strb	r3, [r7, #22]
 8000d9a:	e00e      	b.n	8000dba <FDCAN_Send_Msg+0x122>
			{
				TxData[l + 1] = msg[i + 2];
 8000d9c:	7dfb      	ldrb	r3, [r7, #23]
 8000d9e:	3302      	adds	r3, #2
 8000da0:	687a      	ldr	r2, [r7, #4]
 8000da2:	441a      	add	r2, r3
 8000da4:	7dbb      	ldrb	r3, [r7, #22]
 8000da6:	3301      	adds	r3, #1
 8000da8:	7811      	ldrb	r1, [r2, #0]
 8000daa:	68ba      	ldr	r2, [r7, #8]
 8000dac:	54d1      	strb	r1, [r2, r3]
			for (l = 0; l < 7; l++, i++)
 8000dae:	7dbb      	ldrb	r3, [r7, #22]
 8000db0:	3301      	adds	r3, #1
 8000db2:	75bb      	strb	r3, [r7, #22]
 8000db4:	7dfb      	ldrb	r3, [r7, #23]
 8000db6:	3301      	adds	r3, #1
 8000db8:	75fb      	strb	r3, [r7, #23]
 8000dba:	7dbb      	ldrb	r3, [r7, #22]
 8000dbc:	2b06      	cmp	r3, #6
 8000dbe:	d9ed      	bls.n	8000d9c <FDCAN_Send_Msg+0x104>
			}
			fdcan_TxHeader.DataLength = 8;
 8000dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8000df0 <FDCAN_Send_Msg+0x158>)
 8000dc2:	2208      	movs	r2, #8
 8000dc4:	60da      	str	r2, [r3, #12]
		}

		// 发�?�数�??????
		HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &fdcan_TxHeader, TxData);
 8000dc6:	68ba      	ldr	r2, [r7, #8]
 8000dc8:	4909      	ldr	r1, [pc, #36]	@ (8000df0 <FDCAN_Send_Msg+0x158>)
 8000dca:	480a      	ldr	r0, [pc, #40]	@ (8000df4 <FDCAN_Send_Msg+0x15c>)
 8000dcc:	f003 f9e0 	bl	8004190 <HAL_FDCAN_AddMessageToTxFifoQ>
		HAL_Delay(5);  //发第二帧数据的关键，若无延时，不发第二帧数据
 8000dd0:	2005      	movs	r0, #5
 8000dd2:	f002 f821 	bl	8002e18 <HAL_Delay>
		// 记录发�?�的第几包的数据
		++packNum;
 8000dd6:	7d7b      	ldrb	r3, [r7, #21]
 8000dd8:	3301      	adds	r3, #1
 8000dda:	757b      	strb	r3, [r7, #21]
	while (i < j)
 8000ddc:	7dfa      	ldrb	r2, [r7, #23]
 8000dde:	7d3b      	ldrb	r3, [r7, #20]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d398      	bcc.n	8000d16 <FDCAN_Send_Msg+0x7e>
 8000de4:	46b5      	mov	sp, r6
	}
}
 8000de6:	bf00      	nop
 8000de8:	371c      	adds	r7, #28
 8000dea:	46bd      	mov	sp, r7
 8000dec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000df0:	24000274 	.word	0x24000274
 8000df4:	240002c4 	.word	0x240002c4

08000df8 <HAL_FDCAN_RxFifo0Callback>:
bool Top_Data = false;
// 允许查询状态标志位
extern bool Call_Flag;

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
 8000e00:	6039      	str	r1, [r7, #0]
//	提取FIFO中的数据,
	HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &fdcan_RxHeader, rxdata);
 8000e02:	4b34      	ldr	r3, [pc, #208]	@ (8000ed4 <HAL_FDCAN_RxFifo0Callback+0xdc>)
 8000e04:	4a34      	ldr	r2, [pc, #208]	@ (8000ed8 <HAL_FDCAN_RxFifo0Callback+0xe0>)
 8000e06:	2140      	movs	r1, #64	@ 0x40
 8000e08:	4834      	ldr	r0, [pc, #208]	@ (8000edc <HAL_FDCAN_RxFifo0Callback+0xe4>)
 8000e0a:	f003 fa1d 	bl	8004248 <HAL_FDCAN_GetRxMessage>
	if (Call_Flag == true)
 8000e0e:	4b34      	ldr	r3, [pc, #208]	@ (8000ee0 <HAL_FDCAN_RxFifo0Callback+0xe8>)
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d054      	beq.n	8000ec0 <HAL_FDCAN_RxFifo0Callback+0xc8>
	{
//	底盘步进电机帧头
		if (fdcan_RxHeader.Identifier / 256 == 2)
 8000e16:	4b30      	ldr	r3, [pc, #192]	@ (8000ed8 <HAL_FDCAN_RxFifo0Callback+0xe0>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8000e1e:	2bff      	cmp	r3, #255	@ 0xff
 8000e20:	d824      	bhi.n	8000e6c <HAL_FDCAN_RxFifo0Callback+0x74>
		{
			if (RxState == 0)
 8000e22:	4b30      	ldr	r3, [pc, #192]	@ (8000ee4 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d106      	bne.n	8000e38 <HAL_FDCAN_RxFifo0Callback+0x40>
			{
				if (rxdata[0] == 0xFD)
 8000e2a:	4b2a      	ldr	r3, [pc, #168]	@ (8000ed4 <HAL_FDCAN_RxFifo0Callback+0xdc>)
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	2bfd      	cmp	r3, #253	@ 0xfd
 8000e30:	d102      	bne.n	8000e38 <HAL_FDCAN_RxFifo0Callback+0x40>
				{
					RxState = 1;
 8000e32:	4b2c      	ldr	r3, [pc, #176]	@ (8000ee4 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000e34:	2201      	movs	r2, #1
 8000e36:	701a      	strb	r2, [r3, #0]
				}
			}
			if (RxState == 1)
 8000e38:	4b2a      	ldr	r3, [pc, #168]	@ (8000ee4 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000e3a:	781b      	ldrb	r3, [r3, #0]
 8000e3c:	2b01      	cmp	r3, #1
 8000e3e:	d106      	bne.n	8000e4e <HAL_FDCAN_RxFifo0Callback+0x56>
			{
				if (rxdata[1] == 0x9F)
 8000e40:	4b24      	ldr	r3, [pc, #144]	@ (8000ed4 <HAL_FDCAN_RxFifo0Callback+0xdc>)
 8000e42:	785b      	ldrb	r3, [r3, #1]
 8000e44:	2b9f      	cmp	r3, #159	@ 0x9f
 8000e46:	d102      	bne.n	8000e4e <HAL_FDCAN_RxFifo0Callback+0x56>
				{
					RxState = 2;
 8000e48:	4b26      	ldr	r3, [pc, #152]	@ (8000ee4 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000e4a:	2202      	movs	r2, #2
 8000e4c:	701a      	strb	r2, [r3, #0]
				}
			}
			if (RxState == 2)
 8000e4e:	4b25      	ldr	r3, [pc, #148]	@ (8000ee4 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	2b02      	cmp	r3, #2
 8000e54:	d134      	bne.n	8000ec0 <HAL_FDCAN_RxFifo0Callback+0xc8>
			{
				if (rxdata[2] == 0x6B)
 8000e56:	4b1f      	ldr	r3, [pc, #124]	@ (8000ed4 <HAL_FDCAN_RxFifo0Callback+0xdc>)
 8000e58:	789b      	ldrb	r3, [r3, #2]
 8000e5a:	2b6b      	cmp	r3, #107	@ 0x6b
 8000e5c:	d130      	bne.n	8000ec0 <HAL_FDCAN_RxFifo0Callback+0xc8>
				{
//				到位数据接收完毕，底盘步进确认到位
					Base_Data = true;
 8000e5e:	4b22      	ldr	r3, [pc, #136]	@ (8000ee8 <HAL_FDCAN_RxFifo0Callback+0xf0>)
 8000e60:	2201      	movs	r2, #1
 8000e62:	701a      	strb	r2, [r3, #0]
					RxState = 0;
 8000e64:	4b1f      	ldr	r3, [pc, #124]	@ (8000ee4 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	701a      	strb	r2, [r3, #0]
 8000e6a:	e029      	b.n	8000ec0 <HAL_FDCAN_RxFifo0Callback+0xc8>
				}
			}
		}
//	升降步进电机帧头
		else if (fdcan_RxHeader.Identifier / 256 == 5)
 8000e6c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ed8 <HAL_FDCAN_RxFifo0Callback+0xe0>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	f5a3 63a0 	sub.w	r3, r3, #1280	@ 0x500
 8000e74:	2bff      	cmp	r3, #255	@ 0xff
 8000e76:	d823      	bhi.n	8000ec0 <HAL_FDCAN_RxFifo0Callback+0xc8>
		{
			if (RxState == 0)
 8000e78:	4b1a      	ldr	r3, [pc, #104]	@ (8000ee4 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d106      	bne.n	8000e8e <HAL_FDCAN_RxFifo0Callback+0x96>
			{
				if (rxdata[0] == 0xFD)
 8000e80:	4b14      	ldr	r3, [pc, #80]	@ (8000ed4 <HAL_FDCAN_RxFifo0Callback+0xdc>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	2bfd      	cmp	r3, #253	@ 0xfd
 8000e86:	d102      	bne.n	8000e8e <HAL_FDCAN_RxFifo0Callback+0x96>
				{
					RxState = 1;
 8000e88:	4b16      	ldr	r3, [pc, #88]	@ (8000ee4 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	701a      	strb	r2, [r3, #0]
				}
			}
			if (RxState == 1)
 8000e8e:	4b15      	ldr	r3, [pc, #84]	@ (8000ee4 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	2b01      	cmp	r3, #1
 8000e94:	d106      	bne.n	8000ea4 <HAL_FDCAN_RxFifo0Callback+0xac>
			{
				if (rxdata[1] == 0x9F)
 8000e96:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed4 <HAL_FDCAN_RxFifo0Callback+0xdc>)
 8000e98:	785b      	ldrb	r3, [r3, #1]
 8000e9a:	2b9f      	cmp	r3, #159	@ 0x9f
 8000e9c:	d102      	bne.n	8000ea4 <HAL_FDCAN_RxFifo0Callback+0xac>
				{
					RxState = 2;
 8000e9e:	4b11      	ldr	r3, [pc, #68]	@ (8000ee4 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000ea0:	2202      	movs	r2, #2
 8000ea2:	701a      	strb	r2, [r3, #0]
				}
			}
			if (RxState == 2)
 8000ea4:	4b0f      	ldr	r3, [pc, #60]	@ (8000ee4 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	2b02      	cmp	r3, #2
 8000eaa:	d109      	bne.n	8000ec0 <HAL_FDCAN_RxFifo0Callback+0xc8>
			{
				if (rxdata[2] == 0x6B)
 8000eac:	4b09      	ldr	r3, [pc, #36]	@ (8000ed4 <HAL_FDCAN_RxFifo0Callback+0xdc>)
 8000eae:	789b      	ldrb	r3, [r3, #2]
 8000eb0:	2b6b      	cmp	r3, #107	@ 0x6b
 8000eb2:	d105      	bne.n	8000ec0 <HAL_FDCAN_RxFifo0Callback+0xc8>
				{
//				到位数据接收完毕，升降步进确认到位
					Top_Data = true;
 8000eb4:	4b0d      	ldr	r3, [pc, #52]	@ (8000eec <HAL_FDCAN_RxFifo0Callback+0xf4>)
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	701a      	strb	r2, [r3, #0]
					RxState = 0;
 8000eba:	4b0a      	ldr	r3, [pc, #40]	@ (8000ee4 <HAL_FDCAN_RxFifo0Callback+0xec>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
	HAL_FDCAN_ActivateNotification(hfdcan,
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	2101      	movs	r1, #1
 8000ec4:	6878      	ldr	r0, [r7, #4]
 8000ec6:	f003 fb2b 	bl	8004520 <HAL_FDCAN_ActivateNotification>
	FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
}
 8000eca:	bf00      	nop
 8000ecc:	3708      	adds	r7, #8
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	24000364 	.word	0x24000364
 8000ed8:	24000298 	.word	0x24000298
 8000edc:	240002c4 	.word	0x240002c4
 8000ee0:	24000c2a 	.word	0x24000c2a
 8000ee4:	2400036c 	.word	0x2400036c
 8000ee8:	2400036d 	.word	0x2400036d
 8000eec:	2400036e 	.word	0x2400036e

08000ef0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b087      	sub	sp, #28
 8000ef4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ef6:	4b30      	ldr	r3, [pc, #192]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000ef8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000efc:	4a2e      	ldr	r2, [pc, #184]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000efe:	f043 0310 	orr.w	r3, r3, #16
 8000f02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f06:	4b2c      	ldr	r3, [pc, #176]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f0c:	f003 0310 	and.w	r3, r3, #16
 8000f10:	617b      	str	r3, [r7, #20]
 8000f12:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f14:	4b28      	ldr	r3, [pc, #160]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f1a:	4a27      	ldr	r2, [pc, #156]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f1c:	f043 0304 	orr.w	r3, r3, #4
 8000f20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f24:	4b24      	ldr	r3, [pc, #144]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f2a:	f003 0304 	and.w	r3, r3, #4
 8000f2e:	613b      	str	r3, [r7, #16]
 8000f30:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f32:	4b21      	ldr	r3, [pc, #132]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f38:	4a1f      	ldr	r2, [pc, #124]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f3e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f42:	4b1d      	ldr	r3, [pc, #116]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f4c:	60fb      	str	r3, [r7, #12]
 8000f4e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f50:	4b19      	ldr	r3, [pc, #100]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f56:	4a18      	ldr	r2, [pc, #96]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f58:	f043 0301 	orr.w	r3, r3, #1
 8000f5c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f60:	4b15      	ldr	r3, [pc, #84]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f66:	f003 0301 	and.w	r3, r3, #1
 8000f6a:	60bb      	str	r3, [r7, #8]
 8000f6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f6e:	4b12      	ldr	r3, [pc, #72]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f74:	4a10      	ldr	r2, [pc, #64]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f76:	f043 0302 	orr.w	r3, r3, #2
 8000f7a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f84:	f003 0302 	and.w	r3, r3, #2
 8000f88:	607b      	str	r3, [r7, #4]
 8000f8a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f8c:	4b0a      	ldr	r3, [pc, #40]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f92:	4a09      	ldr	r2, [pc, #36]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f94:	f043 0308 	orr.w	r3, r3, #8
 8000f98:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f9c:	4b06      	ldr	r3, [pc, #24]	@ (8000fb8 <MX_GPIO_Init+0xc8>)
 8000f9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fa2:	f003 0308 	and.w	r3, r3, #8
 8000fa6:	603b      	str	r3, [r7, #0]
 8000fa8:	683b      	ldr	r3, [r7, #0]

}
 8000faa:	bf00      	nop
 8000fac:	371c      	adds	r7, #28
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop
 8000fb8:	58024400 	.word	0x58024400

08000fbc <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */

	/* USER CODE END 1 */

	/* MPU Configuration--------------------------------------------------------*/
	MPU_Config();
 8000fc2:	f000 fbf9 	bl	80017b8 <MPU_Config>

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000fc6:	f001 fe95 	bl	8002cf4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000fca:	f000 f9db 	bl	8001384 <SystemClock_Config>
	// USART10 用于Action串口转发,暂时使用无线串口将数据转发到主机
	// TODO:根据通信质量的稳定性决定是否要更换为有线USB转TTL
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000fce:	f7ff ff8f 	bl	8000ef0 <MX_GPIO_Init>
	MX_FDCAN1_Init();
 8000fd2:	f7ff fd61 	bl	8000a98 <MX_FDCAN1_Init>
	MX_UART4_Init();
 8000fd6:	f000 ffe1 	bl	8001f9c <MX_UART4_Init>
	MX_UART5_Init();
 8000fda:	f001 f82b 	bl	8002034 <MX_UART5_Init>
	MX_UART9_Init();
 8000fde:	f001 f90d 	bl	80021fc <MX_UART9_Init>
	MX_USART6_UART_Init();
 8000fe2:	f001 fa29 	bl	8002438 <MX_USART6_UART_Init>
	MX_USART10_UART_Init();
 8000fe6:	f001 fa73 	bl	80024d0 <MX_USART10_UART_Init>
	MX_TIM2_Init();
 8000fea:	f000 fe17 	bl	8001c1c <MX_TIM2_Init>
	MX_USART3_UART_Init();
 8000fee:	f001 f9d7 	bl	80023a0 <MX_USART3_UART_Init>
	MX_UART7_Init();
 8000ff2:	f001 f86b 	bl	80020cc <MX_UART7_Init>
	MX_UART8_Init();
 8000ff6:	f001 f8b5 	bl	8002164 <MX_UART8_Init>
	MX_TIM3_Init();
 8000ffa:	f000 fe5d 	bl	8001cb8 <MX_TIM3_Init>
	MX_TIM5_Init();
 8000ffe:	f000 feab 	bl	8001d58 <MX_TIM5_Init>
	MX_USART2_UART_Init();
 8001002:	f001 f947 	bl	8002294 <MX_USART2_UART_Init>
	MX_TIM12_Init();
 8001006:	f000 fef7 	bl	8001df8 <MX_TIM12_Init>
	/* USER CODE BEGIN 2 */

//	清除定时器初始化过程中的更新中断标志
	__HAL_TIM_CLEAR_IT(&htim2, TIM_IT_UPDATE);
 800100a:	4bbf      	ldr	r3, [pc, #764]	@ (8001308 <main+0x34c>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	f06f 0201 	mvn.w	r2, #1
 8001012:	611a      	str	r2, [r3, #16]
//	使能定时器中断
	HAL_TIM_Base_Start_IT(&htim2);
 8001014:	48bc      	ldr	r0, [pc, #752]	@ (8001308 <main+0x34c>)
 8001016:	f006 ff5b 	bl	8007ed0 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim5);
 800101a:	48bc      	ldr	r0, [pc, #752]	@ (800130c <main+0x350>)
 800101c:	f006 ff58 	bl	8007ed0 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 8001020:	48bb      	ldr	r0, [pc, #748]	@ (8001310 <main+0x354>)
 8001022:	f006 ff55 	bl	8007ed0 <HAL_TIM_Base_Start_IT>
//	使能串口接收中断
	HAL_UART_Receive_IT(&huart4, &Screen_data, 1);
 8001026:	2201      	movs	r2, #1
 8001028:	49ba      	ldr	r1, [pc, #744]	@ (8001314 <main+0x358>)
 800102a:	48bb      	ldr	r0, [pc, #748]	@ (8001318 <main+0x35c>)
 800102c:	f007 fddc 	bl	8008be8 <HAL_UART_Receive_IT>
//	HWT101预留中断接口
	HAL_UART_Receive_IT(&huart2, &HwtData, 1);
 8001030:	2201      	movs	r2, #1
 8001032:	49ba      	ldr	r1, [pc, #744]	@ (800131c <main+0x360>)
 8001034:	48ba      	ldr	r0, [pc, #744]	@ (8001320 <main+0x364>)
 8001036:	f007 fdd7 	bl	8008be8 <HAL_UART_Receive_IT>
//	TX2通信接收中断
	HAL_UART_Receive_IT(&huart10, (uint8_t*) &aRxBuffer, 1);
 800103a:	2201      	movs	r2, #1
 800103c:	49b9      	ldr	r1, [pc, #740]	@ (8001324 <main+0x368>)
 800103e:	48ba      	ldr	r0, [pc, #744]	@ (8001328 <main+0x36c>)
 8001040:	f007 fdd2 	bl	8008be8 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart9, &data, 1);
 8001044:	2201      	movs	r2, #1
 8001046:	49b9      	ldr	r1, [pc, #740]	@ (800132c <main+0x370>)
 8001048:	48b9      	ldr	r0, [pc, #740]	@ (8001330 <main+0x374>)
 800104a:	f007 fdcd 	bl	8008be8 <HAL_UART_Receive_IT>
//	HAL_UART_Receive_IT(&huart10, &Joy_data, 1);

	PID_Init();
 800104e:	f00a fe63 	bl	800bd18 <PID_Init>
//  	TODO:调整该函数体位置, 使之可以全局响应
// 			解决方案: 在屏幕解析函数中, 如果发车标志位被使能, 则使能某一定时器中断函数, 然后在定时器中断函数中先失能自己, 
// 					 再调用下面的函数体,从而做到节省系统资源的同时进行函数的全局单次响应
// 		FIXME:将该函数修改为全局响应需要考虑到在响应时, 车身其他资源是否会被影响, 即在响应的过程中, 物料等会不会把爪子卡住, 导致舵机过流
// 			  舵机过流后需要过一段时间才能对舵机进行读写
		if (Ready_Flag == 1) {
 8001052:	4bb8      	ldr	r3, [pc, #736]	@ (8001334 <main+0x378>)
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	2b01      	cmp	r3, #1
 8001058:	d104      	bne.n	8001064 <main+0xa8>
			Ready_Flag = 0;
 800105a:	4bb6      	ldr	r3, [pc, #728]	@ (8001334 <main+0x378>)
 800105c:	2200      	movs	r2, #0
 800105e:	701a      	strb	r2, [r3, #0]
			Check_Status();
 8001060:	f00d f946 	bl	800e2f0 <Check_Status>
		}
// 		检测发车标志位
		if (System_Flag == 1) {
 8001064:	4bb4      	ldr	r3, [pc, #720]	@ (8001338 <main+0x37c>)
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	2b01      	cmp	r3, #1
 800106a:	d1f2      	bne.n	8001052 <main+0x96>
			System_Flag = 0;
 800106c:	4bb2      	ldr	r3, [pc, #712]	@ (8001338 <main+0x37c>)
 800106e:	2200      	movs	r2, #0
 8001070:	701a      	strb	r2, [r3, #0]
//			向TX2发送字符串 "e1f"开始执行程序
			if (TX2_ENABLE == true)
 8001072:	4bb2      	ldr	r3, [pc, #712]	@ (800133c <main+0x380>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d006      	beq.n	8001088 <main+0xcc>
				HAL_UART_Transmit(&huart10, (uint8_t*) "e1f", sizeof("elf") - 1,
 800107a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800107e:	2203      	movs	r2, #3
 8001080:	49af      	ldr	r1, [pc, #700]	@ (8001340 <main+0x384>)
 8001082:	48a9      	ldr	r0, [pc, #676]	@ (8001328 <main+0x36c>)
 8001084:	f007 fc5a 	bl	800893c <HAL_UART_Transmit>
						0x1000);
			/************************************************/
			while (1) {
				switch (flag) {
 8001088:	4bae      	ldr	r3, [pc, #696]	@ (8001344 <main+0x388>)
 800108a:	881b      	ldrh	r3, [r3, #0]
 800108c:	2b0d      	cmp	r3, #13
 800108e:	f200 8136 	bhi.w	80012fe <main+0x342>
 8001092:	a201      	add	r2, pc, #4	@ (adr r2, 8001098 <main+0xdc>)
 8001094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001098:	080010d1 	.word	0x080010d1
 800109c:	0800110b 	.word	0x0800110b
 80010a0:	08001169 	.word	0x08001169
 80010a4:	08001193 	.word	0x08001193
 80010a8:	080011bf 	.word	0x080011bf
 80010ac:	080011df 	.word	0x080011df
 80010b0:	080011fb 	.word	0x080011fb
 80010b4:	08001227 	.word	0x08001227
 80010b8:	08001243 	.word	0x08001243
 80010bc:	0800126d 	.word	0x0800126d
 80010c0:	08001293 	.word	0x08001293
 80010c4:	080012b3 	.word	0x080012b3
 80010c8:	080012cf 	.word	0x080012cf
 80010cc:	080012ef 	.word	0x080012ef
				case 0:  //发车, 先左移, 然后直行, 进入扫码区域
					// Move_TO_Saomaqu(2400, 8250);
					// BUG:遇到左移后,步进电机没有移动到目标点位,没有返回到位标志，但是卡住不动的情况, 记录在Bug.md中的 E项
					// 
					bool temp = Move_Left(RunSpeed, RunAcc, 2400);
 80010d0:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 80010d4:	2178      	movs	r1, #120	@ 0x78
 80010d6:	2064      	movs	r0, #100	@ 0x64
 80010d8:	f00b f8d0 	bl	800c27c <Move_Left>
 80010dc:	4603      	mov	r3, r0
 80010de:	71fb      	strb	r3, [r7, #7]
					while (temp != true) {
 80010e0:	e007      	b.n	80010f2 <main+0x136>
						temp = Move_Left(RunSpeed, RunAcc, 2400);
 80010e2:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 80010e6:	2178      	movs	r1, #120	@ 0x78
 80010e8:	2064      	movs	r0, #100	@ 0x64
 80010ea:	f00b f8c7 	bl	800c27c <Move_Left>
 80010ee:	4603      	mov	r3, r0
 80010f0:	71fb      	strb	r3, [r7, #7]
					while (temp != true) {
 80010f2:	79fb      	ldrb	r3, [r7, #7]
 80010f4:	f083 0301 	eor.w	r3, r3, #1
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d1f1      	bne.n	80010e2 <main+0x126>
					}
					// 左移完成后,向前移动,同时将机械臂调整为扫码姿态
					Start();
 80010fe:	f00a faaf 	bl	800b660 <Start>
					flag = 1;
 8001102:	4b90      	ldr	r3, [pc, #576]	@ (8001344 <main+0x388>)
 8001104:	2201      	movs	r2, #1
 8001106:	801a      	strh	r2, [r3, #0]
					break;
 8001108:	e0fc      	b.n	8001304 <main+0x348>
				case 1:  //离开扫码区,进入暂存区抓取物料
					// 向前移动,非阻塞
					temp = Move_Line(RunSpeed, RunAcc, 10500);
 800110a:	f642 1204 	movw	r2, #10500	@ 0x2904
 800110e:	2178      	movs	r1, #120	@ 0x78
 8001110:	2064      	movs	r0, #100	@ 0x64
 8001112:	f00b f855 	bl	800c1c0 <Move_Line>
 8001116:	4603      	mov	r3, r0
 8001118:	71fb      	strb	r3, [r7, #7]
					while (temp != true) {
 800111a:	e007      	b.n	800112c <main+0x170>
						temp = Move_Line(RunSpeed, RunAcc, 10500);
 800111c:	f642 1204 	movw	r2, #10500	@ 0x2904
 8001120:	2178      	movs	r1, #120	@ 0x78
 8001122:	2064      	movs	r0, #100	@ 0x64
 8001124:	f00b f84c 	bl	800c1c0 <Move_Line>
 8001128:	4603      	mov	r3, r0
 800112a:	71fb      	strb	r3, [r7, #7]
					while (temp != true) {
 800112c:	79fb      	ldrb	r3, [r7, #7]
 800112e:	f083 0301 	eor.w	r3, r3, #1
 8001132:	b2db      	uxtb	r3, r3
 8001134:	2b00      	cmp	r3, #0
 8001136:	d1f1      	bne.n	800111c <main+0x160>
					}
					// Choke_Flag = true说明当前底盘步进电机被阻塞
					// TODO:其实我感觉这个while没有用, 但是也不会影响什么, 单纯看着占位置, 检测完没有用后可以删掉这里
					while (Choke_Flag == true) {
 8001138:	bf00      	nop
 800113a:	4b83      	ldr	r3, [pc, #524]	@ (8001348 <main+0x38c>)
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d1fb      	bne.n	800113a <main+0x17e>
						;
					}
					//	等待TX2返回物料坐标点信息
					if (TX2_ENABLE == true) {
 8001142:	4b7e      	ldr	r3, [pc, #504]	@ (800133c <main+0x380>)
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d004      	beq.n	8001154 <main+0x198>
						while (Point_Flag != 1) {
 800114a:	bf00      	nop
 800114c:	4b7f      	ldr	r3, [pc, #508]	@ (800134c <main+0x390>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	2b01      	cmp	r3, #1
 8001152:	d1fb      	bne.n	800114c <main+0x190>
							;
						}
					}
					// TODO:调试,根据TX2返回坐标点信息进行车身调整,待物料稳定后抓取物料
					// 这里是否需要先根据Action进行一次坐标的调整? x:150 y:1450
					Move_Action_Nopid_Left_Ctrl(150, 1450);
 8001154:	eddf 0a7e 	vldr	s1, [pc, #504]	@ 8001350 <main+0x394>
 8001158:	ed9f 0a7e 	vldr	s0, [pc, #504]	@ 8001354 <main+0x398>
 800115c:	f00b fc1c 	bl	800c998 <Move_Action_Nopid_Left_Ctrl>
//					Frist_Grab_Wuliao();
					flag = 2;
 8001160:	4b78      	ldr	r3, [pc, #480]	@ (8001344 <main+0x388>)
 8001162:	2202      	movs	r2, #2
 8001164:	801a      	strh	r2, [r3, #0]
					break;
 8001166:	e0cd      	b.n	8001304 <main+0x348>

				case 2:  // 离开原料区,进入十字区
					Move_TO_jianzhi1(4500, 4335);
 8001168:	eddf 0a7b 	vldr	s1, [pc, #492]	@ 8001358 <main+0x39c>
 800116c:	ed9f 0a7b 	vldr	s0, [pc, #492]	@ 800135c <main+0x3a0>
 8001170:	f00b fab4 	bl	800c6dc <Move_TO_jianzhi1>
					// 车身状态回滚为爪子向内的状态
					Roll_Status();
 8001174:	f00d f8df 	bl	800e336 <Roll_Status>
					HAL_Delay(50);
 8001178:	2032      	movs	r0, #50	@ 0x32
 800117a:	f001 fe4d 	bl	8002e18 <HAL_Delay>
					// 根据Action返回的坐标点进行校准
					Move_Action_Nopid_Forward_Ctrl(160, 1070);
 800117e:	eddf 0a78 	vldr	s1, [pc, #480]	@ 8001360 <main+0x3a4>
 8001182:	ed9f 0a78 	vldr	s0, [pc, #480]	@ 8001364 <main+0x3a8>
 8001186:	f00b fe47 	bl	800ce18 <Move_Action_Nopid_Forward_Ctrl>
					flag = 3;
 800118a:	4b6e      	ldr	r3, [pc, #440]	@ (8001344 <main+0x388>)
 800118c:	2203      	movs	r2, #3
 800118e:	801a      	strh	r2, [r3, #0]
					break;
 8001190:	e0b8      	b.n	8001304 <main+0x348>
				case 3:    // 离开十字区域,进入暂存区
					Move_TO_zancunqu(22000, 4335);
 8001192:	eddf 0a71 	vldr	s1, [pc, #452]	@ 8001358 <main+0x39c>
 8001196:	ed9f 0a74 	vldr	s0, [pc, #464]	@ 8001368 <main+0x3ac>
 800119a:	f00b fae9 	bl	800c770 <Move_TO_zancunqu>
					put_Status(); //爪子张开，张大一些，否则会导致在红色环识别到绿色环
 800119e:	f00d f8ed 	bl	800e37c <put_Status>
					// HACK: 我认为这里的代码有需要求改的地方,但缺少更好的底层
					// 逻辑分析:在车身到暂存区的路径上,在旋转的过程中就可以将摄像头转向色环
					// 将物料从车上放到目标区域
					put_Material_to_circular_Staging_Area_frist(Frist_Run);
 80011a2:	2000      	movs	r0, #0
 80011a4:	f00a fbf0 	bl	800b988 <put_Material_to_circular_Staging_Area_frist>
					// 将物料从目标区域抓取回车上
					Grab_Material_to_Car_Staging_Area_frist(Frist_Run);
 80011a8:	2000      	movs	r0, #0
 80011aa:	f00a fc47 	bl	800ba3c <Grab_Material_to_Car_Staging_Area_frist>
					// TODO: 延时需要修改
					HAL_Delay(500);
 80011ae:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80011b2:	f001 fe31 	bl	8002e18 <HAL_Delay>
					flag = 4;
 80011b6:	4b63      	ldr	r3, [pc, #396]	@ (8001344 <main+0x388>)
 80011b8:	2204      	movs	r2, #4
 80011ba:	801a      	strh	r2, [r3, #0]
					break;
 80011bc:	e0a2      	b.n	8001304 <main+0x348>
				case 4:
					Move_TO_jianzhi2(9000, 4335);
 80011be:	eddf 0a66 	vldr	s1, [pc, #408]	@ 8001358 <main+0x39c>
 80011c2:	ed9f 0a6a 	vldr	s0, [pc, #424]	@ 800136c <main+0x3b0>
 80011c6:	f00b fb1d 	bl	800c804 <Move_TO_jianzhi2>
					Move_Action_Nopid_Forward_Ctrl(1870, 1860);
 80011ca:	eddf 0a69 	vldr	s1, [pc, #420]	@ 8001370 <main+0x3b4>
 80011ce:	ed9f 0a69 	vldr	s0, [pc, #420]	@ 8001374 <main+0x3b8>
 80011d2:	f00b fe21 	bl	800ce18 <Move_Action_Nopid_Forward_Ctrl>
					flag = 5;
 80011d6:	4b5b      	ldr	r3, [pc, #364]	@ (8001344 <main+0x388>)
 80011d8:	2205      	movs	r2, #5
 80011da:	801a      	strh	r2, [r3, #0]
					break;
 80011dc:	e092      	b.n	8001304 <main+0x348>
				case 5:		//移动到粗加工区       
					Move_TO_cujiagongqu(10000);
 80011de:	ed9f 0a66 	vldr	s0, [pc, #408]	@ 8001378 <main+0x3bc>
 80011e2:	f00b fb45 	bl	800c870 <Move_TO_cujiagongqu>
					//调整车体，让爪子正交于车身，爪子位于底端张开
					put_Status(); //爪子张开，张大一些，否则会导致在红色环识别到绿色环
 80011e6:	f00d f8c9 	bl	800e37c <put_Status>
					// 将物料放置到第一层
					put_Material_to_Circular_Rough_Processing_Area_frist(
 80011ea:	2100      	movs	r1, #0
 80011ec:	2000      	movs	r0, #0
 80011ee:	f00a fc7d 	bl	800baec <put_Material_to_Circular_Rough_Processing_Area_frist>
							Frist_Run, Put_circular);
					flag = 6;
 80011f2:	4b54      	ldr	r3, [pc, #336]	@ (8001344 <main+0x388>)
 80011f4:	2206      	movs	r2, #6
 80011f6:	801a      	strh	r2, [r3, #0]
					break;
 80011f8:	e084      	b.n	8001304 <main+0x348>
				case 6:  //离开粗加工区，移到十字区
					Move_TO_jianzhi3(9000, 4335);
 80011fa:	eddf 0a57 	vldr	s1, [pc, #348]	@ 8001358 <main+0x39c>
 80011fe:	ed9f 0a5b 	vldr	s0, [pc, #364]	@ 800136c <main+0x3b0>
 8001202:	f00b fb5c 	bl	800c8be <Move_TO_jianzhi3>
					Move_Action_Nopid_Left_Ctrl(170, 1860);
 8001206:	eddf 0a5a 	vldr	s1, [pc, #360]	@ 8001370 <main+0x3b4>
 800120a:	ed9f 0a5c 	vldr	s0, [pc, #368]	@ 800137c <main+0x3c0>
 800120e:	f00b fbc3 	bl	800c998 <Move_Action_Nopid_Left_Ctrl>
					Drop_Location_jiang(50, 50, 11000);
 8001212:	f642 22f8 	movw	r2, #11000	@ 0x2af8
 8001216:	2132      	movs	r1, #50	@ 0x32
 8001218:	2032      	movs	r0, #50	@ 0x32
 800121a:	f00b fa05 	bl	800c628 <Drop_Location_jiang>

					flag = 7;
 800121e:	4b49      	ldr	r3, [pc, #292]	@ (8001344 <main+0x388>)
 8001220:	2207      	movs	r2, #7
 8001222:	801a      	strh	r2, [r3, #0]
					break;
 8001224:	e06e      	b.n	8001304 <main+0x348>
					//TODO:在返回原料区之前，爪子首先要转过来正交于车身并且步进降到8600的位置，爪子张开，进行抓取物料
				case 7:      //返回到原料区，进行第二次的抓取
					Move_TO_fanyuanliaoqu(4000);
 8001226:	ed9f 0a56 	vldr	s0, [pc, #344]	@ 8001380 <main+0x3c4>
 800122a:	f00b fb8e 	bl	800c94a <Move_TO_fanyuanliaoqu>
					Move_Action_Nopid_Left_Ctrl(150, 1450);      //ACTION����
 800122e:	eddf 0a48 	vldr	s1, [pc, #288]	@ 8001350 <main+0x394>
 8001232:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 8001354 <main+0x398>
 8001236:	f00b fbaf 	bl	800c998 <Move_Action_Nopid_Left_Ctrl>
					//Second_Run_Frist_Grab_Wuliao();
					flag = 8;
 800123a:	4b42      	ldr	r3, [pc, #264]	@ (8001344 <main+0x388>)
 800123c:	2208      	movs	r2, #8
 800123e:	801a      	strh	r2, [r3, #0]
					break;
 8001240:	e060      	b.n	8001304 <main+0x348>
				case 8:  //第二次跑 离开原料区,进入十字区
					Move_TO_jianzhi1(4500, 4335);
 8001242:	eddf 0a45 	vldr	s1, [pc, #276]	@ 8001358 <main+0x39c>
 8001246:	ed9f 0a45 	vldr	s0, [pc, #276]	@ 800135c <main+0x3a0>
 800124a:	f00b fa47 	bl	800c6dc <Move_TO_jianzhi1>
					// 车身状态回滚为爪子向内的状态
					Roll_Status();
 800124e:	f00d f872 	bl	800e336 <Roll_Status>
					HAL_Delay(50);
 8001252:	2032      	movs	r0, #50	@ 0x32
 8001254:	f001 fde0 	bl	8002e18 <HAL_Delay>
					// 根据Action返回的坐标点进行校准
					Move_Action_Nopid_Forward_Ctrl(160, 1070);
 8001258:	eddf 0a41 	vldr	s1, [pc, #260]	@ 8001360 <main+0x3a4>
 800125c:	ed9f 0a41 	vldr	s0, [pc, #260]	@ 8001364 <main+0x3a8>
 8001260:	f00b fdda 	bl	800ce18 <Move_Action_Nopid_Forward_Ctrl>
					flag = 9;
 8001264:	4b37      	ldr	r3, [pc, #220]	@ (8001344 <main+0x388>)
 8001266:	2209      	movs	r2, #9
 8001268:	801a      	strh	r2, [r3, #0]
					break;
 800126a:	e04b      	b.n	8001304 <main+0x348>
				case 9:    //第二次跑，离开十字区，到达暂存区
					Move_TO_zancunqu(22000, 4335);
 800126c:	eddf 0a3a 	vldr	s1, [pc, #232]	@ 8001358 <main+0x39c>
 8001270:	ed9f 0a3d 	vldr	s0, [pc, #244]	@ 8001368 <main+0x3ac>
 8001274:	f00b fa7c 	bl	800c770 <Move_TO_zancunqu>
					// 将物料从车上放到目标区域
					put_Material_to_circular_Staging_Area_frist(Second_Run);
 8001278:	2003      	movs	r0, #3
 800127a:	f00a fb85 	bl	800b988 <put_Material_to_circular_Staging_Area_frist>
					// 将物料从目标区域抓取回车上
					Grab_Material_to_Car_Staging_Area_frist(Second_Run);
 800127e:	2003      	movs	r0, #3
 8001280:	f00a fbdc 	bl	800ba3c <Grab_Material_to_Car_Staging_Area_frist>
					HAL_Delay(yanshi);
 8001284:	2032      	movs	r0, #50	@ 0x32
 8001286:	f001 fdc7 	bl	8002e18 <HAL_Delay>
					flag = 10;
 800128a:	4b2e      	ldr	r3, [pc, #184]	@ (8001344 <main+0x388>)
 800128c:	220a      	movs	r2, #10
 800128e:	801a      	strh	r2, [r3, #0]
					break;
 8001290:	e038      	b.n	8001304 <main+0x348>
				case 10:    //离开暂存区，到达十字区
					Move_TO_jianzhi2(9000, 4335);
 8001292:	eddf 0a31 	vldr	s1, [pc, #196]	@ 8001358 <main+0x39c>
 8001296:	ed9f 0a35 	vldr	s0, [pc, #212]	@ 800136c <main+0x3b0>
 800129a:	f00b fab3 	bl	800c804 <Move_TO_jianzhi2>
					// 根据Action返回的坐标点进行校准     
					Move_Action_Nopid_Forward_Ctrl(1870, 1860);
 800129e:	eddf 0a34 	vldr	s1, [pc, #208]	@ 8001370 <main+0x3b4>
 80012a2:	ed9f 0a34 	vldr	s0, [pc, #208]	@ 8001374 <main+0x3b8>
 80012a6:	f00b fdb7 	bl	800ce18 <Move_Action_Nopid_Forward_Ctrl>
					flag = 11;
 80012aa:	4b26      	ldr	r3, [pc, #152]	@ (8001344 <main+0x388>)
 80012ac:	220b      	movs	r2, #11
 80012ae:	801a      	strh	r2, [r3, #0]
					break;
 80012b0:	e028      	b.n	8001304 <main+0x348>
				case 11:       //离开十字区，到达粗加工区
					Move_TO_cujiagongqu(10000);
 80012b2:	ed9f 0a31 	vldr	s0, [pc, #196]	@ 8001378 <main+0x3bc>
 80012b6:	f00b fadb 	bl	800c870 <Move_TO_cujiagongqu>
					put_Material_to_Circular_Rough_Processing_Area_frist(
 80012ba:	2101      	movs	r1, #1
 80012bc:	2003      	movs	r0, #3
 80012be:	f00a fc15 	bl	800baec <put_Material_to_Circular_Rough_Processing_Area_frist>
							Second_Run, Put_Material);
					//放完物料后，车身回归起始模样
					Check_Status();
 80012c2:	f00d f815 	bl	800e2f0 <Check_Status>
					flag = 12;
 80012c6:	4b1f      	ldr	r3, [pc, #124]	@ (8001344 <main+0x388>)
 80012c8:	220c      	movs	r2, #12
 80012ca:	801a      	strh	r2, [r3, #0]
					break;
 80012cc:	e01a      	b.n	8001304 <main+0x348>
				case 12:       //离开粗加工区，到十字区
					Move_TO_jianzhi3(9000, 4335);
 80012ce:	eddf 0a22 	vldr	s1, [pc, #136]	@ 8001358 <main+0x39c>
 80012d2:	ed9f 0a26 	vldr	s0, [pc, #152]	@ 800136c <main+0x3b0>
 80012d6:	f00b faf2 	bl	800c8be <Move_TO_jianzhi3>
					// 根据Action返回的坐标点进行校准 
					Move_Action_Nopid_Left_Ctrl(170, 1860);
 80012da:	eddf 0a25 	vldr	s1, [pc, #148]	@ 8001370 <main+0x3b4>
 80012de:	ed9f 0a27 	vldr	s0, [pc, #156]	@ 800137c <main+0x3c0>
 80012e2:	f00b fb59 	bl	800c998 <Move_Action_Nopid_Left_Ctrl>
					flag = 13;
 80012e6:	4b17      	ldr	r3, [pc, #92]	@ (8001344 <main+0x388>)
 80012e8:	220d      	movs	r2, #13
 80012ea:	801a      	strh	r2, [r3, #0]
					break;
 80012ec:	e00a      	b.n	8001304 <main+0x348>
				case 13:      //直接回到启停区
					Move_TO_fanyuanliaoqu(22000);
 80012ee:	ed9f 0a1e 	vldr	s0, [pc, #120]	@ 8001368 <main+0x3ac>
 80012f2:	f00b fb2a 	bl	800c94a <Move_TO_fanyuanliaoqu>
					flag = 14;
 80012f6:	4b13      	ldr	r3, [pc, #76]	@ (8001344 <main+0x388>)
 80012f8:	220e      	movs	r2, #14
 80012fa:	801a      	strh	r2, [r3, #0]
					break;
 80012fc:	e002      	b.n	8001304 <main+0x348>
				default:
					Move_Stop();
 80012fe:	f00b f9d7 	bl	800c6b0 <Move_Stop>
					break;
 8001302:	bf00      	nop
				switch (flag) {
 8001304:	e6c0      	b.n	8001088 <main+0xcc>
 8001306:	bf00      	nop
 8001308:	24000490 	.word	0x24000490
 800130c:	24000528 	.word	0x24000528
 8001310:	240004dc 	.word	0x240004dc
 8001314:	24000370 	.word	0x24000370
 8001318:	240005c0 	.word	0x240005c0
 800131c:	24000371 	.word	0x24000371
 8001320:	240008a4 	.word	0x240008a4
 8001324:	24000372 	.word	0x24000372
 8001328:	24000a60 	.word	0x24000a60
 800132c:	2400036f 	.word	0x2400036f
 8001330:	24000810 	.word	0x24000810
 8001334:	24000d23 	.word	0x24000d23
 8001338:	24000d22 	.word	0x24000d22
 800133c:	24000024 	.word	0x24000024
 8001340:	08013218 	.word	0x08013218
 8001344:	24000482 	.word	0x24000482
 8001348:	24000c28 	.word	0x24000c28
 800134c:	24000480 	.word	0x24000480
 8001350:	44b54000 	.word	0x44b54000
 8001354:	43160000 	.word	0x43160000
 8001358:	45877800 	.word	0x45877800
 800135c:	458ca000 	.word	0x458ca000
 8001360:	4485c000 	.word	0x4485c000
 8001364:	43200000 	.word	0x43200000
 8001368:	46abe000 	.word	0x46abe000
 800136c:	460ca000 	.word	0x460ca000
 8001370:	44e88000 	.word	0x44e88000
 8001374:	44e9c000 	.word	0x44e9c000
 8001378:	461c4000 	.word	0x461c4000
 800137c:	432a0000 	.word	0x432a0000
 8001380:	457a0000 	.word	0x457a0000

08001384 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001384:	b580      	push	{r7, lr}
 8001386:	b09c      	sub	sp, #112	@ 0x70
 8001388:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800138a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800138e:	224c      	movs	r2, #76	@ 0x4c
 8001390:	2100      	movs	r1, #0
 8001392:	4618      	mov	r0, r3
 8001394:	f00e fe7d 	bl	8010092 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001398:	1d3b      	adds	r3, r7, #4
 800139a:	2220      	movs	r2, #32
 800139c:	2100      	movs	r1, #0
 800139e:	4618      	mov	r0, r3
 80013a0:	f00e fe77 	bl	8010092 <memset>

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80013a4:	2002      	movs	r0, #2
 80013a6:	f003 ffd9 	bl	800535c <HAL_PWREx_ConfigSupply>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80013aa:	2300      	movs	r3, #0
 80013ac:	603b      	str	r3, [r7, #0]
 80013ae:	4b2b      	ldr	r3, [pc, #172]	@ (800145c <SystemClock_Config+0xd8>)
 80013b0:	699b      	ldr	r3, [r3, #24]
 80013b2:	4a2a      	ldr	r2, [pc, #168]	@ (800145c <SystemClock_Config+0xd8>)
 80013b4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80013b8:	6193      	str	r3, [r2, #24]
 80013ba:	4b28      	ldr	r3, [pc, #160]	@ (800145c <SystemClock_Config+0xd8>)
 80013bc:	699b      	ldr	r3, [r3, #24]
 80013be:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80013c2:	603b      	str	r3, [r7, #0]
 80013c4:	683b      	ldr	r3, [r7, #0]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {
 80013c6:	bf00      	nop
 80013c8:	4b24      	ldr	r3, [pc, #144]	@ (800145c <SystemClock_Config+0xd8>)
 80013ca:	699b      	ldr	r3, [r3, #24]
 80013cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80013d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80013d4:	d1f8      	bne.n	80013c8 <SystemClock_Config+0x44>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013d6:	2301      	movs	r3, #1
 80013d8:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013da:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013de:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013e0:	2302      	movs	r3, #2
 80013e2:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013e4:	2302      	movs	r3, #2
 80013e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLM = 2;
 80013e8:	2302      	movs	r3, #2
 80013ea:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLN = 44;
 80013ec:	232c      	movs	r3, #44	@ 0x2c
 80013ee:	657b      	str	r3, [r7, #84]	@ 0x54
	RCC_OscInitStruct.PLL.PLLP = 1;
 80013f0:	2301      	movs	r3, #1
 80013f2:	65bb      	str	r3, [r7, #88]	@ 0x58
	RCC_OscInitStruct.PLL.PLLQ = 2;
 80013f4:	2302      	movs	r3, #2
 80013f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 80013f8:	2302      	movs	r3, #2
 80013fa:	663b      	str	r3, [r7, #96]	@ 0x60
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80013fc:	230c      	movs	r3, #12
 80013fe:	667b      	str	r3, [r7, #100]	@ 0x64
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001400:	2300      	movs	r3, #0
 8001402:	66bb      	str	r3, [r7, #104]	@ 0x68
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001404:	2300      	movs	r3, #0
 8001406:	66fb      	str	r3, [r7, #108]	@ 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001408:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800140c:	4618      	mov	r0, r3
 800140e:	f003 ffdf 	bl	80053d0 <HAL_RCC_OscConfig>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <SystemClock_Config+0x98>
		Error_Handler();
 8001418:	f000 f9fa 	bl	8001810 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800141c:	233f      	movs	r3, #63	@ 0x3f
 800141e:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1
			| RCC_CLOCKTYPE_D1PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001420:	2303      	movs	r3, #3
 8001422:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001424:	2300      	movs	r3, #0
 8001426:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001428:	2308      	movs	r3, #8
 800142a:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800142c:	2340      	movs	r3, #64	@ 0x40
 800142e:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001430:	2340      	movs	r3, #64	@ 0x40
 8001432:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001434:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001438:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800143a:	2340      	movs	r3, #64	@ 0x40
 800143c:	623b      	str	r3, [r7, #32]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 800143e:	1d3b      	adds	r3, r7, #4
 8001440:	2103      	movs	r1, #3
 8001442:	4618      	mov	r0, r3
 8001444:	f004 fb9e 	bl	8005b84 <HAL_RCC_ClockConfig>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <SystemClock_Config+0xce>
		Error_Handler();
 800144e:	f000 f9df 	bl	8001810 <Error_Handler>
	}
}
 8001452:	bf00      	nop
 8001454:	3770      	adds	r7, #112	@ 0x70
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	58024800 	.word	0x58024800

08001460 <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE {
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart4, (uint8_t*) &ch, 1, 0xFFFF);
 8001468:	1d39      	adds	r1, r7, #4
 800146a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800146e:	2201      	movs	r2, #1
 8001470:	4803      	ldr	r0, [pc, #12]	@ (8001480 <__io_putchar+0x20>)
 8001472:	f007 fa63 	bl	800893c <HAL_UART_Transmit>
	return ch;
 8001476:	687b      	ldr	r3, [r7, #4]
}
 8001478:	4618      	mov	r0, r3
 800147a:	3708      	adds	r7, #8
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	240005c0 	.word	0x240005c0

08001484 <HAL_UART_RxCpltCallback>:

/*  ------------ 串口中断回调函数 -----------*/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001484:	b580      	push	{r7, lr}
 8001486:	b08c      	sub	sp, #48	@ 0x30
 8001488:	af04      	add	r7, sp, #16
 800148a:	6078      	str	r0, [r7, #4]
	// UART9 中断回调函数
	if (huart->Instance == UART9) {
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a6d      	ldr	r2, [pc, #436]	@ (8001648 <HAL_UART_RxCpltCallback+0x1c4>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d10a      	bne.n	80014ac <HAL_UART_RxCpltCallback+0x28>
		// 将缓冲区中的Action数据输入到Data_Analyse()函数进行处理
		Data_Analyse(data);
 8001496:	4b6d      	ldr	r3, [pc, #436]	@ (800164c <HAL_UART_RxCpltCallback+0x1c8>)
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	4618      	mov	r0, r3
 800149c:	f009 fff8 	bl	800b490 <Data_Analyse>
		// 更新UART9接收中断回调, 中断源UART9, 缓冲区data, 缓冲大小 1 
		HAL_UART_Receive_IT(&huart9, &data, 1);
 80014a0:	2201      	movs	r2, #1
 80014a2:	496a      	ldr	r1, [pc, #424]	@ (800164c <HAL_UART_RxCpltCallback+0x1c8>)
 80014a4:	486a      	ldr	r0, [pc, #424]	@ (8001650 <HAL_UART_RxCpltCallback+0x1cc>)
 80014a6:	f007 fb9f 	bl	8008be8 <HAL_UART_Receive_IT>
 80014aa:	e0c4      	b.n	8001636 <HAL_UART_RxCpltCallback+0x1b2>

	}
	// UART4 中断回调函数
	else if (huart->Instance == UART4) {
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4a68      	ldr	r2, [pc, #416]	@ (8001654 <HAL_UART_RxCpltCallback+0x1d0>)
 80014b2:	4293      	cmp	r3, r2
 80014b4:	d10a      	bne.n	80014cc <HAL_UART_RxCpltCallback+0x48>
		// 将缓冲区中的屏幕数据输入到Data_Analyse()函数进行处理
		Check_Flag(Screen_data);
 80014b6:	4b68      	ldr	r3, [pc, #416]	@ (8001658 <HAL_UART_RxCpltCallback+0x1d4>)
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	4618      	mov	r0, r3
 80014bc:	f00c fe80 	bl	800e1c0 <Check_Flag>
		// 更新UART4接收中断回调, 中断源UART4, 缓冲区Screen_data, 缓冲大小 1                   	   
		HAL_UART_Receive_IT(&huart4, &Screen_data, 1);
 80014c0:	2201      	movs	r2, #1
 80014c2:	4965      	ldr	r1, [pc, #404]	@ (8001658 <HAL_UART_RxCpltCallback+0x1d4>)
 80014c4:	4865      	ldr	r0, [pc, #404]	@ (800165c <HAL_UART_RxCpltCallback+0x1d8>)
 80014c6:	f007 fb8f 	bl	8008be8 <HAL_UART_Receive_IT>
 80014ca:	e0b4      	b.n	8001636 <HAL_UART_RxCpltCallback+0x1b2>
	}
	// FIXME:滴滴, 注释补一下
	else if (huart->Instance == USART10) {
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a63      	ldr	r2, [pc, #396]	@ (8001660 <HAL_UART_RxCpltCallback+0x1dc>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	f040 80af 	bne.w	8001636 <HAL_UART_RxCpltCallback+0x1b2>
		//static uint8_t RxState = 0;
		// 将缓冲区中的Action数据存入RxBuffer中
		RxBuffer[Uart10_Rx_Cnt++] = aRxBuffer;
 80014d8:	4b62      	ldr	r3, [pc, #392]	@ (8001664 <HAL_UART_RxCpltCallback+0x1e0>)
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	1c5a      	adds	r2, r3, #1
 80014de:	b2d1      	uxtb	r1, r2
 80014e0:	4a60      	ldr	r2, [pc, #384]	@ (8001664 <HAL_UART_RxCpltCallback+0x1e0>)
 80014e2:	7011      	strb	r1, [r2, #0]
 80014e4:	461a      	mov	r2, r3
 80014e6:	4b60      	ldr	r3, [pc, #384]	@ (8001668 <HAL_UART_RxCpltCallback+0x1e4>)
 80014e8:	7819      	ldrb	r1, [r3, #0]
 80014ea:	4b60      	ldr	r3, [pc, #384]	@ (800166c <HAL_UART_RxCpltCallback+0x1e8>)
 80014ec:	5499      	strb	r1, [r3, r2]
			memset(RxBuffer, 0, sizeof(RxBuffer));
			Uart10_Rx_Cnt = 0;
			return;
		}
		//如果接收到的收据是包头为a,包尾为b,判断是否能正常接收坐标返回
		if (aRxBuffer == 'd') { // �����β??'d'��˵�������Ϻ�Բ����λ��??
 80014ee:	4b5e      	ldr	r3, [pc, #376]	@ (8001668 <HAL_UART_RxCpltCallback+0x1e4>)
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	2b64      	cmp	r3, #100	@ 0x64
 80014f4:	d131      	bne.n	800155a <HAL_UART_RxCpltCallback+0xd6>
			char *start = strchr(RxBuffer, 'a');
 80014f6:	2161      	movs	r1, #97	@ 0x61
 80014f8:	485c      	ldr	r0, [pc, #368]	@ (800166c <HAL_UART_RxCpltCallback+0x1e8>)
 80014fa:	f00e fdd2 	bl	80100a2 <strchr>
 80014fe:	61f8      	str	r0, [r7, #28]
			char *end = strchr(RxBuffer, 'd');
 8001500:	2164      	movs	r1, #100	@ 0x64
 8001502:	485a      	ldr	r0, [pc, #360]	@ (800166c <HAL_UART_RxCpltCallback+0x1e8>)
 8001504:	f00e fdcd 	bl	80100a2 <strchr>
 8001508:	61b8      	str	r0, [r7, #24]

			if (start != NULL && end != NULL && end > start) {
 800150a:	69fb      	ldr	r3, [r7, #28]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d024      	beq.n	800155a <HAL_UART_RxCpltCallback+0xd6>
 8001510:	69bb      	ldr	r3, [r7, #24]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d021      	beq.n	800155a <HAL_UART_RxCpltCallback+0xd6>
 8001516:	69ba      	ldr	r2, [r7, #24]
 8001518:	69fb      	ldr	r3, [r7, #28]
 800151a:	429a      	cmp	r2, r3
 800151c:	d91d      	bls.n	800155a <HAL_UART_RxCpltCallback+0xd6>
				*end = '\0';
 800151e:	69bb      	ldr	r3, [r7, #24]
 8001520:	2200      	movs	r2, #0
 8001522:	701a      	strb	r2, [r3, #0]
				if (sscanf(start + 1, "%f,%f,%d", &x, &y, &colour) == 3) {
 8001524:	69fb      	ldr	r3, [r7, #28]
 8001526:	1c58      	adds	r0, r3, #1
 8001528:	4b51      	ldr	r3, [pc, #324]	@ (8001670 <HAL_UART_RxCpltCallback+0x1ec>)
 800152a:	9300      	str	r3, [sp, #0]
 800152c:	4b51      	ldr	r3, [pc, #324]	@ (8001674 <HAL_UART_RxCpltCallback+0x1f0>)
 800152e:	4a52      	ldr	r2, [pc, #328]	@ (8001678 <HAL_UART_RxCpltCallback+0x1f4>)
 8001530:	4952      	ldr	r1, [pc, #328]	@ (800167c <HAL_UART_RxCpltCallback+0x1f8>)
 8001532:	f00e fd3f 	bl	800ffb4 <siscanf>
 8001536:	4603      	mov	r3, r0
 8001538:	2b03      	cmp	r3, #3
 800153a:	d105      	bne.n	8001548 <HAL_UART_RxCpltCallback+0xc4>
					// ���ݽ����ɹ�
					Point_Flag = 1;
 800153c:	4b50      	ldr	r3, [pc, #320]	@ (8001680 <HAL_UART_RxCpltCallback+0x1fc>)
 800153e:	2201      	movs	r2, #1
 8001540:	701a      	strb	r2, [r3, #0]
					tx2_empty_recv_cnt = 0;	//接收到正常坐标返回时，a将tx2_empty_recv_cnt清零								12/11 ttxQWQ534
 8001542:	4b50      	ldr	r3, [pc, #320]	@ (8001684 <HAL_UART_RxCpltCallback+0x200>)
 8001544:	2200      	movs	r2, #0
 8001546:	701a      	strb	r2, [r3, #0]
				}

				// ��ջ���??
				memset(RxBuffer, 0, sizeof(RxBuffer));
 8001548:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800154c:	2100      	movs	r1, #0
 800154e:	4847      	ldr	r0, [pc, #284]	@ (800166c <HAL_UART_RxCpltCallback+0x1e8>)
 8001550:	f00e fd9f 	bl	8010092 <memset>
				Uart10_Rx_Cnt = 0;
 8001554:	4b43      	ldr	r3, [pc, #268]	@ (8001664 <HAL_UART_RxCpltCallback+0x1e0>)
 8001556:	2200      	movs	r2, #0
 8001558:	701a      	strb	r2, [r3, #0]
			}
		}
		//如果接收到的收据是包头为c,包尾为b, 则进行二维码的数据存储
		if (aRxBuffer == 'b') { // �����β??'b'��˵���Ƕ�ά����??
 800155a:	4b43      	ldr	r3, [pc, #268]	@ (8001668 <HAL_UART_RxCpltCallback+0x1e4>)
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	2b62      	cmp	r3, #98	@ 0x62
 8001560:	d169      	bne.n	8001636 <HAL_UART_RxCpltCallback+0x1b2>
			char *start = strchr(RxBuffer, 'c');
 8001562:	2163      	movs	r1, #99	@ 0x63
 8001564:	4841      	ldr	r0, [pc, #260]	@ (800166c <HAL_UART_RxCpltCallback+0x1e8>)
 8001566:	f00e fd9c 	bl	80100a2 <strchr>
 800156a:	6178      	str	r0, [r7, #20]
			char *end = strchr(RxBuffer, 'b');
 800156c:	2162      	movs	r1, #98	@ 0x62
 800156e:	483f      	ldr	r0, [pc, #252]	@ (800166c <HAL_UART_RxCpltCallback+0x1e8>)
 8001570:	f00e fd97 	bl	80100a2 <strchr>
 8001574:	6138      	str	r0, [r7, #16]

			if (start != NULL && end != NULL && end > start) {
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d027      	beq.n	80015cc <HAL_UART_RxCpltCallback+0x148>
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d024      	beq.n	80015cc <HAL_UART_RxCpltCallback+0x148>
 8001582:	693a      	ldr	r2, [r7, #16]
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	429a      	cmp	r2, r3
 8001588:	d920      	bls.n	80015cc <HAL_UART_RxCpltCallback+0x148>
				*end = '\0';
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	2200      	movs	r2, #0
 800158e:	701a      	strb	r2, [r3, #0]
//				for (int i = 0; i < 6; i++) {
//					if (sscanf(start +1+ i, "%d", &QR_data[i])) {
				if (sscanf(start + 1, "%d,%d,%d,%d,%d,%d", &QR_data[0],
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	1c58      	adds	r0, r3, #1
 8001594:	4b3c      	ldr	r3, [pc, #240]	@ (8001688 <HAL_UART_RxCpltCallback+0x204>)
 8001596:	9303      	str	r3, [sp, #12]
 8001598:	4b3c      	ldr	r3, [pc, #240]	@ (800168c <HAL_UART_RxCpltCallback+0x208>)
 800159a:	9302      	str	r3, [sp, #8]
 800159c:	4b3c      	ldr	r3, [pc, #240]	@ (8001690 <HAL_UART_RxCpltCallback+0x20c>)
 800159e:	9301      	str	r3, [sp, #4]
 80015a0:	4b3c      	ldr	r3, [pc, #240]	@ (8001694 <HAL_UART_RxCpltCallback+0x210>)
 80015a2:	9300      	str	r3, [sp, #0]
 80015a4:	4b3c      	ldr	r3, [pc, #240]	@ (8001698 <HAL_UART_RxCpltCallback+0x214>)
 80015a6:	4a3d      	ldr	r2, [pc, #244]	@ (800169c <HAL_UART_RxCpltCallback+0x218>)
 80015a8:	493d      	ldr	r1, [pc, #244]	@ (80016a0 <HAL_UART_RxCpltCallback+0x21c>)
 80015aa:	f00e fd03 	bl	800ffb4 <siscanf>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d002      	beq.n	80015ba <HAL_UART_RxCpltCallback+0x136>
						&QR_data[1], &QR_data[2], &QR_data[3], &QR_data[4],
						&QR_data[5])) {
					// ���ݽ����ɹ�
//						if(i==5) QR_Flag =  1;
					QR_Flag = 1;
 80015b4:	4b3b      	ldr	r3, [pc, #236]	@ (80016a4 <HAL_UART_RxCpltCallback+0x220>)
 80015b6:	2201      	movs	r2, #1
 80015b8:	601a      	str	r2, [r3, #0]
				}

//				}
				// ��ջ���??
				memset(RxBuffer, 0, sizeof(RxBuffer));
 80015ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80015be:	2100      	movs	r1, #0
 80015c0:	482a      	ldr	r0, [pc, #168]	@ (800166c <HAL_UART_RxCpltCallback+0x1e8>)
 80015c2:	f00e fd66 	bl	8010092 <memset>
				Uart10_Rx_Cnt = 0;
 80015c6:	4b27      	ldr	r3, [pc, #156]	@ (8001664 <HAL_UART_RxCpltCallback+0x1e0>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	701a      	strb	r2, [r3, #0]
			}

			if (aRxBuffer == 'h')//接收到包尾是h，说明接收到了tx2发送的未检测到目标物体的标志，则此中断每进一次，tx2_empty_recv_cnt要自增         	   12/11 ttxQWQ534
 80015cc:	4b26      	ldr	r3, [pc, #152]	@ (8001668 <HAL_UART_RxCpltCallback+0x1e4>)
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	2b68      	cmp	r3, #104	@ 0x68
 80015d2:	d130      	bne.n	8001636 <HAL_UART_RxCpltCallback+0x1b2>
					{
				char *start = strchr(RxBuffer, 'g');
 80015d4:	2167      	movs	r1, #103	@ 0x67
 80015d6:	4825      	ldr	r0, [pc, #148]	@ (800166c <HAL_UART_RxCpltCallback+0x1e8>)
 80015d8:	f00e fd63 	bl	80100a2 <strchr>
 80015dc:	60f8      	str	r0, [r7, #12]
				char *end = strchr(RxBuffer, 'h');
 80015de:	2168      	movs	r1, #104	@ 0x68
 80015e0:	4822      	ldr	r0, [pc, #136]	@ (800166c <HAL_UART_RxCpltCallback+0x1e8>)
 80015e2:	f00e fd5e 	bl	80100a2 <strchr>
 80015e6:	60b8      	str	r0, [r7, #8]

				if (start != NULL && end != NULL && end > start) {
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d023      	beq.n	8001636 <HAL_UART_RxCpltCallback+0x1b2>
 80015ee:	68bb      	ldr	r3, [r7, #8]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d020      	beq.n	8001636 <HAL_UART_RxCpltCallback+0x1b2>
 80015f4:	68ba      	ldr	r2, [r7, #8]
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d91c      	bls.n	8001636 <HAL_UART_RxCpltCallback+0x1b2>
					*end = '\0';
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	2200      	movs	r2, #0
 8001600:	701a      	strb	r2, [r3, #0]
					if (sscanf(start + 1, "%c", tx2_empty_recv_cnt)) {
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	3301      	adds	r3, #1
 8001606:	4a1f      	ldr	r2, [pc, #124]	@ (8001684 <HAL_UART_RxCpltCallback+0x200>)
 8001608:	7812      	ldrb	r2, [r2, #0]
 800160a:	4927      	ldr	r1, [pc, #156]	@ (80016a8 <HAL_UART_RxCpltCallback+0x224>)
 800160c:	4618      	mov	r0, r3
 800160e:	f00e fcd1 	bl	800ffb4 <siscanf>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d005      	beq.n	8001624 <HAL_UART_RxCpltCallback+0x1a0>
						tx2_empty_recv_cnt++;
 8001618:	4b1a      	ldr	r3, [pc, #104]	@ (8001684 <HAL_UART_RxCpltCallback+0x200>)
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	3301      	adds	r3, #1
 800161e:	b2da      	uxtb	r2, r3
 8001620:	4b18      	ldr	r3, [pc, #96]	@ (8001684 <HAL_UART_RxCpltCallback+0x200>)
 8001622:	701a      	strb	r2, [r3, #0]
					}
					memset(RxBuffer, 0, sizeof(RxBuffer));
 8001624:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001628:	2100      	movs	r1, #0
 800162a:	4810      	ldr	r0, [pc, #64]	@ (800166c <HAL_UART_RxCpltCallback+0x1e8>)
 800162c:	f00e fd31 	bl	8010092 <memset>
					Uart10_Rx_Cnt = 0;
 8001630:	4b0c      	ldr	r3, [pc, #48]	@ (8001664 <HAL_UART_RxCpltCallback+0x1e0>)
 8001632:	2200      	movs	r2, #0
 8001634:	701a      	strb	r2, [r3, #0]
//			memset(RxBuffer, 0, sizeof(RxBuffer));
//
//		}
	}
	//	更新串口接收中断,中断触发源 UART10,接收数组 aRxBuffer,缓存大小 1
	HAL_UART_Receive_IT(&huart10, (uint8_t*) &aRxBuffer, 1);
 8001636:	2201      	movs	r2, #1
 8001638:	490b      	ldr	r1, [pc, #44]	@ (8001668 <HAL_UART_RxCpltCallback+0x1e4>)
 800163a:	481c      	ldr	r0, [pc, #112]	@ (80016ac <HAL_UART_RxCpltCallback+0x228>)
 800163c:	f007 fad4 	bl	8008be8 <HAL_UART_Receive_IT>
}
 8001640:	3720      	adds	r7, #32
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40011800 	.word	0x40011800
 800164c:	2400036f 	.word	0x2400036f
 8001650:	24000810 	.word	0x24000810
 8001654:	40004c00 	.word	0x40004c00
 8001658:	24000370 	.word	0x24000370
 800165c:	240005c0 	.word	0x240005c0
 8001660:	40011c00 	.word	0x40011c00
 8001664:	24000474 	.word	0x24000474
 8001668:	24000372 	.word	0x24000372
 800166c:	24000374 	.word	0x24000374
 8001670:	24000484 	.word	0x24000484
 8001674:	2400047c 	.word	0x2400047c
 8001678:	24000478 	.word	0x24000478
 800167c:	0801321c 	.word	0x0801321c
 8001680:	24000480 	.word	0x24000480
 8001684:	24000481 	.word	0x24000481
 8001688:	24000014 	.word	0x24000014
 800168c:	24000010 	.word	0x24000010
 8001690:	2400000c 	.word	0x2400000c
 8001694:	24000008 	.word	0x24000008
 8001698:	24000004 	.word	0x24000004
 800169c:	24000000 	.word	0x24000000
 80016a0:	08013228 	.word	0x08013228
 80016a4:	24000020 	.word	0x24000020
 80016a8:	0801323c 	.word	0x0801323c
 80016ac:	24000a60 	.word	0x24000a60

080016b0 <HAL_TIM_PeriodElapsedCallback>:

/*  ------------ 定时器中断回调函数 -----------*/
extern uint16_t time_tx;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
	// 如果中断源为TIM2
	if (htim == &htim2) {
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	4a30      	ldr	r2, [pc, #192]	@ (800177c <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80016bc:	4293      	cmp	r3, r2
 80016be:	d106      	bne.n	80016ce <HAL_TIM_PeriodElapsedCallback+0x1e>

//		X_out = X_Ctrl(&XPID, x_goal);
//		Y_out = Y_Ctrl(&YPID, y_goal);
//		A_out = A_Ctrl(&APID, a_goal);
		// Action数据展示
		Action_Show();
 80016c0:	f00c fc36 	bl	800df30 <Action_Show>
		// 二维码数据展示
		QR_Show();
 80016c4:	f00c fcb0 	bl	800e028 <QR_Show>
		// 色环,物料坐标数据展示
		Point_Show();
 80016c8:	f00c fcea 	bl	800e0a0 <Point_Show>
 80016cc:	e052      	b.n	8001774 <HAL_TIM_PeriodElapsedCallback+0xc4>

	}
	// 如果中断源为TIM3
	else if (htim == &htim3) {
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	4a2b      	ldr	r2, [pc, #172]	@ (8001780 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d126      	bne.n	8001724 <HAL_TIM_PeriodElapsedCallback+0x74>
		// 根据TX2回传坐标进行PID调节
		TX_X_out = Tx_X_Ctrl(&TXPID, tx_target);
 80016d6:	4b2b      	ldr	r3, [pc, #172]	@ (8001784 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80016d8:	edd3 7a00 	vldr	s15, [r3]
 80016dc:	eeb0 0a67 	vmov.f32	s0, s15
 80016e0:	4829      	ldr	r0, [pc, #164]	@ (8001788 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 80016e2:	f00a fc0d 	bl	800bf00 <Tx_X_Ctrl>
 80016e6:	4603      	mov	r3, r0
 80016e8:	ee07 3a90 	vmov	s15, r3
 80016ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016f0:	4b26      	ldr	r3, [pc, #152]	@ (800178c <HAL_TIM_PeriodElapsedCallback+0xdc>)
 80016f2:	edc3 7a00 	vstr	s15, [r3]
		TX_Y_out = Tx_Y_Ctrl(&TYPID, ty_target);
 80016f6:	4b26      	ldr	r3, [pc, #152]	@ (8001790 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80016f8:	edd3 7a00 	vldr	s15, [r3]
 80016fc:	eeb0 0a67 	vmov.f32	s0, s15
 8001700:	4824      	ldr	r0, [pc, #144]	@ (8001794 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001702:	f00a fca3 	bl	800c04c <Tx_Y_Ctrl>
 8001706:	4603      	mov	r3, r0
 8001708:	ee07 3a90 	vmov	s15, r3
 800170c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001710:	4b21      	ldr	r3, [pc, #132]	@ (8001798 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001712:	edc3 7a00 	vstr	s15, [r3]
		time_tx++;
 8001716:	4b21      	ldr	r3, [pc, #132]	@ (800179c <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001718:	881b      	ldrh	r3, [r3, #0]
 800171a:	3301      	adds	r3, #1
 800171c:	b29a      	uxth	r2, r3
 800171e:	4b1f      	ldr	r3, [pc, #124]	@ (800179c <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001720:	801a      	strh	r2, [r3, #0]
 8001722:	e027      	b.n	8001774 <HAL_TIM_PeriodElapsedCallback+0xc4>
	}
	// 如果中断源为TIM5
	else if (htim == &htim5) {
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	4a1e      	ldr	r2, [pc, #120]	@ (80017a0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001728:	4293      	cmp	r3, r2
 800172a:	d109      	bne.n	8001740 <HAL_TIM_PeriodElapsedCallback+0x90>
		// TODO: 需要注释理解
		if (time5_jiancha != 0)
 800172c:	4b1d      	ldr	r3, [pc, #116]	@ (80017a4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d01f      	beq.n	8001774 <HAL_TIM_PeriodElapsedCallback+0xc4>
			time5_jiancha--;
 8001734:	4b1b      	ldr	r3, [pc, #108]	@ (80017a4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	3b01      	subs	r3, #1
 800173a:	4a1a      	ldr	r2, [pc, #104]	@ (80017a4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800173c:	6013      	str	r3, [r2, #0]
 800173e:	e019      	b.n	8001774 <HAL_TIM_PeriodElapsedCallback+0xc4>
	}
//	中断源为TIM12
	else if (htim == &htim12) {
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	4a19      	ldr	r2, [pc, #100]	@ (80017a8 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001744:	4293      	cmp	r3, r2
 8001746:	d115      	bne.n	8001774 <HAL_TIM_PeriodElapsedCallback+0xc4>
		// 如果允许阻塞查询标志位为true
		if (Apply_Chock == true) {
 8001748:	4b18      	ldr	r3, [pc, #96]	@ (80017ac <HAL_TIM_PeriodElapsedCallback+0xfc>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d011      	beq.n	8001774 <HAL_TIM_PeriodElapsedCallback+0xc4>
			// 如果底层步进电机到位返回标志位为true
			if (Base_Data == true) {
 8001750:	4b17      	ldr	r3, [pc, #92]	@ (80017b0 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d00c      	beq.n	8001772 <HAL_TIM_PeriodElapsedCallback+0xc2>
				// 取消阻塞状态,阻塞标志位记为false
				Choke_Flag = false;
 8001758:	4b16      	ldr	r3, [pc, #88]	@ (80017b4 <HAL_TIM_PeriodElapsedCallback+0x104>)
 800175a:	2200      	movs	r2, #0
 800175c:	701a      	strb	r2, [r3, #0]
				// 申请阻塞查询标志位记为false
				Apply_Chock = false;
 800175e:	4b13      	ldr	r3, [pc, #76]	@ (80017ac <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001760:	2200      	movs	r2, #0
 8001762:	701a      	strb	r2, [r3, #0]
				// 关闭定时器中断
				HAL_TIM_Base_Stop_IT(&htim12);
 8001764:	4810      	ldr	r0, [pc, #64]	@ (80017a8 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001766:	f006 fc39 	bl	8007fdc <HAL_TIM_Base_Stop_IT>
				// 重置底层步进电机到位返回标志位为false
				Base_Data = false;
 800176a:	4b11      	ldr	r3, [pc, #68]	@ (80017b0 <HAL_TIM_PeriodElapsedCallback+0x100>)
 800176c:	2200      	movs	r2, #0
 800176e:	701a      	strb	r2, [r3, #0]
 8001770:	e000      	b.n	8001774 <HAL_TIM_PeriodElapsedCallback+0xc4>
			// 	HAL_TIM_Base_Stop_IT(&htim12);
			// 	// 重置底层步进电机到位返回标志位为false
			// 	Base_Data = false;
			// } 
			else {
				return;
 8001772:	bf00      	nop
			}
		}
	}
}
 8001774:	3708      	adds	r7, #8
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	24000490 	.word	0x24000490
 8001780:	240004dc 	.word	0x240004dc
 8001784:	24000018 	.word	0x24000018
 8001788:	24000bc8 	.word	0x24000bc8
 800178c:	24000c20 	.word	0x24000c20
 8001790:	2400001c 	.word	0x2400001c
 8001794:	24000bf4 	.word	0x24000bf4
 8001798:	24000c24 	.word	0x24000c24
 800179c:	24000c30 	.word	0x24000c30
 80017a0:	24000528 	.word	0x24000528
 80017a4:	24000c2c 	.word	0x24000c2c
 80017a8:	24000574 	.word	0x24000574
 80017ac:	24000c29 	.word	0x24000c29
 80017b0:	2400036d 	.word	0x2400036d
 80017b4:	24000c28 	.word	0x24000c28

080017b8 <MPU_Config>:

/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void) {
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b084      	sub	sp, #16
 80017bc:	af00      	add	r7, sp, #0
	MPU_Region_InitTypeDef MPU_InitStruct = { 0 };
 80017be:	463b      	mov	r3, r7
 80017c0:	2200      	movs	r2, #0
 80017c2:	601a      	str	r2, [r3, #0]
 80017c4:	605a      	str	r2, [r3, #4]
 80017c6:	609a      	str	r2, [r3, #8]
 80017c8:	60da      	str	r2, [r3, #12]

	/* Disables the MPU */
	HAL_MPU_Disable();
 80017ca:	f001 fc59 	bl	8003080 <HAL_MPU_Disable>

	/** Initializes and configures the Region and the memory to be protected
	 */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80017ce:	2301      	movs	r3, #1
 80017d0:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80017d2:	2300      	movs	r3, #0
 80017d4:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.BaseAddress = 0x0;
 80017d6:	2300      	movs	r3, #0
 80017d8:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80017da:	231f      	movs	r3, #31
 80017dc:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.SubRegionDisable = 0x87;
 80017de:	2387      	movs	r3, #135	@ 0x87
 80017e0:	727b      	strb	r3, [r7, #9]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80017e2:	2300      	movs	r3, #0
 80017e4:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80017e6:	2300      	movs	r3, #0
 80017e8:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80017ea:	2301      	movs	r3, #1
 80017ec:	733b      	strb	r3, [r7, #12]
	MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80017ee:	2301      	movs	r3, #1
 80017f0:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80017f2:	2300      	movs	r3, #0
 80017f4:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80017f6:	2300      	movs	r3, #0
 80017f8:	73fb      	strb	r3, [r7, #15]

	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80017fa:	463b      	mov	r3, r7
 80017fc:	4618      	mov	r0, r3
 80017fe:	f001 fc77 	bl	80030f0 <HAL_MPU_ConfigRegion>
	/* Enables the MPU */
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001802:	2004      	movs	r0, #4
 8001804:	f001 fc54 	bl	80030b0 <HAL_MPU_Enable>

}
 8001808:	bf00      	nop
 800180a:	3710      	adds	r7, #16
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}

08001810 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001814:	b672      	cpsid	i
}
 8001816:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001818:	bf00      	nop
 800181a:	e7fd      	b.n	8001818 <Error_Handler+0x8>

0800181c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800181c:	b480      	push	{r7}
 800181e:	b083      	sub	sp, #12
 8001820:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001822:	4b0a      	ldr	r3, [pc, #40]	@ (800184c <HAL_MspInit+0x30>)
 8001824:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001828:	4a08      	ldr	r2, [pc, #32]	@ (800184c <HAL_MspInit+0x30>)
 800182a:	f043 0302 	orr.w	r3, r3, #2
 800182e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001832:	4b06      	ldr	r3, [pc, #24]	@ (800184c <HAL_MspInit+0x30>)
 8001834:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001838:	f003 0302 	and.w	r3, r3, #2
 800183c:	607b      	str	r3, [r7, #4]
 800183e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001840:	bf00      	nop
 8001842:	370c      	adds	r7, #12
 8001844:	46bd      	mov	sp, r7
 8001846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184a:	4770      	bx	lr
 800184c:	58024400 	.word	0x58024400

08001850 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8001854:	bf00      	nop
 8001856:	e7fd      	b.n	8001854 <NMI_Handler+0x4>

08001858 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800185c:	bf00      	nop
 800185e:	e7fd      	b.n	800185c <HardFault_Handler+0x4>

08001860 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001864:	bf00      	nop
 8001866:	e7fd      	b.n	8001864 <MemManage_Handler+0x4>

08001868 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800186c:	bf00      	nop
 800186e:	e7fd      	b.n	800186c <BusFault_Handler+0x4>

08001870 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001874:	bf00      	nop
 8001876:	e7fd      	b.n	8001874 <UsageFault_Handler+0x4>

08001878 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800187c:	bf00      	nop
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr

08001886 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001886:	b480      	push	{r7}
 8001888:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800188a:	bf00      	nop
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr

08001894 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001898:	bf00      	nop
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr

080018a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018a2:	b580      	push	{r7, lr}
 80018a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018a6:	f001 fa97 	bl	8002dd8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}
	...

080018b0 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80018b4:	4802      	ldr	r0, [pc, #8]	@ (80018c0 <FDCAN1_IT0_IRQHandler+0x10>)
 80018b6:	f002 fead 	bl	8004614 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80018ba:	bf00      	nop
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	240002c4 	.word	0x240002c4

080018c4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80018c8:	4802      	ldr	r0, [pc, #8]	@ (80018d4 <TIM2_IRQHandler+0x10>)
 80018ca:	f006 fbb6 	bl	800803a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80018ce:	bf00      	nop
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	24000490 	.word	0x24000490

080018d8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80018dc:	4802      	ldr	r0, [pc, #8]	@ (80018e8 <TIM3_IRQHandler+0x10>)
 80018de:	f006 fbac 	bl	800803a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80018e2:	bf00      	nop
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	240004dc 	.word	0x240004dc

080018ec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80018f0:	4802      	ldr	r0, [pc, #8]	@ (80018fc <USART2_IRQHandler+0x10>)
 80018f2:	f007 f9c5 	bl	8008c80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80018f6:	bf00      	nop
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	240008a4 	.word	0x240008a4

08001900 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001904:	4802      	ldr	r0, [pc, #8]	@ (8001910 <USART3_IRQHandler+0x10>)
 8001906:	f007 f9bb 	bl	8008c80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800190a:	bf00      	nop
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	24000938 	.word	0x24000938

08001914 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 8001918:	4802      	ldr	r0, [pc, #8]	@ (8001924 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 800191a:	f006 fb8e 	bl	800803a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 800191e:	bf00      	nop
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	24000574 	.word	0x24000574

08001928 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800192c:	4802      	ldr	r0, [pc, #8]	@ (8001938 <TIM5_IRQHandler+0x10>)
 800192e:	f006 fb84 	bl	800803a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001932:	bf00      	nop
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	24000528 	.word	0x24000528

0800193c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001940:	4802      	ldr	r0, [pc, #8]	@ (800194c <UART4_IRQHandler+0x10>)
 8001942:	f007 f99d 	bl	8008c80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001946:	bf00      	nop
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	240005c0 	.word	0x240005c0

08001950 <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 8001954:	4802      	ldr	r0, [pc, #8]	@ (8001960 <UART7_IRQHandler+0x10>)
 8001956:	f007 f993 	bl	8008c80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 800195a:	bf00      	nop
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	240006e8 	.word	0x240006e8

08001964 <UART8_IRQHandler>:

/**
  * @brief This function handles UART8 global interrupt.
  */
void UART8_IRQHandler(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART8_IRQn 0 */

  /* USER CODE END UART8_IRQn 0 */
  HAL_UART_IRQHandler(&huart8);
 8001968:	4802      	ldr	r0, [pc, #8]	@ (8001974 <UART8_IRQHandler+0x10>)
 800196a:	f007 f989 	bl	8008c80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART8_IRQn 1 */

  /* USER CODE END UART8_IRQn 1 */
}
 800196e:	bf00      	nop
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	2400077c 	.word	0x2400077c

08001978 <UART9_IRQHandler>:

/**
  * @brief This function handles UART9 global interrupt.
  */
void UART9_IRQHandler(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART9_IRQn 0 */

  /* USER CODE END UART9_IRQn 0 */
  HAL_UART_IRQHandler(&huart9);
 800197c:	4802      	ldr	r0, [pc, #8]	@ (8001988 <UART9_IRQHandler+0x10>)
 800197e:	f007 f97f 	bl	8008c80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART9_IRQn 1 */

  /* USER CODE END UART9_IRQn 1 */
}
 8001982:	bf00      	nop
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	24000810 	.word	0x24000810

0800198c <USART10_IRQHandler>:

/**
  * @brief This function handles USART10 global interrupt.
  */
void USART10_IRQHandler(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART10_IRQn 0 */

  /* USER CODE END USART10_IRQn 0 */
  HAL_UART_IRQHandler(&huart10);
 8001990:	4802      	ldr	r0, [pc, #8]	@ (800199c <USART10_IRQHandler+0x10>)
 8001992:	f007 f975 	bl	8008c80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART10_IRQn 1 */

  /* USER CODE END USART10_IRQn 1 */
}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	24000a60 	.word	0x24000a60

080019a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
	return 1;
 80019a4:	2301      	movs	r3, #1
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr

080019b0 <_kill>:

int _kill(int pid, int sig)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
 80019b8:	6039      	str	r1, [r7, #0]
	(void) pid;
	(void) sig;
	errno = EINVAL;
 80019ba:	f00e fbeb 	bl	8010194 <__errno>
 80019be:	4603      	mov	r3, r0
 80019c0:	2216      	movs	r2, #22
 80019c2:	601a      	str	r2, [r3, #0]
	return -1;
 80019c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3708      	adds	r7, #8
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}

080019d0 <_exit>:

void _exit(int status)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80019d8:	f04f 31ff 	mov.w	r1, #4294967295
 80019dc:	6878      	ldr	r0, [r7, #4]
 80019de:	f7ff ffe7 	bl	80019b0 <_kill>
	while (1)
 80019e2:	bf00      	nop
 80019e4:	e7fd      	b.n	80019e2 <_exit+0x12>

080019e6 <_read>:
	{
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019e6:	b580      	push	{r7, lr}
 80019e8:	b086      	sub	sp, #24
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	60f8      	str	r0, [r7, #12]
 80019ee:	60b9      	str	r1, [r7, #8]
 80019f0:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019f2:	2300      	movs	r3, #0
 80019f4:	617b      	str	r3, [r7, #20]
 80019f6:	e00a      	b.n	8001a0e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80019f8:	f3af 8000 	nop.w
 80019fc:	4601      	mov	r1, r0
 80019fe:	68bb      	ldr	r3, [r7, #8]
 8001a00:	1c5a      	adds	r2, r3, #1
 8001a02:	60ba      	str	r2, [r7, #8]
 8001a04:	b2ca      	uxtb	r2, r1
 8001a06:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	617b      	str	r3, [r7, #20]
 8001a0e:	697a      	ldr	r2, [r7, #20]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	429a      	cmp	r2, r3
 8001a14:	dbf0      	blt.n	80019f8 <_read+0x12>
	}

	return len;
 8001a16:	687b      	ldr	r3, [r7, #4]
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	3718      	adds	r7, #24
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}

08001a20 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b086      	sub	sp, #24
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	60f8      	str	r0, [r7, #12]
 8001a28:	60b9      	str	r1, [r7, #8]
 8001a2a:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	617b      	str	r3, [r7, #20]
 8001a30:	e009      	b.n	8001a46 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	1c5a      	adds	r2, r3, #1
 8001a36:	60ba      	str	r2, [r7, #8]
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f7ff fd10 	bl	8001460 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	3301      	adds	r3, #1
 8001a44:	617b      	str	r3, [r7, #20]
 8001a46:	697a      	ldr	r2, [r7, #20]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	429a      	cmp	r2, r3
 8001a4c:	dbf1      	blt.n	8001a32 <_write+0x12>
	}
	return len;
 8001a4e:	687b      	ldr	r3, [r7, #4]
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	3718      	adds	r7, #24
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}

08001a58 <_close>:

int _close(int file)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 8001a60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	370c      	adds	r7, #12
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr

08001a70 <_fstat>:

int _fstat(int file, struct stat *st)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b083      	sub	sp, #12
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
 8001a78:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a80:	605a      	str	r2, [r3, #4]
	return 0;
 8001a82:	2300      	movs	r3, #0
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	370c      	adds	r7, #12
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr

08001a90 <_isatty>:

int _isatty(int file)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 8001a98:	2301      	movs	r3, #1
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	370c      	adds	r7, #12
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr

08001aa6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001aa6:	b480      	push	{r7}
 8001aa8:	b085      	sub	sp, #20
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	60f8      	str	r0, [r7, #12]
 8001aae:	60b9      	str	r1, [r7, #8]
 8001ab0:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 8001ab2:	2300      	movs	r3, #0
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	3714      	adds	r7, #20
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abe:	4770      	bx	lr

08001ac0 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b086      	sub	sp, #24
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 8001ac8:	4a14      	ldr	r2, [pc, #80]	@ (8001b1c <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 8001aca:	4b15      	ldr	r3, [pc, #84]	@ (8001b20 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 8001acc:	1ad3      	subs	r3, r2, r3
 8001ace:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8001ad4:	4b13      	ldr	r3, [pc, #76]	@ (8001b24 <_sbrk+0x64>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d102      	bne.n	8001ae2 <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 8001adc:	4b11      	ldr	r3, [pc, #68]	@ (8001b24 <_sbrk+0x64>)
 8001ade:	4a12      	ldr	r2, [pc, #72]	@ (8001b28 <_sbrk+0x68>)
 8001ae0:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 8001ae2:	4b10      	ldr	r3, [pc, #64]	@ (8001b24 <_sbrk+0x64>)
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	4413      	add	r3, r2
 8001aea:	693a      	ldr	r2, [r7, #16]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d207      	bcs.n	8001b00 <_sbrk+0x40>
		errno = ENOMEM;
 8001af0:	f00e fb50 	bl	8010194 <__errno>
 8001af4:	4603      	mov	r3, r0
 8001af6:	220c      	movs	r2, #12
 8001af8:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 8001afa:	f04f 33ff 	mov.w	r3, #4294967295
 8001afe:	e009      	b.n	8001b14 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 8001b00:	4b08      	ldr	r3, [pc, #32]	@ (8001b24 <_sbrk+0x64>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 8001b06:	4b07      	ldr	r3, [pc, #28]	@ (8001b24 <_sbrk+0x64>)
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4413      	add	r3, r2
 8001b0e:	4a05      	ldr	r2, [pc, #20]	@ (8001b24 <_sbrk+0x64>)
 8001b10:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 8001b12:	68fb      	ldr	r3, [r7, #12]
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3718      	adds	r7, #24
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	24050000 	.word	0x24050000
 8001b20:	00000400 	.word	0x00000400
 8001b24:	2400048c 	.word	0x2400048c
 8001b28:	24000e78 	.word	0x24000e78

08001b2c <SystemInit>:
 *         configuration.
 * @param  None
 * @retval None
 */
void SystemInit(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << (10 * 2)) | (3UL << (11 * 2))); /* set CP10 and CP11 Full Access */
 8001b30:	4b32      	ldr	r3, [pc, #200]	@ (8001bfc <SystemInit+0xd0>)
 8001b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b36:	4a31      	ldr	r2, [pc, #196]	@ (8001bfc <SystemInit+0xd0>)
 8001b38:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b3c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
	/* Reset the RCC clock configuration to the default reset state ------------*/

	/* Increasing the CPU frequency */
	if (FLASH_LATENCY_DEFAULT > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001b40:	4b2f      	ldr	r3, [pc, #188]	@ (8001c00 <SystemInit+0xd4>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f003 030f 	and.w	r3, r3, #15
 8001b48:	2b06      	cmp	r3, #6
 8001b4a:	d807      	bhi.n	8001b5c <SystemInit+0x30>
	{
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY,
 8001b4c:	4b2c      	ldr	r3, [pc, #176]	@ (8001c00 <SystemInit+0xd4>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f023 030f 	bic.w	r3, r3, #15
 8001b54:	4a2a      	ldr	r2, [pc, #168]	@ (8001c00 <SystemInit+0xd4>)
 8001b56:	f043 0307 	orr.w	r3, r3, #7
 8001b5a:	6013      	str	r3, [r2, #0]
				(uint32_t)(FLASH_LATENCY_DEFAULT));
	}

	/* Set HSION bit */
	RCC->CR |= RCC_CR_HSION;
 8001b5c:	4b29      	ldr	r3, [pc, #164]	@ (8001c04 <SystemInit+0xd8>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a28      	ldr	r2, [pc, #160]	@ (8001c04 <SystemInit+0xd8>)
 8001b62:	f043 0301 	orr.w	r3, r3, #1
 8001b66:	6013      	str	r3, [r2, #0]

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;
 8001b68:	4b26      	ldr	r3, [pc, #152]	@ (8001c04 <SystemInit+0xd8>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	611a      	str	r2, [r3, #16]

	/* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
	RCC->CR &= 0xEAF6ED7FU;
 8001b6e:	4b25      	ldr	r3, [pc, #148]	@ (8001c04 <SystemInit+0xd8>)
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	4924      	ldr	r1, [pc, #144]	@ (8001c04 <SystemInit+0xd8>)
 8001b74:	4b24      	ldr	r3, [pc, #144]	@ (8001c08 <SystemInit+0xdc>)
 8001b76:	4013      	ands	r3, r2
 8001b78:	600b      	str	r3, [r1, #0]

	/* Decreasing the number of wait states because of lower CPU frequency */
	if (FLASH_LATENCY_DEFAULT < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001b7a:	4b21      	ldr	r3, [pc, #132]	@ (8001c00 <SystemInit+0xd4>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f003 0308 	and.w	r3, r3, #8
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d007      	beq.n	8001b96 <SystemInit+0x6a>
	{
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY,
 8001b86:	4b1e      	ldr	r3, [pc, #120]	@ (8001c00 <SystemInit+0xd4>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f023 030f 	bic.w	r3, r3, #15
 8001b8e:	4a1c      	ldr	r2, [pc, #112]	@ (8001c00 <SystemInit+0xd4>)
 8001b90:	f043 0307 	orr.w	r3, r3, #7
 8001b94:	6013      	str	r3, [r2, #0]
				(uint32_t)(FLASH_LATENCY_DEFAULT));
	}

#if defined(D3_SRAM_BASE)
	/* Reset D1CFGR register */
	RCC->D1CFGR = 0x00000000;
 8001b96:	4b1b      	ldr	r3, [pc, #108]	@ (8001c04 <SystemInit+0xd8>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	619a      	str	r2, [r3, #24]

	/* Reset D2CFGR register */
	RCC->D2CFGR = 0x00000000;
 8001b9c:	4b19      	ldr	r3, [pc, #100]	@ (8001c04 <SystemInit+0xd8>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	61da      	str	r2, [r3, #28]

	/* Reset D3CFGR register */
	RCC->D3CFGR = 0x00000000;
 8001ba2:	4b18      	ldr	r3, [pc, #96]	@ (8001c04 <SystemInit+0xd8>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	621a      	str	r2, [r3, #32]

	/* Reset SRDCFGR register */
	RCC->SRDCFGR = 0x00000000;
#endif
	/* Reset PLLCKSELR register */
	RCC->PLLCKSELR = 0x02020200;
 8001ba8:	4b16      	ldr	r3, [pc, #88]	@ (8001c04 <SystemInit+0xd8>)
 8001baa:	4a18      	ldr	r2, [pc, #96]	@ (8001c0c <SystemInit+0xe0>)
 8001bac:	629a      	str	r2, [r3, #40]	@ 0x28

	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x01FF0000;
 8001bae:	4b15      	ldr	r3, [pc, #84]	@ (8001c04 <SystemInit+0xd8>)
 8001bb0:	4a17      	ldr	r2, [pc, #92]	@ (8001c10 <SystemInit+0xe4>)
 8001bb2:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Reset PLL1DIVR register */
	RCC->PLL1DIVR = 0x01010280;
 8001bb4:	4b13      	ldr	r3, [pc, #76]	@ (8001c04 <SystemInit+0xd8>)
 8001bb6:	4a17      	ldr	r2, [pc, #92]	@ (8001c14 <SystemInit+0xe8>)
 8001bb8:	631a      	str	r2, [r3, #48]	@ 0x30
	/* Reset PLL1FRACR register */
	RCC->PLL1FRACR = 0x00000000;
 8001bba:	4b12      	ldr	r3, [pc, #72]	@ (8001c04 <SystemInit+0xd8>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	635a      	str	r2, [r3, #52]	@ 0x34

	/* Reset PLL2DIVR register */
	RCC->PLL2DIVR = 0x01010280;
 8001bc0:	4b10      	ldr	r3, [pc, #64]	@ (8001c04 <SystemInit+0xd8>)
 8001bc2:	4a14      	ldr	r2, [pc, #80]	@ (8001c14 <SystemInit+0xe8>)
 8001bc4:	639a      	str	r2, [r3, #56]	@ 0x38

	/* Reset PLL2FRACR register */

	RCC->PLL2FRACR = 0x00000000;
 8001bc6:	4b0f      	ldr	r3, [pc, #60]	@ (8001c04 <SystemInit+0xd8>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	63da      	str	r2, [r3, #60]	@ 0x3c
	/* Reset PLL3DIVR register */
	RCC->PLL3DIVR = 0x01010280;
 8001bcc:	4b0d      	ldr	r3, [pc, #52]	@ (8001c04 <SystemInit+0xd8>)
 8001bce:	4a11      	ldr	r2, [pc, #68]	@ (8001c14 <SystemInit+0xe8>)
 8001bd0:	641a      	str	r2, [r3, #64]	@ 0x40

	/* Reset PLL3FRACR register */
	RCC->PLL3FRACR = 0x00000000;
 8001bd2:	4b0c      	ldr	r3, [pc, #48]	@ (8001c04 <SystemInit+0xd8>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	645a      	str	r2, [r3, #68]	@ 0x44

	/* Reset HSEBYP bit */
	RCC->CR &= 0xFFFBFFFFU;
 8001bd8:	4b0a      	ldr	r3, [pc, #40]	@ (8001c04 <SystemInit+0xd8>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a09      	ldr	r2, [pc, #36]	@ (8001c04 <SystemInit+0xd8>)
 8001bde:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001be2:	6013      	str	r3, [r2, #0]

	/* Disable all interrupts */
	RCC->CIER = 0x00000000;
 8001be4:	4b07      	ldr	r3, [pc, #28]	@ (8001c04 <SystemInit+0xd8>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	661a      	str	r2, [r3, #96]	@ 0x60
	/*
	 * Disable the FMC bank1 (enabled after reset).
	 * This, prevents CPU speculation access on this bank which blocks the use of FMC during
	 * 24us. During this time the others FMC master (such as LTDC) cannot use it!
	 */
	FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001bea:	4b0b      	ldr	r3, [pc, #44]	@ (8001c18 <SystemInit+0xec>)
 8001bec:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001bf0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001bf2:	bf00      	nop
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr
 8001bfc:	e000ed00 	.word	0xe000ed00
 8001c00:	52002000 	.word	0x52002000
 8001c04:	58024400 	.word	0x58024400
 8001c08:	eaf6ed7f 	.word	0xeaf6ed7f
 8001c0c:	02020200 	.word	0x02020200
 8001c10:	01ff0000 	.word	0x01ff0000
 8001c14:	01010280 	.word	0x01010280
 8001c18:	52004000 	.word	0x52004000

08001c1c <MX_TIM2_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim12;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b088      	sub	sp, #32
 8001c20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c22:	f107 0310 	add.w	r3, r7, #16
 8001c26:	2200      	movs	r2, #0
 8001c28:	601a      	str	r2, [r3, #0]
 8001c2a:	605a      	str	r2, [r3, #4]
 8001c2c:	609a      	str	r2, [r3, #8]
 8001c2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c30:	1d3b      	adds	r3, r7, #4
 8001c32:	2200      	movs	r2, #0
 8001c34:	601a      	str	r2, [r3, #0]
 8001c36:	605a      	str	r2, [r3, #4]
 8001c38:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c3a:	4b1e      	ldr	r3, [pc, #120]	@ (8001cb4 <MX_TIM2_Init+0x98>)
 8001c3c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c40:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 550-1;
 8001c42:	4b1c      	ldr	r3, [pc, #112]	@ (8001cb4 <MX_TIM2_Init+0x98>)
 8001c44:	f240 2225 	movw	r2, #549	@ 0x225
 8001c48:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c4a:	4b1a      	ldr	r3, [pc, #104]	@ (8001cb4 <MX_TIM2_Init+0x98>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000-1;
 8001c50:	4b18      	ldr	r3, [pc, #96]	@ (8001cb4 <MX_TIM2_Init+0x98>)
 8001c52:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001c56:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c58:	4b16      	ldr	r3, [pc, #88]	@ (8001cb4 <MX_TIM2_Init+0x98>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c5e:	4b15      	ldr	r3, [pc, #84]	@ (8001cb4 <MX_TIM2_Init+0x98>)
 8001c60:	2280      	movs	r2, #128	@ 0x80
 8001c62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c64:	4813      	ldr	r0, [pc, #76]	@ (8001cb4 <MX_TIM2_Init+0x98>)
 8001c66:	f006 f8db 	bl	8007e20 <HAL_TIM_Base_Init>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001c70:	f7ff fdce 	bl	8001810 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c78:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c7a:	f107 0310 	add.w	r3, r7, #16
 8001c7e:	4619      	mov	r1, r3
 8001c80:	480c      	ldr	r0, [pc, #48]	@ (8001cb4 <MX_TIM2_Init+0x98>)
 8001c82:	f006 fae1 	bl	8008248 <HAL_TIM_ConfigClockSource>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001c8c:	f7ff fdc0 	bl	8001810 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c90:	2300      	movs	r3, #0
 8001c92:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c94:	2300      	movs	r3, #0
 8001c96:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c98:	1d3b      	adds	r3, r7, #4
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4805      	ldr	r0, [pc, #20]	@ (8001cb4 <MX_TIM2_Init+0x98>)
 8001c9e:	f006 fd43 	bl	8008728 <HAL_TIMEx_MasterConfigSynchronization>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001ca8:	f7ff fdb2 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001cac:	bf00      	nop
 8001cae:	3720      	adds	r7, #32
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	24000490 	.word	0x24000490

08001cb8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b088      	sub	sp, #32
 8001cbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cbe:	f107 0310 	add.w	r3, r7, #16
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	601a      	str	r2, [r3, #0]
 8001cc6:	605a      	str	r2, [r3, #4]
 8001cc8:	609a      	str	r2, [r3, #8]
 8001cca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ccc:	1d3b      	adds	r3, r7, #4
 8001cce:	2200      	movs	r2, #0
 8001cd0:	601a      	str	r2, [r3, #0]
 8001cd2:	605a      	str	r2, [r3, #4]
 8001cd4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001cd6:	4b1e      	ldr	r3, [pc, #120]	@ (8001d50 <MX_TIM3_Init+0x98>)
 8001cd8:	4a1e      	ldr	r2, [pc, #120]	@ (8001d54 <MX_TIM3_Init+0x9c>)
 8001cda:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 550-1;
 8001cdc:	4b1c      	ldr	r3, [pc, #112]	@ (8001d50 <MX_TIM3_Init+0x98>)
 8001cde:	f240 2225 	movw	r2, #549	@ 0x225
 8001ce2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ce4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d50 <MX_TIM3_Init+0x98>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 8001cea:	4b19      	ldr	r3, [pc, #100]	@ (8001d50 <MX_TIM3_Init+0x98>)
 8001cec:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001cf0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cf2:	4b17      	ldr	r3, [pc, #92]	@ (8001d50 <MX_TIM3_Init+0x98>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cf8:	4b15      	ldr	r3, [pc, #84]	@ (8001d50 <MX_TIM3_Init+0x98>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001cfe:	4814      	ldr	r0, [pc, #80]	@ (8001d50 <MX_TIM3_Init+0x98>)
 8001d00:	f006 f88e 	bl	8007e20 <HAL_TIM_Base_Init>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001d0a:	f7ff fd81 	bl	8001810 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d0e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d12:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001d14:	f107 0310 	add.w	r3, r7, #16
 8001d18:	4619      	mov	r1, r3
 8001d1a:	480d      	ldr	r0, [pc, #52]	@ (8001d50 <MX_TIM3_Init+0x98>)
 8001d1c:	f006 fa94 	bl	8008248 <HAL_TIM_ConfigClockSource>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8001d26:	f7ff fd73 	bl	8001810 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d32:	1d3b      	adds	r3, r7, #4
 8001d34:	4619      	mov	r1, r3
 8001d36:	4806      	ldr	r0, [pc, #24]	@ (8001d50 <MX_TIM3_Init+0x98>)
 8001d38:	f006 fcf6 	bl	8008728 <HAL_TIMEx_MasterConfigSynchronization>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d001      	beq.n	8001d46 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8001d42:	f7ff fd65 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d46:	bf00      	nop
 8001d48:	3720      	adds	r7, #32
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	240004dc 	.word	0x240004dc
 8001d54:	40000400 	.word	0x40000400

08001d58 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b088      	sub	sp, #32
 8001d5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d5e:	f107 0310 	add.w	r3, r7, #16
 8001d62:	2200      	movs	r2, #0
 8001d64:	601a      	str	r2, [r3, #0]
 8001d66:	605a      	str	r2, [r3, #4]
 8001d68:	609a      	str	r2, [r3, #8]
 8001d6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d6c:	1d3b      	adds	r3, r7, #4
 8001d6e:	2200      	movs	r2, #0
 8001d70:	601a      	str	r2, [r3, #0]
 8001d72:	605a      	str	r2, [r3, #4]
 8001d74:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001d76:	4b1e      	ldr	r3, [pc, #120]	@ (8001df0 <MX_TIM5_Init+0x98>)
 8001d78:	4a1e      	ldr	r2, [pc, #120]	@ (8001df4 <MX_TIM5_Init+0x9c>)
 8001d7a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 550-1;
 8001d7c:	4b1c      	ldr	r3, [pc, #112]	@ (8001df0 <MX_TIM5_Init+0x98>)
 8001d7e:	f240 2225 	movw	r2, #549	@ 0x225
 8001d82:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d84:	4b1a      	ldr	r3, [pc, #104]	@ (8001df0 <MX_TIM5_Init+0x98>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 10000-1;
 8001d8a:	4b19      	ldr	r3, [pc, #100]	@ (8001df0 <MX_TIM5_Init+0x98>)
 8001d8c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001d90:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d92:	4b17      	ldr	r3, [pc, #92]	@ (8001df0 <MX_TIM5_Init+0x98>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d98:	4b15      	ldr	r3, [pc, #84]	@ (8001df0 <MX_TIM5_Init+0x98>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001d9e:	4814      	ldr	r0, [pc, #80]	@ (8001df0 <MX_TIM5_Init+0x98>)
 8001da0:	f006 f83e 	bl	8007e20 <HAL_TIM_Base_Init>
 8001da4:	4603      	mov	r3, r0
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d001      	beq.n	8001dae <MX_TIM5_Init+0x56>
  {
    Error_Handler();
 8001daa:	f7ff fd31 	bl	8001810 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001db2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001db4:	f107 0310 	add.w	r3, r7, #16
 8001db8:	4619      	mov	r1, r3
 8001dba:	480d      	ldr	r0, [pc, #52]	@ (8001df0 <MX_TIM5_Init+0x98>)
 8001dbc:	f006 fa44 	bl	8008248 <HAL_TIM_ConfigClockSource>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d001      	beq.n	8001dca <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 8001dc6:	f7ff fd23 	bl	8001810 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001dd2:	1d3b      	adds	r3, r7, #4
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	4806      	ldr	r0, [pc, #24]	@ (8001df0 <MX_TIM5_Init+0x98>)
 8001dd8:	f006 fca6 	bl	8008728 <HAL_TIMEx_MasterConfigSynchronization>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d001      	beq.n	8001de6 <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 8001de2:	f7ff fd15 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001de6:	bf00      	nop
 8001de8:	3720      	adds	r7, #32
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	24000528 	.word	0x24000528
 8001df4:	40000c00 	.word	0x40000c00

08001df8 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b088      	sub	sp, #32
 8001dfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dfe:	f107 0310 	add.w	r3, r7, #16
 8001e02:	2200      	movs	r2, #0
 8001e04:	601a      	str	r2, [r3, #0]
 8001e06:	605a      	str	r2, [r3, #4]
 8001e08:	609a      	str	r2, [r3, #8]
 8001e0a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e0c:	1d3b      	adds	r3, r7, #4
 8001e0e:	2200      	movs	r2, #0
 8001e10:	601a      	str	r2, [r3, #0]
 8001e12:	605a      	str	r2, [r3, #4]
 8001e14:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001e16:	4b1d      	ldr	r3, [pc, #116]	@ (8001e8c <MX_TIM12_Init+0x94>)
 8001e18:	4a1d      	ldr	r2, [pc, #116]	@ (8001e90 <MX_TIM12_Init+0x98>)
 8001e1a:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 65535;
 8001e1c:	4b1b      	ldr	r3, [pc, #108]	@ (8001e8c <MX_TIM12_Init+0x94>)
 8001e1e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e22:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e24:	4b19      	ldr	r3, [pc, #100]	@ (8001e8c <MX_TIM12_Init+0x94>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 19;
 8001e2a:	4b18      	ldr	r3, [pc, #96]	@ (8001e8c <MX_TIM12_Init+0x94>)
 8001e2c:	2213      	movs	r2, #19
 8001e2e:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e30:	4b16      	ldr	r3, [pc, #88]	@ (8001e8c <MX_TIM12_Init+0x94>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e36:	4b15      	ldr	r3, [pc, #84]	@ (8001e8c <MX_TIM12_Init+0x94>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8001e3c:	4813      	ldr	r0, [pc, #76]	@ (8001e8c <MX_TIM12_Init+0x94>)
 8001e3e:	f005 ffef 	bl	8007e20 <HAL_TIM_Base_Init>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d001      	beq.n	8001e4c <MX_TIM12_Init+0x54>
  {
    Error_Handler();
 8001e48:	f7ff fce2 	bl	8001810 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e50:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8001e52:	f107 0310 	add.w	r3, r7, #16
 8001e56:	4619      	mov	r1, r3
 8001e58:	480c      	ldr	r0, [pc, #48]	@ (8001e8c <MX_TIM12_Init+0x94>)
 8001e5a:	f006 f9f5 	bl	8008248 <HAL_TIM_ConfigClockSource>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <MX_TIM12_Init+0x70>
  {
    Error_Handler();
 8001e64:	f7ff fcd4 	bl	8001810 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim12, &sMasterConfig) != HAL_OK)
 8001e70:	1d3b      	adds	r3, r7, #4
 8001e72:	4619      	mov	r1, r3
 8001e74:	4805      	ldr	r0, [pc, #20]	@ (8001e8c <MX_TIM12_Init+0x94>)
 8001e76:	f006 fc57 	bl	8008728 <HAL_TIMEx_MasterConfigSynchronization>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <MX_TIM12_Init+0x8c>
  {
    Error_Handler();
 8001e80:	f7ff fcc6 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 8001e84:	bf00      	nop
 8001e86:	3720      	adds	r7, #32
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	24000574 	.word	0x24000574
 8001e90:	40001800 	.word	0x40001800

08001e94 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b086      	sub	sp, #24
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ea4:	d117      	bne.n	8001ed6 <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ea6:	4b39      	ldr	r3, [pc, #228]	@ (8001f8c <HAL_TIM_Base_MspInit+0xf8>)
 8001ea8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001eac:	4a37      	ldr	r2, [pc, #220]	@ (8001f8c <HAL_TIM_Base_MspInit+0xf8>)
 8001eae:	f043 0301 	orr.w	r3, r3, #1
 8001eb2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001eb6:	4b35      	ldr	r3, [pc, #212]	@ (8001f8c <HAL_TIM_Base_MspInit+0xf8>)
 8001eb8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001ebc:	f003 0301 	and.w	r3, r3, #1
 8001ec0:	617b      	str	r3, [r7, #20]
 8001ec2:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 11, 0);
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	210b      	movs	r1, #11
 8001ec8:	201c      	movs	r0, #28
 8001eca:	f001 f8a4 	bl	8003016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ece:	201c      	movs	r0, #28
 8001ed0:	f001 f8bb 	bl	800304a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8001ed4:	e055      	b.n	8001f82 <HAL_TIM_Base_MspInit+0xee>
  else if(tim_baseHandle->Instance==TIM3)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a2d      	ldr	r2, [pc, #180]	@ (8001f90 <HAL_TIM_Base_MspInit+0xfc>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d117      	bne.n	8001f10 <HAL_TIM_Base_MspInit+0x7c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ee0:	4b2a      	ldr	r3, [pc, #168]	@ (8001f8c <HAL_TIM_Base_MspInit+0xf8>)
 8001ee2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001ee6:	4a29      	ldr	r2, [pc, #164]	@ (8001f8c <HAL_TIM_Base_MspInit+0xf8>)
 8001ee8:	f043 0302 	orr.w	r3, r3, #2
 8001eec:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001ef0:	4b26      	ldr	r3, [pc, #152]	@ (8001f8c <HAL_TIM_Base_MspInit+0xf8>)
 8001ef2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001ef6:	f003 0302 	and.w	r3, r3, #2
 8001efa:	613b      	str	r3, [r7, #16]
 8001efc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 8001efe:	2200      	movs	r2, #0
 8001f00:	2102      	movs	r1, #2
 8001f02:	201d      	movs	r0, #29
 8001f04:	f001 f887 	bl	8003016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001f08:	201d      	movs	r0, #29
 8001f0a:	f001 f89e 	bl	800304a <HAL_NVIC_EnableIRQ>
}
 8001f0e:	e038      	b.n	8001f82 <HAL_TIM_Base_MspInit+0xee>
  else if(tim_baseHandle->Instance==TIM5)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a1f      	ldr	r2, [pc, #124]	@ (8001f94 <HAL_TIM_Base_MspInit+0x100>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d117      	bne.n	8001f4a <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001f1a:	4b1c      	ldr	r3, [pc, #112]	@ (8001f8c <HAL_TIM_Base_MspInit+0xf8>)
 8001f1c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001f20:	4a1a      	ldr	r2, [pc, #104]	@ (8001f8c <HAL_TIM_Base_MspInit+0xf8>)
 8001f22:	f043 0308 	orr.w	r3, r3, #8
 8001f26:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001f2a:	4b18      	ldr	r3, [pc, #96]	@ (8001f8c <HAL_TIM_Base_MspInit+0xf8>)
 8001f2c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001f30:	f003 0308 	and.w	r3, r3, #8
 8001f34:	60fb      	str	r3, [r7, #12]
 8001f36:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 13, 0);
 8001f38:	2200      	movs	r2, #0
 8001f3a:	210d      	movs	r1, #13
 8001f3c:	2032      	movs	r0, #50	@ 0x32
 8001f3e:	f001 f86a 	bl	8003016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001f42:	2032      	movs	r0, #50	@ 0x32
 8001f44:	f001 f881 	bl	800304a <HAL_NVIC_EnableIRQ>
}
 8001f48:	e01b      	b.n	8001f82 <HAL_TIM_Base_MspInit+0xee>
  else if(tim_baseHandle->Instance==TIM12)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a12      	ldr	r2, [pc, #72]	@ (8001f98 <HAL_TIM_Base_MspInit+0x104>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d116      	bne.n	8001f82 <HAL_TIM_Base_MspInit+0xee>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8001f54:	4b0d      	ldr	r3, [pc, #52]	@ (8001f8c <HAL_TIM_Base_MspInit+0xf8>)
 8001f56:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001f5a:	4a0c      	ldr	r2, [pc, #48]	@ (8001f8c <HAL_TIM_Base_MspInit+0xf8>)
 8001f5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f60:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001f64:	4b09      	ldr	r3, [pc, #36]	@ (8001f8c <HAL_TIM_Base_MspInit+0xf8>)
 8001f66:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001f6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f6e:	60bb      	str	r3, [r7, #8]
 8001f70:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 12, 0);
 8001f72:	2200      	movs	r2, #0
 8001f74:	210c      	movs	r1, #12
 8001f76:	202b      	movs	r0, #43	@ 0x2b
 8001f78:	f001 f84d 	bl	8003016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8001f7c:	202b      	movs	r0, #43	@ 0x2b
 8001f7e:	f001 f864 	bl	800304a <HAL_NVIC_EnableIRQ>
}
 8001f82:	bf00      	nop
 8001f84:	3718      	adds	r7, #24
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	58024400 	.word	0x58024400
 8001f90:	40000400 	.word	0x40000400
 8001f94:	40000c00 	.word	0x40000c00
 8001f98:	40001800 	.word	0x40001800

08001f9c <MX_UART4_Init>:
UART_HandleTypeDef huart6;
UART_HandleTypeDef huart10;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001fa0:	4b22      	ldr	r3, [pc, #136]	@ (800202c <MX_UART4_Init+0x90>)
 8001fa2:	4a23      	ldr	r2, [pc, #140]	@ (8002030 <MX_UART4_Init+0x94>)
 8001fa4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001fa6:	4b21      	ldr	r3, [pc, #132]	@ (800202c <MX_UART4_Init+0x90>)
 8001fa8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001fac:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001fae:	4b1f      	ldr	r3, [pc, #124]	@ (800202c <MX_UART4_Init+0x90>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001fb4:	4b1d      	ldr	r3, [pc, #116]	@ (800202c <MX_UART4_Init+0x90>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001fba:	4b1c      	ldr	r3, [pc, #112]	@ (800202c <MX_UART4_Init+0x90>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001fc0:	4b1a      	ldr	r3, [pc, #104]	@ (800202c <MX_UART4_Init+0x90>)
 8001fc2:	220c      	movs	r2, #12
 8001fc4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fc6:	4b19      	ldr	r3, [pc, #100]	@ (800202c <MX_UART4_Init+0x90>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fcc:	4b17      	ldr	r3, [pc, #92]	@ (800202c <MX_UART4_Init+0x90>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fd2:	4b16      	ldr	r3, [pc, #88]	@ (800202c <MX_UART4_Init+0x90>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001fd8:	4b14      	ldr	r3, [pc, #80]	@ (800202c <MX_UART4_Init+0x90>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001fde:	4b13      	ldr	r3, [pc, #76]	@ (800202c <MX_UART4_Init+0x90>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001fe4:	4811      	ldr	r0, [pc, #68]	@ (800202c <MX_UART4_Init+0x90>)
 8001fe6:	f006 fc59 	bl	800889c <HAL_UART_Init>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d001      	beq.n	8001ff4 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8001ff0:	f7ff fc0e 	bl	8001810 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ff4:	2100      	movs	r1, #0
 8001ff6:	480d      	ldr	r0, [pc, #52]	@ (800202c <MX_UART4_Init+0x90>)
 8001ff8:	f009 f97f 	bl	800b2fa <HAL_UARTEx_SetTxFifoThreshold>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8002002:	f7ff fc05 	bl	8001810 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002006:	2100      	movs	r1, #0
 8002008:	4808      	ldr	r0, [pc, #32]	@ (800202c <MX_UART4_Init+0x90>)
 800200a:	f009 f9b4 	bl	800b376 <HAL_UARTEx_SetRxFifoThreshold>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d001      	beq.n	8002018 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8002014:	f7ff fbfc 	bl	8001810 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8002018:	4804      	ldr	r0, [pc, #16]	@ (800202c <MX_UART4_Init+0x90>)
 800201a:	f009 f935 	bl	800b288 <HAL_UARTEx_DisableFifoMode>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d001      	beq.n	8002028 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8002024:	f7ff fbf4 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002028:	bf00      	nop
 800202a:	bd80      	pop	{r7, pc}
 800202c:	240005c0 	.word	0x240005c0
 8002030:	40004c00 	.word	0x40004c00

08002034 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002038:	4b22      	ldr	r3, [pc, #136]	@ (80020c4 <MX_UART5_Init+0x90>)
 800203a:	4a23      	ldr	r2, [pc, #140]	@ (80020c8 <MX_UART5_Init+0x94>)
 800203c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 800203e:	4b21      	ldr	r3, [pc, #132]	@ (80020c4 <MX_UART5_Init+0x90>)
 8002040:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002044:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002046:	4b1f      	ldr	r3, [pc, #124]	@ (80020c4 <MX_UART5_Init+0x90>)
 8002048:	2200      	movs	r2, #0
 800204a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800204c:	4b1d      	ldr	r3, [pc, #116]	@ (80020c4 <MX_UART5_Init+0x90>)
 800204e:	2200      	movs	r2, #0
 8002050:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002052:	4b1c      	ldr	r3, [pc, #112]	@ (80020c4 <MX_UART5_Init+0x90>)
 8002054:	2200      	movs	r2, #0
 8002056:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002058:	4b1a      	ldr	r3, [pc, #104]	@ (80020c4 <MX_UART5_Init+0x90>)
 800205a:	220c      	movs	r2, #12
 800205c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800205e:	4b19      	ldr	r3, [pc, #100]	@ (80020c4 <MX_UART5_Init+0x90>)
 8002060:	2200      	movs	r2, #0
 8002062:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002064:	4b17      	ldr	r3, [pc, #92]	@ (80020c4 <MX_UART5_Init+0x90>)
 8002066:	2200      	movs	r2, #0
 8002068:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800206a:	4b16      	ldr	r3, [pc, #88]	@ (80020c4 <MX_UART5_Init+0x90>)
 800206c:	2200      	movs	r2, #0
 800206e:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002070:	4b14      	ldr	r3, [pc, #80]	@ (80020c4 <MX_UART5_Init+0x90>)
 8002072:	2200      	movs	r2, #0
 8002074:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002076:	4b13      	ldr	r3, [pc, #76]	@ (80020c4 <MX_UART5_Init+0x90>)
 8002078:	2200      	movs	r2, #0
 800207a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800207c:	4811      	ldr	r0, [pc, #68]	@ (80020c4 <MX_UART5_Init+0x90>)
 800207e:	f006 fc0d 	bl	800889c <HAL_UART_Init>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	d001      	beq.n	800208c <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8002088:	f7ff fbc2 	bl	8001810 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800208c:	2100      	movs	r1, #0
 800208e:	480d      	ldr	r0, [pc, #52]	@ (80020c4 <MX_UART5_Init+0x90>)
 8002090:	f009 f933 	bl	800b2fa <HAL_UARTEx_SetTxFifoThreshold>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d001      	beq.n	800209e <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 800209a:	f7ff fbb9 	bl	8001810 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800209e:	2100      	movs	r1, #0
 80020a0:	4808      	ldr	r0, [pc, #32]	@ (80020c4 <MX_UART5_Init+0x90>)
 80020a2:	f009 f968 	bl	800b376 <HAL_UARTEx_SetRxFifoThreshold>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d001      	beq.n	80020b0 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 80020ac:	f7ff fbb0 	bl	8001810 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 80020b0:	4804      	ldr	r0, [pc, #16]	@ (80020c4 <MX_UART5_Init+0x90>)
 80020b2:	f009 f8e9 	bl	800b288 <HAL_UARTEx_DisableFifoMode>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d001      	beq.n	80020c0 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 80020bc:	f7ff fba8 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80020c0:	bf00      	nop
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	24000654 	.word	0x24000654
 80020c8:	40005000 	.word	0x40005000

080020cc <MX_UART7_Init>:
/* UART7 init function */
void MX_UART7_Init(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 80020d0:	4b22      	ldr	r3, [pc, #136]	@ (800215c <MX_UART7_Init+0x90>)
 80020d2:	4a23      	ldr	r2, [pc, #140]	@ (8002160 <MX_UART7_Init+0x94>)
 80020d4:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 80020d6:	4b21      	ldr	r3, [pc, #132]	@ (800215c <MX_UART7_Init+0x90>)
 80020d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80020dc:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 80020de:	4b1f      	ldr	r3, [pc, #124]	@ (800215c <MX_UART7_Init+0x90>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 80020e4:	4b1d      	ldr	r3, [pc, #116]	@ (800215c <MX_UART7_Init+0x90>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 80020ea:	4b1c      	ldr	r3, [pc, #112]	@ (800215c <MX_UART7_Init+0x90>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 80020f0:	4b1a      	ldr	r3, [pc, #104]	@ (800215c <MX_UART7_Init+0x90>)
 80020f2:	220c      	movs	r2, #12
 80020f4:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020f6:	4b19      	ldr	r3, [pc, #100]	@ (800215c <MX_UART7_Init+0x90>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 80020fc:	4b17      	ldr	r3, [pc, #92]	@ (800215c <MX_UART7_Init+0x90>)
 80020fe:	2200      	movs	r2, #0
 8002100:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002102:	4b16      	ldr	r3, [pc, #88]	@ (800215c <MX_UART7_Init+0x90>)
 8002104:	2200      	movs	r2, #0
 8002106:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002108:	4b14      	ldr	r3, [pc, #80]	@ (800215c <MX_UART7_Init+0x90>)
 800210a:	2200      	movs	r2, #0
 800210c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800210e:	4b13      	ldr	r3, [pc, #76]	@ (800215c <MX_UART7_Init+0x90>)
 8002110:	2200      	movs	r2, #0
 8002112:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8002114:	4811      	ldr	r0, [pc, #68]	@ (800215c <MX_UART7_Init+0x90>)
 8002116:	f006 fbc1 	bl	800889c <HAL_UART_Init>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d001      	beq.n	8002124 <MX_UART7_Init+0x58>
  {
    Error_Handler();
 8002120:	f7ff fb76 	bl	8001810 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002124:	2100      	movs	r1, #0
 8002126:	480d      	ldr	r0, [pc, #52]	@ (800215c <MX_UART7_Init+0x90>)
 8002128:	f009 f8e7 	bl	800b2fa <HAL_UARTEx_SetTxFifoThreshold>
 800212c:	4603      	mov	r3, r0
 800212e:	2b00      	cmp	r3, #0
 8002130:	d001      	beq.n	8002136 <MX_UART7_Init+0x6a>
  {
    Error_Handler();
 8002132:	f7ff fb6d 	bl	8001810 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002136:	2100      	movs	r1, #0
 8002138:	4808      	ldr	r0, [pc, #32]	@ (800215c <MX_UART7_Init+0x90>)
 800213a:	f009 f91c 	bl	800b376 <HAL_UARTEx_SetRxFifoThreshold>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d001      	beq.n	8002148 <MX_UART7_Init+0x7c>
  {
    Error_Handler();
 8002144:	f7ff fb64 	bl	8001810 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
 8002148:	4804      	ldr	r0, [pc, #16]	@ (800215c <MX_UART7_Init+0x90>)
 800214a:	f009 f89d 	bl	800b288 <HAL_UARTEx_DisableFifoMode>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d001      	beq.n	8002158 <MX_UART7_Init+0x8c>
  {
    Error_Handler();
 8002154:	f7ff fb5c 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8002158:	bf00      	nop
 800215a:	bd80      	pop	{r7, pc}
 800215c:	240006e8 	.word	0x240006e8
 8002160:	40007800 	.word	0x40007800

08002164 <MX_UART8_Init>:
/* UART8 init function */
void MX_UART8_Init(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 8002168:	4b22      	ldr	r3, [pc, #136]	@ (80021f4 <MX_UART8_Init+0x90>)
 800216a:	4a23      	ldr	r2, [pc, #140]	@ (80021f8 <MX_UART8_Init+0x94>)
 800216c:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 800216e:	4b21      	ldr	r3, [pc, #132]	@ (80021f4 <MX_UART8_Init+0x90>)
 8002170:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002174:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8002176:	4b1f      	ldr	r3, [pc, #124]	@ (80021f4 <MX_UART8_Init+0x90>)
 8002178:	2200      	movs	r2, #0
 800217a:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 800217c:	4b1d      	ldr	r3, [pc, #116]	@ (80021f4 <MX_UART8_Init+0x90>)
 800217e:	2200      	movs	r2, #0
 8002180:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 8002182:	4b1c      	ldr	r3, [pc, #112]	@ (80021f4 <MX_UART8_Init+0x90>)
 8002184:	2200      	movs	r2, #0
 8002186:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8002188:	4b1a      	ldr	r3, [pc, #104]	@ (80021f4 <MX_UART8_Init+0x90>)
 800218a:	220c      	movs	r2, #12
 800218c:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800218e:	4b19      	ldr	r3, [pc, #100]	@ (80021f4 <MX_UART8_Init+0x90>)
 8002190:	2200      	movs	r2, #0
 8002192:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8002194:	4b17      	ldr	r3, [pc, #92]	@ (80021f4 <MX_UART8_Init+0x90>)
 8002196:	2200      	movs	r2, #0
 8002198:	61da      	str	r2, [r3, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800219a:	4b16      	ldr	r3, [pc, #88]	@ (80021f4 <MX_UART8_Init+0x90>)
 800219c:	2200      	movs	r2, #0
 800219e:	621a      	str	r2, [r3, #32]
  huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80021a0:	4b14      	ldr	r3, [pc, #80]	@ (80021f4 <MX_UART8_Init+0x90>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021a6:	4b13      	ldr	r3, [pc, #76]	@ (80021f4 <MX_UART8_Init+0x90>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart8) != HAL_OK)
 80021ac:	4811      	ldr	r0, [pc, #68]	@ (80021f4 <MX_UART8_Init+0x90>)
 80021ae:	f006 fb75 	bl	800889c <HAL_UART_Init>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d001      	beq.n	80021bc <MX_UART8_Init+0x58>
  {
    Error_Handler();
 80021b8:	f7ff fb2a 	bl	8001810 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021bc:	2100      	movs	r1, #0
 80021be:	480d      	ldr	r0, [pc, #52]	@ (80021f4 <MX_UART8_Init+0x90>)
 80021c0:	f009 f89b 	bl	800b2fa <HAL_UARTEx_SetTxFifoThreshold>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <MX_UART8_Init+0x6a>
  {
    Error_Handler();
 80021ca:	f7ff fb21 	bl	8001810 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021ce:	2100      	movs	r1, #0
 80021d0:	4808      	ldr	r0, [pc, #32]	@ (80021f4 <MX_UART8_Init+0x90>)
 80021d2:	f009 f8d0 	bl	800b376 <HAL_UARTEx_SetRxFifoThreshold>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d001      	beq.n	80021e0 <MX_UART8_Init+0x7c>
  {
    Error_Handler();
 80021dc:	f7ff fb18 	bl	8001810 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 80021e0:	4804      	ldr	r0, [pc, #16]	@ (80021f4 <MX_UART8_Init+0x90>)
 80021e2:	f009 f851 	bl	800b288 <HAL_UARTEx_DisableFifoMode>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <MX_UART8_Init+0x8c>
  {
    Error_Handler();
 80021ec:	f7ff fb10 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 80021f0:	bf00      	nop
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	2400077c 	.word	0x2400077c
 80021f8:	40007c00 	.word	0x40007c00

080021fc <MX_UART9_Init>:
/* UART9 init function */
void MX_UART9_Init(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
  /* USER CODE END UART9_Init 0 */

  /* USER CODE BEGIN UART9_Init 1 */

  /* USER CODE END UART9_Init 1 */
  huart9.Instance = UART9;
 8002200:	4b22      	ldr	r3, [pc, #136]	@ (800228c <MX_UART9_Init+0x90>)
 8002202:	4a23      	ldr	r2, [pc, #140]	@ (8002290 <MX_UART9_Init+0x94>)
 8002204:	601a      	str	r2, [r3, #0]
  huart9.Init.BaudRate = 115200;
 8002206:	4b21      	ldr	r3, [pc, #132]	@ (800228c <MX_UART9_Init+0x90>)
 8002208:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800220c:	605a      	str	r2, [r3, #4]
  huart9.Init.WordLength = UART_WORDLENGTH_8B;
 800220e:	4b1f      	ldr	r3, [pc, #124]	@ (800228c <MX_UART9_Init+0x90>)
 8002210:	2200      	movs	r2, #0
 8002212:	609a      	str	r2, [r3, #8]
  huart9.Init.StopBits = UART_STOPBITS_1;
 8002214:	4b1d      	ldr	r3, [pc, #116]	@ (800228c <MX_UART9_Init+0x90>)
 8002216:	2200      	movs	r2, #0
 8002218:	60da      	str	r2, [r3, #12]
  huart9.Init.Parity = UART_PARITY_NONE;
 800221a:	4b1c      	ldr	r3, [pc, #112]	@ (800228c <MX_UART9_Init+0x90>)
 800221c:	2200      	movs	r2, #0
 800221e:	611a      	str	r2, [r3, #16]
  huart9.Init.Mode = UART_MODE_TX_RX;
 8002220:	4b1a      	ldr	r3, [pc, #104]	@ (800228c <MX_UART9_Init+0x90>)
 8002222:	220c      	movs	r2, #12
 8002224:	615a      	str	r2, [r3, #20]
  huart9.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002226:	4b19      	ldr	r3, [pc, #100]	@ (800228c <MX_UART9_Init+0x90>)
 8002228:	2200      	movs	r2, #0
 800222a:	619a      	str	r2, [r3, #24]
  huart9.Init.OverSampling = UART_OVERSAMPLING_16;
 800222c:	4b17      	ldr	r3, [pc, #92]	@ (800228c <MX_UART9_Init+0x90>)
 800222e:	2200      	movs	r2, #0
 8002230:	61da      	str	r2, [r3, #28]
  huart9.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002232:	4b16      	ldr	r3, [pc, #88]	@ (800228c <MX_UART9_Init+0x90>)
 8002234:	2200      	movs	r2, #0
 8002236:	621a      	str	r2, [r3, #32]
  huart9.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002238:	4b14      	ldr	r3, [pc, #80]	@ (800228c <MX_UART9_Init+0x90>)
 800223a:	2200      	movs	r2, #0
 800223c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart9.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800223e:	4b13      	ldr	r3, [pc, #76]	@ (800228c <MX_UART9_Init+0x90>)
 8002240:	2200      	movs	r2, #0
 8002242:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart9) != HAL_OK)
 8002244:	4811      	ldr	r0, [pc, #68]	@ (800228c <MX_UART9_Init+0x90>)
 8002246:	f006 fb29 	bl	800889c <HAL_UART_Init>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d001      	beq.n	8002254 <MX_UART9_Init+0x58>
  {
    Error_Handler();
 8002250:	f7ff fade 	bl	8001810 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart9, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002254:	2100      	movs	r1, #0
 8002256:	480d      	ldr	r0, [pc, #52]	@ (800228c <MX_UART9_Init+0x90>)
 8002258:	f009 f84f 	bl	800b2fa <HAL_UARTEx_SetTxFifoThreshold>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <MX_UART9_Init+0x6a>
  {
    Error_Handler();
 8002262:	f7ff fad5 	bl	8001810 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart9, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002266:	2100      	movs	r1, #0
 8002268:	4808      	ldr	r0, [pc, #32]	@ (800228c <MX_UART9_Init+0x90>)
 800226a:	f009 f884 	bl	800b376 <HAL_UARTEx_SetRxFifoThreshold>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d001      	beq.n	8002278 <MX_UART9_Init+0x7c>
  {
    Error_Handler();
 8002274:	f7ff facc 	bl	8001810 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart9) != HAL_OK)
 8002278:	4804      	ldr	r0, [pc, #16]	@ (800228c <MX_UART9_Init+0x90>)
 800227a:	f009 f805 	bl	800b288 <HAL_UARTEx_DisableFifoMode>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d001      	beq.n	8002288 <MX_UART9_Init+0x8c>
  {
    Error_Handler();
 8002284:	f7ff fac4 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN UART9_Init 2 */

  /* USER CODE END UART9_Init 2 */

}
 8002288:	bf00      	nop
 800228a:	bd80      	pop	{r7, pc}
 800228c:	24000810 	.word	0x24000810
 8002290:	40011800 	.word	0x40011800

08002294 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002298:	4b39      	ldr	r3, [pc, #228]	@ (8002380 <MX_USART2_UART_Init+0xec>)
 800229a:	4a3a      	ldr	r2, [pc, #232]	@ (8002384 <MX_USART2_UART_Init+0xf0>)
 800229c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800229e:	4b38      	ldr	r3, [pc, #224]	@ (8002380 <MX_USART2_UART_Init+0xec>)
 80022a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80022a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022a6:	4b36      	ldr	r3, [pc, #216]	@ (8002380 <MX_USART2_UART_Init+0xec>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022ac:	4b34      	ldr	r3, [pc, #208]	@ (8002380 <MX_USART2_UART_Init+0xec>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022b2:	4b33      	ldr	r3, [pc, #204]	@ (8002380 <MX_USART2_UART_Init+0xec>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022b8:	4b31      	ldr	r3, [pc, #196]	@ (8002380 <MX_USART2_UART_Init+0xec>)
 80022ba:	220c      	movs	r2, #12
 80022bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022be:	4b30      	ldr	r3, [pc, #192]	@ (8002380 <MX_USART2_UART_Init+0xec>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022c4:	4b2e      	ldr	r3, [pc, #184]	@ (8002380 <MX_USART2_UART_Init+0xec>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80022ca:	4b2d      	ldr	r3, [pc, #180]	@ (8002380 <MX_USART2_UART_Init+0xec>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80022d0:	4b2b      	ldr	r3, [pc, #172]	@ (8002380 <MX_USART2_UART_Init+0xec>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80022d6:	4b2a      	ldr	r3, [pc, #168]	@ (8002380 <MX_USART2_UART_Init+0xec>)
 80022d8:	2200      	movs	r2, #0
 80022da:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022dc:	4828      	ldr	r0, [pc, #160]	@ (8002380 <MX_USART2_UART_Init+0xec>)
 80022de:	f006 fadd 	bl	800889c <HAL_UART_Init>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80022e8:	f7ff fa92 	bl	8001810 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80022ec:	2100      	movs	r1, #0
 80022ee:	4824      	ldr	r0, [pc, #144]	@ (8002380 <MX_USART2_UART_Init+0xec>)
 80022f0:	f009 f803 	bl	800b2fa <HAL_UARTEx_SetTxFifoThreshold>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d001      	beq.n	80022fe <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80022fa:	f7ff fa89 	bl	8001810 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80022fe:	2100      	movs	r1, #0
 8002300:	481f      	ldr	r0, [pc, #124]	@ (8002380 <MX_USART2_UART_Init+0xec>)
 8002302:	f009 f838 	bl	800b376 <HAL_UARTEx_SetRxFifoThreshold>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d001      	beq.n	8002310 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800230c:	f7ff fa80 	bl	8001810 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002310:	481b      	ldr	r0, [pc, #108]	@ (8002380 <MX_USART2_UART_Init+0xec>)
 8002312:	f008 ffb9 	bl	800b288 <HAL_UARTEx_DisableFifoMode>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d001      	beq.n	8002320 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800231c:	f7ff fa78 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  HAL_UART_Transmit(&huart2,unlock_register, sizeof(unlock_register),1000);
 8002320:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002324:	2205      	movs	r2, #5
 8002326:	4918      	ldr	r1, [pc, #96]	@ (8002388 <MX_USART2_UART_Init+0xf4>)
 8002328:	4815      	ldr	r0, [pc, #84]	@ (8002380 <MX_USART2_UART_Init+0xec>)
 800232a:	f006 fb07 	bl	800893c <HAL_UART_Transmit>
  HAL_Delay(5);
 800232e:	2005      	movs	r0, #5
 8002330:	f000 fd72 	bl	8002e18 <HAL_Delay>
  HAL_UART_Transmit(&huart2,reset_z_axis, sizeof(reset_z_axis),1000);
 8002334:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002338:	2205      	movs	r2, #5
 800233a:	4914      	ldr	r1, [pc, #80]	@ (800238c <MX_USART2_UART_Init+0xf8>)
 800233c:	4810      	ldr	r0, [pc, #64]	@ (8002380 <MX_USART2_UART_Init+0xec>)
 800233e:	f006 fafd 	bl	800893c <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart2,set_output_200Hz, sizeof(set_output_200Hz),1000);
 8002342:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002346:	2205      	movs	r2, #5
 8002348:	4911      	ldr	r1, [pc, #68]	@ (8002390 <MX_USART2_UART_Init+0xfc>)
 800234a:	480d      	ldr	r0, [pc, #52]	@ (8002380 <MX_USART2_UART_Init+0xec>)
 800234c:	f006 faf6 	bl	800893c <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart2,set_baudrate_115200, sizeof(set_baudrate_115200),1000);
 8002350:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002354:	2205      	movs	r2, #5
 8002356:	490f      	ldr	r1, [pc, #60]	@ (8002394 <MX_USART2_UART_Init+0x100>)
 8002358:	4809      	ldr	r0, [pc, #36]	@ (8002380 <MX_USART2_UART_Init+0xec>)
 800235a:	f006 faef 	bl	800893c <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart2,save_settings, sizeof(save_settings),1000);
 800235e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002362:	2205      	movs	r2, #5
 8002364:	490c      	ldr	r1, [pc, #48]	@ (8002398 <MX_USART2_UART_Init+0x104>)
 8002366:	4806      	ldr	r0, [pc, #24]	@ (8002380 <MX_USART2_UART_Init+0xec>)
 8002368:	f006 fae8 	bl	800893c <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart2,restart_device, sizeof(restart_device),1000);
 800236c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002370:	2205      	movs	r2, #5
 8002372:	490a      	ldr	r1, [pc, #40]	@ (800239c <MX_USART2_UART_Init+0x108>)
 8002374:	4802      	ldr	r0, [pc, #8]	@ (8002380 <MX_USART2_UART_Init+0xec>)
 8002376:	f006 fae1 	bl	800893c <HAL_UART_Transmit>


  /* USER CODE END USART2_Init 2 */

}
 800237a:	bf00      	nop
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	240008a4 	.word	0x240008a4
 8002384:	40004400 	.word	0x40004400
 8002388:	24000030 	.word	0x24000030
 800238c:	24000038 	.word	0x24000038
 8002390:	24000040 	.word	0x24000040
 8002394:	24000048 	.word	0x24000048
 8002398:	24000050 	.word	0x24000050
 800239c:	24000058 	.word	0x24000058

080023a0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80023a4:	4b22      	ldr	r3, [pc, #136]	@ (8002430 <MX_USART3_UART_Init+0x90>)
 80023a6:	4a23      	ldr	r2, [pc, #140]	@ (8002434 <MX_USART3_UART_Init+0x94>)
 80023a8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80023aa:	4b21      	ldr	r3, [pc, #132]	@ (8002430 <MX_USART3_UART_Init+0x90>)
 80023ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80023b0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80023b2:	4b1f      	ldr	r3, [pc, #124]	@ (8002430 <MX_USART3_UART_Init+0x90>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80023b8:	4b1d      	ldr	r3, [pc, #116]	@ (8002430 <MX_USART3_UART_Init+0x90>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80023be:	4b1c      	ldr	r3, [pc, #112]	@ (8002430 <MX_USART3_UART_Init+0x90>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80023c4:	4b1a      	ldr	r3, [pc, #104]	@ (8002430 <MX_USART3_UART_Init+0x90>)
 80023c6:	220c      	movs	r2, #12
 80023c8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023ca:	4b19      	ldr	r3, [pc, #100]	@ (8002430 <MX_USART3_UART_Init+0x90>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80023d0:	4b17      	ldr	r3, [pc, #92]	@ (8002430 <MX_USART3_UART_Init+0x90>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80023d6:	4b16      	ldr	r3, [pc, #88]	@ (8002430 <MX_USART3_UART_Init+0x90>)
 80023d8:	2200      	movs	r2, #0
 80023da:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80023dc:	4b14      	ldr	r3, [pc, #80]	@ (8002430 <MX_USART3_UART_Init+0x90>)
 80023de:	2200      	movs	r2, #0
 80023e0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80023e2:	4b13      	ldr	r3, [pc, #76]	@ (8002430 <MX_USART3_UART_Init+0x90>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80023e8:	4811      	ldr	r0, [pc, #68]	@ (8002430 <MX_USART3_UART_Init+0x90>)
 80023ea:	f006 fa57 	bl	800889c <HAL_UART_Init>
 80023ee:	4603      	mov	r3, r0
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d001      	beq.n	80023f8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80023f4:	f7ff fa0c 	bl	8001810 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80023f8:	2100      	movs	r1, #0
 80023fa:	480d      	ldr	r0, [pc, #52]	@ (8002430 <MX_USART3_UART_Init+0x90>)
 80023fc:	f008 ff7d 	bl	800b2fa <HAL_UARTEx_SetTxFifoThreshold>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002406:	f7ff fa03 	bl	8001810 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800240a:	2100      	movs	r1, #0
 800240c:	4808      	ldr	r0, [pc, #32]	@ (8002430 <MX_USART3_UART_Init+0x90>)
 800240e:	f008 ffb2 	bl	800b376 <HAL_UARTEx_SetRxFifoThreshold>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d001      	beq.n	800241c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002418:	f7ff f9fa 	bl	8001810 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800241c:	4804      	ldr	r0, [pc, #16]	@ (8002430 <MX_USART3_UART_Init+0x90>)
 800241e:	f008 ff33 	bl	800b288 <HAL_UARTEx_DisableFifoMode>
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	d001      	beq.n	800242c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002428:	f7ff f9f2 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800242c:	bf00      	nop
 800242e:	bd80      	pop	{r7, pc}
 8002430:	24000938 	.word	0x24000938
 8002434:	40004800 	.word	0x40004800

08002438 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800243c:	4b22      	ldr	r3, [pc, #136]	@ (80024c8 <MX_USART6_UART_Init+0x90>)
 800243e:	4a23      	ldr	r2, [pc, #140]	@ (80024cc <MX_USART6_UART_Init+0x94>)
 8002440:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8002442:	4b21      	ldr	r3, [pc, #132]	@ (80024c8 <MX_USART6_UART_Init+0x90>)
 8002444:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002448:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800244a:	4b1f      	ldr	r3, [pc, #124]	@ (80024c8 <MX_USART6_UART_Init+0x90>)
 800244c:	2200      	movs	r2, #0
 800244e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002450:	4b1d      	ldr	r3, [pc, #116]	@ (80024c8 <MX_USART6_UART_Init+0x90>)
 8002452:	2200      	movs	r2, #0
 8002454:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002456:	4b1c      	ldr	r3, [pc, #112]	@ (80024c8 <MX_USART6_UART_Init+0x90>)
 8002458:	2200      	movs	r2, #0
 800245a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800245c:	4b1a      	ldr	r3, [pc, #104]	@ (80024c8 <MX_USART6_UART_Init+0x90>)
 800245e:	220c      	movs	r2, #12
 8002460:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002462:	4b19      	ldr	r3, [pc, #100]	@ (80024c8 <MX_USART6_UART_Init+0x90>)
 8002464:	2200      	movs	r2, #0
 8002466:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002468:	4b17      	ldr	r3, [pc, #92]	@ (80024c8 <MX_USART6_UART_Init+0x90>)
 800246a:	2200      	movs	r2, #0
 800246c:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800246e:	4b16      	ldr	r3, [pc, #88]	@ (80024c8 <MX_USART6_UART_Init+0x90>)
 8002470:	2200      	movs	r2, #0
 8002472:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002474:	4b14      	ldr	r3, [pc, #80]	@ (80024c8 <MX_USART6_UART_Init+0x90>)
 8002476:	2200      	movs	r2, #0
 8002478:	625a      	str	r2, [r3, #36]	@ 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800247a:	4b13      	ldr	r3, [pc, #76]	@ (80024c8 <MX_USART6_UART_Init+0x90>)
 800247c:	2200      	movs	r2, #0
 800247e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002480:	4811      	ldr	r0, [pc, #68]	@ (80024c8 <MX_USART6_UART_Init+0x90>)
 8002482:	f006 fa0b 	bl	800889c <HAL_UART_Init>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d001      	beq.n	8002490 <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 800248c:	f7ff f9c0 	bl	8001810 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002490:	2100      	movs	r1, #0
 8002492:	480d      	ldr	r0, [pc, #52]	@ (80024c8 <MX_USART6_UART_Init+0x90>)
 8002494:	f008 ff31 	bl	800b2fa <HAL_UARTEx_SetTxFifoThreshold>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d001      	beq.n	80024a2 <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 800249e:	f7ff f9b7 	bl	8001810 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024a2:	2100      	movs	r1, #0
 80024a4:	4808      	ldr	r0, [pc, #32]	@ (80024c8 <MX_USART6_UART_Init+0x90>)
 80024a6:	f008 ff66 	bl	800b376 <HAL_UARTEx_SetRxFifoThreshold>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d001      	beq.n	80024b4 <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 80024b0:	f7ff f9ae 	bl	8001810 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 80024b4:	4804      	ldr	r0, [pc, #16]	@ (80024c8 <MX_USART6_UART_Init+0x90>)
 80024b6:	f008 fee7 	bl	800b288 <HAL_UARTEx_DisableFifoMode>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d001      	beq.n	80024c4 <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 80024c0:	f7ff f9a6 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80024c4:	bf00      	nop
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	240009cc 	.word	0x240009cc
 80024cc:	40011400 	.word	0x40011400

080024d0 <MX_USART10_UART_Init>:
/* USART10 init function */

void MX_USART10_UART_Init(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART10_Init 0 */

  /* USER CODE BEGIN USART10_Init 1 */

  /* USER CODE END USART10_Init 1 */
  huart10.Instance = USART10;
 80024d4:	4b22      	ldr	r3, [pc, #136]	@ (8002560 <MX_USART10_UART_Init+0x90>)
 80024d6:	4a23      	ldr	r2, [pc, #140]	@ (8002564 <MX_USART10_UART_Init+0x94>)
 80024d8:	601a      	str	r2, [r3, #0]
  huart10.Init.BaudRate = 115200;
 80024da:	4b21      	ldr	r3, [pc, #132]	@ (8002560 <MX_USART10_UART_Init+0x90>)
 80024dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80024e0:	605a      	str	r2, [r3, #4]
  huart10.Init.WordLength = UART_WORDLENGTH_8B;
 80024e2:	4b1f      	ldr	r3, [pc, #124]	@ (8002560 <MX_USART10_UART_Init+0x90>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	609a      	str	r2, [r3, #8]
  huart10.Init.StopBits = UART_STOPBITS_1;
 80024e8:	4b1d      	ldr	r3, [pc, #116]	@ (8002560 <MX_USART10_UART_Init+0x90>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	60da      	str	r2, [r3, #12]
  huart10.Init.Parity = UART_PARITY_NONE;
 80024ee:	4b1c      	ldr	r3, [pc, #112]	@ (8002560 <MX_USART10_UART_Init+0x90>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	611a      	str	r2, [r3, #16]
  huart10.Init.Mode = UART_MODE_TX_RX;
 80024f4:	4b1a      	ldr	r3, [pc, #104]	@ (8002560 <MX_USART10_UART_Init+0x90>)
 80024f6:	220c      	movs	r2, #12
 80024f8:	615a      	str	r2, [r3, #20]
  huart10.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024fa:	4b19      	ldr	r3, [pc, #100]	@ (8002560 <MX_USART10_UART_Init+0x90>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	619a      	str	r2, [r3, #24]
  huart10.Init.OverSampling = UART_OVERSAMPLING_16;
 8002500:	4b17      	ldr	r3, [pc, #92]	@ (8002560 <MX_USART10_UART_Init+0x90>)
 8002502:	2200      	movs	r2, #0
 8002504:	61da      	str	r2, [r3, #28]
  huart10.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002506:	4b16      	ldr	r3, [pc, #88]	@ (8002560 <MX_USART10_UART_Init+0x90>)
 8002508:	2200      	movs	r2, #0
 800250a:	621a      	str	r2, [r3, #32]
  huart10.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800250c:	4b14      	ldr	r3, [pc, #80]	@ (8002560 <MX_USART10_UART_Init+0x90>)
 800250e:	2200      	movs	r2, #0
 8002510:	625a      	str	r2, [r3, #36]	@ 0x24
  huart10.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002512:	4b13      	ldr	r3, [pc, #76]	@ (8002560 <MX_USART10_UART_Init+0x90>)
 8002514:	2200      	movs	r2, #0
 8002516:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart10) != HAL_OK)
 8002518:	4811      	ldr	r0, [pc, #68]	@ (8002560 <MX_USART10_UART_Init+0x90>)
 800251a:	f006 f9bf 	bl	800889c <HAL_UART_Init>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <MX_USART10_UART_Init+0x58>
  {
    Error_Handler();
 8002524:	f7ff f974 	bl	8001810 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart10, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002528:	2100      	movs	r1, #0
 800252a:	480d      	ldr	r0, [pc, #52]	@ (8002560 <MX_USART10_UART_Init+0x90>)
 800252c:	f008 fee5 	bl	800b2fa <HAL_UARTEx_SetTxFifoThreshold>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d001      	beq.n	800253a <MX_USART10_UART_Init+0x6a>
  {
    Error_Handler();
 8002536:	f7ff f96b 	bl	8001810 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart10, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800253a:	2100      	movs	r1, #0
 800253c:	4808      	ldr	r0, [pc, #32]	@ (8002560 <MX_USART10_UART_Init+0x90>)
 800253e:	f008 ff1a 	bl	800b376 <HAL_UARTEx_SetRxFifoThreshold>
 8002542:	4603      	mov	r3, r0
 8002544:	2b00      	cmp	r3, #0
 8002546:	d001      	beq.n	800254c <MX_USART10_UART_Init+0x7c>
  {
    Error_Handler();
 8002548:	f7ff f962 	bl	8001810 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart10) != HAL_OK)
 800254c:	4804      	ldr	r0, [pc, #16]	@ (8002560 <MX_USART10_UART_Init+0x90>)
 800254e:	f008 fe9b 	bl	800b288 <HAL_UARTEx_DisableFifoMode>
 8002552:	4603      	mov	r3, r0
 8002554:	2b00      	cmp	r3, #0
 8002556:	d001      	beq.n	800255c <MX_USART10_UART_Init+0x8c>
  {
    Error_Handler();
 8002558:	f7ff f95a 	bl	8001810 <Error_Handler>
  }
  /* USER CODE BEGIN USART10_Init 2 */

  /* USER CODE END USART10_Init 2 */

}
 800255c:	bf00      	nop
 800255e:	bd80      	pop	{r7, pc}
 8002560:	24000a60 	.word	0x24000a60
 8002564:	40011c00 	.word	0x40011c00

08002568 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b0c8      	sub	sp, #288	@ 0x120
 800256c:	af00      	add	r7, sp, #0
 800256e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002572:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002576:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002578:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 800257c:	2200      	movs	r2, #0
 800257e:	601a      	str	r2, [r3, #0]
 8002580:	605a      	str	r2, [r3, #4]
 8002582:	609a      	str	r2, [r3, #8]
 8002584:	60da      	str	r2, [r3, #12]
 8002586:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002588:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800258c:	22b8      	movs	r2, #184	@ 0xb8
 800258e:	2100      	movs	r1, #0
 8002590:	4618      	mov	r0, r3
 8002592:	f00d fd7e 	bl	8010092 <memset>
  if(uartHandle->Instance==UART4)
 8002596:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800259a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4aaa      	ldr	r2, [pc, #680]	@ (800284c <HAL_UART_MspInit+0x2e4>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d14e      	bne.n	8002646 <HAL_UART_MspInit+0xde>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80025a8:	f04f 0202 	mov.w	r2, #2
 80025ac:	f04f 0300 	mov.w	r3, #0
 80025b0:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80025b4:	2300      	movs	r3, #0
 80025b6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80025ba:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80025be:	4618      	mov	r0, r3
 80025c0:	f003 fe6c 	bl	800629c <HAL_RCCEx_PeriphCLKConfig>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <HAL_UART_MspInit+0x66>
    {
      Error_Handler();
 80025ca:	f7ff f921 	bl	8001810 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80025ce:	4ba0      	ldr	r3, [pc, #640]	@ (8002850 <HAL_UART_MspInit+0x2e8>)
 80025d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80025d4:	4a9e      	ldr	r2, [pc, #632]	@ (8002850 <HAL_UART_MspInit+0x2e8>)
 80025d6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80025da:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80025de:	4b9c      	ldr	r3, [pc, #624]	@ (8002850 <HAL_UART_MspInit+0x2e8>)
 80025e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80025e4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80025e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80025ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025ec:	4b98      	ldr	r3, [pc, #608]	@ (8002850 <HAL_UART_MspInit+0x2e8>)
 80025ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025f2:	4a97      	ldr	r2, [pc, #604]	@ (8002850 <HAL_UART_MspInit+0x2e8>)
 80025f4:	f043 0301 	orr.w	r3, r3, #1
 80025f8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80025fc:	4b94      	ldr	r3, [pc, #592]	@ (8002850 <HAL_UART_MspInit+0x2e8>)
 80025fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002602:	f003 0301 	and.w	r3, r3, #1
 8002606:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002608:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800260a:	2303      	movs	r3, #3
 800260c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002610:	2302      	movs	r3, #2
 8002612:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002616:	2300      	movs	r3, #0
 8002618:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800261c:	2300      	movs	r3, #0
 800261e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002622:	2308      	movs	r3, #8
 8002624:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002628:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 800262c:	4619      	mov	r1, r3
 800262e:	4889      	ldr	r0, [pc, #548]	@ (8002854 <HAL_UART_MspInit+0x2ec>)
 8002630:	f002 fcec 	bl	800500c <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 8, 0);
 8002634:	2200      	movs	r2, #0
 8002636:	2108      	movs	r1, #8
 8002638:	2034      	movs	r0, #52	@ 0x34
 800263a:	f000 fcec 	bl	8003016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800263e:	2034      	movs	r0, #52	@ 0x34
 8002640:	f000 fd03 	bl	800304a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
  /* USER CODE BEGIN USART10_MspInit 1 */

  /* USER CODE END USART10_MspInit 1 */
  }
}
 8002644:	e320      	b.n	8002c88 <HAL_UART_MspInit+0x720>
  else if(uartHandle->Instance==UART5)
 8002646:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800264a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a81      	ldr	r2, [pc, #516]	@ (8002858 <HAL_UART_MspInit+0x2f0>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d147      	bne.n	80026e8 <HAL_UART_MspInit+0x180>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8002658:	f04f 0202 	mov.w	r2, #2
 800265c:	f04f 0300 	mov.w	r3, #0
 8002660:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002664:	2300      	movs	r3, #0
 8002666:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800266a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800266e:	4618      	mov	r0, r3
 8002670:	f003 fe14 	bl	800629c <HAL_RCCEx_PeriphCLKConfig>
 8002674:	4603      	mov	r3, r0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d001      	beq.n	800267e <HAL_UART_MspInit+0x116>
      Error_Handler();
 800267a:	f7ff f8c9 	bl	8001810 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 800267e:	4b74      	ldr	r3, [pc, #464]	@ (8002850 <HAL_UART_MspInit+0x2e8>)
 8002680:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002684:	4a72      	ldr	r2, [pc, #456]	@ (8002850 <HAL_UART_MspInit+0x2e8>)
 8002686:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800268a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800268e:	4b70      	ldr	r3, [pc, #448]	@ (8002850 <HAL_UART_MspInit+0x2e8>)
 8002690:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002694:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002698:	647b      	str	r3, [r7, #68]	@ 0x44
 800269a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800269c:	4b6c      	ldr	r3, [pc, #432]	@ (8002850 <HAL_UART_MspInit+0x2e8>)
 800269e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80026a2:	4a6b      	ldr	r2, [pc, #428]	@ (8002850 <HAL_UART_MspInit+0x2e8>)
 80026a4:	f043 0302 	orr.w	r3, r3, #2
 80026a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80026ac:	4b68      	ldr	r3, [pc, #416]	@ (8002850 <HAL_UART_MspInit+0x2e8>)
 80026ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80026b2:	f003 0302 	and.w	r3, r3, #2
 80026b6:	643b      	str	r3, [r7, #64]	@ 0x40
 80026b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_5;
 80026ba:	f242 0320 	movw	r3, #8224	@ 0x2020
 80026be:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026c2:	2302      	movs	r3, #2
 80026c4:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c8:	2300      	movs	r3, #0
 80026ca:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026ce:	2300      	movs	r3, #0
 80026d0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 80026d4:	230e      	movs	r3, #14
 80026d6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026da:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80026de:	4619      	mov	r1, r3
 80026e0:	485e      	ldr	r0, [pc, #376]	@ (800285c <HAL_UART_MspInit+0x2f4>)
 80026e2:	f002 fc93 	bl	800500c <HAL_GPIO_Init>
}
 80026e6:	e2cf      	b.n	8002c88 <HAL_UART_MspInit+0x720>
  else if(uartHandle->Instance==UART7)
 80026e8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80026ec:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a5a      	ldr	r2, [pc, #360]	@ (8002860 <HAL_UART_MspInit+0x2f8>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d14f      	bne.n	800279a <HAL_UART_MspInit+0x232>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 80026fa:	f04f 0202 	mov.w	r2, #2
 80026fe:	f04f 0300 	mov.w	r3, #0
 8002702:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002706:	2300      	movs	r3, #0
 8002708:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800270c:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002710:	4618      	mov	r0, r3
 8002712:	f003 fdc3 	bl	800629c <HAL_RCCEx_PeriphCLKConfig>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d001      	beq.n	8002720 <HAL_UART_MspInit+0x1b8>
      Error_Handler();
 800271c:	f7ff f878 	bl	8001810 <Error_Handler>
    __HAL_RCC_UART7_CLK_ENABLE();
 8002720:	4b4b      	ldr	r3, [pc, #300]	@ (8002850 <HAL_UART_MspInit+0x2e8>)
 8002722:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002726:	4a4a      	ldr	r2, [pc, #296]	@ (8002850 <HAL_UART_MspInit+0x2e8>)
 8002728:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800272c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002730:	4b47      	ldr	r3, [pc, #284]	@ (8002850 <HAL_UART_MspInit+0x2e8>)
 8002732:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002736:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800273a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800273c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800273e:	4b44      	ldr	r3, [pc, #272]	@ (8002850 <HAL_UART_MspInit+0x2e8>)
 8002740:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002744:	4a42      	ldr	r2, [pc, #264]	@ (8002850 <HAL_UART_MspInit+0x2e8>)
 8002746:	f043 0310 	orr.w	r3, r3, #16
 800274a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800274e:	4b40      	ldr	r3, [pc, #256]	@ (8002850 <HAL_UART_MspInit+0x2e8>)
 8002750:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002754:	f003 0310 	and.w	r3, r3, #16
 8002758:	63bb      	str	r3, [r7, #56]	@ 0x38
 800275a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800275c:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002760:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002764:	2302      	movs	r3, #2
 8002766:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800276a:	2300      	movs	r3, #0
 800276c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002770:	2300      	movs	r3, #0
 8002772:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 8002776:	2307      	movs	r3, #7
 8002778:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800277c:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8002780:	4619      	mov	r1, r3
 8002782:	4838      	ldr	r0, [pc, #224]	@ (8002864 <HAL_UART_MspInit+0x2fc>)
 8002784:	f002 fc42 	bl	800500c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART7_IRQn, 6, 0);
 8002788:	2200      	movs	r2, #0
 800278a:	2106      	movs	r1, #6
 800278c:	2052      	movs	r0, #82	@ 0x52
 800278e:	f000 fc42 	bl	8003016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 8002792:	2052      	movs	r0, #82	@ 0x52
 8002794:	f000 fc59 	bl	800304a <HAL_NVIC_EnableIRQ>
}
 8002798:	e276      	b.n	8002c88 <HAL_UART_MspInit+0x720>
  else if(uartHandle->Instance==UART8)
 800279a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800279e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a30      	ldr	r2, [pc, #192]	@ (8002868 <HAL_UART_MspInit+0x300>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d15f      	bne.n	800286c <HAL_UART_MspInit+0x304>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 80027ac:	f04f 0202 	mov.w	r2, #2
 80027b0:	f04f 0300 	mov.w	r3, #0
 80027b4:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80027b8:	2300      	movs	r3, #0
 80027ba:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027be:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80027c2:	4618      	mov	r0, r3
 80027c4:	f003 fd6a 	bl	800629c <HAL_RCCEx_PeriphCLKConfig>
 80027c8:	4603      	mov	r3, r0
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d001      	beq.n	80027d2 <HAL_UART_MspInit+0x26a>
      Error_Handler();
 80027ce:	f7ff f81f 	bl	8001810 <Error_Handler>
    __HAL_RCC_UART8_CLK_ENABLE();
 80027d2:	4b1f      	ldr	r3, [pc, #124]	@ (8002850 <HAL_UART_MspInit+0x2e8>)
 80027d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80027d8:	4a1d      	ldr	r2, [pc, #116]	@ (8002850 <HAL_UART_MspInit+0x2e8>)
 80027da:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80027de:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80027e2:	4b1b      	ldr	r3, [pc, #108]	@ (8002850 <HAL_UART_MspInit+0x2e8>)
 80027e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80027e8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80027ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80027ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80027f0:	4b17      	ldr	r3, [pc, #92]	@ (8002850 <HAL_UART_MspInit+0x2e8>)
 80027f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027f6:	4a16      	ldr	r2, [pc, #88]	@ (8002850 <HAL_UART_MspInit+0x2e8>)
 80027f8:	f043 0310 	orr.w	r3, r3, #16
 80027fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002800:	4b13      	ldr	r3, [pc, #76]	@ (8002850 <HAL_UART_MspInit+0x2e8>)
 8002802:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002806:	f003 0310 	and.w	r3, r3, #16
 800280a:	633b      	str	r3, [r7, #48]	@ 0x30
 800280c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800280e:	2303      	movs	r3, #3
 8002810:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002814:	2302      	movs	r3, #2
 8002816:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800281a:	2300      	movs	r3, #0
 800281c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002820:	2300      	movs	r3, #0
 8002822:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8002826:	2308      	movs	r3, #8
 8002828:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800282c:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8002830:	4619      	mov	r1, r3
 8002832:	480c      	ldr	r0, [pc, #48]	@ (8002864 <HAL_UART_MspInit+0x2fc>)
 8002834:	f002 fbea 	bl	800500c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART8_IRQn, 15, 0);
 8002838:	2200      	movs	r2, #0
 800283a:	210f      	movs	r1, #15
 800283c:	2053      	movs	r0, #83	@ 0x53
 800283e:	f000 fbea 	bl	8003016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
 8002842:	2053      	movs	r0, #83	@ 0x53
 8002844:	f000 fc01 	bl	800304a <HAL_NVIC_EnableIRQ>
}
 8002848:	e21e      	b.n	8002c88 <HAL_UART_MspInit+0x720>
 800284a:	bf00      	nop
 800284c:	40004c00 	.word	0x40004c00
 8002850:	58024400 	.word	0x58024400
 8002854:	58020000 	.word	0x58020000
 8002858:	40005000 	.word	0x40005000
 800285c:	58020400 	.word	0x58020400
 8002860:	40007800 	.word	0x40007800
 8002864:	58021000 	.word	0x58021000
 8002868:	40007c00 	.word	0x40007c00
  else if(uartHandle->Instance==UART9)
 800286c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002870:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4abd      	ldr	r2, [pc, #756]	@ (8002b70 <HAL_UART_MspInit+0x608>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d14f      	bne.n	800291e <HAL_UART_MspInit+0x3b6>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART9;
 800287e:	f04f 0201 	mov.w	r2, #1
 8002882:	f04f 0300 	mov.w	r3, #0
 8002886:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 800288a:	2300      	movs	r3, #0
 800288c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002890:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002894:	4618      	mov	r0, r3
 8002896:	f003 fd01 	bl	800629c <HAL_RCCEx_PeriphCLKConfig>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d001      	beq.n	80028a4 <HAL_UART_MspInit+0x33c>
      Error_Handler();
 80028a0:	f7fe ffb6 	bl	8001810 <Error_Handler>
    __HAL_RCC_UART9_CLK_ENABLE();
 80028a4:	4bb3      	ldr	r3, [pc, #716]	@ (8002b74 <HAL_UART_MspInit+0x60c>)
 80028a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80028aa:	4ab2      	ldr	r2, [pc, #712]	@ (8002b74 <HAL_UART_MspInit+0x60c>)
 80028ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80028b0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80028b4:	4baf      	ldr	r3, [pc, #700]	@ (8002b74 <HAL_UART_MspInit+0x60c>)
 80028b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80028ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80028c2:	4bac      	ldr	r3, [pc, #688]	@ (8002b74 <HAL_UART_MspInit+0x60c>)
 80028c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028c8:	4aaa      	ldr	r2, [pc, #680]	@ (8002b74 <HAL_UART_MspInit+0x60c>)
 80028ca:	f043 0308 	orr.w	r3, r3, #8
 80028ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028d2:	4ba8      	ldr	r3, [pc, #672]	@ (8002b74 <HAL_UART_MspInit+0x60c>)
 80028d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028d8:	f003 0308 	and.w	r3, r3, #8
 80028dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80028de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80028e0:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80028e4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028e8:	2302      	movs	r3, #2
 80028ea:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ee:	2300      	movs	r3, #0
 80028f0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028f4:	2300      	movs	r3, #0
 80028f6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF11_UART9;
 80028fa:	230b      	movs	r3, #11
 80028fc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002900:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8002904:	4619      	mov	r1, r3
 8002906:	489c      	ldr	r0, [pc, #624]	@ (8002b78 <HAL_UART_MspInit+0x610>)
 8002908:	f002 fb80 	bl	800500c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART9_IRQn, 5, 0);
 800290c:	2200      	movs	r2, #0
 800290e:	2105      	movs	r1, #5
 8002910:	209b      	movs	r0, #155	@ 0x9b
 8002912:	f000 fb80 	bl	8003016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART9_IRQn);
 8002916:	209b      	movs	r0, #155	@ 0x9b
 8002918:	f000 fb97 	bl	800304a <HAL_NVIC_EnableIRQ>
}
 800291c:	e1b4      	b.n	8002c88 <HAL_UART_MspInit+0x720>
  else if(uartHandle->Instance==USART2)
 800291e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002922:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a94      	ldr	r2, [pc, #592]	@ (8002b7c <HAL_UART_MspInit+0x614>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d156      	bne.n	80029de <HAL_UART_MspInit+0x476>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002930:	f04f 0202 	mov.w	r2, #2
 8002934:	f04f 0300 	mov.w	r3, #0
 8002938:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800293c:	2300      	movs	r3, #0
 800293e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002942:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002946:	4618      	mov	r0, r3
 8002948:	f003 fca8 	bl	800629c <HAL_RCCEx_PeriphCLKConfig>
 800294c:	4603      	mov	r3, r0
 800294e:	2b00      	cmp	r3, #0
 8002950:	d001      	beq.n	8002956 <HAL_UART_MspInit+0x3ee>
      Error_Handler();
 8002952:	f7fe ff5d 	bl	8001810 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002956:	4b87      	ldr	r3, [pc, #540]	@ (8002b74 <HAL_UART_MspInit+0x60c>)
 8002958:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800295c:	4a85      	ldr	r2, [pc, #532]	@ (8002b74 <HAL_UART_MspInit+0x60c>)
 800295e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002962:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002966:	4b83      	ldr	r3, [pc, #524]	@ (8002b74 <HAL_UART_MspInit+0x60c>)
 8002968:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800296c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002970:	627b      	str	r3, [r7, #36]	@ 0x24
 8002972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002974:	4b7f      	ldr	r3, [pc, #508]	@ (8002b74 <HAL_UART_MspInit+0x60c>)
 8002976:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800297a:	4a7e      	ldr	r2, [pc, #504]	@ (8002b74 <HAL_UART_MspInit+0x60c>)
 800297c:	f043 0301 	orr.w	r3, r3, #1
 8002980:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002984:	4b7b      	ldr	r3, [pc, #492]	@ (8002b74 <HAL_UART_MspInit+0x60c>)
 8002986:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800298a:	f003 0201 	and.w	r2, r3, #1
 800298e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002992:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002996:	601a      	str	r2, [r3, #0]
 8002998:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800299c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80029a0:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80029a2:	230c      	movs	r3, #12
 80029a4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029a8:	2302      	movs	r3, #2
 80029aa:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ae:	2300      	movs	r3, #0
 80029b0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029b4:	2300      	movs	r3, #0
 80029b6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80029ba:	2307      	movs	r3, #7
 80029bc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029c0:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80029c4:	4619      	mov	r1, r3
 80029c6:	486e      	ldr	r0, [pc, #440]	@ (8002b80 <HAL_UART_MspInit+0x618>)
 80029c8:	f002 fb20 	bl	800500c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 15, 0);
 80029cc:	2200      	movs	r2, #0
 80029ce:	210f      	movs	r1, #15
 80029d0:	2026      	movs	r0, #38	@ 0x26
 80029d2:	f000 fb20 	bl	8003016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80029d6:	2026      	movs	r0, #38	@ 0x26
 80029d8:	f000 fb37 	bl	800304a <HAL_NVIC_EnableIRQ>
}
 80029dc:	e154      	b.n	8002c88 <HAL_UART_MspInit+0x720>
  else if(uartHandle->Instance==USART3)
 80029de:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80029e2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a66      	ldr	r2, [pc, #408]	@ (8002b84 <HAL_UART_MspInit+0x61c>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d15f      	bne.n	8002ab0 <HAL_UART_MspInit+0x548>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80029f0:	f04f 0202 	mov.w	r2, #2
 80029f4:	f04f 0300 	mov.w	r3, #0
 80029f8:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80029fc:	2300      	movs	r3, #0
 80029fe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a02:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002a06:	4618      	mov	r0, r3
 8002a08:	f003 fc48 	bl	800629c <HAL_RCCEx_PeriphCLKConfig>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d001      	beq.n	8002a16 <HAL_UART_MspInit+0x4ae>
      Error_Handler();
 8002a12:	f7fe fefd 	bl	8001810 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002a16:	4b57      	ldr	r3, [pc, #348]	@ (8002b74 <HAL_UART_MspInit+0x60c>)
 8002a18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002a1c:	4a55      	ldr	r2, [pc, #340]	@ (8002b74 <HAL_UART_MspInit+0x60c>)
 8002a1e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a22:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002a26:	4b53      	ldr	r3, [pc, #332]	@ (8002b74 <HAL_UART_MspInit+0x60c>)
 8002a28:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002a2c:	f403 2280 	and.w	r2, r3, #262144	@ 0x40000
 8002a30:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002a34:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002a38:	601a      	str	r2, [r3, #0]
 8002a3a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002a3e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002a42:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a44:	4b4b      	ldr	r3, [pc, #300]	@ (8002b74 <HAL_UART_MspInit+0x60c>)
 8002a46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a4a:	4a4a      	ldr	r2, [pc, #296]	@ (8002b74 <HAL_UART_MspInit+0x60c>)
 8002a4c:	f043 0308 	orr.w	r3, r3, #8
 8002a50:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002a54:	4b47      	ldr	r3, [pc, #284]	@ (8002b74 <HAL_UART_MspInit+0x60c>)
 8002a56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a5a:	f003 0208 	and.w	r2, r3, #8
 8002a5e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002a62:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002a66:	601a      	str	r2, [r3, #0]
 8002a68:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002a6c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002a70:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002a72:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002a76:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a7a:	2302      	movs	r3, #2
 8002a7c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a80:	2300      	movs	r3, #0
 8002a82:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a86:	2300      	movs	r3, #0
 8002a88:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002a8c:	2307      	movs	r3, #7
 8002a8e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a92:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8002a96:	4619      	mov	r1, r3
 8002a98:	4837      	ldr	r0, [pc, #220]	@ (8002b78 <HAL_UART_MspInit+0x610>)
 8002a9a:	f002 fab7 	bl	800500c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 14, 0);
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	210e      	movs	r1, #14
 8002aa2:	2027      	movs	r0, #39	@ 0x27
 8002aa4:	f000 fab7 	bl	8003016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002aa8:	2027      	movs	r0, #39	@ 0x27
 8002aaa:	f000 face 	bl	800304a <HAL_NVIC_EnableIRQ>
}
 8002aae:	e0eb      	b.n	8002c88 <HAL_UART_MspInit+0x720>
  else if(uartHandle->Instance==USART6)
 8002ab0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002ab4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a32      	ldr	r2, [pc, #200]	@ (8002b88 <HAL_UART_MspInit+0x620>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d166      	bne.n	8002b90 <HAL_UART_MspInit+0x628>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8002ac2:	f04f 0201 	mov.w	r2, #1
 8002ac6:	f04f 0300 	mov.w	r3, #0
 8002aca:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ad4:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f003 fbdf 	bl	800629c <HAL_RCCEx_PeriphCLKConfig>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d001      	beq.n	8002ae8 <HAL_UART_MspInit+0x580>
      Error_Handler();
 8002ae4:	f7fe fe94 	bl	8001810 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002ae8:	4b22      	ldr	r3, [pc, #136]	@ (8002b74 <HAL_UART_MspInit+0x60c>)
 8002aea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002aee:	4a21      	ldr	r2, [pc, #132]	@ (8002b74 <HAL_UART_MspInit+0x60c>)
 8002af0:	f043 0320 	orr.w	r3, r3, #32
 8002af4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002af8:	4b1e      	ldr	r3, [pc, #120]	@ (8002b74 <HAL_UART_MspInit+0x60c>)
 8002afa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002afe:	f003 0220 	and.w	r2, r3, #32
 8002b02:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002b06:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002b0a:	601a      	str	r2, [r3, #0]
 8002b0c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002b10:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002b14:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b16:	4b17      	ldr	r3, [pc, #92]	@ (8002b74 <HAL_UART_MspInit+0x60c>)
 8002b18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b1c:	4a15      	ldr	r2, [pc, #84]	@ (8002b74 <HAL_UART_MspInit+0x60c>)
 8002b1e:	f043 0304 	orr.w	r3, r3, #4
 8002b22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002b26:	4b13      	ldr	r3, [pc, #76]	@ (8002b74 <HAL_UART_MspInit+0x60c>)
 8002b28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b2c:	f003 0204 	and.w	r2, r3, #4
 8002b30:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002b34:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002b38:	601a      	str	r2, [r3, #0]
 8002b3a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002b3e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002b42:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002b44:	23c0      	movs	r3, #192	@ 0xc0
 8002b46:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b4a:	2302      	movs	r3, #2
 8002b4c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b50:	2300      	movs	r3, #0
 8002b52:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b56:	2300      	movs	r3, #0
 8002b58:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8002b5c:	2307      	movs	r3, #7
 8002b5e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b62:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8002b66:	4619      	mov	r1, r3
 8002b68:	4808      	ldr	r0, [pc, #32]	@ (8002b8c <HAL_UART_MspInit+0x624>)
 8002b6a:	f002 fa4f 	bl	800500c <HAL_GPIO_Init>
}
 8002b6e:	e08b      	b.n	8002c88 <HAL_UART_MspInit+0x720>
 8002b70:	40011800 	.word	0x40011800
 8002b74:	58024400 	.word	0x58024400
 8002b78:	58020c00 	.word	0x58020c00
 8002b7c:	40004400 	.word	0x40004400
 8002b80:	58020000 	.word	0x58020000
 8002b84:	40004800 	.word	0x40004800
 8002b88:	40011400 	.word	0x40011400
 8002b8c:	58020800 	.word	0x58020800
  else if(uartHandle->Instance==USART10)
 8002b90:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002b94:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a3d      	ldr	r2, [pc, #244]	@ (8002c94 <HAL_UART_MspInit+0x72c>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d172      	bne.n	8002c88 <HAL_UART_MspInit+0x720>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART10;
 8002ba2:	f04f 0201 	mov.w	r2, #1
 8002ba6:	f04f 0300 	mov.w	r3, #0
 8002baa:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002bb4:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f003 fb6f 	bl	800629c <HAL_RCCEx_PeriphCLKConfig>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d001      	beq.n	8002bc8 <HAL_UART_MspInit+0x660>
      Error_Handler();
 8002bc4:	f7fe fe24 	bl	8001810 <Error_Handler>
    __HAL_RCC_USART10_CLK_ENABLE();
 8002bc8:	4b33      	ldr	r3, [pc, #204]	@ (8002c98 <HAL_UART_MspInit+0x730>)
 8002bca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002bce:	4a32      	ldr	r2, [pc, #200]	@ (8002c98 <HAL_UART_MspInit+0x730>)
 8002bd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002bd4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002bd8:	4b2f      	ldr	r3, [pc, #188]	@ (8002c98 <HAL_UART_MspInit+0x730>)
 8002bda:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002bde:	f003 0280 	and.w	r2, r3, #128	@ 0x80
 8002be2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002be6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002bea:	601a      	str	r2, [r3, #0]
 8002bec:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002bf0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002bf4:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002bf6:	4b28      	ldr	r3, [pc, #160]	@ (8002c98 <HAL_UART_MspInit+0x730>)
 8002bf8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bfc:	4a26      	ldr	r2, [pc, #152]	@ (8002c98 <HAL_UART_MspInit+0x730>)
 8002bfe:	f043 0310 	orr.w	r3, r3, #16
 8002c02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002c06:	4b24      	ldr	r3, [pc, #144]	@ (8002c98 <HAL_UART_MspInit+0x730>)
 8002c08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c0c:	f003 0210 	and.w	r2, r3, #16
 8002c10:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002c14:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002c18:	601a      	str	r2, [r3, #0]
 8002c1a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002c1e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002c22:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002c24:	2304      	movs	r3, #4
 8002c26:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c2a:	2302      	movs	r3, #2
 8002c2c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c30:	2300      	movs	r3, #0
 8002c32:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c36:	2300      	movs	r3, #0
 8002c38:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF4_USART10;
 8002c3c:	2304      	movs	r3, #4
 8002c3e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002c42:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8002c46:	4619      	mov	r1, r3
 8002c48:	4814      	ldr	r0, [pc, #80]	@ (8002c9c <HAL_UART_MspInit+0x734>)
 8002c4a:	f002 f9df 	bl	800500c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002c4e:	2308      	movs	r3, #8
 8002c50:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c54:	2302      	movs	r3, #2
 8002c56:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c60:	2300      	movs	r3, #0
 8002c62:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF11_USART10;
 8002c66:	230b      	movs	r3, #11
 8002c68:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002c6c:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8002c70:	4619      	mov	r1, r3
 8002c72:	480a      	ldr	r0, [pc, #40]	@ (8002c9c <HAL_UART_MspInit+0x734>)
 8002c74:	f002 f9ca 	bl	800500c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART10_IRQn, 1, 0);
 8002c78:	2200      	movs	r2, #0
 8002c7a:	2101      	movs	r1, #1
 8002c7c:	209c      	movs	r0, #156	@ 0x9c
 8002c7e:	f000 f9ca 	bl	8003016 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
 8002c82:	209c      	movs	r0, #156	@ 0x9c
 8002c84:	f000 f9e1 	bl	800304a <HAL_NVIC_EnableIRQ>
}
 8002c88:	bf00      	nop
 8002c8a:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	40011c00 	.word	0x40011c00
 8002c98:	58024400 	.word	0x58024400
 8002c9c:	58021000 	.word	0x58021000

08002ca0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
     ldr   sp, =_estack      /* set stack pointer */
 8002ca0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002cd8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002ca4:	f7fe ff42 	bl	8001b2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ca8:	480c      	ldr	r0, [pc, #48]	@ (8002cdc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002caa:	490d      	ldr	r1, [pc, #52]	@ (8002ce0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002cac:	4a0d      	ldr	r2, [pc, #52]	@ (8002ce4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002cae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002cb0:	e002      	b.n	8002cb8 <LoopCopyDataInit>

08002cb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002cb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002cb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cb6:	3304      	adds	r3, #4

08002cb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002cb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002cba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002cbc:	d3f9      	bcc.n	8002cb2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002cbe:	4a0a      	ldr	r2, [pc, #40]	@ (8002ce8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002cc0:	4c0a      	ldr	r4, [pc, #40]	@ (8002cec <LoopFillZerobss+0x22>)
  movs r3, #0
 8002cc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002cc4:	e001      	b.n	8002cca <LoopFillZerobss>

08002cc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002cc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002cc8:	3204      	adds	r2, #4

08002cca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002cca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ccc:	d3fb      	bcc.n	8002cc6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002cce:	f00d fa67 	bl	80101a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002cd2:	f7fe f973 	bl	8000fbc <main>
  bx  lr
 8002cd6:	4770      	bx	lr
     ldr   sp, =_estack      /* set stack pointer */
 8002cd8:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8002cdc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002ce0:	24000238 	.word	0x24000238
  ldr r2, =_sidata
 8002ce4:	080137a4 	.word	0x080137a4
  ldr r2, =_sbss
 8002ce8:	24000238 	.word	0x24000238
  ldr r4, =_ebss
 8002cec:	24000e74 	.word	0x24000e74

08002cf0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002cf0:	e7fe      	b.n	8002cf0 <ADC3_IRQHandler>
	...

08002cf4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b082      	sub	sp, #8
 8002cf8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cfa:	2003      	movs	r0, #3
 8002cfc:	f000 f980 	bl	8003000 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002d00:	f003 f8f6 	bl	8005ef0 <HAL_RCC_GetSysClockFreq>
 8002d04:	4602      	mov	r2, r0
 8002d06:	4b15      	ldr	r3, [pc, #84]	@ (8002d5c <HAL_Init+0x68>)
 8002d08:	699b      	ldr	r3, [r3, #24]
 8002d0a:	0a1b      	lsrs	r3, r3, #8
 8002d0c:	f003 030f 	and.w	r3, r3, #15
 8002d10:	4913      	ldr	r1, [pc, #76]	@ (8002d60 <HAL_Init+0x6c>)
 8002d12:	5ccb      	ldrb	r3, [r1, r3]
 8002d14:	f003 031f 	and.w	r3, r3, #31
 8002d18:	fa22 f303 	lsr.w	r3, r2, r3
 8002d1c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002d1e:	4b0f      	ldr	r3, [pc, #60]	@ (8002d5c <HAL_Init+0x68>)
 8002d20:	699b      	ldr	r3, [r3, #24]
 8002d22:	f003 030f 	and.w	r3, r3, #15
 8002d26:	4a0e      	ldr	r2, [pc, #56]	@ (8002d60 <HAL_Init+0x6c>)
 8002d28:	5cd3      	ldrb	r3, [r2, r3]
 8002d2a:	f003 031f 	and.w	r3, r3, #31
 8002d2e:	687a      	ldr	r2, [r7, #4]
 8002d30:	fa22 f303 	lsr.w	r3, r2, r3
 8002d34:	4a0b      	ldr	r2, [pc, #44]	@ (8002d64 <HAL_Init+0x70>)
 8002d36:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002d38:	4a0b      	ldr	r2, [pc, #44]	@ (8002d68 <HAL_Init+0x74>)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002d3e:	200f      	movs	r0, #15
 8002d40:	f000 f814 	bl	8002d6c <HAL_InitTick>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d001      	beq.n	8002d4e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e002      	b.n	8002d54 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002d4e:	f7fe fd65 	bl	800181c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d52:	2300      	movs	r3, #0
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3708      	adds	r7, #8
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}
 8002d5c:	58024400 	.word	0x58024400
 8002d60:	08013304 	.word	0x08013304
 8002d64:	2400002c 	.word	0x2400002c
 8002d68:	24000028 	.word	0x24000028

08002d6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b082      	sub	sp, #8
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002d74:	4b15      	ldr	r3, [pc, #84]	@ (8002dcc <HAL_InitTick+0x60>)
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d101      	bne.n	8002d80 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e021      	b.n	8002dc4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002d80:	4b13      	ldr	r3, [pc, #76]	@ (8002dd0 <HAL_InitTick+0x64>)
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	4b11      	ldr	r3, [pc, #68]	@ (8002dcc <HAL_InitTick+0x60>)
 8002d86:	781b      	ldrb	r3, [r3, #0]
 8002d88:	4619      	mov	r1, r3
 8002d8a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d92:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d96:	4618      	mov	r0, r3
 8002d98:	f000 f965 	bl	8003066 <HAL_SYSTICK_Config>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d001      	beq.n	8002da6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e00e      	b.n	8002dc4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2b0f      	cmp	r3, #15
 8002daa:	d80a      	bhi.n	8002dc2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002dac:	2200      	movs	r2, #0
 8002dae:	6879      	ldr	r1, [r7, #4]
 8002db0:	f04f 30ff 	mov.w	r0, #4294967295
 8002db4:	f000 f92f 	bl	8003016 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002db8:	4a06      	ldr	r2, [pc, #24]	@ (8002dd4 <HAL_InitTick+0x68>)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	e000      	b.n	8002dc4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	3708      	adds	r7, #8
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}
 8002dcc:	24000064 	.word	0x24000064
 8002dd0:	24000028 	.word	0x24000028
 8002dd4:	24000060 	.word	0x24000060

08002dd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002ddc:	4b06      	ldr	r3, [pc, #24]	@ (8002df8 <HAL_IncTick+0x20>)
 8002dde:	781b      	ldrb	r3, [r3, #0]
 8002de0:	461a      	mov	r2, r3
 8002de2:	4b06      	ldr	r3, [pc, #24]	@ (8002dfc <HAL_IncTick+0x24>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4413      	add	r3, r2
 8002de8:	4a04      	ldr	r2, [pc, #16]	@ (8002dfc <HAL_IncTick+0x24>)
 8002dea:	6013      	str	r3, [r2, #0]
}
 8002dec:	bf00      	nop
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr
 8002df6:	bf00      	nop
 8002df8:	24000064 	.word	0x24000064
 8002dfc:	24000af4 	.word	0x24000af4

08002e00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0
  return uwTick;
 8002e04:	4b03      	ldr	r3, [pc, #12]	@ (8002e14 <HAL_GetTick+0x14>)
 8002e06:	681b      	ldr	r3, [r3, #0]
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	24000af4 	.word	0x24000af4

08002e18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b084      	sub	sp, #16
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e20:	f7ff ffee 	bl	8002e00 <HAL_GetTick>
 8002e24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e30:	d005      	beq.n	8002e3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e32:	4b0a      	ldr	r3, [pc, #40]	@ (8002e5c <HAL_Delay+0x44>)
 8002e34:	781b      	ldrb	r3, [r3, #0]
 8002e36:	461a      	mov	r2, r3
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	4413      	add	r3, r2
 8002e3c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002e3e:	bf00      	nop
 8002e40:	f7ff ffde 	bl	8002e00 <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	68fa      	ldr	r2, [r7, #12]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d8f7      	bhi.n	8002e40 <HAL_Delay+0x28>
  {
  }
}
 8002e50:	bf00      	nop
 8002e52:	bf00      	nop
 8002e54:	3710      	adds	r7, #16
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	24000064 	.word	0x24000064

08002e60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b085      	sub	sp, #20
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f003 0307 	and.w	r3, r3, #7
 8002e6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e70:	4b0b      	ldr	r3, [pc, #44]	@ (8002ea0 <__NVIC_SetPriorityGrouping+0x40>)
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e76:	68ba      	ldr	r2, [r7, #8]
 8002e78:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002e88:	4b06      	ldr	r3, [pc, #24]	@ (8002ea4 <__NVIC_SetPriorityGrouping+0x44>)
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e8e:	4a04      	ldr	r2, [pc, #16]	@ (8002ea0 <__NVIC_SetPriorityGrouping+0x40>)
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	60d3      	str	r3, [r2, #12]
}
 8002e94:	bf00      	nop
 8002e96:	3714      	adds	r7, #20
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr
 8002ea0:	e000ed00 	.word	0xe000ed00
 8002ea4:	05fa0000 	.word	0x05fa0000

08002ea8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002eac:	4b04      	ldr	r3, [pc, #16]	@ (8002ec0 <__NVIC_GetPriorityGrouping+0x18>)
 8002eae:	68db      	ldr	r3, [r3, #12]
 8002eb0:	0a1b      	lsrs	r3, r3, #8
 8002eb2:	f003 0307 	and.w	r3, r3, #7
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr
 8002ec0:	e000ed00 	.word	0xe000ed00

08002ec4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b083      	sub	sp, #12
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	4603      	mov	r3, r0
 8002ecc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002ece:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	db0b      	blt.n	8002eee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ed6:	88fb      	ldrh	r3, [r7, #6]
 8002ed8:	f003 021f 	and.w	r2, r3, #31
 8002edc:	4907      	ldr	r1, [pc, #28]	@ (8002efc <__NVIC_EnableIRQ+0x38>)
 8002ede:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ee2:	095b      	lsrs	r3, r3, #5
 8002ee4:	2001      	movs	r0, #1
 8002ee6:	fa00 f202 	lsl.w	r2, r0, r2
 8002eea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002eee:	bf00      	nop
 8002ef0:	370c      	adds	r7, #12
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr
 8002efa:	bf00      	nop
 8002efc:	e000e100 	.word	0xe000e100

08002f00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b083      	sub	sp, #12
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	4603      	mov	r3, r0
 8002f08:	6039      	str	r1, [r7, #0]
 8002f0a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002f0c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	db0a      	blt.n	8002f2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	b2da      	uxtb	r2, r3
 8002f18:	490c      	ldr	r1, [pc, #48]	@ (8002f4c <__NVIC_SetPriority+0x4c>)
 8002f1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f1e:	0112      	lsls	r2, r2, #4
 8002f20:	b2d2      	uxtb	r2, r2
 8002f22:	440b      	add	r3, r1
 8002f24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f28:	e00a      	b.n	8002f40 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	b2da      	uxtb	r2, r3
 8002f2e:	4908      	ldr	r1, [pc, #32]	@ (8002f50 <__NVIC_SetPriority+0x50>)
 8002f30:	88fb      	ldrh	r3, [r7, #6]
 8002f32:	f003 030f 	and.w	r3, r3, #15
 8002f36:	3b04      	subs	r3, #4
 8002f38:	0112      	lsls	r2, r2, #4
 8002f3a:	b2d2      	uxtb	r2, r2
 8002f3c:	440b      	add	r3, r1
 8002f3e:	761a      	strb	r2, [r3, #24]
}
 8002f40:	bf00      	nop
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr
 8002f4c:	e000e100 	.word	0xe000e100
 8002f50:	e000ed00 	.word	0xe000ed00

08002f54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b089      	sub	sp, #36	@ 0x24
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	60b9      	str	r1, [r7, #8]
 8002f5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	f003 0307 	and.w	r3, r3, #7
 8002f66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f68:	69fb      	ldr	r3, [r7, #28]
 8002f6a:	f1c3 0307 	rsb	r3, r3, #7
 8002f6e:	2b04      	cmp	r3, #4
 8002f70:	bf28      	it	cs
 8002f72:	2304      	movcs	r3, #4
 8002f74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	3304      	adds	r3, #4
 8002f7a:	2b06      	cmp	r3, #6
 8002f7c:	d902      	bls.n	8002f84 <NVIC_EncodePriority+0x30>
 8002f7e:	69fb      	ldr	r3, [r7, #28]
 8002f80:	3b03      	subs	r3, #3
 8002f82:	e000      	b.n	8002f86 <NVIC_EncodePriority+0x32>
 8002f84:	2300      	movs	r3, #0
 8002f86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f88:	f04f 32ff 	mov.w	r2, #4294967295
 8002f8c:	69bb      	ldr	r3, [r7, #24]
 8002f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f92:	43da      	mvns	r2, r3
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	401a      	ands	r2, r3
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f9c:	f04f 31ff 	mov.w	r1, #4294967295
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8002fa6:	43d9      	mvns	r1, r3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fac:	4313      	orrs	r3, r2
         );
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3724      	adds	r7, #36	@ 0x24
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb8:	4770      	bx	lr
	...

08002fbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b082      	sub	sp, #8
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	3b01      	subs	r3, #1
 8002fc8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002fcc:	d301      	bcc.n	8002fd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e00f      	b.n	8002ff2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fd2:	4a0a      	ldr	r2, [pc, #40]	@ (8002ffc <SysTick_Config+0x40>)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	3b01      	subs	r3, #1
 8002fd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fda:	210f      	movs	r1, #15
 8002fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8002fe0:	f7ff ff8e 	bl	8002f00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fe4:	4b05      	ldr	r3, [pc, #20]	@ (8002ffc <SysTick_Config+0x40>)
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fea:	4b04      	ldr	r3, [pc, #16]	@ (8002ffc <SysTick_Config+0x40>)
 8002fec:	2207      	movs	r2, #7
 8002fee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ff0:	2300      	movs	r3, #0
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3708      	adds	r7, #8
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	e000e010 	.word	0xe000e010

08003000 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b082      	sub	sp, #8
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003008:	6878      	ldr	r0, [r7, #4]
 800300a:	f7ff ff29 	bl	8002e60 <__NVIC_SetPriorityGrouping>
}
 800300e:	bf00      	nop
 8003010:	3708      	adds	r7, #8
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}

08003016 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003016:	b580      	push	{r7, lr}
 8003018:	b086      	sub	sp, #24
 800301a:	af00      	add	r7, sp, #0
 800301c:	4603      	mov	r3, r0
 800301e:	60b9      	str	r1, [r7, #8]
 8003020:	607a      	str	r2, [r7, #4]
 8003022:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003024:	f7ff ff40 	bl	8002ea8 <__NVIC_GetPriorityGrouping>
 8003028:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800302a:	687a      	ldr	r2, [r7, #4]
 800302c:	68b9      	ldr	r1, [r7, #8]
 800302e:	6978      	ldr	r0, [r7, #20]
 8003030:	f7ff ff90 	bl	8002f54 <NVIC_EncodePriority>
 8003034:	4602      	mov	r2, r0
 8003036:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800303a:	4611      	mov	r1, r2
 800303c:	4618      	mov	r0, r3
 800303e:	f7ff ff5f 	bl	8002f00 <__NVIC_SetPriority>
}
 8003042:	bf00      	nop
 8003044:	3718      	adds	r7, #24
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}

0800304a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800304a:	b580      	push	{r7, lr}
 800304c:	b082      	sub	sp, #8
 800304e:	af00      	add	r7, sp, #0
 8003050:	4603      	mov	r3, r0
 8003052:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003054:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003058:	4618      	mov	r0, r3
 800305a:	f7ff ff33 	bl	8002ec4 <__NVIC_EnableIRQ>
}
 800305e:	bf00      	nop
 8003060:	3708      	adds	r7, #8
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}

08003066 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003066:	b580      	push	{r7, lr}
 8003068:	b082      	sub	sp, #8
 800306a:	af00      	add	r7, sp, #0
 800306c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f7ff ffa4 	bl	8002fbc <SysTick_Config>
 8003074:	4603      	mov	r3, r0
}
 8003076:	4618      	mov	r0, r3
 8003078:	3708      	adds	r7, #8
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
	...

08003080 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003080:	b480      	push	{r7}
 8003082:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8003084:	f3bf 8f5f 	dmb	sy
}
 8003088:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800308a:	4b07      	ldr	r3, [pc, #28]	@ (80030a8 <HAL_MPU_Disable+0x28>)
 800308c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800308e:	4a06      	ldr	r2, [pc, #24]	@ (80030a8 <HAL_MPU_Disable+0x28>)
 8003090:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003094:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8003096:	4b05      	ldr	r3, [pc, #20]	@ (80030ac <HAL_MPU_Disable+0x2c>)
 8003098:	2200      	movs	r2, #0
 800309a:	605a      	str	r2, [r3, #4]
}
 800309c:	bf00      	nop
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr
 80030a6:	bf00      	nop
 80030a8:	e000ed00 	.word	0xe000ed00
 80030ac:	e000ed90 	.word	0xe000ed90

080030b0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b083      	sub	sp, #12
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80030b8:	4a0b      	ldr	r2, [pc, #44]	@ (80030e8 <HAL_MPU_Enable+0x38>)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f043 0301 	orr.w	r3, r3, #1
 80030c0:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80030c2:	4b0a      	ldr	r3, [pc, #40]	@ (80030ec <HAL_MPU_Enable+0x3c>)
 80030c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c6:	4a09      	ldr	r2, [pc, #36]	@ (80030ec <HAL_MPU_Enable+0x3c>)
 80030c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030cc:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80030ce:	f3bf 8f4f 	dsb	sy
}
 80030d2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80030d4:	f3bf 8f6f 	isb	sy
}
 80030d8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80030da:	bf00      	nop
 80030dc:	370c      	adds	r7, #12
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr
 80030e6:	bf00      	nop
 80030e8:	e000ed90 	.word	0xe000ed90
 80030ec:	e000ed00 	.word	0xe000ed00

080030f0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	785a      	ldrb	r2, [r3, #1]
 80030fc:	4b1b      	ldr	r3, [pc, #108]	@ (800316c <HAL_MPU_ConfigRegion+0x7c>)
 80030fe:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8003100:	4b1a      	ldr	r3, [pc, #104]	@ (800316c <HAL_MPU_ConfigRegion+0x7c>)
 8003102:	691b      	ldr	r3, [r3, #16]
 8003104:	4a19      	ldr	r2, [pc, #100]	@ (800316c <HAL_MPU_ConfigRegion+0x7c>)
 8003106:	f023 0301 	bic.w	r3, r3, #1
 800310a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800310c:	4a17      	ldr	r2, [pc, #92]	@ (800316c <HAL_MPU_ConfigRegion+0x7c>)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	7b1b      	ldrb	r3, [r3, #12]
 8003118:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	7adb      	ldrb	r3, [r3, #11]
 800311e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003120:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	7a9b      	ldrb	r3, [r3, #10]
 8003126:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003128:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	7b5b      	ldrb	r3, [r3, #13]
 800312e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003130:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	7b9b      	ldrb	r3, [r3, #14]
 8003136:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003138:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	7bdb      	ldrb	r3, [r3, #15]
 800313e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003140:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	7a5b      	ldrb	r3, [r3, #9]
 8003146:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003148:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	7a1b      	ldrb	r3, [r3, #8]
 800314e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003150:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8003152:	687a      	ldr	r2, [r7, #4]
 8003154:	7812      	ldrb	r2, [r2, #0]
 8003156:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003158:	4a04      	ldr	r2, [pc, #16]	@ (800316c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800315a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800315c:	6113      	str	r3, [r2, #16]
}
 800315e:	bf00      	nop
 8003160:	370c      	adds	r7, #12
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	e000ed90 	.word	0xe000ed90

08003170 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b086      	sub	sp, #24
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8003178:	f7ff fe42 	bl	8002e00 <HAL_GetTick>
 800317c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d101      	bne.n	8003188 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e2dc      	b.n	8003742 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800318e:	b2db      	uxtb	r3, r3
 8003190:	2b02      	cmp	r3, #2
 8003192:	d008      	beq.n	80031a6 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2280      	movs	r2, #128	@ 0x80
 8003198:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2200      	movs	r2, #0
 800319e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e2cd      	b.n	8003742 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a76      	ldr	r2, [pc, #472]	@ (8003384 <HAL_DMA_Abort+0x214>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d04a      	beq.n	8003246 <HAL_DMA_Abort+0xd6>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a74      	ldr	r2, [pc, #464]	@ (8003388 <HAL_DMA_Abort+0x218>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d045      	beq.n	8003246 <HAL_DMA_Abort+0xd6>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a73      	ldr	r2, [pc, #460]	@ (800338c <HAL_DMA_Abort+0x21c>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d040      	beq.n	8003246 <HAL_DMA_Abort+0xd6>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a71      	ldr	r2, [pc, #452]	@ (8003390 <HAL_DMA_Abort+0x220>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d03b      	beq.n	8003246 <HAL_DMA_Abort+0xd6>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a70      	ldr	r2, [pc, #448]	@ (8003394 <HAL_DMA_Abort+0x224>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d036      	beq.n	8003246 <HAL_DMA_Abort+0xd6>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a6e      	ldr	r2, [pc, #440]	@ (8003398 <HAL_DMA_Abort+0x228>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d031      	beq.n	8003246 <HAL_DMA_Abort+0xd6>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a6d      	ldr	r2, [pc, #436]	@ (800339c <HAL_DMA_Abort+0x22c>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d02c      	beq.n	8003246 <HAL_DMA_Abort+0xd6>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a6b      	ldr	r2, [pc, #428]	@ (80033a0 <HAL_DMA_Abort+0x230>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d027      	beq.n	8003246 <HAL_DMA_Abort+0xd6>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a6a      	ldr	r2, [pc, #424]	@ (80033a4 <HAL_DMA_Abort+0x234>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d022      	beq.n	8003246 <HAL_DMA_Abort+0xd6>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a68      	ldr	r2, [pc, #416]	@ (80033a8 <HAL_DMA_Abort+0x238>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d01d      	beq.n	8003246 <HAL_DMA_Abort+0xd6>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a67      	ldr	r2, [pc, #412]	@ (80033ac <HAL_DMA_Abort+0x23c>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d018      	beq.n	8003246 <HAL_DMA_Abort+0xd6>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a65      	ldr	r2, [pc, #404]	@ (80033b0 <HAL_DMA_Abort+0x240>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d013      	beq.n	8003246 <HAL_DMA_Abort+0xd6>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a64      	ldr	r2, [pc, #400]	@ (80033b4 <HAL_DMA_Abort+0x244>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d00e      	beq.n	8003246 <HAL_DMA_Abort+0xd6>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a62      	ldr	r2, [pc, #392]	@ (80033b8 <HAL_DMA_Abort+0x248>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d009      	beq.n	8003246 <HAL_DMA_Abort+0xd6>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a61      	ldr	r2, [pc, #388]	@ (80033bc <HAL_DMA_Abort+0x24c>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d004      	beq.n	8003246 <HAL_DMA_Abort+0xd6>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a5f      	ldr	r2, [pc, #380]	@ (80033c0 <HAL_DMA_Abort+0x250>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d101      	bne.n	800324a <HAL_DMA_Abort+0xda>
 8003246:	2301      	movs	r3, #1
 8003248:	e000      	b.n	800324c <HAL_DMA_Abort+0xdc>
 800324a:	2300      	movs	r3, #0
 800324c:	2b00      	cmp	r3, #0
 800324e:	d013      	beq.n	8003278 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f022 021e 	bic.w	r2, r2, #30
 800325e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	695a      	ldr	r2, [r3, #20]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800326e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	617b      	str	r3, [r7, #20]
 8003276:	e00a      	b.n	800328e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f022 020e 	bic.w	r2, r2, #14
 8003286:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a3c      	ldr	r2, [pc, #240]	@ (8003384 <HAL_DMA_Abort+0x214>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d072      	beq.n	800337e <HAL_DMA_Abort+0x20e>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a3a      	ldr	r2, [pc, #232]	@ (8003388 <HAL_DMA_Abort+0x218>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d06d      	beq.n	800337e <HAL_DMA_Abort+0x20e>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a39      	ldr	r2, [pc, #228]	@ (800338c <HAL_DMA_Abort+0x21c>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d068      	beq.n	800337e <HAL_DMA_Abort+0x20e>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a37      	ldr	r2, [pc, #220]	@ (8003390 <HAL_DMA_Abort+0x220>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d063      	beq.n	800337e <HAL_DMA_Abort+0x20e>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a36      	ldr	r2, [pc, #216]	@ (8003394 <HAL_DMA_Abort+0x224>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d05e      	beq.n	800337e <HAL_DMA_Abort+0x20e>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a34      	ldr	r2, [pc, #208]	@ (8003398 <HAL_DMA_Abort+0x228>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d059      	beq.n	800337e <HAL_DMA_Abort+0x20e>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a33      	ldr	r2, [pc, #204]	@ (800339c <HAL_DMA_Abort+0x22c>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d054      	beq.n	800337e <HAL_DMA_Abort+0x20e>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a31      	ldr	r2, [pc, #196]	@ (80033a0 <HAL_DMA_Abort+0x230>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d04f      	beq.n	800337e <HAL_DMA_Abort+0x20e>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a30      	ldr	r2, [pc, #192]	@ (80033a4 <HAL_DMA_Abort+0x234>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d04a      	beq.n	800337e <HAL_DMA_Abort+0x20e>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a2e      	ldr	r2, [pc, #184]	@ (80033a8 <HAL_DMA_Abort+0x238>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d045      	beq.n	800337e <HAL_DMA_Abort+0x20e>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a2d      	ldr	r2, [pc, #180]	@ (80033ac <HAL_DMA_Abort+0x23c>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d040      	beq.n	800337e <HAL_DMA_Abort+0x20e>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a2b      	ldr	r2, [pc, #172]	@ (80033b0 <HAL_DMA_Abort+0x240>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d03b      	beq.n	800337e <HAL_DMA_Abort+0x20e>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a2a      	ldr	r2, [pc, #168]	@ (80033b4 <HAL_DMA_Abort+0x244>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d036      	beq.n	800337e <HAL_DMA_Abort+0x20e>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a28      	ldr	r2, [pc, #160]	@ (80033b8 <HAL_DMA_Abort+0x248>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d031      	beq.n	800337e <HAL_DMA_Abort+0x20e>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4a27      	ldr	r2, [pc, #156]	@ (80033bc <HAL_DMA_Abort+0x24c>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d02c      	beq.n	800337e <HAL_DMA_Abort+0x20e>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a25      	ldr	r2, [pc, #148]	@ (80033c0 <HAL_DMA_Abort+0x250>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d027      	beq.n	800337e <HAL_DMA_Abort+0x20e>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a24      	ldr	r2, [pc, #144]	@ (80033c4 <HAL_DMA_Abort+0x254>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d022      	beq.n	800337e <HAL_DMA_Abort+0x20e>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a22      	ldr	r2, [pc, #136]	@ (80033c8 <HAL_DMA_Abort+0x258>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d01d      	beq.n	800337e <HAL_DMA_Abort+0x20e>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a21      	ldr	r2, [pc, #132]	@ (80033cc <HAL_DMA_Abort+0x25c>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d018      	beq.n	800337e <HAL_DMA_Abort+0x20e>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a1f      	ldr	r2, [pc, #124]	@ (80033d0 <HAL_DMA_Abort+0x260>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d013      	beq.n	800337e <HAL_DMA_Abort+0x20e>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a1e      	ldr	r2, [pc, #120]	@ (80033d4 <HAL_DMA_Abort+0x264>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d00e      	beq.n	800337e <HAL_DMA_Abort+0x20e>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a1c      	ldr	r2, [pc, #112]	@ (80033d8 <HAL_DMA_Abort+0x268>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d009      	beq.n	800337e <HAL_DMA_Abort+0x20e>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a1b      	ldr	r2, [pc, #108]	@ (80033dc <HAL_DMA_Abort+0x26c>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d004      	beq.n	800337e <HAL_DMA_Abort+0x20e>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a19      	ldr	r2, [pc, #100]	@ (80033e0 <HAL_DMA_Abort+0x270>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d132      	bne.n	80033e4 <HAL_DMA_Abort+0x274>
 800337e:	2301      	movs	r3, #1
 8003380:	e031      	b.n	80033e6 <HAL_DMA_Abort+0x276>
 8003382:	bf00      	nop
 8003384:	40020010 	.word	0x40020010
 8003388:	40020028 	.word	0x40020028
 800338c:	40020040 	.word	0x40020040
 8003390:	40020058 	.word	0x40020058
 8003394:	40020070 	.word	0x40020070
 8003398:	40020088 	.word	0x40020088
 800339c:	400200a0 	.word	0x400200a0
 80033a0:	400200b8 	.word	0x400200b8
 80033a4:	40020410 	.word	0x40020410
 80033a8:	40020428 	.word	0x40020428
 80033ac:	40020440 	.word	0x40020440
 80033b0:	40020458 	.word	0x40020458
 80033b4:	40020470 	.word	0x40020470
 80033b8:	40020488 	.word	0x40020488
 80033bc:	400204a0 	.word	0x400204a0
 80033c0:	400204b8 	.word	0x400204b8
 80033c4:	58025408 	.word	0x58025408
 80033c8:	5802541c 	.word	0x5802541c
 80033cc:	58025430 	.word	0x58025430
 80033d0:	58025444 	.word	0x58025444
 80033d4:	58025458 	.word	0x58025458
 80033d8:	5802546c 	.word	0x5802546c
 80033dc:	58025480 	.word	0x58025480
 80033e0:	58025494 	.word	0x58025494
 80033e4:	2300      	movs	r3, #0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d007      	beq.n	80033fa <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80033f8:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a6d      	ldr	r2, [pc, #436]	@ (80035b4 <HAL_DMA_Abort+0x444>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d04a      	beq.n	800349a <HAL_DMA_Abort+0x32a>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a6b      	ldr	r2, [pc, #428]	@ (80035b8 <HAL_DMA_Abort+0x448>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d045      	beq.n	800349a <HAL_DMA_Abort+0x32a>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a6a      	ldr	r2, [pc, #424]	@ (80035bc <HAL_DMA_Abort+0x44c>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d040      	beq.n	800349a <HAL_DMA_Abort+0x32a>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a68      	ldr	r2, [pc, #416]	@ (80035c0 <HAL_DMA_Abort+0x450>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d03b      	beq.n	800349a <HAL_DMA_Abort+0x32a>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a67      	ldr	r2, [pc, #412]	@ (80035c4 <HAL_DMA_Abort+0x454>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d036      	beq.n	800349a <HAL_DMA_Abort+0x32a>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a65      	ldr	r2, [pc, #404]	@ (80035c8 <HAL_DMA_Abort+0x458>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d031      	beq.n	800349a <HAL_DMA_Abort+0x32a>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a64      	ldr	r2, [pc, #400]	@ (80035cc <HAL_DMA_Abort+0x45c>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d02c      	beq.n	800349a <HAL_DMA_Abort+0x32a>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a62      	ldr	r2, [pc, #392]	@ (80035d0 <HAL_DMA_Abort+0x460>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d027      	beq.n	800349a <HAL_DMA_Abort+0x32a>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a61      	ldr	r2, [pc, #388]	@ (80035d4 <HAL_DMA_Abort+0x464>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d022      	beq.n	800349a <HAL_DMA_Abort+0x32a>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a5f      	ldr	r2, [pc, #380]	@ (80035d8 <HAL_DMA_Abort+0x468>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d01d      	beq.n	800349a <HAL_DMA_Abort+0x32a>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a5e      	ldr	r2, [pc, #376]	@ (80035dc <HAL_DMA_Abort+0x46c>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d018      	beq.n	800349a <HAL_DMA_Abort+0x32a>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a5c      	ldr	r2, [pc, #368]	@ (80035e0 <HAL_DMA_Abort+0x470>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d013      	beq.n	800349a <HAL_DMA_Abort+0x32a>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a5b      	ldr	r2, [pc, #364]	@ (80035e4 <HAL_DMA_Abort+0x474>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d00e      	beq.n	800349a <HAL_DMA_Abort+0x32a>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a59      	ldr	r2, [pc, #356]	@ (80035e8 <HAL_DMA_Abort+0x478>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d009      	beq.n	800349a <HAL_DMA_Abort+0x32a>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a58      	ldr	r2, [pc, #352]	@ (80035ec <HAL_DMA_Abort+0x47c>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d004      	beq.n	800349a <HAL_DMA_Abort+0x32a>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a56      	ldr	r2, [pc, #344]	@ (80035f0 <HAL_DMA_Abort+0x480>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d108      	bne.n	80034ac <HAL_DMA_Abort+0x33c>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	681a      	ldr	r2, [r3, #0]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f022 0201 	bic.w	r2, r2, #1
 80034a8:	601a      	str	r2, [r3, #0]
 80034aa:	e007      	b.n	80034bc <HAL_DMA_Abort+0x34c>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f022 0201 	bic.w	r2, r2, #1
 80034ba:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80034bc:	e013      	b.n	80034e6 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80034be:	f7ff fc9f 	bl	8002e00 <HAL_GetTick>
 80034c2:	4602      	mov	r2, r0
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	1ad3      	subs	r3, r2, r3
 80034c8:	2b05      	cmp	r3, #5
 80034ca:	d90c      	bls.n	80034e6 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2220      	movs	r2, #32
 80034d0:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2203      	movs	r2, #3
 80034d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2200      	movs	r2, #0
 80034de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	e12d      	b.n	8003742 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0301 	and.w	r3, r3, #1
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d1e5      	bne.n	80034be <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a2f      	ldr	r2, [pc, #188]	@ (80035b4 <HAL_DMA_Abort+0x444>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d04a      	beq.n	8003592 <HAL_DMA_Abort+0x422>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a2d      	ldr	r2, [pc, #180]	@ (80035b8 <HAL_DMA_Abort+0x448>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d045      	beq.n	8003592 <HAL_DMA_Abort+0x422>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a2c      	ldr	r2, [pc, #176]	@ (80035bc <HAL_DMA_Abort+0x44c>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d040      	beq.n	8003592 <HAL_DMA_Abort+0x422>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a2a      	ldr	r2, [pc, #168]	@ (80035c0 <HAL_DMA_Abort+0x450>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d03b      	beq.n	8003592 <HAL_DMA_Abort+0x422>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a29      	ldr	r2, [pc, #164]	@ (80035c4 <HAL_DMA_Abort+0x454>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d036      	beq.n	8003592 <HAL_DMA_Abort+0x422>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a27      	ldr	r2, [pc, #156]	@ (80035c8 <HAL_DMA_Abort+0x458>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d031      	beq.n	8003592 <HAL_DMA_Abort+0x422>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a26      	ldr	r2, [pc, #152]	@ (80035cc <HAL_DMA_Abort+0x45c>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d02c      	beq.n	8003592 <HAL_DMA_Abort+0x422>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a24      	ldr	r2, [pc, #144]	@ (80035d0 <HAL_DMA_Abort+0x460>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d027      	beq.n	8003592 <HAL_DMA_Abort+0x422>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a23      	ldr	r2, [pc, #140]	@ (80035d4 <HAL_DMA_Abort+0x464>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d022      	beq.n	8003592 <HAL_DMA_Abort+0x422>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a21      	ldr	r2, [pc, #132]	@ (80035d8 <HAL_DMA_Abort+0x468>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d01d      	beq.n	8003592 <HAL_DMA_Abort+0x422>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a20      	ldr	r2, [pc, #128]	@ (80035dc <HAL_DMA_Abort+0x46c>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d018      	beq.n	8003592 <HAL_DMA_Abort+0x422>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4a1e      	ldr	r2, [pc, #120]	@ (80035e0 <HAL_DMA_Abort+0x470>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d013      	beq.n	8003592 <HAL_DMA_Abort+0x422>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a1d      	ldr	r2, [pc, #116]	@ (80035e4 <HAL_DMA_Abort+0x474>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d00e      	beq.n	8003592 <HAL_DMA_Abort+0x422>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a1b      	ldr	r2, [pc, #108]	@ (80035e8 <HAL_DMA_Abort+0x478>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d009      	beq.n	8003592 <HAL_DMA_Abort+0x422>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a1a      	ldr	r2, [pc, #104]	@ (80035ec <HAL_DMA_Abort+0x47c>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d004      	beq.n	8003592 <HAL_DMA_Abort+0x422>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a18      	ldr	r2, [pc, #96]	@ (80035f0 <HAL_DMA_Abort+0x480>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d101      	bne.n	8003596 <HAL_DMA_Abort+0x426>
 8003592:	2301      	movs	r3, #1
 8003594:	e000      	b.n	8003598 <HAL_DMA_Abort+0x428>
 8003596:	2300      	movs	r3, #0
 8003598:	2b00      	cmp	r3, #0
 800359a:	d02b      	beq.n	80035f4 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035a0:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035a6:	f003 031f 	and.w	r3, r3, #31
 80035aa:	223f      	movs	r2, #63	@ 0x3f
 80035ac:	409a      	lsls	r2, r3
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	609a      	str	r2, [r3, #8]
 80035b2:	e02a      	b.n	800360a <HAL_DMA_Abort+0x49a>
 80035b4:	40020010 	.word	0x40020010
 80035b8:	40020028 	.word	0x40020028
 80035bc:	40020040 	.word	0x40020040
 80035c0:	40020058 	.word	0x40020058
 80035c4:	40020070 	.word	0x40020070
 80035c8:	40020088 	.word	0x40020088
 80035cc:	400200a0 	.word	0x400200a0
 80035d0:	400200b8 	.word	0x400200b8
 80035d4:	40020410 	.word	0x40020410
 80035d8:	40020428 	.word	0x40020428
 80035dc:	40020440 	.word	0x40020440
 80035e0:	40020458 	.word	0x40020458
 80035e4:	40020470 	.word	0x40020470
 80035e8:	40020488 	.word	0x40020488
 80035ec:	400204a0 	.word	0x400204a0
 80035f0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035f8:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035fe:	f003 031f 	and.w	r3, r3, #31
 8003602:	2201      	movs	r2, #1
 8003604:	409a      	lsls	r2, r3
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a4f      	ldr	r2, [pc, #316]	@ (800374c <HAL_DMA_Abort+0x5dc>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d072      	beq.n	80036fa <HAL_DMA_Abort+0x58a>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a4d      	ldr	r2, [pc, #308]	@ (8003750 <HAL_DMA_Abort+0x5e0>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d06d      	beq.n	80036fa <HAL_DMA_Abort+0x58a>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a4c      	ldr	r2, [pc, #304]	@ (8003754 <HAL_DMA_Abort+0x5e4>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d068      	beq.n	80036fa <HAL_DMA_Abort+0x58a>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a4a      	ldr	r2, [pc, #296]	@ (8003758 <HAL_DMA_Abort+0x5e8>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d063      	beq.n	80036fa <HAL_DMA_Abort+0x58a>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a49      	ldr	r2, [pc, #292]	@ (800375c <HAL_DMA_Abort+0x5ec>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d05e      	beq.n	80036fa <HAL_DMA_Abort+0x58a>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a47      	ldr	r2, [pc, #284]	@ (8003760 <HAL_DMA_Abort+0x5f0>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d059      	beq.n	80036fa <HAL_DMA_Abort+0x58a>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a46      	ldr	r2, [pc, #280]	@ (8003764 <HAL_DMA_Abort+0x5f4>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d054      	beq.n	80036fa <HAL_DMA_Abort+0x58a>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a44      	ldr	r2, [pc, #272]	@ (8003768 <HAL_DMA_Abort+0x5f8>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d04f      	beq.n	80036fa <HAL_DMA_Abort+0x58a>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a43      	ldr	r2, [pc, #268]	@ (800376c <HAL_DMA_Abort+0x5fc>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d04a      	beq.n	80036fa <HAL_DMA_Abort+0x58a>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a41      	ldr	r2, [pc, #260]	@ (8003770 <HAL_DMA_Abort+0x600>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d045      	beq.n	80036fa <HAL_DMA_Abort+0x58a>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4a40      	ldr	r2, [pc, #256]	@ (8003774 <HAL_DMA_Abort+0x604>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d040      	beq.n	80036fa <HAL_DMA_Abort+0x58a>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a3e      	ldr	r2, [pc, #248]	@ (8003778 <HAL_DMA_Abort+0x608>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d03b      	beq.n	80036fa <HAL_DMA_Abort+0x58a>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a3d      	ldr	r2, [pc, #244]	@ (800377c <HAL_DMA_Abort+0x60c>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d036      	beq.n	80036fa <HAL_DMA_Abort+0x58a>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a3b      	ldr	r2, [pc, #236]	@ (8003780 <HAL_DMA_Abort+0x610>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d031      	beq.n	80036fa <HAL_DMA_Abort+0x58a>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a3a      	ldr	r2, [pc, #232]	@ (8003784 <HAL_DMA_Abort+0x614>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d02c      	beq.n	80036fa <HAL_DMA_Abort+0x58a>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a38      	ldr	r2, [pc, #224]	@ (8003788 <HAL_DMA_Abort+0x618>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d027      	beq.n	80036fa <HAL_DMA_Abort+0x58a>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a37      	ldr	r2, [pc, #220]	@ (800378c <HAL_DMA_Abort+0x61c>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d022      	beq.n	80036fa <HAL_DMA_Abort+0x58a>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a35      	ldr	r2, [pc, #212]	@ (8003790 <HAL_DMA_Abort+0x620>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d01d      	beq.n	80036fa <HAL_DMA_Abort+0x58a>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a34      	ldr	r2, [pc, #208]	@ (8003794 <HAL_DMA_Abort+0x624>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d018      	beq.n	80036fa <HAL_DMA_Abort+0x58a>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a32      	ldr	r2, [pc, #200]	@ (8003798 <HAL_DMA_Abort+0x628>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d013      	beq.n	80036fa <HAL_DMA_Abort+0x58a>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a31      	ldr	r2, [pc, #196]	@ (800379c <HAL_DMA_Abort+0x62c>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d00e      	beq.n	80036fa <HAL_DMA_Abort+0x58a>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a2f      	ldr	r2, [pc, #188]	@ (80037a0 <HAL_DMA_Abort+0x630>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d009      	beq.n	80036fa <HAL_DMA_Abort+0x58a>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a2e      	ldr	r2, [pc, #184]	@ (80037a4 <HAL_DMA_Abort+0x634>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d004      	beq.n	80036fa <HAL_DMA_Abort+0x58a>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a2c      	ldr	r2, [pc, #176]	@ (80037a8 <HAL_DMA_Abort+0x638>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d101      	bne.n	80036fe <HAL_DMA_Abort+0x58e>
 80036fa:	2301      	movs	r3, #1
 80036fc:	e000      	b.n	8003700 <HAL_DMA_Abort+0x590>
 80036fe:	2300      	movs	r3, #0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d015      	beq.n	8003730 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003708:	687a      	ldr	r2, [r7, #4]
 800370a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800370c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003712:	2b00      	cmp	r3, #0
 8003714:	d00c      	beq.n	8003730 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003720:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003724:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800372e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2201      	movs	r2, #1
 8003734:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8003740:	2300      	movs	r3, #0
}
 8003742:	4618      	mov	r0, r3
 8003744:	3718      	adds	r7, #24
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
 800374a:	bf00      	nop
 800374c:	40020010 	.word	0x40020010
 8003750:	40020028 	.word	0x40020028
 8003754:	40020040 	.word	0x40020040
 8003758:	40020058 	.word	0x40020058
 800375c:	40020070 	.word	0x40020070
 8003760:	40020088 	.word	0x40020088
 8003764:	400200a0 	.word	0x400200a0
 8003768:	400200b8 	.word	0x400200b8
 800376c:	40020410 	.word	0x40020410
 8003770:	40020428 	.word	0x40020428
 8003774:	40020440 	.word	0x40020440
 8003778:	40020458 	.word	0x40020458
 800377c:	40020470 	.word	0x40020470
 8003780:	40020488 	.word	0x40020488
 8003784:	400204a0 	.word	0x400204a0
 8003788:	400204b8 	.word	0x400204b8
 800378c:	58025408 	.word	0x58025408
 8003790:	5802541c 	.word	0x5802541c
 8003794:	58025430 	.word	0x58025430
 8003798:	58025444 	.word	0x58025444
 800379c:	58025458 	.word	0x58025458
 80037a0:	5802546c 	.word	0x5802546c
 80037a4:	58025480 	.word	0x58025480
 80037a8:	58025494 	.word	0x58025494

080037ac <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d101      	bne.n	80037be <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e237      	b.n	8003c2e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d004      	beq.n	80037d4 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2280      	movs	r2, #128	@ 0x80
 80037ce:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	e22c      	b.n	8003c2e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a5c      	ldr	r2, [pc, #368]	@ (800394c <HAL_DMA_Abort_IT+0x1a0>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d04a      	beq.n	8003874 <HAL_DMA_Abort_IT+0xc8>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a5b      	ldr	r2, [pc, #364]	@ (8003950 <HAL_DMA_Abort_IT+0x1a4>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d045      	beq.n	8003874 <HAL_DMA_Abort_IT+0xc8>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a59      	ldr	r2, [pc, #356]	@ (8003954 <HAL_DMA_Abort_IT+0x1a8>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d040      	beq.n	8003874 <HAL_DMA_Abort_IT+0xc8>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a58      	ldr	r2, [pc, #352]	@ (8003958 <HAL_DMA_Abort_IT+0x1ac>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d03b      	beq.n	8003874 <HAL_DMA_Abort_IT+0xc8>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a56      	ldr	r2, [pc, #344]	@ (800395c <HAL_DMA_Abort_IT+0x1b0>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d036      	beq.n	8003874 <HAL_DMA_Abort_IT+0xc8>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a55      	ldr	r2, [pc, #340]	@ (8003960 <HAL_DMA_Abort_IT+0x1b4>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d031      	beq.n	8003874 <HAL_DMA_Abort_IT+0xc8>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a53      	ldr	r2, [pc, #332]	@ (8003964 <HAL_DMA_Abort_IT+0x1b8>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d02c      	beq.n	8003874 <HAL_DMA_Abort_IT+0xc8>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a52      	ldr	r2, [pc, #328]	@ (8003968 <HAL_DMA_Abort_IT+0x1bc>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d027      	beq.n	8003874 <HAL_DMA_Abort_IT+0xc8>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a50      	ldr	r2, [pc, #320]	@ (800396c <HAL_DMA_Abort_IT+0x1c0>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d022      	beq.n	8003874 <HAL_DMA_Abort_IT+0xc8>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a4f      	ldr	r2, [pc, #316]	@ (8003970 <HAL_DMA_Abort_IT+0x1c4>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d01d      	beq.n	8003874 <HAL_DMA_Abort_IT+0xc8>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a4d      	ldr	r2, [pc, #308]	@ (8003974 <HAL_DMA_Abort_IT+0x1c8>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d018      	beq.n	8003874 <HAL_DMA_Abort_IT+0xc8>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a4c      	ldr	r2, [pc, #304]	@ (8003978 <HAL_DMA_Abort_IT+0x1cc>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d013      	beq.n	8003874 <HAL_DMA_Abort_IT+0xc8>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a4a      	ldr	r2, [pc, #296]	@ (800397c <HAL_DMA_Abort_IT+0x1d0>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d00e      	beq.n	8003874 <HAL_DMA_Abort_IT+0xc8>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a49      	ldr	r2, [pc, #292]	@ (8003980 <HAL_DMA_Abort_IT+0x1d4>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d009      	beq.n	8003874 <HAL_DMA_Abort_IT+0xc8>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a47      	ldr	r2, [pc, #284]	@ (8003984 <HAL_DMA_Abort_IT+0x1d8>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d004      	beq.n	8003874 <HAL_DMA_Abort_IT+0xc8>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a46      	ldr	r2, [pc, #280]	@ (8003988 <HAL_DMA_Abort_IT+0x1dc>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d101      	bne.n	8003878 <HAL_DMA_Abort_IT+0xcc>
 8003874:	2301      	movs	r3, #1
 8003876:	e000      	b.n	800387a <HAL_DMA_Abort_IT+0xce>
 8003878:	2300      	movs	r3, #0
 800387a:	2b00      	cmp	r3, #0
 800387c:	f000 8086 	beq.w	800398c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2204      	movs	r2, #4
 8003884:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a2f      	ldr	r2, [pc, #188]	@ (800394c <HAL_DMA_Abort_IT+0x1a0>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d04a      	beq.n	8003928 <HAL_DMA_Abort_IT+0x17c>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a2e      	ldr	r2, [pc, #184]	@ (8003950 <HAL_DMA_Abort_IT+0x1a4>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d045      	beq.n	8003928 <HAL_DMA_Abort_IT+0x17c>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a2c      	ldr	r2, [pc, #176]	@ (8003954 <HAL_DMA_Abort_IT+0x1a8>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d040      	beq.n	8003928 <HAL_DMA_Abort_IT+0x17c>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a2b      	ldr	r2, [pc, #172]	@ (8003958 <HAL_DMA_Abort_IT+0x1ac>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d03b      	beq.n	8003928 <HAL_DMA_Abort_IT+0x17c>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a29      	ldr	r2, [pc, #164]	@ (800395c <HAL_DMA_Abort_IT+0x1b0>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d036      	beq.n	8003928 <HAL_DMA_Abort_IT+0x17c>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a28      	ldr	r2, [pc, #160]	@ (8003960 <HAL_DMA_Abort_IT+0x1b4>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d031      	beq.n	8003928 <HAL_DMA_Abort_IT+0x17c>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a26      	ldr	r2, [pc, #152]	@ (8003964 <HAL_DMA_Abort_IT+0x1b8>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d02c      	beq.n	8003928 <HAL_DMA_Abort_IT+0x17c>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a25      	ldr	r2, [pc, #148]	@ (8003968 <HAL_DMA_Abort_IT+0x1bc>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d027      	beq.n	8003928 <HAL_DMA_Abort_IT+0x17c>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a23      	ldr	r2, [pc, #140]	@ (800396c <HAL_DMA_Abort_IT+0x1c0>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d022      	beq.n	8003928 <HAL_DMA_Abort_IT+0x17c>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a22      	ldr	r2, [pc, #136]	@ (8003970 <HAL_DMA_Abort_IT+0x1c4>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d01d      	beq.n	8003928 <HAL_DMA_Abort_IT+0x17c>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a20      	ldr	r2, [pc, #128]	@ (8003974 <HAL_DMA_Abort_IT+0x1c8>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d018      	beq.n	8003928 <HAL_DMA_Abort_IT+0x17c>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a1f      	ldr	r2, [pc, #124]	@ (8003978 <HAL_DMA_Abort_IT+0x1cc>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d013      	beq.n	8003928 <HAL_DMA_Abort_IT+0x17c>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a1d      	ldr	r2, [pc, #116]	@ (800397c <HAL_DMA_Abort_IT+0x1d0>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d00e      	beq.n	8003928 <HAL_DMA_Abort_IT+0x17c>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a1c      	ldr	r2, [pc, #112]	@ (8003980 <HAL_DMA_Abort_IT+0x1d4>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d009      	beq.n	8003928 <HAL_DMA_Abort_IT+0x17c>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a1a      	ldr	r2, [pc, #104]	@ (8003984 <HAL_DMA_Abort_IT+0x1d8>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d004      	beq.n	8003928 <HAL_DMA_Abort_IT+0x17c>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a19      	ldr	r2, [pc, #100]	@ (8003988 <HAL_DMA_Abort_IT+0x1dc>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d108      	bne.n	800393a <HAL_DMA_Abort_IT+0x18e>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f022 0201 	bic.w	r2, r2, #1
 8003936:	601a      	str	r2, [r3, #0]
 8003938:	e178      	b.n	8003c2c <HAL_DMA_Abort_IT+0x480>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f022 0201 	bic.w	r2, r2, #1
 8003948:	601a      	str	r2, [r3, #0]
 800394a:	e16f      	b.n	8003c2c <HAL_DMA_Abort_IT+0x480>
 800394c:	40020010 	.word	0x40020010
 8003950:	40020028 	.word	0x40020028
 8003954:	40020040 	.word	0x40020040
 8003958:	40020058 	.word	0x40020058
 800395c:	40020070 	.word	0x40020070
 8003960:	40020088 	.word	0x40020088
 8003964:	400200a0 	.word	0x400200a0
 8003968:	400200b8 	.word	0x400200b8
 800396c:	40020410 	.word	0x40020410
 8003970:	40020428 	.word	0x40020428
 8003974:	40020440 	.word	0x40020440
 8003978:	40020458 	.word	0x40020458
 800397c:	40020470 	.word	0x40020470
 8003980:	40020488 	.word	0x40020488
 8003984:	400204a0 	.word	0x400204a0
 8003988:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f022 020e 	bic.w	r2, r2, #14
 800399a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a6c      	ldr	r2, [pc, #432]	@ (8003b54 <HAL_DMA_Abort_IT+0x3a8>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d04a      	beq.n	8003a3c <HAL_DMA_Abort_IT+0x290>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a6b      	ldr	r2, [pc, #428]	@ (8003b58 <HAL_DMA_Abort_IT+0x3ac>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d045      	beq.n	8003a3c <HAL_DMA_Abort_IT+0x290>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a69      	ldr	r2, [pc, #420]	@ (8003b5c <HAL_DMA_Abort_IT+0x3b0>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d040      	beq.n	8003a3c <HAL_DMA_Abort_IT+0x290>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a68      	ldr	r2, [pc, #416]	@ (8003b60 <HAL_DMA_Abort_IT+0x3b4>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d03b      	beq.n	8003a3c <HAL_DMA_Abort_IT+0x290>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a66      	ldr	r2, [pc, #408]	@ (8003b64 <HAL_DMA_Abort_IT+0x3b8>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d036      	beq.n	8003a3c <HAL_DMA_Abort_IT+0x290>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a65      	ldr	r2, [pc, #404]	@ (8003b68 <HAL_DMA_Abort_IT+0x3bc>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d031      	beq.n	8003a3c <HAL_DMA_Abort_IT+0x290>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a63      	ldr	r2, [pc, #396]	@ (8003b6c <HAL_DMA_Abort_IT+0x3c0>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d02c      	beq.n	8003a3c <HAL_DMA_Abort_IT+0x290>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a62      	ldr	r2, [pc, #392]	@ (8003b70 <HAL_DMA_Abort_IT+0x3c4>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d027      	beq.n	8003a3c <HAL_DMA_Abort_IT+0x290>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a60      	ldr	r2, [pc, #384]	@ (8003b74 <HAL_DMA_Abort_IT+0x3c8>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d022      	beq.n	8003a3c <HAL_DMA_Abort_IT+0x290>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a5f      	ldr	r2, [pc, #380]	@ (8003b78 <HAL_DMA_Abort_IT+0x3cc>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d01d      	beq.n	8003a3c <HAL_DMA_Abort_IT+0x290>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a5d      	ldr	r2, [pc, #372]	@ (8003b7c <HAL_DMA_Abort_IT+0x3d0>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d018      	beq.n	8003a3c <HAL_DMA_Abort_IT+0x290>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a5c      	ldr	r2, [pc, #368]	@ (8003b80 <HAL_DMA_Abort_IT+0x3d4>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d013      	beq.n	8003a3c <HAL_DMA_Abort_IT+0x290>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a5a      	ldr	r2, [pc, #360]	@ (8003b84 <HAL_DMA_Abort_IT+0x3d8>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d00e      	beq.n	8003a3c <HAL_DMA_Abort_IT+0x290>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a59      	ldr	r2, [pc, #356]	@ (8003b88 <HAL_DMA_Abort_IT+0x3dc>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d009      	beq.n	8003a3c <HAL_DMA_Abort_IT+0x290>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a57      	ldr	r2, [pc, #348]	@ (8003b8c <HAL_DMA_Abort_IT+0x3e0>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d004      	beq.n	8003a3c <HAL_DMA_Abort_IT+0x290>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a56      	ldr	r2, [pc, #344]	@ (8003b90 <HAL_DMA_Abort_IT+0x3e4>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d108      	bne.n	8003a4e <HAL_DMA_Abort_IT+0x2a2>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f022 0201 	bic.w	r2, r2, #1
 8003a4a:	601a      	str	r2, [r3, #0]
 8003a4c:	e007      	b.n	8003a5e <HAL_DMA_Abort_IT+0x2b2>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f022 0201 	bic.w	r2, r2, #1
 8003a5c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a3c      	ldr	r2, [pc, #240]	@ (8003b54 <HAL_DMA_Abort_IT+0x3a8>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d072      	beq.n	8003b4e <HAL_DMA_Abort_IT+0x3a2>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a3a      	ldr	r2, [pc, #232]	@ (8003b58 <HAL_DMA_Abort_IT+0x3ac>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d06d      	beq.n	8003b4e <HAL_DMA_Abort_IT+0x3a2>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a39      	ldr	r2, [pc, #228]	@ (8003b5c <HAL_DMA_Abort_IT+0x3b0>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d068      	beq.n	8003b4e <HAL_DMA_Abort_IT+0x3a2>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a37      	ldr	r2, [pc, #220]	@ (8003b60 <HAL_DMA_Abort_IT+0x3b4>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d063      	beq.n	8003b4e <HAL_DMA_Abort_IT+0x3a2>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a36      	ldr	r2, [pc, #216]	@ (8003b64 <HAL_DMA_Abort_IT+0x3b8>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d05e      	beq.n	8003b4e <HAL_DMA_Abort_IT+0x3a2>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a34      	ldr	r2, [pc, #208]	@ (8003b68 <HAL_DMA_Abort_IT+0x3bc>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d059      	beq.n	8003b4e <HAL_DMA_Abort_IT+0x3a2>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a33      	ldr	r2, [pc, #204]	@ (8003b6c <HAL_DMA_Abort_IT+0x3c0>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d054      	beq.n	8003b4e <HAL_DMA_Abort_IT+0x3a2>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a31      	ldr	r2, [pc, #196]	@ (8003b70 <HAL_DMA_Abort_IT+0x3c4>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d04f      	beq.n	8003b4e <HAL_DMA_Abort_IT+0x3a2>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a30      	ldr	r2, [pc, #192]	@ (8003b74 <HAL_DMA_Abort_IT+0x3c8>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d04a      	beq.n	8003b4e <HAL_DMA_Abort_IT+0x3a2>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a2e      	ldr	r2, [pc, #184]	@ (8003b78 <HAL_DMA_Abort_IT+0x3cc>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d045      	beq.n	8003b4e <HAL_DMA_Abort_IT+0x3a2>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a2d      	ldr	r2, [pc, #180]	@ (8003b7c <HAL_DMA_Abort_IT+0x3d0>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d040      	beq.n	8003b4e <HAL_DMA_Abort_IT+0x3a2>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a2b      	ldr	r2, [pc, #172]	@ (8003b80 <HAL_DMA_Abort_IT+0x3d4>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d03b      	beq.n	8003b4e <HAL_DMA_Abort_IT+0x3a2>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a2a      	ldr	r2, [pc, #168]	@ (8003b84 <HAL_DMA_Abort_IT+0x3d8>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d036      	beq.n	8003b4e <HAL_DMA_Abort_IT+0x3a2>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a28      	ldr	r2, [pc, #160]	@ (8003b88 <HAL_DMA_Abort_IT+0x3dc>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d031      	beq.n	8003b4e <HAL_DMA_Abort_IT+0x3a2>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a27      	ldr	r2, [pc, #156]	@ (8003b8c <HAL_DMA_Abort_IT+0x3e0>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d02c      	beq.n	8003b4e <HAL_DMA_Abort_IT+0x3a2>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a25      	ldr	r2, [pc, #148]	@ (8003b90 <HAL_DMA_Abort_IT+0x3e4>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d027      	beq.n	8003b4e <HAL_DMA_Abort_IT+0x3a2>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a24      	ldr	r2, [pc, #144]	@ (8003b94 <HAL_DMA_Abort_IT+0x3e8>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d022      	beq.n	8003b4e <HAL_DMA_Abort_IT+0x3a2>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a22      	ldr	r2, [pc, #136]	@ (8003b98 <HAL_DMA_Abort_IT+0x3ec>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d01d      	beq.n	8003b4e <HAL_DMA_Abort_IT+0x3a2>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a21      	ldr	r2, [pc, #132]	@ (8003b9c <HAL_DMA_Abort_IT+0x3f0>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d018      	beq.n	8003b4e <HAL_DMA_Abort_IT+0x3a2>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a1f      	ldr	r2, [pc, #124]	@ (8003ba0 <HAL_DMA_Abort_IT+0x3f4>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d013      	beq.n	8003b4e <HAL_DMA_Abort_IT+0x3a2>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a1e      	ldr	r2, [pc, #120]	@ (8003ba4 <HAL_DMA_Abort_IT+0x3f8>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d00e      	beq.n	8003b4e <HAL_DMA_Abort_IT+0x3a2>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a1c      	ldr	r2, [pc, #112]	@ (8003ba8 <HAL_DMA_Abort_IT+0x3fc>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d009      	beq.n	8003b4e <HAL_DMA_Abort_IT+0x3a2>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a1b      	ldr	r2, [pc, #108]	@ (8003bac <HAL_DMA_Abort_IT+0x400>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d004      	beq.n	8003b4e <HAL_DMA_Abort_IT+0x3a2>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a19      	ldr	r2, [pc, #100]	@ (8003bb0 <HAL_DMA_Abort_IT+0x404>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d132      	bne.n	8003bb4 <HAL_DMA_Abort_IT+0x408>
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e031      	b.n	8003bb6 <HAL_DMA_Abort_IT+0x40a>
 8003b52:	bf00      	nop
 8003b54:	40020010 	.word	0x40020010
 8003b58:	40020028 	.word	0x40020028
 8003b5c:	40020040 	.word	0x40020040
 8003b60:	40020058 	.word	0x40020058
 8003b64:	40020070 	.word	0x40020070
 8003b68:	40020088 	.word	0x40020088
 8003b6c:	400200a0 	.word	0x400200a0
 8003b70:	400200b8 	.word	0x400200b8
 8003b74:	40020410 	.word	0x40020410
 8003b78:	40020428 	.word	0x40020428
 8003b7c:	40020440 	.word	0x40020440
 8003b80:	40020458 	.word	0x40020458
 8003b84:	40020470 	.word	0x40020470
 8003b88:	40020488 	.word	0x40020488
 8003b8c:	400204a0 	.word	0x400204a0
 8003b90:	400204b8 	.word	0x400204b8
 8003b94:	58025408 	.word	0x58025408
 8003b98:	5802541c 	.word	0x5802541c
 8003b9c:	58025430 	.word	0x58025430
 8003ba0:	58025444 	.word	0x58025444
 8003ba4:	58025458 	.word	0x58025458
 8003ba8:	5802546c 	.word	0x5802546c
 8003bac:	58025480 	.word	0x58025480
 8003bb0:	58025494 	.word	0x58025494
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d028      	beq.n	8003c0c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bc4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003bc8:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bce:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bd4:	f003 031f 	and.w	r3, r3, #31
 8003bd8:	2201      	movs	r2, #1
 8003bda:	409a      	lsls	r2, r3
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003be4:	687a      	ldr	r2, [r7, #4]
 8003be6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003be8:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d00c      	beq.n	8003c0c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003bfc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003c00:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c06:	687a      	ldr	r2, [r7, #4]
 8003c08:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003c0a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2201      	movs	r2, #1
 8003c10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2200      	movs	r2, #0
 8003c18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d003      	beq.n	8003c2c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c28:	6878      	ldr	r0, [r7, #4]
 8003c2a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003c2c:	2300      	movs	r3, #0
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3710      	adds	r7, #16
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop

08003c38 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b098      	sub	sp, #96	@ 0x60
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8003c40:	4a84      	ldr	r2, [pc, #528]	@ (8003e54 <HAL_FDCAN_Init+0x21c>)
 8003c42:	f107 030c 	add.w	r3, r7, #12
 8003c46:	4611      	mov	r1, r2
 8003c48:	224c      	movs	r2, #76	@ 0x4c
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f00c facf 	bl	80101ee <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d101      	bne.n	8003c5a <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e1c6      	b.n	8003fe8 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a7e      	ldr	r2, [pc, #504]	@ (8003e58 <HAL_FDCAN_Init+0x220>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d106      	bne.n	8003c72 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d106      	bne.n	8003c8c <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2200      	movs	r2, #0
 8003c82:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f7fc ff96 	bl	8000bb8 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	699a      	ldr	r2, [r3, #24]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f022 0210 	bic.w	r2, r2, #16
 8003c9a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c9c:	f7ff f8b0 	bl	8002e00 <HAL_GetTick>
 8003ca0:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003ca2:	e014      	b.n	8003cce <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003ca4:	f7ff f8ac 	bl	8002e00 <HAL_GetTick>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	2b0a      	cmp	r3, #10
 8003cb0:	d90d      	bls.n	8003cce <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003cb8:	f043 0201 	orr.w	r2, r3, #1
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2203      	movs	r2, #3
 8003cc6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e18c      	b.n	8003fe8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	699b      	ldr	r3, [r3, #24]
 8003cd4:	f003 0308 	and.w	r3, r3, #8
 8003cd8:	2b08      	cmp	r3, #8
 8003cda:	d0e3      	beq.n	8003ca4 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	699a      	ldr	r2, [r3, #24]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f042 0201 	orr.w	r2, r2, #1
 8003cea:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003cec:	f7ff f888 	bl	8002e00 <HAL_GetTick>
 8003cf0:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003cf2:	e014      	b.n	8003d1e <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003cf4:	f7ff f884 	bl	8002e00 <HAL_GetTick>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003cfc:	1ad3      	subs	r3, r2, r3
 8003cfe:	2b0a      	cmp	r3, #10
 8003d00:	d90d      	bls.n	8003d1e <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003d08:	f043 0201 	orr.w	r2, r3, #1
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2203      	movs	r2, #3
 8003d16:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e164      	b.n	8003fe8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	699b      	ldr	r3, [r3, #24]
 8003d24:	f003 0301 	and.w	r3, r3, #1
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d0e3      	beq.n	8003cf4 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	699a      	ldr	r2, [r3, #24]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f042 0202 	orr.w	r2, r2, #2
 8003d3a:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	7c1b      	ldrb	r3, [r3, #16]
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d108      	bne.n	8003d56 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	699a      	ldr	r2, [r3, #24]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d52:	619a      	str	r2, [r3, #24]
 8003d54:	e007      	b.n	8003d66 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	699a      	ldr	r2, [r3, #24]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d64:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	7c5b      	ldrb	r3, [r3, #17]
 8003d6a:	2b01      	cmp	r3, #1
 8003d6c:	d108      	bne.n	8003d80 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	699a      	ldr	r2, [r3, #24]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d7c:	619a      	str	r2, [r3, #24]
 8003d7e:	e007      	b.n	8003d90 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	699a      	ldr	r2, [r3, #24]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003d8e:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	7c9b      	ldrb	r3, [r3, #18]
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d108      	bne.n	8003daa <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	699a      	ldr	r2, [r3, #24]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003da6:	619a      	str	r2, [r3, #24]
 8003da8:	e007      	b.n	8003dba <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	699a      	ldr	r2, [r3, #24]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003db8:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	699b      	ldr	r3, [r3, #24]
 8003dc0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	689a      	ldr	r2, [r3, #8]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	430a      	orrs	r2, r1
 8003dce:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	699a      	ldr	r2, [r3, #24]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8003dde:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	691a      	ldr	r2, [r3, #16]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f022 0210 	bic.w	r2, r2, #16
 8003dee:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	68db      	ldr	r3, [r3, #12]
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d108      	bne.n	8003e0a <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	699a      	ldr	r2, [r3, #24]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f042 0204 	orr.w	r2, r2, #4
 8003e06:	619a      	str	r2, [r3, #24]
 8003e08:	e030      	b.n	8003e6c <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	68db      	ldr	r3, [r3, #12]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d02c      	beq.n	8003e6c <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	68db      	ldr	r3, [r3, #12]
 8003e16:	2b02      	cmp	r3, #2
 8003e18:	d020      	beq.n	8003e5c <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	699a      	ldr	r2, [r3, #24]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003e28:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	691a      	ldr	r2, [r3, #16]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f042 0210 	orr.w	r2, r2, #16
 8003e38:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	68db      	ldr	r3, [r3, #12]
 8003e3e:	2b03      	cmp	r3, #3
 8003e40:	d114      	bne.n	8003e6c <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	699a      	ldr	r2, [r3, #24]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f042 0220 	orr.w	r2, r2, #32
 8003e50:	619a      	str	r2, [r3, #24]
 8003e52:	e00b      	b.n	8003e6c <HAL_FDCAN_Init+0x234>
 8003e54:	08013240 	.word	0x08013240
 8003e58:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	699a      	ldr	r2, [r3, #24]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f042 0220 	orr.w	r2, r2, #32
 8003e6a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	699b      	ldr	r3, [r3, #24]
 8003e70:	3b01      	subs	r3, #1
 8003e72:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	69db      	ldr	r3, [r3, #28]
 8003e78:	3b01      	subs	r3, #1
 8003e7a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003e7c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6a1b      	ldr	r3, [r3, #32]
 8003e82:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003e84:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	695b      	ldr	r3, [r3, #20]
 8003e8c:	3b01      	subs	r3, #1
 8003e8e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003e94:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003e96:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	689b      	ldr	r3, [r3, #8]
 8003e9c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003ea0:	d115      	bne.n	8003ece <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ea6:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eac:	3b01      	subs	r3, #1
 8003eae:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003eb0:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eb6:	3b01      	subs	r3, #1
 8003eb8:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003eba:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ec2:	3b01      	subs	r3, #1
 8003ec4:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003eca:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003ecc:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d00a      	beq.n	8003eec <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	430a      	orrs	r2, r1
 8003ee8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ef4:	4413      	add	r3, r2
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d011      	beq.n	8003f1e <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003f02:	f023 0107 	bic.w	r1, r3, #7
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f0a:	009b      	lsls	r3, r3, #2
 8003f0c:	3360      	adds	r3, #96	@ 0x60
 8003f0e:	443b      	add	r3, r7
 8003f10:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	430a      	orrs	r2, r1
 8003f1a:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d011      	beq.n	8003f4a <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003f2e:	f023 0107 	bic.w	r1, r3, #7
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f36:	009b      	lsls	r3, r3, #2
 8003f38:	3360      	adds	r3, #96	@ 0x60
 8003f3a:	443b      	add	r3, r7
 8003f3c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	430a      	orrs	r2, r1
 8003f46:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d012      	beq.n	8003f78 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003f5a:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f62:	009b      	lsls	r3, r3, #2
 8003f64:	3360      	adds	r3, #96	@ 0x60
 8003f66:	443b      	add	r3, r7
 8003f68:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003f6c:	011a      	lsls	r2, r3, #4
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	430a      	orrs	r2, r1
 8003f74:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d012      	beq.n	8003fa6 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003f88:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f90:	009b      	lsls	r3, r3, #2
 8003f92:	3360      	adds	r3, #96	@ 0x60
 8003f94:	443b      	add	r3, r7
 8003f96:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003f9a:	021a      	lsls	r2, r3, #8
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	430a      	orrs	r2, r1
 8003fa2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4a11      	ldr	r2, [pc, #68]	@ (8003ff0 <HAL_FDCAN_Init+0x3b8>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d107      	bne.n	8003fc0 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	689a      	ldr	r2, [r3, #8]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f022 0203 	bic.w	r2, r2, #3
 8003fbe:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003fd8:	6878      	ldr	r0, [r7, #4]
 8003fda:	f000 fe13 	bl	8004c04 <FDCAN_CalcultateRamBlockAddresses>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8003fe4:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3760      	adds	r7, #96	@ 0x60
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}
 8003ff0:	4000a000 	.word	0x4000a000

08003ff4 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b087      	sub	sp, #28
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004004:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004006:	7bfb      	ldrb	r3, [r7, #15]
 8004008:	2b01      	cmp	r3, #1
 800400a:	d002      	beq.n	8004012 <HAL_FDCAN_ConfigFilter+0x1e>
 800400c:	7bfb      	ldrb	r3, [r7, #15]
 800400e:	2b02      	cmp	r3, #2
 8004010:	d157      	bne.n	80040c2 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d12b      	bne.n	8004072 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	68db      	ldr	r3, [r3, #12]
 800401e:	2b07      	cmp	r3, #7
 8004020:	d10d      	bne.n	800403e <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	691b      	ldr	r3, [r3, #16]
 8004026:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	69db      	ldr	r3, [r3, #28]
 800402c:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 800402e:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8004034:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8004036:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 800403a:	617b      	str	r3, [r7, #20]
 800403c:	e00e      	b.n	800405c <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800404a:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	691b      	ldr	r3, [r3, #16]
 8004050:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8004052:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004058:	4313      	orrs	r3, r2
 800405a:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	4413      	add	r3, r2
 8004068:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	697a      	ldr	r2, [r7, #20]
 800406e:	601a      	str	r2, [r3, #0]
 8004070:	e025      	b.n	80040be <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	68db      	ldr	r3, [r3, #12]
 8004076:	075a      	lsls	r2, r3, #29
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	691b      	ldr	r3, [r3, #16]
 800407c:	4313      	orrs	r3, r2
 800407e:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	68db      	ldr	r3, [r3, #12]
 8004084:	2b07      	cmp	r3, #7
 8004086:	d103      	bne.n	8004090 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	699b      	ldr	r3, [r3, #24]
 800408c:	613b      	str	r3, [r7, #16]
 800408e:	e006      	b.n	800409e <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	079a      	lsls	r2, r3, #30
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	695b      	ldr	r3, [r3, #20]
 800409a:	4313      	orrs	r3, r2
 800409c:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	00db      	lsls	r3, r3, #3
 80040a8:	4413      	add	r3, r2
 80040aa:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	697a      	ldr	r2, [r7, #20]
 80040b0:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	3304      	adds	r3, #4
 80040b6:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	693a      	ldr	r2, [r7, #16]
 80040bc:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80040be:	2300      	movs	r3, #0
 80040c0:	e008      	b.n	80040d4 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040c8:	f043 0202 	orr.w	r2, r3, #2
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
  }
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	371c      	adds	r7, #28
 80040d8:	46bd      	mov	sp, r7
 80040da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040de:	4770      	bx	lr

080040e0 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b085      	sub	sp, #20
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	60f8      	str	r0, [r7, #12]
 80040e8:	60b9      	str	r1, [r7, #8]
 80040ea:	607a      	str	r2, [r7, #4]
 80040ec:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d110      	bne.n	800411c <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8004102:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8004108:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8004110:	69ba      	ldr	r2, [r7, #24]
 8004112:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8004114:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8004118:	2300      	movs	r3, #0
 800411a:	e008      	b.n	800412e <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004122:	f043 0204 	orr.w	r2, r3, #4
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800412c:	2301      	movs	r3, #1
  }
}
 800412e:	4618      	mov	r0, r3
 8004130:	3714      	adds	r7, #20
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr

0800413a <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800413a:	b480      	push	{r7}
 800413c:	b083      	sub	sp, #12
 800413e:	af00      	add	r7, sp, #0
 8004140:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004148:	b2db      	uxtb	r3, r3
 800414a:	2b01      	cmp	r3, #1
 800414c:	d111      	bne.n	8004172 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2202      	movs	r2, #2
 8004152:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	699a      	ldr	r2, [r3, #24]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f022 0201 	bic.w	r2, r2, #1
 8004164:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2200      	movs	r2, #0
 800416a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 800416e:	2300      	movs	r3, #0
 8004170:	e008      	b.n	8004184 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004178:	f043 0204 	orr.w	r2, r3, #4
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
  }
}
 8004184:	4618      	mov	r0, r3
 8004186:	370c      	adds	r7, #12
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr

08004190 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b086      	sub	sp, #24
 8004194:	af00      	add	r7, sp, #0
 8004196:	60f8      	str	r0, [r7, #12]
 8004198:	60b9      	str	r1, [r7, #8]
 800419a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	2b02      	cmp	r3, #2
 80041a6:	d141      	bne.n	800422c <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80041b0:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d109      	bne.n	80041cc <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80041be:	f043 0220 	orr.w	r2, r3, #32
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e038      	b.n	800423e <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80041d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d009      	beq.n	80041f0 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80041e2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	e026      	b.n	800423e <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80041f8:	0c1b      	lsrs	r3, r3, #16
 80041fa:	f003 031f 	and.w	r3, r3, #31
 80041fe:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	687a      	ldr	r2, [r7, #4]
 8004204:	68b9      	ldr	r1, [r7, #8]
 8004206:	68f8      	ldr	r0, [r7, #12]
 8004208:	f000 fe82 	bl	8004f10 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	2101      	movs	r1, #1
 8004212:	697a      	ldr	r2, [r7, #20]
 8004214:	fa01 f202 	lsl.w	r2, r1, r2
 8004218:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800421c:	2201      	movs	r2, #1
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	409a      	lsls	r2, r3
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 8004228:	2300      	movs	r3, #0
 800422a:	e008      	b.n	800423e <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004232:	f043 0208 	orr.w	r2, r3, #8
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800423c:	2301      	movs	r3, #1
  }
}
 800423e:	4618      	mov	r0, r3
 8004240:	3718      	adds	r7, #24
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
	...

08004248 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8004248:	b480      	push	{r7}
 800424a:	b08b      	sub	sp, #44	@ 0x2c
 800424c:	af00      	add	r7, sp, #0
 800424e:	60f8      	str	r0, [r7, #12]
 8004250:	60b9      	str	r1, [r7, #8]
 8004252:	607a      	str	r2, [r7, #4]
 8004254:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8004256:	2300      	movs	r3, #0
 8004258:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004260:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 8004262:	7efb      	ldrb	r3, [r7, #27]
 8004264:	2b02      	cmp	r3, #2
 8004266:	f040 8149 	bne.w	80044fc <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	2b40      	cmp	r3, #64	@ 0x40
 800426e:	d14c      	bne.n	800430a <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004278:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800427c:	2b00      	cmp	r3, #0
 800427e:	d109      	bne.n	8004294 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004286:	f043 0220 	orr.w	r2, r3, #32
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004290:	2301      	movs	r3, #1
 8004292:	e13c      	b.n	800450e <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800429c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d109      	bne.n	80042b8 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80042aa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
 80042b6:	e12a      	b.n	800450e <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80042c0:	0e1b      	lsrs	r3, r3, #24
 80042c2:	f003 0301 	and.w	r3, r3, #1
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d10a      	bne.n	80042e0 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80042d2:	0fdb      	lsrs	r3, r3, #31
 80042d4:	f003 0301 	and.w	r3, r3, #1
 80042d8:	2b01      	cmp	r3, #1
 80042da:	d101      	bne.n	80042e0 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80042dc:	2301      	movs	r3, #1
 80042de:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80042e8:	0a1b      	lsrs	r3, r3, #8
 80042ea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80042ee:	69fa      	ldr	r2, [r7, #28]
 80042f0:	4413      	add	r3, r2
 80042f2:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042fc:	69f9      	ldr	r1, [r7, #28]
 80042fe:	fb01 f303 	mul.w	r3, r1, r3
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	4413      	add	r3, r2
 8004306:	627b      	str	r3, [r7, #36]	@ 0x24
 8004308:	e068      	b.n	80043dc <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	2b41      	cmp	r3, #65	@ 0x41
 800430e:	d14c      	bne.n	80043aa <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004318:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800431c:	2b00      	cmp	r3, #0
 800431e:	d109      	bne.n	8004334 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004326:	f043 0220 	orr.w	r2, r3, #32
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	e0ec      	b.n	800450e <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800433c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004340:	2b00      	cmp	r3, #0
 8004342:	d109      	bne.n	8004358 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800434a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004354:	2301      	movs	r3, #1
 8004356:	e0da      	b.n	800450e <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004360:	0e1b      	lsrs	r3, r3, #24
 8004362:	f003 0301 	and.w	r3, r3, #1
 8004366:	2b01      	cmp	r3, #1
 8004368:	d10a      	bne.n	8004380 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004372:	0fdb      	lsrs	r3, r3, #31
 8004374:	f003 0301 	and.w	r3, r3, #1
 8004378:	2b01      	cmp	r3, #1
 800437a:	d101      	bne.n	8004380 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800437c:	2301      	movs	r3, #1
 800437e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004388:	0a1b      	lsrs	r3, r3, #8
 800438a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800438e:	69fa      	ldr	r2, [r7, #28]
 8004390:	4413      	add	r3, r2
 8004392:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800439c:	69f9      	ldr	r1, [r7, #28]
 800439e:	fb01 f303 	mul.w	r3, r1, r3
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	4413      	add	r3, r2
 80043a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80043a8:	e018      	b.n	80043dc <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043ae:	68ba      	ldr	r2, [r7, #8]
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d309      	bcc.n	80043c8 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80043ba:	f043 0220 	orr.w	r2, r3, #32
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	e0a2      	b.n	800450e <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043d0:	68b9      	ldr	r1, [r7, #8]
 80043d2:	fb01 f303 	mul.w	r3, r1, r3
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	4413      	add	r3, r2
 80043da:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80043dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d107      	bne.n	8004400 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80043f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	0c9b      	lsrs	r3, r3, #18
 80043f6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	601a      	str	r2, [r3, #0]
 80043fe:	e005      	b.n	800440c <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8004400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800440c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8004418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8004424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004426:	3304      	adds	r3, #4
 8004428:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800442a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	b29a      	uxth	r2, r3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8004434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	0c1b      	lsrs	r3, r3, #16
 800443a:	f003 020f 	and.w	r2, r3, #15
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8004442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800444e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800445a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	0e1b      	lsrs	r3, r3, #24
 8004460:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8004468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	0fda      	lsrs	r2, r3, #31
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8004472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004474:	3304      	adds	r3, #4
 8004476:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8004478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800447a:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800447c:	2300      	movs	r3, #0
 800447e:	623b      	str	r3, [r7, #32]
 8004480:	e00a      	b.n	8004498 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8004482:	697a      	ldr	r2, [r7, #20]
 8004484:	6a3b      	ldr	r3, [r7, #32]
 8004486:	441a      	add	r2, r3
 8004488:	6839      	ldr	r1, [r7, #0]
 800448a:	6a3b      	ldr	r3, [r7, #32]
 800448c:	440b      	add	r3, r1
 800448e:	7812      	ldrb	r2, [r2, #0]
 8004490:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8004492:	6a3b      	ldr	r3, [r7, #32]
 8004494:	3301      	adds	r3, #1
 8004496:	623b      	str	r3, [r7, #32]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	4a1f      	ldr	r2, [pc, #124]	@ (800451c <HAL_FDCAN_GetRxMessage+0x2d4>)
 800449e:	5cd3      	ldrb	r3, [r2, r3]
 80044a0:	461a      	mov	r2, r3
 80044a2:	6a3b      	ldr	r3, [r7, #32]
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d3ec      	bcc.n	8004482 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	2b40      	cmp	r3, #64	@ 0x40
 80044ac:	d105      	bne.n	80044ba <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	69fa      	ldr	r2, [r7, #28]
 80044b4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 80044b8:	e01e      	b.n	80044f8 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	2b41      	cmp	r3, #65	@ 0x41
 80044be:	d105      	bne.n	80044cc <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	69fa      	ldr	r2, [r7, #28]
 80044c6:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 80044ca:	e015      	b.n	80044f8 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	2b1f      	cmp	r3, #31
 80044d0:	d808      	bhi.n	80044e4 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	2101      	movs	r1, #1
 80044d8:	68ba      	ldr	r2, [r7, #8]
 80044da:	fa01 f202 	lsl.w	r2, r1, r2
 80044de:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 80044e2:	e009      	b.n	80044f8 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	f003 021f 	and.w	r2, r3, #31
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	2101      	movs	r1, #1
 80044f0:	fa01 f202 	lsl.w	r2, r1, r2
 80044f4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 80044f8:	2300      	movs	r3, #0
 80044fa:	e008      	b.n	800450e <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004502:	f043 0208 	orr.w	r2, r3, #8
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800450c:	2301      	movs	r3, #1
  }
}
 800450e:	4618      	mov	r0, r3
 8004510:	372c      	adds	r7, #44	@ 0x2c
 8004512:	46bd      	mov	sp, r7
 8004514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004518:	4770      	bx	lr
 800451a:	bf00      	nop
 800451c:	08013314 	.word	0x08013314

08004520 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8004520:	b480      	push	{r7}
 8004522:	b087      	sub	sp, #28
 8004524:	af00      	add	r7, sp, #0
 8004526:	60f8      	str	r0, [r7, #12]
 8004528:	60b9      	str	r1, [r7, #8]
 800452a:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004532:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004534:	7dfb      	ldrb	r3, [r7, #23]
 8004536:	2b01      	cmp	r3, #1
 8004538:	d002      	beq.n	8004540 <HAL_FDCAN_ActivateNotification+0x20>
 800453a:	7dfb      	ldrb	r3, [r7, #23]
 800453c:	2b02      	cmp	r3, #2
 800453e:	d155      	bne.n	80045ec <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	4013      	ands	r3, r2
 800454a:	2b00      	cmp	r3, #0
 800454c:	d108      	bne.n	8004560 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f042 0201 	orr.w	r2, r2, #1
 800455c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800455e:	e014      	b.n	800458a <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	4013      	ands	r3, r2
 800456a:	68ba      	ldr	r2, [r7, #8]
 800456c:	429a      	cmp	r2, r3
 800456e:	d108      	bne.n	8004582 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f042 0202 	orr.w	r2, r2, #2
 800457e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004580:	e003      	b.n	800458a <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	2203      	movs	r2, #3
 8004588:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004590:	2b00      	cmp	r3, #0
 8004592:	d009      	beq.n	80045a8 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	687a      	ldr	r2, [r7, #4]
 80045a2:	430a      	orrs	r2, r1
 80045a4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d009      	beq.n	80045c6 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	687a      	ldr	r2, [r7, #4]
 80045c0:	430a      	orrs	r2, r1
 80045c2:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80045cc:	68ba      	ldr	r2, [r7, #8]
 80045ce:	4b0f      	ldr	r3, [pc, #60]	@ (800460c <HAL_FDCAN_ActivateNotification+0xec>)
 80045d0:	4013      	ands	r3, r2
 80045d2:	68fa      	ldr	r2, [r7, #12]
 80045d4:	6812      	ldr	r2, [r2, #0]
 80045d6:	430b      	orrs	r3, r1
 80045d8:	6553      	str	r3, [r2, #84]	@ 0x54
 80045da:	4b0d      	ldr	r3, [pc, #52]	@ (8004610 <HAL_FDCAN_ActivateNotification+0xf0>)
 80045dc:	695a      	ldr	r2, [r3, #20]
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	0f9b      	lsrs	r3, r3, #30
 80045e2:	490b      	ldr	r1, [pc, #44]	@ (8004610 <HAL_FDCAN_ActivateNotification+0xf0>)
 80045e4:	4313      	orrs	r3, r2
 80045e6:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 80045e8:	2300      	movs	r3, #0
 80045ea:	e008      	b.n	80045fe <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80045f2:	f043 0202 	orr.w	r2, r3, #2
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
  }
}
 80045fe:	4618      	mov	r0, r3
 8004600:	371c      	adds	r7, #28
 8004602:	46bd      	mov	sp, r7
 8004604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004608:	4770      	bx	lr
 800460a:	bf00      	nop
 800460c:	3fcfffff 	.word	0x3fcfffff
 8004610:	4000a800 	.word	0x4000a800

08004614 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b096      	sub	sp, #88	@ 0x58
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 800461c:	4b95      	ldr	r3, [pc, #596]	@ (8004874 <HAL_FDCAN_IRQHandler+0x260>)
 800461e:	691b      	ldr	r3, [r3, #16]
 8004620:	079b      	lsls	r3, r3, #30
 8004622:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8004624:	4b93      	ldr	r3, [pc, #588]	@ (8004874 <HAL_FDCAN_IRQHandler+0x260>)
 8004626:	695b      	ldr	r3, [r3, #20]
 8004628:	079b      	lsls	r3, r3, #30
 800462a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800462c:	4013      	ands	r3, r2
 800462e:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004636:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800463a:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004642:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004644:	4013      	ands	r3, r2
 8004646:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800464e:	f003 030f 	and.w	r3, r3, #15
 8004652:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800465a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800465c:	4013      	ands	r3, r2
 800465e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004666:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800466a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004672:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004674:	4013      	ands	r3, r2
 8004676:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800467e:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 8004682:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800468a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800468c:	4013      	ands	r3, r2
 800468e:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004696:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 800469a:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80046a4:	4013      	ands	r3, r2
 80046a6:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046b6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80046b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d00f      	beq.n	80046e2 <HAL_FDCAN_IRQHandler+0xce>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80046c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d00a      	beq.n	80046e2 <HAL_FDCAN_IRQHandler+0xce>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80046d4:	651a      	str	r2, [r3, #80]	@ 0x50
 80046d6:	4b67      	ldr	r3, [pc, #412]	@ (8004874 <HAL_FDCAN_IRQHandler+0x260>)
 80046d8:	2200      	movs	r2, #0
 80046da:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	f000 fa44 	bl	8004b6a <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80046e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d01c      	beq.n	8004726 <HAL_FDCAN_IRQHandler+0x112>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80046ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d017      	beq.n	8004726 <HAL_FDCAN_IRQHandler+0x112>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80046fe:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004708:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800470a:	4013      	ands	r3, r2
 800470c:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004716:	651a      	str	r2, [r3, #80]	@ 0x50
 8004718:	4b56      	ldr	r3, [pc, #344]	@ (8004874 <HAL_FDCAN_IRQHandler+0x260>)
 800471a:	2200      	movs	r2, #0
 800471c:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800471e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	f000 f9f9 	bl	8004b18 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 8004726:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004728:	2b00      	cmp	r3, #0
 800472a:	d00d      	beq.n	8004748 <HAL_FDCAN_IRQHandler+0x134>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004732:	4b51      	ldr	r3, [pc, #324]	@ (8004878 <HAL_FDCAN_IRQHandler+0x264>)
 8004734:	400b      	ands	r3, r1
 8004736:	6513      	str	r3, [r2, #80]	@ 0x50
 8004738:	4a4e      	ldr	r2, [pc, #312]	@ (8004874 <HAL_FDCAN_IRQHandler+0x260>)
 800473a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800473c:	0f9b      	lsrs	r3, r3, #30
 800473e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8004740:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f000 f9b2 	bl	8004aac <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8004748:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800474a:	2b00      	cmp	r3, #0
 800474c:	d00d      	beq.n	800476a <HAL_FDCAN_IRQHandler+0x156>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004754:	4b48      	ldr	r3, [pc, #288]	@ (8004878 <HAL_FDCAN_IRQHandler+0x264>)
 8004756:	400b      	ands	r3, r1
 8004758:	6513      	str	r3, [r2, #80]	@ 0x50
 800475a:	4a46      	ldr	r2, [pc, #280]	@ (8004874 <HAL_FDCAN_IRQHandler+0x260>)
 800475c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800475e:	0f9b      	lsrs	r3, r3, #30
 8004760:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8004762:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f000 f9ac 	bl	8004ac2 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800476a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800476c:	2b00      	cmp	r3, #0
 800476e:	d00d      	beq.n	800478c <HAL_FDCAN_IRQHandler+0x178>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004776:	4b40      	ldr	r3, [pc, #256]	@ (8004878 <HAL_FDCAN_IRQHandler+0x264>)
 8004778:	400b      	ands	r3, r1
 800477a:	6513      	str	r3, [r2, #80]	@ 0x50
 800477c:	4a3d      	ldr	r2, [pc, #244]	@ (8004874 <HAL_FDCAN_IRQHandler+0x260>)
 800477e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004780:	0f9b      	lsrs	r3, r3, #30
 8004782:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8004784:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f7fc fb36 	bl	8000df8 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 800478c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800478e:	2b00      	cmp	r3, #0
 8004790:	d00d      	beq.n	80047ae <HAL_FDCAN_IRQHandler+0x19a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004798:	4b37      	ldr	r3, [pc, #220]	@ (8004878 <HAL_FDCAN_IRQHandler+0x264>)
 800479a:	400b      	ands	r3, r1
 800479c:	6513      	str	r3, [r2, #80]	@ 0x50
 800479e:	4a35      	ldr	r2, [pc, #212]	@ (8004874 <HAL_FDCAN_IRQHandler+0x260>)
 80047a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80047a2:	0f9b      	lsrs	r3, r3, #30
 80047a4:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80047a6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80047a8:	6878      	ldr	r0, [r7, #4]
 80047aa:	f000 f995 	bl	8004ad8 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80047ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d00f      	beq.n	80047d8 <HAL_FDCAN_IRQHandler+0x1c4>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80047b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d00a      	beq.n	80047d8 <HAL_FDCAN_IRQHandler+0x1c4>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80047ca:	651a      	str	r2, [r3, #80]	@ 0x50
 80047cc:	4b29      	ldr	r3, [pc, #164]	@ (8004874 <HAL_FDCAN_IRQHandler+0x260>)
 80047ce:	2200      	movs	r2, #0
 80047d0:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f000 f98b 	bl	8004aee <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 80047d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d01c      	beq.n	800481c <HAL_FDCAN_IRQHandler+0x208>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80047e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d017      	beq.n	800481c <HAL_FDCAN_IRQHandler+0x208>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80047f4:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80047fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004800:	4013      	ands	r3, r2
 8004802:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800480c:	651a      	str	r2, [r3, #80]	@ 0x50
 800480e:	4b19      	ldr	r3, [pc, #100]	@ (8004874 <HAL_FDCAN_IRQHandler+0x260>)
 8004810:	2200      	movs	r2, #0
 8004812:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8004814:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	f000 f973 	bl	8004b02 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 800481c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800481e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d00f      	beq.n	8004846 <HAL_FDCAN_IRQHandler+0x232>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8004826:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004828:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800482c:	2b00      	cmp	r3, #0
 800482e:	d00a      	beq.n	8004846 <HAL_FDCAN_IRQHandler+0x232>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8004838:	651a      	str	r2, [r3, #80]	@ 0x50
 800483a:	4b0e      	ldr	r3, [pc, #56]	@ (8004874 <HAL_FDCAN_IRQHandler+0x260>)
 800483c:	2200      	movs	r2, #0
 800483e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8004840:	6878      	ldr	r0, [r7, #4]
 8004842:	f000 f974 	bl	8004b2e <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8004846:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004848:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800484c:	2b00      	cmp	r3, #0
 800484e:	d015      	beq.n	800487c <HAL_FDCAN_IRQHandler+0x268>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8004850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004852:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004856:	2b00      	cmp	r3, #0
 8004858:	d010      	beq.n	800487c <HAL_FDCAN_IRQHandler+0x268>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004862:	651a      	str	r2, [r3, #80]	@ 0x50
 8004864:	4b03      	ldr	r3, [pc, #12]	@ (8004874 <HAL_FDCAN_IRQHandler+0x260>)
 8004866:	2200      	movs	r2, #0
 8004868:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	f000 f969 	bl	8004b42 <HAL_FDCAN_TimestampWraparoundCallback>
 8004870:	e004      	b.n	800487c <HAL_FDCAN_IRQHandler+0x268>
 8004872:	bf00      	nop
 8004874:	4000a800 	.word	0x4000a800
 8004878:	3fcfffff 	.word	0x3fcfffff
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 800487c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800487e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004882:	2b00      	cmp	r3, #0
 8004884:	d00f      	beq.n	80048a6 <HAL_FDCAN_IRQHandler+0x292>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8004886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004888:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800488c:	2b00      	cmp	r3, #0
 800488e:	d00a      	beq.n	80048a6 <HAL_FDCAN_IRQHandler+0x292>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004898:	651a      	str	r2, [r3, #80]	@ 0x50
 800489a:	4b81      	ldr	r3, [pc, #516]	@ (8004aa0 <HAL_FDCAN_IRQHandler+0x48c>)
 800489c:	2200      	movs	r2, #0
 800489e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80048a0:	6878      	ldr	r0, [r7, #4]
 80048a2:	f000 f958 	bl	8004b56 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80048a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d014      	beq.n	80048da <HAL_FDCAN_IRQHandler+0x2c6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80048b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d00f      	beq.n	80048da <HAL_FDCAN_IRQHandler+0x2c6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80048c2:	651a      	str	r2, [r3, #80]	@ 0x50
 80048c4:	4b76      	ldr	r3, [pc, #472]	@ (8004aa0 <HAL_FDCAN_IRQHandler+0x48c>)
 80048c6:	2200      	movs	r2, #0
 80048c8:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80048d0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80048da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d00d      	beq.n	80048fc <HAL_FDCAN_IRQHandler+0x2e8>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80048e6:	4b6f      	ldr	r3, [pc, #444]	@ (8004aa4 <HAL_FDCAN_IRQHandler+0x490>)
 80048e8:	400b      	ands	r3, r1
 80048ea:	6513      	str	r3, [r2, #80]	@ 0x50
 80048ec:	4a6c      	ldr	r2, [pc, #432]	@ (8004aa0 <HAL_FDCAN_IRQHandler+0x48c>)
 80048ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80048f0:	0f9b      	lsrs	r3, r3, #30
 80048f2:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80048f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	f000 f94b 	bl	8004b92 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80048fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d011      	beq.n	8004926 <HAL_FDCAN_IRQHandler+0x312>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004908:	4b66      	ldr	r3, [pc, #408]	@ (8004aa4 <HAL_FDCAN_IRQHandler+0x490>)
 800490a:	400b      	ands	r3, r1
 800490c:	6513      	str	r3, [r2, #80]	@ 0x50
 800490e:	4a64      	ldr	r2, [pc, #400]	@ (8004aa0 <HAL_FDCAN_IRQHandler+0x48c>)
 8004910:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004912:	0f9b      	lsrs	r3, r3, #30
 8004914:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800491c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800491e:	431a      	orrs	r2, r3
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a5f      	ldr	r2, [pc, #380]	@ (8004aa8 <HAL_FDCAN_IRQHandler+0x494>)
 800492c:	4293      	cmp	r3, r2
 800492e:	f040 80aa 	bne.w	8004a86 <HAL_FDCAN_IRQHandler+0x472>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	f003 0303 	and.w	r3, r3, #3
 800493c:	2b00      	cmp	r3, #0
 800493e:	f000 80a2 	beq.w	8004a86 <HAL_FDCAN_IRQHandler+0x472>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	6a1b      	ldr	r3, [r3, #32]
 8004948:	f003 030f 	and.w	r3, r3, #15
 800494c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004954:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004956:	4013      	ands	r3, r2
 8004958:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	6a1b      	ldr	r3, [r3, #32]
 8004960:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004964:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800496c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800496e:	4013      	ands	r3, r2
 8004970:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	6a1b      	ldr	r3, [r3, #32]
 8004978:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800497c:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004984:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004986:	4013      	ands	r3, r2
 8004988:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	6a1b      	ldr	r3, [r3, #32]
 8004990:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8004994:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800499c:	6a3a      	ldr	r2, [r7, #32]
 800499e:	4013      	ands	r3, r2
 80049a0:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	6a1b      	ldr	r3, [r3, #32]
 80049a8:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 80049ac:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b4:	69fa      	ldr	r2, [r7, #28]
 80049b6:	4013      	ands	r3, r2
 80049b8:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049c0:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	6a1b      	ldr	r3, [r3, #32]
 80049c8:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 80049ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d007      	beq.n	80049e0 <HAL_FDCAN_IRQHandler+0x3cc>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049d6:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 80049d8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	f000 f8e4 	bl	8004ba8 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 80049e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d007      	beq.n	80049f6 <HAL_FDCAN_IRQHandler+0x3e2>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80049ec:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 80049ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	f000 f8e4 	bl	8004bbe <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 80049f6:	69bb      	ldr	r3, [r7, #24]
 80049f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d019      	beq.n	8004a34 <HAL_FDCAN_IRQHandler+0x420>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d014      	beq.n	8004a34 <HAL_FDCAN_IRQHandler+0x420>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a10:	0c1b      	lsrs	r3, r3, #16
 8004a12:	b29b      	uxth	r3, r3
 8004a14:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a20:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	2240      	movs	r2, #64	@ 0x40
 8004a28:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8004a2a:	68fa      	ldr	r2, [r7, #12]
 8004a2c:	6939      	ldr	r1, [r7, #16]
 8004a2e:	6878      	ldr	r0, [r7, #4]
 8004a30:	f000 f8d0 	bl	8004bd4 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8004a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d007      	beq.n	8004a4a <HAL_FDCAN_IRQHandler+0x436>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a40:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8004a42:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004a44:	6878      	ldr	r0, [r7, #4]
 8004a46:	f000 f8d1 	bl	8004bec <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8004a4a:	6a3b      	ldr	r3, [r7, #32]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d00b      	beq.n	8004a68 <HAL_FDCAN_IRQHandler+0x454>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	6a3a      	ldr	r2, [r7, #32]
 8004a56:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8004a5e:	6a3b      	ldr	r3, [r7, #32]
 8004a60:	431a      	orrs	r2, r3
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8004a68:	69fb      	ldr	r3, [r7, #28]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d00b      	beq.n	8004a86 <HAL_FDCAN_IRQHandler+0x472>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	69fa      	ldr	r2, [r7, #28]
 8004a74:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8004a7c:	69fb      	ldr	r3, [r7, #28]
 8004a7e:	431a      	orrs	r2, r3
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d002      	beq.n	8004a96 <HAL_FDCAN_IRQHandler+0x482>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8004a90:	6878      	ldr	r0, [r7, #4]
 8004a92:	f000 f874 	bl	8004b7e <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8004a96:	bf00      	nop
 8004a98:	3758      	adds	r7, #88	@ 0x58
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}
 8004a9e:	bf00      	nop
 8004aa0:	4000a800 	.word	0x4000a800
 8004aa4:	3fcfffff 	.word	0x3fcfffff
 8004aa8:	4000a000 	.word	0x4000a000

08004aac <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b083      	sub	sp, #12
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
 8004ab4:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8004ab6:	bf00      	nop
 8004ab8:	370c      	adds	r7, #12
 8004aba:	46bd      	mov	sp, r7
 8004abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac0:	4770      	bx	lr

08004ac2 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8004ac2:	b480      	push	{r7}
 8004ac4:	b083      	sub	sp, #12
 8004ac6:	af00      	add	r7, sp, #0
 8004ac8:	6078      	str	r0, [r7, #4]
 8004aca:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8004acc:	bf00      	nop
 8004ace:	370c      	adds	r7, #12
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad6:	4770      	bx	lr

08004ad8 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b083      	sub	sp, #12
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
 8004ae0:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8004ae2:	bf00      	nop
 8004ae4:	370c      	adds	r7, #12
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aec:	4770      	bx	lr

08004aee <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004aee:	b480      	push	{r7}
 8004af0:	b083      	sub	sp, #12
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8004af6:	bf00      	nop
 8004af8:	370c      	adds	r7, #12
 8004afa:	46bd      	mov	sp, r7
 8004afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b00:	4770      	bx	lr

08004b02 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8004b02:	b480      	push	{r7}
 8004b04:	b083      	sub	sp, #12
 8004b06:	af00      	add	r7, sp, #0
 8004b08:	6078      	str	r0, [r7, #4]
 8004b0a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8004b0c:	bf00      	nop
 8004b0e:	370c      	adds	r7, #12
 8004b10:	46bd      	mov	sp, r7
 8004b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b16:	4770      	bx	lr

08004b18 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b083      	sub	sp, #12
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
 8004b20:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8004b22:	bf00      	nop
 8004b24:	370c      	adds	r7, #12
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr

08004b2e <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004b2e:	b480      	push	{r7}
 8004b30:	b083      	sub	sp, #12
 8004b32:	af00      	add	r7, sp, #0
 8004b34:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8004b36:	bf00      	nop
 8004b38:	370c      	adds	r7, #12
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b40:	4770      	bx	lr

08004b42 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004b42:	b480      	push	{r7}
 8004b44:	b083      	sub	sp, #12
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8004b4a:	bf00      	nop
 8004b4c:	370c      	adds	r7, #12
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr

08004b56 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004b56:	b480      	push	{r7}
 8004b58:	b083      	sub	sp, #12
 8004b5a:	af00      	add	r7, sp, #0
 8004b5c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8004b5e:	bf00      	nop
 8004b60:	370c      	adds	r7, #12
 8004b62:	46bd      	mov	sp, r7
 8004b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b68:	4770      	bx	lr

08004b6a <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004b6a:	b480      	push	{r7}
 8004b6c:	b083      	sub	sp, #12
 8004b6e:	af00      	add	r7, sp, #0
 8004b70:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8004b72:	bf00      	nop
 8004b74:	370c      	adds	r7, #12
 8004b76:	46bd      	mov	sp, r7
 8004b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7c:	4770      	bx	lr

08004b7e <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004b7e:	b480      	push	{r7}
 8004b80:	b083      	sub	sp, #12
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8004b86:	bf00      	nop
 8004b88:	370c      	adds	r7, #12
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b90:	4770      	bx	lr

08004b92 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8004b92:	b480      	push	{r7}
 8004b94:	b083      	sub	sp, #12
 8004b96:	af00      	add	r7, sp, #0
 8004b98:	6078      	str	r0, [r7, #4]
 8004b9a:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8004b9c:	bf00      	nop
 8004b9e:	370c      	adds	r7, #12
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba6:	4770      	bx	lr

08004ba8 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b083      	sub	sp, #12
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
 8004bb0:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8004bb2:	bf00      	nop
 8004bb4:	370c      	adds	r7, #12
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbc:	4770      	bx	lr

08004bbe <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8004bbe:	b480      	push	{r7}
 8004bc0:	b083      	sub	sp, #12
 8004bc2:	af00      	add	r7, sp, #0
 8004bc4:	6078      	str	r0, [r7, #4]
 8004bc6:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8004bc8:	bf00      	nop
 8004bca:	370c      	adds	r7, #12
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd2:	4770      	bx	lr

08004bd4 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b085      	sub	sp, #20
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	60f8      	str	r0, [r7, #12]
 8004bdc:	60b9      	str	r1, [r7, #8]
 8004bde:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8004be0:	bf00      	nop
 8004be2:	3714      	adds	r7, #20
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr

08004bec <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b083      	sub	sp, #12
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
 8004bf4:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8004bf6:	bf00      	nop
 8004bf8:	370c      	adds	r7, #12
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c00:	4770      	bx	lr
	...

08004c04 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8004c04:	b480      	push	{r7}
 8004c06:	b085      	sub	sp, #20
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c10:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8004c1a:	4ba7      	ldr	r3, [pc, #668]	@ (8004eb8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004c1c:	4013      	ands	r3, r2
 8004c1e:	68ba      	ldr	r2, [r7, #8]
 8004c20:	0091      	lsls	r1, r2, #2
 8004c22:	687a      	ldr	r2, [r7, #4]
 8004c24:	6812      	ldr	r2, [r2, #0]
 8004c26:	430b      	orrs	r3, r1
 8004c28:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c34:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c3c:	041a      	lsls	r2, r3, #16
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	430a      	orrs	r2, r1
 8004c44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c4c:	68ba      	ldr	r2, [r7, #8]
 8004c4e:	4413      	add	r3, r2
 8004c50:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004c5a:	4b97      	ldr	r3, [pc, #604]	@ (8004eb8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004c5c:	4013      	ands	r3, r2
 8004c5e:	68ba      	ldr	r2, [r7, #8]
 8004c60:	0091      	lsls	r1, r2, #2
 8004c62:	687a      	ldr	r2, [r7, #4]
 8004c64:	6812      	ldr	r2, [r2, #0]
 8004c66:	430b      	orrs	r3, r1
 8004c68:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c74:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c7c:	041a      	lsls	r2, r3, #16
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	430a      	orrs	r2, r1
 8004c84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c8c:	005b      	lsls	r3, r3, #1
 8004c8e:	68ba      	ldr	r2, [r7, #8]
 8004c90:	4413      	add	r3, r2
 8004c92:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8004c9c:	4b86      	ldr	r3, [pc, #536]	@ (8004eb8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004c9e:	4013      	ands	r3, r2
 8004ca0:	68ba      	ldr	r2, [r7, #8]
 8004ca2:	0091      	lsls	r1, r2, #2
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	6812      	ldr	r2, [r2, #0]
 8004ca8:	430b      	orrs	r3, r1
 8004caa:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004cb6:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cbe:	041a      	lsls	r2, r3, #16
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	430a      	orrs	r2, r1
 8004cc6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cce:	687a      	ldr	r2, [r7, #4]
 8004cd0:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004cd2:	fb02 f303 	mul.w	r3, r2, r3
 8004cd6:	68ba      	ldr	r2, [r7, #8]
 8004cd8:	4413      	add	r3, r2
 8004cda:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004ce4:	4b74      	ldr	r3, [pc, #464]	@ (8004eb8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004ce6:	4013      	ands	r3, r2
 8004ce8:	68ba      	ldr	r2, [r7, #8]
 8004cea:	0091      	lsls	r1, r2, #2
 8004cec:	687a      	ldr	r2, [r7, #4]
 8004cee:	6812      	ldr	r2, [r2, #0]
 8004cf0:	430b      	orrs	r3, r1
 8004cf2:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004cfe:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d06:	041a      	lsls	r2, r3, #16
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	430a      	orrs	r2, r1
 8004d0e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d16:	687a      	ldr	r2, [r7, #4]
 8004d18:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004d1a:	fb02 f303 	mul.w	r3, r2, r3
 8004d1e:	68ba      	ldr	r2, [r7, #8]
 8004d20:	4413      	add	r3, r2
 8004d22:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8004d2c:	4b62      	ldr	r3, [pc, #392]	@ (8004eb8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004d2e:	4013      	ands	r3, r2
 8004d30:	68ba      	ldr	r2, [r7, #8]
 8004d32:	0091      	lsls	r1, r2, #2
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	6812      	ldr	r2, [r2, #0]
 8004d38:	430b      	orrs	r3, r1
 8004d3a:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004d46:	fb02 f303 	mul.w	r3, r2, r3
 8004d4a:	68ba      	ldr	r2, [r7, #8]
 8004d4c:	4413      	add	r3, r2
 8004d4e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8004d58:	4b57      	ldr	r3, [pc, #348]	@ (8004eb8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004d5a:	4013      	ands	r3, r2
 8004d5c:	68ba      	ldr	r2, [r7, #8]
 8004d5e:	0091      	lsls	r1, r2, #2
 8004d60:	687a      	ldr	r2, [r7, #4]
 8004d62:	6812      	ldr	r2, [r2, #0]
 8004d64:	430b      	orrs	r3, r1
 8004d66:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004d72:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d7a:	041a      	lsls	r2, r3, #16
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	430a      	orrs	r2, r1
 8004d82:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d8a:	005b      	lsls	r3, r3, #1
 8004d8c:	68ba      	ldr	r2, [r7, #8]
 8004d8e:	4413      	add	r3, r2
 8004d90:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8004d9a:	4b47      	ldr	r3, [pc, #284]	@ (8004eb8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004d9c:	4013      	ands	r3, r2
 8004d9e:	68ba      	ldr	r2, [r7, #8]
 8004da0:	0091      	lsls	r1, r2, #2
 8004da2:	687a      	ldr	r2, [r7, #4]
 8004da4:	6812      	ldr	r2, [r2, #0]
 8004da6:	430b      	orrs	r3, r1
 8004da8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004db4:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dbc:	041a      	lsls	r2, r3, #16
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	430a      	orrs	r2, r1
 8004dc4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004dd0:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004dd8:	061a      	lsls	r2, r3, #24
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	430a      	orrs	r2, r1
 8004de0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004de8:	4b34      	ldr	r3, [pc, #208]	@ (8004ebc <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8004dea:	4413      	add	r3, r2
 8004dec:	009a      	lsls	r2, r3, #2
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dfa:	009b      	lsls	r3, r3, #2
 8004dfc:	441a      	add	r2, r3
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e0a:	00db      	lsls	r3, r3, #3
 8004e0c:	441a      	add	r2, r3
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e1a:	6879      	ldr	r1, [r7, #4]
 8004e1c:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8004e1e:	fb01 f303 	mul.w	r3, r1, r3
 8004e22:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8004e24:	441a      	add	r2, r3
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e32:	6879      	ldr	r1, [r7, #4]
 8004e34:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8004e36:	fb01 f303 	mul.w	r3, r1, r3
 8004e3a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8004e3c:	441a      	add	r2, r3
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e4a:	6879      	ldr	r1, [r7, #4]
 8004e4c:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8004e4e:	fb01 f303 	mul.w	r3, r1, r3
 8004e52:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8004e54:	441a      	add	r2, r3
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e66:	00db      	lsls	r3, r3, #3
 8004e68:	441a      	add	r2, r3
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e7a:	6879      	ldr	r1, [r7, #4]
 8004e7c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8004e7e:	fb01 f303 	mul.w	r3, r1, r3
 8004e82:	009b      	lsls	r3, r3, #2
 8004e84:	441a      	add	r2, r3
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e96:	6879      	ldr	r1, [r7, #4]
 8004e98:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8004e9a:	fb01 f303 	mul.w	r3, r1, r3
 8004e9e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8004ea0:	441a      	add	r2, r3
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eae:	4a04      	ldr	r2, [pc, #16]	@ (8004ec0 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d915      	bls.n	8004ee0 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8004eb4:	e006      	b.n	8004ec4 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8004eb6:	bf00      	nop
 8004eb8:	ffff0003 	.word	0xffff0003
 8004ebc:	10002b00 	.word	0x10002b00
 8004ec0:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004eca:	f043 0220 	orr.w	r2, r3, #32
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2203      	movs	r2, #3
 8004ed8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8004edc:	2301      	movs	r3, #1
 8004ede:	e010      	b.n	8004f02 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ee4:	60fb      	str	r3, [r7, #12]
 8004ee6:	e005      	b.n	8004ef4 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2200      	movs	r2, #0
 8004eec:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	3304      	adds	r3, #4
 8004ef2:	60fb      	str	r3, [r7, #12]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004efa:	68fa      	ldr	r2, [r7, #12]
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d3f3      	bcc.n	8004ee8 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8004f00:	2300      	movs	r3, #0
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3714      	adds	r7, #20
 8004f06:	46bd      	mov	sp, r7
 8004f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0c:	4770      	bx	lr
 8004f0e:	bf00      	nop

08004f10 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b089      	sub	sp, #36	@ 0x24
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	60f8      	str	r0, [r7, #12]
 8004f18:	60b9      	str	r1, [r7, #8]
 8004f1a:	607a      	str	r2, [r7, #4]
 8004f1c:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d10a      	bne.n	8004f3c <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8004f2e:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004f36:	4313      	orrs	r3, r2
 8004f38:	61fb      	str	r3, [r7, #28]
 8004f3a:	e00a      	b.n	8004f52 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8004f44:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8004f4a:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004f4c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004f50:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	6a1b      	ldr	r3, [r3, #32]
 8004f56:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004f5c:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8004f62:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8004f68:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	68db      	ldr	r3, [r3, #12]
 8004f6e:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004f70:	4313      	orrs	r3, r2
 8004f72:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004f7e:	6839      	ldr	r1, [r7, #0]
 8004f80:	fb01 f303 	mul.w	r3, r1, r3
 8004f84:	009b      	lsls	r3, r3, #2
 8004f86:	4413      	add	r3, r2
 8004f88:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8004f8a:	69bb      	ldr	r3, [r7, #24]
 8004f8c:	69fa      	ldr	r2, [r7, #28]
 8004f8e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8004f90:	69bb      	ldr	r3, [r7, #24]
 8004f92:	3304      	adds	r3, #4
 8004f94:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8004f96:	69bb      	ldr	r3, [r7, #24]
 8004f98:	693a      	ldr	r2, [r7, #16]
 8004f9a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8004f9c:	69bb      	ldr	r3, [r7, #24]
 8004f9e:	3304      	adds	r3, #4
 8004fa0:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	617b      	str	r3, [r7, #20]
 8004fa6:	e020      	b.n	8004fea <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	3303      	adds	r3, #3
 8004fac:	687a      	ldr	r2, [r7, #4]
 8004fae:	4413      	add	r3, r2
 8004fb0:	781b      	ldrb	r3, [r3, #0]
 8004fb2:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	3302      	adds	r3, #2
 8004fb8:	6879      	ldr	r1, [r7, #4]
 8004fba:	440b      	add	r3, r1
 8004fbc:	781b      	ldrb	r3, [r3, #0]
 8004fbe:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004fc0:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	3301      	adds	r3, #1
 8004fc6:	6879      	ldr	r1, [r7, #4]
 8004fc8:	440b      	add	r3, r1
 8004fca:	781b      	ldrb	r3, [r3, #0]
 8004fcc:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8004fce:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8004fd0:	6879      	ldr	r1, [r7, #4]
 8004fd2:	697a      	ldr	r2, [r7, #20]
 8004fd4:	440a      	add	r2, r1
 8004fd6:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8004fd8:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004fda:	69bb      	ldr	r3, [r7, #24]
 8004fdc:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8004fde:	69bb      	ldr	r3, [r7, #24]
 8004fe0:	3304      	adds	r3, #4
 8004fe2:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	3304      	adds	r3, #4
 8004fe8:	617b      	str	r3, [r7, #20]
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	68db      	ldr	r3, [r3, #12]
 8004fee:	4a06      	ldr	r2, [pc, #24]	@ (8005008 <FDCAN_CopyMessageToRAM+0xf8>)
 8004ff0:	5cd3      	ldrb	r3, [r2, r3]
 8004ff2:	461a      	mov	r2, r3
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d3d6      	bcc.n	8004fa8 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 8004ffa:	bf00      	nop
 8004ffc:	bf00      	nop
 8004ffe:	3724      	adds	r7, #36	@ 0x24
 8005000:	46bd      	mov	sp, r7
 8005002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005006:	4770      	bx	lr
 8005008:	08013314 	.word	0x08013314

0800500c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800500c:	b480      	push	{r7}
 800500e:	b089      	sub	sp, #36	@ 0x24
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
 8005014:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005016:	2300      	movs	r3, #0
 8005018:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800501a:	4b86      	ldr	r3, [pc, #536]	@ (8005234 <HAL_GPIO_Init+0x228>)
 800501c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800501e:	e18c      	b.n	800533a <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	2101      	movs	r1, #1
 8005026:	69fb      	ldr	r3, [r7, #28]
 8005028:	fa01 f303 	lsl.w	r3, r1, r3
 800502c:	4013      	ands	r3, r2
 800502e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	2b00      	cmp	r3, #0
 8005034:	f000 817e 	beq.w	8005334 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	f003 0303 	and.w	r3, r3, #3
 8005040:	2b01      	cmp	r3, #1
 8005042:	d005      	beq.n	8005050 <HAL_GPIO_Init+0x44>
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	f003 0303 	and.w	r3, r3, #3
 800504c:	2b02      	cmp	r3, #2
 800504e:	d130      	bne.n	80050b2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	689b      	ldr	r3, [r3, #8]
 8005054:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005056:	69fb      	ldr	r3, [r7, #28]
 8005058:	005b      	lsls	r3, r3, #1
 800505a:	2203      	movs	r2, #3
 800505c:	fa02 f303 	lsl.w	r3, r2, r3
 8005060:	43db      	mvns	r3, r3
 8005062:	69ba      	ldr	r2, [r7, #24]
 8005064:	4013      	ands	r3, r2
 8005066:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	68da      	ldr	r2, [r3, #12]
 800506c:	69fb      	ldr	r3, [r7, #28]
 800506e:	005b      	lsls	r3, r3, #1
 8005070:	fa02 f303 	lsl.w	r3, r2, r3
 8005074:	69ba      	ldr	r2, [r7, #24]
 8005076:	4313      	orrs	r3, r2
 8005078:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	69ba      	ldr	r2, [r7, #24]
 800507e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005086:	2201      	movs	r2, #1
 8005088:	69fb      	ldr	r3, [r7, #28]
 800508a:	fa02 f303 	lsl.w	r3, r2, r3
 800508e:	43db      	mvns	r3, r3
 8005090:	69ba      	ldr	r2, [r7, #24]
 8005092:	4013      	ands	r3, r2
 8005094:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	091b      	lsrs	r3, r3, #4
 800509c:	f003 0201 	and.w	r2, r3, #1
 80050a0:	69fb      	ldr	r3, [r7, #28]
 80050a2:	fa02 f303 	lsl.w	r3, r2, r3
 80050a6:	69ba      	ldr	r2, [r7, #24]
 80050a8:	4313      	orrs	r3, r2
 80050aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	69ba      	ldr	r2, [r7, #24]
 80050b0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	f003 0303 	and.w	r3, r3, #3
 80050ba:	2b03      	cmp	r3, #3
 80050bc:	d017      	beq.n	80050ee <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	68db      	ldr	r3, [r3, #12]
 80050c2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80050c4:	69fb      	ldr	r3, [r7, #28]
 80050c6:	005b      	lsls	r3, r3, #1
 80050c8:	2203      	movs	r2, #3
 80050ca:	fa02 f303 	lsl.w	r3, r2, r3
 80050ce:	43db      	mvns	r3, r3
 80050d0:	69ba      	ldr	r2, [r7, #24]
 80050d2:	4013      	ands	r3, r2
 80050d4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	689a      	ldr	r2, [r3, #8]
 80050da:	69fb      	ldr	r3, [r7, #28]
 80050dc:	005b      	lsls	r3, r3, #1
 80050de:	fa02 f303 	lsl.w	r3, r2, r3
 80050e2:	69ba      	ldr	r2, [r7, #24]
 80050e4:	4313      	orrs	r3, r2
 80050e6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	69ba      	ldr	r2, [r7, #24]
 80050ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	f003 0303 	and.w	r3, r3, #3
 80050f6:	2b02      	cmp	r3, #2
 80050f8:	d123      	bne.n	8005142 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80050fa:	69fb      	ldr	r3, [r7, #28]
 80050fc:	08da      	lsrs	r2, r3, #3
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	3208      	adds	r2, #8
 8005102:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005106:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005108:	69fb      	ldr	r3, [r7, #28]
 800510a:	f003 0307 	and.w	r3, r3, #7
 800510e:	009b      	lsls	r3, r3, #2
 8005110:	220f      	movs	r2, #15
 8005112:	fa02 f303 	lsl.w	r3, r2, r3
 8005116:	43db      	mvns	r3, r3
 8005118:	69ba      	ldr	r2, [r7, #24]
 800511a:	4013      	ands	r3, r2
 800511c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	691a      	ldr	r2, [r3, #16]
 8005122:	69fb      	ldr	r3, [r7, #28]
 8005124:	f003 0307 	and.w	r3, r3, #7
 8005128:	009b      	lsls	r3, r3, #2
 800512a:	fa02 f303 	lsl.w	r3, r2, r3
 800512e:	69ba      	ldr	r2, [r7, #24]
 8005130:	4313      	orrs	r3, r2
 8005132:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005134:	69fb      	ldr	r3, [r7, #28]
 8005136:	08da      	lsrs	r2, r3, #3
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	3208      	adds	r2, #8
 800513c:	69b9      	ldr	r1, [r7, #24]
 800513e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005148:	69fb      	ldr	r3, [r7, #28]
 800514a:	005b      	lsls	r3, r3, #1
 800514c:	2203      	movs	r2, #3
 800514e:	fa02 f303 	lsl.w	r3, r2, r3
 8005152:	43db      	mvns	r3, r3
 8005154:	69ba      	ldr	r2, [r7, #24]
 8005156:	4013      	ands	r3, r2
 8005158:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	f003 0203 	and.w	r2, r3, #3
 8005162:	69fb      	ldr	r3, [r7, #28]
 8005164:	005b      	lsls	r3, r3, #1
 8005166:	fa02 f303 	lsl.w	r3, r2, r3
 800516a:	69ba      	ldr	r2, [r7, #24]
 800516c:	4313      	orrs	r3, r2
 800516e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	69ba      	ldr	r2, [r7, #24]
 8005174:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800517e:	2b00      	cmp	r3, #0
 8005180:	f000 80d8 	beq.w	8005334 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005184:	4b2c      	ldr	r3, [pc, #176]	@ (8005238 <HAL_GPIO_Init+0x22c>)
 8005186:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800518a:	4a2b      	ldr	r2, [pc, #172]	@ (8005238 <HAL_GPIO_Init+0x22c>)
 800518c:	f043 0302 	orr.w	r3, r3, #2
 8005190:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005194:	4b28      	ldr	r3, [pc, #160]	@ (8005238 <HAL_GPIO_Init+0x22c>)
 8005196:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800519a:	f003 0302 	and.w	r3, r3, #2
 800519e:	60fb      	str	r3, [r7, #12]
 80051a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80051a2:	4a26      	ldr	r2, [pc, #152]	@ (800523c <HAL_GPIO_Init+0x230>)
 80051a4:	69fb      	ldr	r3, [r7, #28]
 80051a6:	089b      	lsrs	r3, r3, #2
 80051a8:	3302      	adds	r3, #2
 80051aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80051b0:	69fb      	ldr	r3, [r7, #28]
 80051b2:	f003 0303 	and.w	r3, r3, #3
 80051b6:	009b      	lsls	r3, r3, #2
 80051b8:	220f      	movs	r2, #15
 80051ba:	fa02 f303 	lsl.w	r3, r2, r3
 80051be:	43db      	mvns	r3, r3
 80051c0:	69ba      	ldr	r2, [r7, #24]
 80051c2:	4013      	ands	r3, r2
 80051c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	4a1d      	ldr	r2, [pc, #116]	@ (8005240 <HAL_GPIO_Init+0x234>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d04a      	beq.n	8005264 <HAL_GPIO_Init+0x258>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	4a1c      	ldr	r2, [pc, #112]	@ (8005244 <HAL_GPIO_Init+0x238>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d02b      	beq.n	800522e <HAL_GPIO_Init+0x222>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	4a1b      	ldr	r2, [pc, #108]	@ (8005248 <HAL_GPIO_Init+0x23c>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d025      	beq.n	800522a <HAL_GPIO_Init+0x21e>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	4a1a      	ldr	r2, [pc, #104]	@ (800524c <HAL_GPIO_Init+0x240>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d01f      	beq.n	8005226 <HAL_GPIO_Init+0x21a>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	4a19      	ldr	r2, [pc, #100]	@ (8005250 <HAL_GPIO_Init+0x244>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d019      	beq.n	8005222 <HAL_GPIO_Init+0x216>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	4a18      	ldr	r2, [pc, #96]	@ (8005254 <HAL_GPIO_Init+0x248>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d013      	beq.n	800521e <HAL_GPIO_Init+0x212>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4a17      	ldr	r2, [pc, #92]	@ (8005258 <HAL_GPIO_Init+0x24c>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d00d      	beq.n	800521a <HAL_GPIO_Init+0x20e>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	4a16      	ldr	r2, [pc, #88]	@ (800525c <HAL_GPIO_Init+0x250>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d007      	beq.n	8005216 <HAL_GPIO_Init+0x20a>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	4a15      	ldr	r2, [pc, #84]	@ (8005260 <HAL_GPIO_Init+0x254>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d101      	bne.n	8005212 <HAL_GPIO_Init+0x206>
 800520e:	2309      	movs	r3, #9
 8005210:	e029      	b.n	8005266 <HAL_GPIO_Init+0x25a>
 8005212:	230a      	movs	r3, #10
 8005214:	e027      	b.n	8005266 <HAL_GPIO_Init+0x25a>
 8005216:	2307      	movs	r3, #7
 8005218:	e025      	b.n	8005266 <HAL_GPIO_Init+0x25a>
 800521a:	2306      	movs	r3, #6
 800521c:	e023      	b.n	8005266 <HAL_GPIO_Init+0x25a>
 800521e:	2305      	movs	r3, #5
 8005220:	e021      	b.n	8005266 <HAL_GPIO_Init+0x25a>
 8005222:	2304      	movs	r3, #4
 8005224:	e01f      	b.n	8005266 <HAL_GPIO_Init+0x25a>
 8005226:	2303      	movs	r3, #3
 8005228:	e01d      	b.n	8005266 <HAL_GPIO_Init+0x25a>
 800522a:	2302      	movs	r3, #2
 800522c:	e01b      	b.n	8005266 <HAL_GPIO_Init+0x25a>
 800522e:	2301      	movs	r3, #1
 8005230:	e019      	b.n	8005266 <HAL_GPIO_Init+0x25a>
 8005232:	bf00      	nop
 8005234:	58000080 	.word	0x58000080
 8005238:	58024400 	.word	0x58024400
 800523c:	58000400 	.word	0x58000400
 8005240:	58020000 	.word	0x58020000
 8005244:	58020400 	.word	0x58020400
 8005248:	58020800 	.word	0x58020800
 800524c:	58020c00 	.word	0x58020c00
 8005250:	58021000 	.word	0x58021000
 8005254:	58021400 	.word	0x58021400
 8005258:	58021800 	.word	0x58021800
 800525c:	58021c00 	.word	0x58021c00
 8005260:	58022400 	.word	0x58022400
 8005264:	2300      	movs	r3, #0
 8005266:	69fa      	ldr	r2, [r7, #28]
 8005268:	f002 0203 	and.w	r2, r2, #3
 800526c:	0092      	lsls	r2, r2, #2
 800526e:	4093      	lsls	r3, r2
 8005270:	69ba      	ldr	r2, [r7, #24]
 8005272:	4313      	orrs	r3, r2
 8005274:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005276:	4938      	ldr	r1, [pc, #224]	@ (8005358 <HAL_GPIO_Init+0x34c>)
 8005278:	69fb      	ldr	r3, [r7, #28]
 800527a:	089b      	lsrs	r3, r3, #2
 800527c:	3302      	adds	r3, #2
 800527e:	69ba      	ldr	r2, [r7, #24]
 8005280:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005284:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	43db      	mvns	r3, r3
 8005290:	69ba      	ldr	r2, [r7, #24]
 8005292:	4013      	ands	r3, r2
 8005294:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d003      	beq.n	80052aa <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80052a2:	69ba      	ldr	r2, [r7, #24]
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80052aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80052ae:	69bb      	ldr	r3, [r7, #24]
 80052b0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80052b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80052ba:	693b      	ldr	r3, [r7, #16]
 80052bc:	43db      	mvns	r3, r3
 80052be:	69ba      	ldr	r2, [r7, #24]
 80052c0:	4013      	ands	r3, r2
 80052c2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d003      	beq.n	80052d8 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80052d0:	69ba      	ldr	r2, [r7, #24]
 80052d2:	693b      	ldr	r3, [r7, #16]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80052d8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80052dc:	69bb      	ldr	r3, [r7, #24]
 80052de:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	43db      	mvns	r3, r3
 80052ea:	69ba      	ldr	r2, [r7, #24]
 80052ec:	4013      	ands	r3, r2
 80052ee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d003      	beq.n	8005304 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80052fc:	69ba      	ldr	r2, [r7, #24]
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	4313      	orrs	r3, r2
 8005302:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	69ba      	ldr	r2, [r7, #24]
 8005308:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005310:	693b      	ldr	r3, [r7, #16]
 8005312:	43db      	mvns	r3, r3
 8005314:	69ba      	ldr	r2, [r7, #24]
 8005316:	4013      	ands	r3, r2
 8005318:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005322:	2b00      	cmp	r3, #0
 8005324:	d003      	beq.n	800532e <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8005326:	69ba      	ldr	r2, [r7, #24]
 8005328:	693b      	ldr	r3, [r7, #16]
 800532a:	4313      	orrs	r3, r2
 800532c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	69ba      	ldr	r2, [r7, #24]
 8005332:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005334:	69fb      	ldr	r3, [r7, #28]
 8005336:	3301      	adds	r3, #1
 8005338:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	681a      	ldr	r2, [r3, #0]
 800533e:	69fb      	ldr	r3, [r7, #28]
 8005340:	fa22 f303 	lsr.w	r3, r2, r3
 8005344:	2b00      	cmp	r3, #0
 8005346:	f47f ae6b 	bne.w	8005020 <HAL_GPIO_Init+0x14>
  }
}
 800534a:	bf00      	nop
 800534c:	bf00      	nop
 800534e:	3724      	adds	r7, #36	@ 0x24
 8005350:	46bd      	mov	sp, r7
 8005352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005356:	4770      	bx	lr
 8005358:	58000400 	.word	0x58000400

0800535c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b084      	sub	sp, #16
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005364:	4b19      	ldr	r3, [pc, #100]	@ (80053cc <HAL_PWREx_ConfigSupply+0x70>)
 8005366:	68db      	ldr	r3, [r3, #12]
 8005368:	f003 0304 	and.w	r3, r3, #4
 800536c:	2b04      	cmp	r3, #4
 800536e:	d00a      	beq.n	8005386 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005370:	4b16      	ldr	r3, [pc, #88]	@ (80053cc <HAL_PWREx_ConfigSupply+0x70>)
 8005372:	68db      	ldr	r3, [r3, #12]
 8005374:	f003 0307 	and.w	r3, r3, #7
 8005378:	687a      	ldr	r2, [r7, #4]
 800537a:	429a      	cmp	r2, r3
 800537c:	d001      	beq.n	8005382 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e01f      	b.n	80053c2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005382:	2300      	movs	r3, #0
 8005384:	e01d      	b.n	80053c2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005386:	4b11      	ldr	r3, [pc, #68]	@ (80053cc <HAL_PWREx_ConfigSupply+0x70>)
 8005388:	68db      	ldr	r3, [r3, #12]
 800538a:	f023 0207 	bic.w	r2, r3, #7
 800538e:	490f      	ldr	r1, [pc, #60]	@ (80053cc <HAL_PWREx_ConfigSupply+0x70>)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	4313      	orrs	r3, r2
 8005394:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005396:	f7fd fd33 	bl	8002e00 <HAL_GetTick>
 800539a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800539c:	e009      	b.n	80053b2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800539e:	f7fd fd2f 	bl	8002e00 <HAL_GetTick>
 80053a2:	4602      	mov	r2, r0
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	1ad3      	subs	r3, r2, r3
 80053a8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80053ac:	d901      	bls.n	80053b2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	e007      	b.n	80053c2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80053b2:	4b06      	ldr	r3, [pc, #24]	@ (80053cc <HAL_PWREx_ConfigSupply+0x70>)
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80053ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053be:	d1ee      	bne.n	800539e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80053c0:	2300      	movs	r3, #0
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3710      	adds	r7, #16
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}
 80053ca:	bf00      	nop
 80053cc:	58024800 	.word	0x58024800

080053d0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b08c      	sub	sp, #48	@ 0x30
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d101      	bne.n	80053e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	e3c8      	b.n	8005b74 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f003 0301 	and.w	r3, r3, #1
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	f000 8087 	beq.w	80054fe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80053f0:	4b88      	ldr	r3, [pc, #544]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 80053f2:	691b      	ldr	r3, [r3, #16]
 80053f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80053f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80053fa:	4b86      	ldr	r3, [pc, #536]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 80053fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005400:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005402:	2b10      	cmp	r3, #16
 8005404:	d007      	beq.n	8005416 <HAL_RCC_OscConfig+0x46>
 8005406:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005408:	2b18      	cmp	r3, #24
 800540a:	d110      	bne.n	800542e <HAL_RCC_OscConfig+0x5e>
 800540c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800540e:	f003 0303 	and.w	r3, r3, #3
 8005412:	2b02      	cmp	r3, #2
 8005414:	d10b      	bne.n	800542e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005416:	4b7f      	ldr	r3, [pc, #508]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800541e:	2b00      	cmp	r3, #0
 8005420:	d06c      	beq.n	80054fc <HAL_RCC_OscConfig+0x12c>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d168      	bne.n	80054fc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800542a:	2301      	movs	r3, #1
 800542c:	e3a2      	b.n	8005b74 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005436:	d106      	bne.n	8005446 <HAL_RCC_OscConfig+0x76>
 8005438:	4b76      	ldr	r3, [pc, #472]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4a75      	ldr	r2, [pc, #468]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 800543e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005442:	6013      	str	r3, [r2, #0]
 8005444:	e02e      	b.n	80054a4 <HAL_RCC_OscConfig+0xd4>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d10c      	bne.n	8005468 <HAL_RCC_OscConfig+0x98>
 800544e:	4b71      	ldr	r3, [pc, #452]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a70      	ldr	r2, [pc, #448]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 8005454:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005458:	6013      	str	r3, [r2, #0]
 800545a:	4b6e      	ldr	r3, [pc, #440]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a6d      	ldr	r2, [pc, #436]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 8005460:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005464:	6013      	str	r3, [r2, #0]
 8005466:	e01d      	b.n	80054a4 <HAL_RCC_OscConfig+0xd4>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005470:	d10c      	bne.n	800548c <HAL_RCC_OscConfig+0xbc>
 8005472:	4b68      	ldr	r3, [pc, #416]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a67      	ldr	r2, [pc, #412]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 8005478:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800547c:	6013      	str	r3, [r2, #0]
 800547e:	4b65      	ldr	r3, [pc, #404]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4a64      	ldr	r2, [pc, #400]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 8005484:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005488:	6013      	str	r3, [r2, #0]
 800548a:	e00b      	b.n	80054a4 <HAL_RCC_OscConfig+0xd4>
 800548c:	4b61      	ldr	r3, [pc, #388]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a60      	ldr	r2, [pc, #384]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 8005492:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005496:	6013      	str	r3, [r2, #0]
 8005498:	4b5e      	ldr	r3, [pc, #376]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a5d      	ldr	r2, [pc, #372]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 800549e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80054a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d013      	beq.n	80054d4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054ac:	f7fd fca8 	bl	8002e00 <HAL_GetTick>
 80054b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80054b2:	e008      	b.n	80054c6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054b4:	f7fd fca4 	bl	8002e00 <HAL_GetTick>
 80054b8:	4602      	mov	r2, r0
 80054ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054bc:	1ad3      	subs	r3, r2, r3
 80054be:	2b64      	cmp	r3, #100	@ 0x64
 80054c0:	d901      	bls.n	80054c6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80054c2:	2303      	movs	r3, #3
 80054c4:	e356      	b.n	8005b74 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80054c6:	4b53      	ldr	r3, [pc, #332]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d0f0      	beq.n	80054b4 <HAL_RCC_OscConfig+0xe4>
 80054d2:	e014      	b.n	80054fe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054d4:	f7fd fc94 	bl	8002e00 <HAL_GetTick>
 80054d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80054da:	e008      	b.n	80054ee <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054dc:	f7fd fc90 	bl	8002e00 <HAL_GetTick>
 80054e0:	4602      	mov	r2, r0
 80054e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e4:	1ad3      	subs	r3, r2, r3
 80054e6:	2b64      	cmp	r3, #100	@ 0x64
 80054e8:	d901      	bls.n	80054ee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80054ea:	2303      	movs	r3, #3
 80054ec:	e342      	b.n	8005b74 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80054ee:	4b49      	ldr	r3, [pc, #292]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d1f0      	bne.n	80054dc <HAL_RCC_OscConfig+0x10c>
 80054fa:	e000      	b.n	80054fe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f003 0302 	and.w	r3, r3, #2
 8005506:	2b00      	cmp	r3, #0
 8005508:	f000 808c 	beq.w	8005624 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800550c:	4b41      	ldr	r3, [pc, #260]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 800550e:	691b      	ldr	r3, [r3, #16]
 8005510:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005514:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005516:	4b3f      	ldr	r3, [pc, #252]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 8005518:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800551a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800551c:	6a3b      	ldr	r3, [r7, #32]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d007      	beq.n	8005532 <HAL_RCC_OscConfig+0x162>
 8005522:	6a3b      	ldr	r3, [r7, #32]
 8005524:	2b18      	cmp	r3, #24
 8005526:	d137      	bne.n	8005598 <HAL_RCC_OscConfig+0x1c8>
 8005528:	69fb      	ldr	r3, [r7, #28]
 800552a:	f003 0303 	and.w	r3, r3, #3
 800552e:	2b00      	cmp	r3, #0
 8005530:	d132      	bne.n	8005598 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005532:	4b38      	ldr	r3, [pc, #224]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f003 0304 	and.w	r3, r3, #4
 800553a:	2b00      	cmp	r3, #0
 800553c:	d005      	beq.n	800554a <HAL_RCC_OscConfig+0x17a>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	68db      	ldr	r3, [r3, #12]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d101      	bne.n	800554a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005546:	2301      	movs	r3, #1
 8005548:	e314      	b.n	8005b74 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800554a:	4b32      	ldr	r3, [pc, #200]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f023 0219 	bic.w	r2, r3, #25
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	68db      	ldr	r3, [r3, #12]
 8005556:	492f      	ldr	r1, [pc, #188]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 8005558:	4313      	orrs	r3, r2
 800555a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800555c:	f7fd fc50 	bl	8002e00 <HAL_GetTick>
 8005560:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005562:	e008      	b.n	8005576 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005564:	f7fd fc4c 	bl	8002e00 <HAL_GetTick>
 8005568:	4602      	mov	r2, r0
 800556a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800556c:	1ad3      	subs	r3, r2, r3
 800556e:	2b02      	cmp	r3, #2
 8005570:	d901      	bls.n	8005576 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8005572:	2303      	movs	r3, #3
 8005574:	e2fe      	b.n	8005b74 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005576:	4b27      	ldr	r3, [pc, #156]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f003 0304 	and.w	r3, r3, #4
 800557e:	2b00      	cmp	r3, #0
 8005580:	d0f0      	beq.n	8005564 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005582:	4b24      	ldr	r3, [pc, #144]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	691b      	ldr	r3, [r3, #16]
 800558e:	061b      	lsls	r3, r3, #24
 8005590:	4920      	ldr	r1, [pc, #128]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 8005592:	4313      	orrs	r3, r2
 8005594:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005596:	e045      	b.n	8005624 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	68db      	ldr	r3, [r3, #12]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d026      	beq.n	80055ee <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80055a0:	4b1c      	ldr	r3, [pc, #112]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f023 0219 	bic.w	r2, r3, #25
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	68db      	ldr	r3, [r3, #12]
 80055ac:	4919      	ldr	r1, [pc, #100]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 80055ae:	4313      	orrs	r3, r2
 80055b0:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055b2:	f7fd fc25 	bl	8002e00 <HAL_GetTick>
 80055b6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80055b8:	e008      	b.n	80055cc <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055ba:	f7fd fc21 	bl	8002e00 <HAL_GetTick>
 80055be:	4602      	mov	r2, r0
 80055c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055c2:	1ad3      	subs	r3, r2, r3
 80055c4:	2b02      	cmp	r3, #2
 80055c6:	d901      	bls.n	80055cc <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80055c8:	2303      	movs	r3, #3
 80055ca:	e2d3      	b.n	8005b74 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80055cc:	4b11      	ldr	r3, [pc, #68]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f003 0304 	and.w	r3, r3, #4
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d0f0      	beq.n	80055ba <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055d8:	4b0e      	ldr	r3, [pc, #56]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	691b      	ldr	r3, [r3, #16]
 80055e4:	061b      	lsls	r3, r3, #24
 80055e6:	490b      	ldr	r1, [pc, #44]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 80055e8:	4313      	orrs	r3, r2
 80055ea:	604b      	str	r3, [r1, #4]
 80055ec:	e01a      	b.n	8005624 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80055ee:	4b09      	ldr	r3, [pc, #36]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4a08      	ldr	r2, [pc, #32]	@ (8005614 <HAL_RCC_OscConfig+0x244>)
 80055f4:	f023 0301 	bic.w	r3, r3, #1
 80055f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055fa:	f7fd fc01 	bl	8002e00 <HAL_GetTick>
 80055fe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005600:	e00a      	b.n	8005618 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005602:	f7fd fbfd 	bl	8002e00 <HAL_GetTick>
 8005606:	4602      	mov	r2, r0
 8005608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800560a:	1ad3      	subs	r3, r2, r3
 800560c:	2b02      	cmp	r3, #2
 800560e:	d903      	bls.n	8005618 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005610:	2303      	movs	r3, #3
 8005612:	e2af      	b.n	8005b74 <HAL_RCC_OscConfig+0x7a4>
 8005614:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005618:	4b96      	ldr	r3, [pc, #600]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f003 0304 	and.w	r3, r3, #4
 8005620:	2b00      	cmp	r3, #0
 8005622:	d1ee      	bne.n	8005602 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f003 0310 	and.w	r3, r3, #16
 800562c:	2b00      	cmp	r3, #0
 800562e:	d06a      	beq.n	8005706 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005630:	4b90      	ldr	r3, [pc, #576]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 8005632:	691b      	ldr	r3, [r3, #16]
 8005634:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005638:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800563a:	4b8e      	ldr	r3, [pc, #568]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 800563c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800563e:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005640:	69bb      	ldr	r3, [r7, #24]
 8005642:	2b08      	cmp	r3, #8
 8005644:	d007      	beq.n	8005656 <HAL_RCC_OscConfig+0x286>
 8005646:	69bb      	ldr	r3, [r7, #24]
 8005648:	2b18      	cmp	r3, #24
 800564a:	d11b      	bne.n	8005684 <HAL_RCC_OscConfig+0x2b4>
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	f003 0303 	and.w	r3, r3, #3
 8005652:	2b01      	cmp	r3, #1
 8005654:	d116      	bne.n	8005684 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005656:	4b87      	ldr	r3, [pc, #540]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800565e:	2b00      	cmp	r3, #0
 8005660:	d005      	beq.n	800566e <HAL_RCC_OscConfig+0x29e>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	69db      	ldr	r3, [r3, #28]
 8005666:	2b80      	cmp	r3, #128	@ 0x80
 8005668:	d001      	beq.n	800566e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800566a:	2301      	movs	r3, #1
 800566c:	e282      	b.n	8005b74 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800566e:	4b81      	ldr	r3, [pc, #516]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 8005670:	68db      	ldr	r3, [r3, #12]
 8005672:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6a1b      	ldr	r3, [r3, #32]
 800567a:	061b      	lsls	r3, r3, #24
 800567c:	497d      	ldr	r1, [pc, #500]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 800567e:	4313      	orrs	r3, r2
 8005680:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005682:	e040      	b.n	8005706 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	69db      	ldr	r3, [r3, #28]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d023      	beq.n	80056d4 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800568c:	4b79      	ldr	r3, [pc, #484]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a78      	ldr	r2, [pc, #480]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 8005692:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005696:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005698:	f7fd fbb2 	bl	8002e00 <HAL_GetTick>
 800569c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800569e:	e008      	b.n	80056b2 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80056a0:	f7fd fbae 	bl	8002e00 <HAL_GetTick>
 80056a4:	4602      	mov	r2, r0
 80056a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a8:	1ad3      	subs	r3, r2, r3
 80056aa:	2b02      	cmp	r3, #2
 80056ac:	d901      	bls.n	80056b2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80056ae:	2303      	movs	r3, #3
 80056b0:	e260      	b.n	8005b74 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80056b2:	4b70      	ldr	r3, [pc, #448]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d0f0      	beq.n	80056a0 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80056be:	4b6d      	ldr	r3, [pc, #436]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 80056c0:	68db      	ldr	r3, [r3, #12]
 80056c2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6a1b      	ldr	r3, [r3, #32]
 80056ca:	061b      	lsls	r3, r3, #24
 80056cc:	4969      	ldr	r1, [pc, #420]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 80056ce:	4313      	orrs	r3, r2
 80056d0:	60cb      	str	r3, [r1, #12]
 80056d2:	e018      	b.n	8005706 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80056d4:	4b67      	ldr	r3, [pc, #412]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a66      	ldr	r2, [pc, #408]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 80056da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80056de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056e0:	f7fd fb8e 	bl	8002e00 <HAL_GetTick>
 80056e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80056e6:	e008      	b.n	80056fa <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80056e8:	f7fd fb8a 	bl	8002e00 <HAL_GetTick>
 80056ec:	4602      	mov	r2, r0
 80056ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056f0:	1ad3      	subs	r3, r2, r3
 80056f2:	2b02      	cmp	r3, #2
 80056f4:	d901      	bls.n	80056fa <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80056f6:	2303      	movs	r3, #3
 80056f8:	e23c      	b.n	8005b74 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80056fa:	4b5e      	ldr	r3, [pc, #376]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005702:	2b00      	cmp	r3, #0
 8005704:	d1f0      	bne.n	80056e8 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f003 0308 	and.w	r3, r3, #8
 800570e:	2b00      	cmp	r3, #0
 8005710:	d036      	beq.n	8005780 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	695b      	ldr	r3, [r3, #20]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d019      	beq.n	800574e <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800571a:	4b56      	ldr	r3, [pc, #344]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 800571c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800571e:	4a55      	ldr	r2, [pc, #340]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 8005720:	f043 0301 	orr.w	r3, r3, #1
 8005724:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005726:	f7fd fb6b 	bl	8002e00 <HAL_GetTick>
 800572a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800572c:	e008      	b.n	8005740 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800572e:	f7fd fb67 	bl	8002e00 <HAL_GetTick>
 8005732:	4602      	mov	r2, r0
 8005734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005736:	1ad3      	subs	r3, r2, r3
 8005738:	2b02      	cmp	r3, #2
 800573a:	d901      	bls.n	8005740 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800573c:	2303      	movs	r3, #3
 800573e:	e219      	b.n	8005b74 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005740:	4b4c      	ldr	r3, [pc, #304]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 8005742:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005744:	f003 0302 	and.w	r3, r3, #2
 8005748:	2b00      	cmp	r3, #0
 800574a:	d0f0      	beq.n	800572e <HAL_RCC_OscConfig+0x35e>
 800574c:	e018      	b.n	8005780 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800574e:	4b49      	ldr	r3, [pc, #292]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 8005750:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005752:	4a48      	ldr	r2, [pc, #288]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 8005754:	f023 0301 	bic.w	r3, r3, #1
 8005758:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800575a:	f7fd fb51 	bl	8002e00 <HAL_GetTick>
 800575e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005760:	e008      	b.n	8005774 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005762:	f7fd fb4d 	bl	8002e00 <HAL_GetTick>
 8005766:	4602      	mov	r2, r0
 8005768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800576a:	1ad3      	subs	r3, r2, r3
 800576c:	2b02      	cmp	r3, #2
 800576e:	d901      	bls.n	8005774 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8005770:	2303      	movs	r3, #3
 8005772:	e1ff      	b.n	8005b74 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005774:	4b3f      	ldr	r3, [pc, #252]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 8005776:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005778:	f003 0302 	and.w	r3, r3, #2
 800577c:	2b00      	cmp	r3, #0
 800577e:	d1f0      	bne.n	8005762 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f003 0320 	and.w	r3, r3, #32
 8005788:	2b00      	cmp	r3, #0
 800578a:	d036      	beq.n	80057fa <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	699b      	ldr	r3, [r3, #24]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d019      	beq.n	80057c8 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005794:	4b37      	ldr	r3, [pc, #220]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	4a36      	ldr	r2, [pc, #216]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 800579a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800579e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80057a0:	f7fd fb2e 	bl	8002e00 <HAL_GetTick>
 80057a4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80057a6:	e008      	b.n	80057ba <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80057a8:	f7fd fb2a 	bl	8002e00 <HAL_GetTick>
 80057ac:	4602      	mov	r2, r0
 80057ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057b0:	1ad3      	subs	r3, r2, r3
 80057b2:	2b02      	cmp	r3, #2
 80057b4:	d901      	bls.n	80057ba <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 80057b6:	2303      	movs	r3, #3
 80057b8:	e1dc      	b.n	8005b74 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80057ba:	4b2e      	ldr	r3, [pc, #184]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d0f0      	beq.n	80057a8 <HAL_RCC_OscConfig+0x3d8>
 80057c6:	e018      	b.n	80057fa <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80057c8:	4b2a      	ldr	r3, [pc, #168]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a29      	ldr	r2, [pc, #164]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 80057ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80057d2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80057d4:	f7fd fb14 	bl	8002e00 <HAL_GetTick>
 80057d8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80057da:	e008      	b.n	80057ee <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80057dc:	f7fd fb10 	bl	8002e00 <HAL_GetTick>
 80057e0:	4602      	mov	r2, r0
 80057e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057e4:	1ad3      	subs	r3, r2, r3
 80057e6:	2b02      	cmp	r3, #2
 80057e8:	d901      	bls.n	80057ee <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 80057ea:	2303      	movs	r3, #3
 80057ec:	e1c2      	b.n	8005b74 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80057ee:	4b21      	ldr	r3, [pc, #132]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d1f0      	bne.n	80057dc <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f003 0304 	and.w	r3, r3, #4
 8005802:	2b00      	cmp	r3, #0
 8005804:	f000 8086 	beq.w	8005914 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005808:	4b1b      	ldr	r3, [pc, #108]	@ (8005878 <HAL_RCC_OscConfig+0x4a8>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a1a      	ldr	r2, [pc, #104]	@ (8005878 <HAL_RCC_OscConfig+0x4a8>)
 800580e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005812:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005814:	f7fd faf4 	bl	8002e00 <HAL_GetTick>
 8005818:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800581a:	e008      	b.n	800582e <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800581c:	f7fd faf0 	bl	8002e00 <HAL_GetTick>
 8005820:	4602      	mov	r2, r0
 8005822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005824:	1ad3      	subs	r3, r2, r3
 8005826:	2b64      	cmp	r3, #100	@ 0x64
 8005828:	d901      	bls.n	800582e <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800582a:	2303      	movs	r3, #3
 800582c:	e1a2      	b.n	8005b74 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800582e:	4b12      	ldr	r3, [pc, #72]	@ (8005878 <HAL_RCC_OscConfig+0x4a8>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005836:	2b00      	cmp	r3, #0
 8005838:	d0f0      	beq.n	800581c <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	689b      	ldr	r3, [r3, #8]
 800583e:	2b01      	cmp	r3, #1
 8005840:	d106      	bne.n	8005850 <HAL_RCC_OscConfig+0x480>
 8005842:	4b0c      	ldr	r3, [pc, #48]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 8005844:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005846:	4a0b      	ldr	r2, [pc, #44]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 8005848:	f043 0301 	orr.w	r3, r3, #1
 800584c:	6713      	str	r3, [r2, #112]	@ 0x70
 800584e:	e032      	b.n	80058b6 <HAL_RCC_OscConfig+0x4e6>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d111      	bne.n	800587c <HAL_RCC_OscConfig+0x4ac>
 8005858:	4b06      	ldr	r3, [pc, #24]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 800585a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800585c:	4a05      	ldr	r2, [pc, #20]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 800585e:	f023 0301 	bic.w	r3, r3, #1
 8005862:	6713      	str	r3, [r2, #112]	@ 0x70
 8005864:	4b03      	ldr	r3, [pc, #12]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 8005866:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005868:	4a02      	ldr	r2, [pc, #8]	@ (8005874 <HAL_RCC_OscConfig+0x4a4>)
 800586a:	f023 0304 	bic.w	r3, r3, #4
 800586e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005870:	e021      	b.n	80058b6 <HAL_RCC_OscConfig+0x4e6>
 8005872:	bf00      	nop
 8005874:	58024400 	.word	0x58024400
 8005878:	58024800 	.word	0x58024800
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	689b      	ldr	r3, [r3, #8]
 8005880:	2b05      	cmp	r3, #5
 8005882:	d10c      	bne.n	800589e <HAL_RCC_OscConfig+0x4ce>
 8005884:	4b83      	ldr	r3, [pc, #524]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 8005886:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005888:	4a82      	ldr	r2, [pc, #520]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 800588a:	f043 0304 	orr.w	r3, r3, #4
 800588e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005890:	4b80      	ldr	r3, [pc, #512]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 8005892:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005894:	4a7f      	ldr	r2, [pc, #508]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 8005896:	f043 0301 	orr.w	r3, r3, #1
 800589a:	6713      	str	r3, [r2, #112]	@ 0x70
 800589c:	e00b      	b.n	80058b6 <HAL_RCC_OscConfig+0x4e6>
 800589e:	4b7d      	ldr	r3, [pc, #500]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 80058a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058a2:	4a7c      	ldr	r2, [pc, #496]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 80058a4:	f023 0301 	bic.w	r3, r3, #1
 80058a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80058aa:	4b7a      	ldr	r3, [pc, #488]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 80058ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058ae:	4a79      	ldr	r2, [pc, #484]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 80058b0:	f023 0304 	bic.w	r3, r3, #4
 80058b4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	689b      	ldr	r3, [r3, #8]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d015      	beq.n	80058ea <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058be:	f7fd fa9f 	bl	8002e00 <HAL_GetTick>
 80058c2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80058c4:	e00a      	b.n	80058dc <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058c6:	f7fd fa9b 	bl	8002e00 <HAL_GetTick>
 80058ca:	4602      	mov	r2, r0
 80058cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ce:	1ad3      	subs	r3, r2, r3
 80058d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d901      	bls.n	80058dc <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 80058d8:	2303      	movs	r3, #3
 80058da:	e14b      	b.n	8005b74 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80058dc:	4b6d      	ldr	r3, [pc, #436]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 80058de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058e0:	f003 0302 	and.w	r3, r3, #2
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d0ee      	beq.n	80058c6 <HAL_RCC_OscConfig+0x4f6>
 80058e8:	e014      	b.n	8005914 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058ea:	f7fd fa89 	bl	8002e00 <HAL_GetTick>
 80058ee:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80058f0:	e00a      	b.n	8005908 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058f2:	f7fd fa85 	bl	8002e00 <HAL_GetTick>
 80058f6:	4602      	mov	r2, r0
 80058f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058fa:	1ad3      	subs	r3, r2, r3
 80058fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005900:	4293      	cmp	r3, r2
 8005902:	d901      	bls.n	8005908 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8005904:	2303      	movs	r3, #3
 8005906:	e135      	b.n	8005b74 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005908:	4b62      	ldr	r3, [pc, #392]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 800590a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800590c:	f003 0302 	and.w	r3, r3, #2
 8005910:	2b00      	cmp	r3, #0
 8005912:	d1ee      	bne.n	80058f2 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005918:	2b00      	cmp	r3, #0
 800591a:	f000 812a 	beq.w	8005b72 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800591e:	4b5d      	ldr	r3, [pc, #372]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 8005920:	691b      	ldr	r3, [r3, #16]
 8005922:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005926:	2b18      	cmp	r3, #24
 8005928:	f000 80ba 	beq.w	8005aa0 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005930:	2b02      	cmp	r3, #2
 8005932:	f040 8095 	bne.w	8005a60 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005936:	4b57      	ldr	r3, [pc, #348]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a56      	ldr	r2, [pc, #344]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 800593c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005940:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005942:	f7fd fa5d 	bl	8002e00 <HAL_GetTick>
 8005946:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005948:	e008      	b.n	800595c <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800594a:	f7fd fa59 	bl	8002e00 <HAL_GetTick>
 800594e:	4602      	mov	r2, r0
 8005950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005952:	1ad3      	subs	r3, r2, r3
 8005954:	2b02      	cmp	r3, #2
 8005956:	d901      	bls.n	800595c <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8005958:	2303      	movs	r3, #3
 800595a:	e10b      	b.n	8005b74 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800595c:	4b4d      	ldr	r3, [pc, #308]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005964:	2b00      	cmp	r3, #0
 8005966:	d1f0      	bne.n	800594a <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005968:	4b4a      	ldr	r3, [pc, #296]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 800596a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800596c:	4b4a      	ldr	r3, [pc, #296]	@ (8005a98 <HAL_RCC_OscConfig+0x6c8>)
 800596e:	4013      	ands	r3, r2
 8005970:	687a      	ldr	r2, [r7, #4]
 8005972:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005974:	687a      	ldr	r2, [r7, #4]
 8005976:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005978:	0112      	lsls	r2, r2, #4
 800597a:	430a      	orrs	r2, r1
 800597c:	4945      	ldr	r1, [pc, #276]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 800597e:	4313      	orrs	r3, r2
 8005980:	628b      	str	r3, [r1, #40]	@ 0x28
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005986:	3b01      	subs	r3, #1
 8005988:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005990:	3b01      	subs	r3, #1
 8005992:	025b      	lsls	r3, r3, #9
 8005994:	b29b      	uxth	r3, r3
 8005996:	431a      	orrs	r2, r3
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800599c:	3b01      	subs	r3, #1
 800599e:	041b      	lsls	r3, r3, #16
 80059a0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80059a4:	431a      	orrs	r2, r3
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059aa:	3b01      	subs	r3, #1
 80059ac:	061b      	lsls	r3, r3, #24
 80059ae:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80059b2:	4938      	ldr	r1, [pc, #224]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 80059b4:	4313      	orrs	r3, r2
 80059b6:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80059b8:	4b36      	ldr	r3, [pc, #216]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 80059ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059bc:	4a35      	ldr	r2, [pc, #212]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 80059be:	f023 0301 	bic.w	r3, r3, #1
 80059c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80059c4:	4b33      	ldr	r3, [pc, #204]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 80059c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80059c8:	4b34      	ldr	r3, [pc, #208]	@ (8005a9c <HAL_RCC_OscConfig+0x6cc>)
 80059ca:	4013      	ands	r3, r2
 80059cc:	687a      	ldr	r2, [r7, #4]
 80059ce:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80059d0:	00d2      	lsls	r2, r2, #3
 80059d2:	4930      	ldr	r1, [pc, #192]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 80059d4:	4313      	orrs	r3, r2
 80059d6:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80059d8:	4b2e      	ldr	r3, [pc, #184]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 80059da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059dc:	f023 020c 	bic.w	r2, r3, #12
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059e4:	492b      	ldr	r1, [pc, #172]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 80059e6:	4313      	orrs	r3, r2
 80059e8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80059ea:	4b2a      	ldr	r3, [pc, #168]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 80059ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ee:	f023 0202 	bic.w	r2, r3, #2
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059f6:	4927      	ldr	r1, [pc, #156]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 80059f8:	4313      	orrs	r3, r2
 80059fa:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80059fc:	4b25      	ldr	r3, [pc, #148]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 80059fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a00:	4a24      	ldr	r2, [pc, #144]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 8005a02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a08:	4b22      	ldr	r3, [pc, #136]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 8005a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a0c:	4a21      	ldr	r2, [pc, #132]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 8005a0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005a14:	4b1f      	ldr	r3, [pc, #124]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 8005a16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a18:	4a1e      	ldr	r2, [pc, #120]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 8005a1a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005a1e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8005a20:	4b1c      	ldr	r3, [pc, #112]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 8005a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a24:	4a1b      	ldr	r2, [pc, #108]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 8005a26:	f043 0301 	orr.w	r3, r3, #1
 8005a2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a2c:	4b19      	ldr	r3, [pc, #100]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a18      	ldr	r2, [pc, #96]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 8005a32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005a36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a38:	f7fd f9e2 	bl	8002e00 <HAL_GetTick>
 8005a3c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005a3e:	e008      	b.n	8005a52 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a40:	f7fd f9de 	bl	8002e00 <HAL_GetTick>
 8005a44:	4602      	mov	r2, r0
 8005a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a48:	1ad3      	subs	r3, r2, r3
 8005a4a:	2b02      	cmp	r3, #2
 8005a4c:	d901      	bls.n	8005a52 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8005a4e:	2303      	movs	r3, #3
 8005a50:	e090      	b.n	8005b74 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005a52:	4b10      	ldr	r3, [pc, #64]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d0f0      	beq.n	8005a40 <HAL_RCC_OscConfig+0x670>
 8005a5e:	e088      	b.n	8005b72 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a60:	4b0c      	ldr	r3, [pc, #48]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a0b      	ldr	r2, [pc, #44]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 8005a66:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a6c:	f7fd f9c8 	bl	8002e00 <HAL_GetTick>
 8005a70:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005a72:	e008      	b.n	8005a86 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a74:	f7fd f9c4 	bl	8002e00 <HAL_GetTick>
 8005a78:	4602      	mov	r2, r0
 8005a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a7c:	1ad3      	subs	r3, r2, r3
 8005a7e:	2b02      	cmp	r3, #2
 8005a80:	d901      	bls.n	8005a86 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8005a82:	2303      	movs	r3, #3
 8005a84:	e076      	b.n	8005b74 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005a86:	4b03      	ldr	r3, [pc, #12]	@ (8005a94 <HAL_RCC_OscConfig+0x6c4>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d1f0      	bne.n	8005a74 <HAL_RCC_OscConfig+0x6a4>
 8005a92:	e06e      	b.n	8005b72 <HAL_RCC_OscConfig+0x7a2>
 8005a94:	58024400 	.word	0x58024400
 8005a98:	fffffc0c 	.word	0xfffffc0c
 8005a9c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005aa0:	4b36      	ldr	r3, [pc, #216]	@ (8005b7c <HAL_RCC_OscConfig+0x7ac>)
 8005aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aa4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005aa6:	4b35      	ldr	r3, [pc, #212]	@ (8005b7c <HAL_RCC_OscConfig+0x7ac>)
 8005aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aaa:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ab0:	2b01      	cmp	r3, #1
 8005ab2:	d031      	beq.n	8005b18 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ab4:	693b      	ldr	r3, [r7, #16]
 8005ab6:	f003 0203 	and.w	r2, r3, #3
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005abe:	429a      	cmp	r2, r3
 8005ac0:	d12a      	bne.n	8005b18 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	091b      	lsrs	r3, r3, #4
 8005ac6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ace:	429a      	cmp	r2, r3
 8005ad0:	d122      	bne.n	8005b18 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005adc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005ade:	429a      	cmp	r2, r3
 8005ae0:	d11a      	bne.n	8005b18 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	0a5b      	lsrs	r3, r3, #9
 8005ae6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005aee:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005af0:	429a      	cmp	r2, r3
 8005af2:	d111      	bne.n	8005b18 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	0c1b      	lsrs	r3, r3, #16
 8005af8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b00:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005b02:	429a      	cmp	r2, r3
 8005b04:	d108      	bne.n	8005b18 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	0e1b      	lsrs	r3, r3, #24
 8005b0a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b12:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005b14:	429a      	cmp	r2, r3
 8005b16:	d001      	beq.n	8005b1c <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8005b18:	2301      	movs	r3, #1
 8005b1a:	e02b      	b.n	8005b74 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005b1c:	4b17      	ldr	r3, [pc, #92]	@ (8005b7c <HAL_RCC_OscConfig+0x7ac>)
 8005b1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b20:	08db      	lsrs	r3, r3, #3
 8005b22:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005b26:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b2c:	693a      	ldr	r2, [r7, #16]
 8005b2e:	429a      	cmp	r2, r3
 8005b30:	d01f      	beq.n	8005b72 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005b32:	4b12      	ldr	r3, [pc, #72]	@ (8005b7c <HAL_RCC_OscConfig+0x7ac>)
 8005b34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b36:	4a11      	ldr	r2, [pc, #68]	@ (8005b7c <HAL_RCC_OscConfig+0x7ac>)
 8005b38:	f023 0301 	bic.w	r3, r3, #1
 8005b3c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005b3e:	f7fd f95f 	bl	8002e00 <HAL_GetTick>
 8005b42:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005b44:	bf00      	nop
 8005b46:	f7fd f95b 	bl	8002e00 <HAL_GetTick>
 8005b4a:	4602      	mov	r2, r0
 8005b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d0f9      	beq.n	8005b46 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005b52:	4b0a      	ldr	r3, [pc, #40]	@ (8005b7c <HAL_RCC_OscConfig+0x7ac>)
 8005b54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b56:	4b0a      	ldr	r3, [pc, #40]	@ (8005b80 <HAL_RCC_OscConfig+0x7b0>)
 8005b58:	4013      	ands	r3, r2
 8005b5a:	687a      	ldr	r2, [r7, #4]
 8005b5c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005b5e:	00d2      	lsls	r2, r2, #3
 8005b60:	4906      	ldr	r1, [pc, #24]	@ (8005b7c <HAL_RCC_OscConfig+0x7ac>)
 8005b62:	4313      	orrs	r3, r2
 8005b64:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8005b66:	4b05      	ldr	r3, [pc, #20]	@ (8005b7c <HAL_RCC_OscConfig+0x7ac>)
 8005b68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b6a:	4a04      	ldr	r2, [pc, #16]	@ (8005b7c <HAL_RCC_OscConfig+0x7ac>)
 8005b6c:	f043 0301 	orr.w	r3, r3, #1
 8005b70:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005b72:	2300      	movs	r3, #0
}
 8005b74:	4618      	mov	r0, r3
 8005b76:	3730      	adds	r7, #48	@ 0x30
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bd80      	pop	{r7, pc}
 8005b7c:	58024400 	.word	0x58024400
 8005b80:	ffff0007 	.word	0xffff0007

08005b84 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b086      	sub	sp, #24
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
 8005b8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d101      	bne.n	8005b98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	e19c      	b.n	8005ed2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005b98:	4b8a      	ldr	r3, [pc, #552]	@ (8005dc4 <HAL_RCC_ClockConfig+0x240>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f003 030f 	and.w	r3, r3, #15
 8005ba0:	683a      	ldr	r2, [r7, #0]
 8005ba2:	429a      	cmp	r2, r3
 8005ba4:	d910      	bls.n	8005bc8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ba6:	4b87      	ldr	r3, [pc, #540]	@ (8005dc4 <HAL_RCC_ClockConfig+0x240>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f023 020f 	bic.w	r2, r3, #15
 8005bae:	4985      	ldr	r1, [pc, #532]	@ (8005dc4 <HAL_RCC_ClockConfig+0x240>)
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bb6:	4b83      	ldr	r3, [pc, #524]	@ (8005dc4 <HAL_RCC_ClockConfig+0x240>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f003 030f 	and.w	r3, r3, #15
 8005bbe:	683a      	ldr	r2, [r7, #0]
 8005bc0:	429a      	cmp	r2, r3
 8005bc2:	d001      	beq.n	8005bc8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	e184      	b.n	8005ed2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f003 0304 	and.w	r3, r3, #4
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d010      	beq.n	8005bf6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	691a      	ldr	r2, [r3, #16]
 8005bd8:	4b7b      	ldr	r3, [pc, #492]	@ (8005dc8 <HAL_RCC_ClockConfig+0x244>)
 8005bda:	699b      	ldr	r3, [r3, #24]
 8005bdc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005be0:	429a      	cmp	r2, r3
 8005be2:	d908      	bls.n	8005bf6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005be4:	4b78      	ldr	r3, [pc, #480]	@ (8005dc8 <HAL_RCC_ClockConfig+0x244>)
 8005be6:	699b      	ldr	r3, [r3, #24]
 8005be8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	691b      	ldr	r3, [r3, #16]
 8005bf0:	4975      	ldr	r1, [pc, #468]	@ (8005dc8 <HAL_RCC_ClockConfig+0x244>)
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f003 0308 	and.w	r3, r3, #8
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d010      	beq.n	8005c24 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	695a      	ldr	r2, [r3, #20]
 8005c06:	4b70      	ldr	r3, [pc, #448]	@ (8005dc8 <HAL_RCC_ClockConfig+0x244>)
 8005c08:	69db      	ldr	r3, [r3, #28]
 8005c0a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005c0e:	429a      	cmp	r2, r3
 8005c10:	d908      	bls.n	8005c24 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005c12:	4b6d      	ldr	r3, [pc, #436]	@ (8005dc8 <HAL_RCC_ClockConfig+0x244>)
 8005c14:	69db      	ldr	r3, [r3, #28]
 8005c16:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	695b      	ldr	r3, [r3, #20]
 8005c1e:	496a      	ldr	r1, [pc, #424]	@ (8005dc8 <HAL_RCC_ClockConfig+0x244>)
 8005c20:	4313      	orrs	r3, r2
 8005c22:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f003 0310 	and.w	r3, r3, #16
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d010      	beq.n	8005c52 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	699a      	ldr	r2, [r3, #24]
 8005c34:	4b64      	ldr	r3, [pc, #400]	@ (8005dc8 <HAL_RCC_ClockConfig+0x244>)
 8005c36:	69db      	ldr	r3, [r3, #28]
 8005c38:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005c3c:	429a      	cmp	r2, r3
 8005c3e:	d908      	bls.n	8005c52 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005c40:	4b61      	ldr	r3, [pc, #388]	@ (8005dc8 <HAL_RCC_ClockConfig+0x244>)
 8005c42:	69db      	ldr	r3, [r3, #28]
 8005c44:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	699b      	ldr	r3, [r3, #24]
 8005c4c:	495e      	ldr	r1, [pc, #376]	@ (8005dc8 <HAL_RCC_ClockConfig+0x244>)
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f003 0320 	and.w	r3, r3, #32
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d010      	beq.n	8005c80 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	69da      	ldr	r2, [r3, #28]
 8005c62:	4b59      	ldr	r3, [pc, #356]	@ (8005dc8 <HAL_RCC_ClockConfig+0x244>)
 8005c64:	6a1b      	ldr	r3, [r3, #32]
 8005c66:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005c6a:	429a      	cmp	r2, r3
 8005c6c:	d908      	bls.n	8005c80 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005c6e:	4b56      	ldr	r3, [pc, #344]	@ (8005dc8 <HAL_RCC_ClockConfig+0x244>)
 8005c70:	6a1b      	ldr	r3, [r3, #32]
 8005c72:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	69db      	ldr	r3, [r3, #28]
 8005c7a:	4953      	ldr	r1, [pc, #332]	@ (8005dc8 <HAL_RCC_ClockConfig+0x244>)
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f003 0302 	and.w	r3, r3, #2
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d010      	beq.n	8005cae <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	68da      	ldr	r2, [r3, #12]
 8005c90:	4b4d      	ldr	r3, [pc, #308]	@ (8005dc8 <HAL_RCC_ClockConfig+0x244>)
 8005c92:	699b      	ldr	r3, [r3, #24]
 8005c94:	f003 030f 	and.w	r3, r3, #15
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d908      	bls.n	8005cae <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c9c:	4b4a      	ldr	r3, [pc, #296]	@ (8005dc8 <HAL_RCC_ClockConfig+0x244>)
 8005c9e:	699b      	ldr	r3, [r3, #24]
 8005ca0:	f023 020f 	bic.w	r2, r3, #15
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	68db      	ldr	r3, [r3, #12]
 8005ca8:	4947      	ldr	r1, [pc, #284]	@ (8005dc8 <HAL_RCC_ClockConfig+0x244>)
 8005caa:	4313      	orrs	r3, r2
 8005cac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f003 0301 	and.w	r3, r3, #1
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d055      	beq.n	8005d66 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005cba:	4b43      	ldr	r3, [pc, #268]	@ (8005dc8 <HAL_RCC_ClockConfig+0x244>)
 8005cbc:	699b      	ldr	r3, [r3, #24]
 8005cbe:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	689b      	ldr	r3, [r3, #8]
 8005cc6:	4940      	ldr	r1, [pc, #256]	@ (8005dc8 <HAL_RCC_ClockConfig+0x244>)
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	2b02      	cmp	r3, #2
 8005cd2:	d107      	bne.n	8005ce4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005cd4:	4b3c      	ldr	r3, [pc, #240]	@ (8005dc8 <HAL_RCC_ClockConfig+0x244>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d121      	bne.n	8005d24 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e0f6      	b.n	8005ed2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	2b03      	cmp	r3, #3
 8005cea:	d107      	bne.n	8005cfc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005cec:	4b36      	ldr	r3, [pc, #216]	@ (8005dc8 <HAL_RCC_ClockConfig+0x244>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d115      	bne.n	8005d24 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	e0ea      	b.n	8005ed2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d107      	bne.n	8005d14 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005d04:	4b30      	ldr	r3, [pc, #192]	@ (8005dc8 <HAL_RCC_ClockConfig+0x244>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d109      	bne.n	8005d24 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005d10:	2301      	movs	r3, #1
 8005d12:	e0de      	b.n	8005ed2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005d14:	4b2c      	ldr	r3, [pc, #176]	@ (8005dc8 <HAL_RCC_ClockConfig+0x244>)
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f003 0304 	and.w	r3, r3, #4
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d101      	bne.n	8005d24 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005d20:	2301      	movs	r3, #1
 8005d22:	e0d6      	b.n	8005ed2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005d24:	4b28      	ldr	r3, [pc, #160]	@ (8005dc8 <HAL_RCC_ClockConfig+0x244>)
 8005d26:	691b      	ldr	r3, [r3, #16]
 8005d28:	f023 0207 	bic.w	r2, r3, #7
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	4925      	ldr	r1, [pc, #148]	@ (8005dc8 <HAL_RCC_ClockConfig+0x244>)
 8005d32:	4313      	orrs	r3, r2
 8005d34:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d36:	f7fd f863 	bl	8002e00 <HAL_GetTick>
 8005d3a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d3c:	e00a      	b.n	8005d54 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d3e:	f7fd f85f 	bl	8002e00 <HAL_GetTick>
 8005d42:	4602      	mov	r2, r0
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	1ad3      	subs	r3, r2, r3
 8005d48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d901      	bls.n	8005d54 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8005d50:	2303      	movs	r3, #3
 8005d52:	e0be      	b.n	8005ed2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d54:	4b1c      	ldr	r3, [pc, #112]	@ (8005dc8 <HAL_RCC_ClockConfig+0x244>)
 8005d56:	691b      	ldr	r3, [r3, #16]
 8005d58:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	00db      	lsls	r3, r3, #3
 8005d62:	429a      	cmp	r2, r3
 8005d64:	d1eb      	bne.n	8005d3e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f003 0302 	and.w	r3, r3, #2
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d010      	beq.n	8005d94 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	68da      	ldr	r2, [r3, #12]
 8005d76:	4b14      	ldr	r3, [pc, #80]	@ (8005dc8 <HAL_RCC_ClockConfig+0x244>)
 8005d78:	699b      	ldr	r3, [r3, #24]
 8005d7a:	f003 030f 	and.w	r3, r3, #15
 8005d7e:	429a      	cmp	r2, r3
 8005d80:	d208      	bcs.n	8005d94 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d82:	4b11      	ldr	r3, [pc, #68]	@ (8005dc8 <HAL_RCC_ClockConfig+0x244>)
 8005d84:	699b      	ldr	r3, [r3, #24]
 8005d86:	f023 020f 	bic.w	r2, r3, #15
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	68db      	ldr	r3, [r3, #12]
 8005d8e:	490e      	ldr	r1, [pc, #56]	@ (8005dc8 <HAL_RCC_ClockConfig+0x244>)
 8005d90:	4313      	orrs	r3, r2
 8005d92:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005d94:	4b0b      	ldr	r3, [pc, #44]	@ (8005dc4 <HAL_RCC_ClockConfig+0x240>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f003 030f 	and.w	r3, r3, #15
 8005d9c:	683a      	ldr	r2, [r7, #0]
 8005d9e:	429a      	cmp	r2, r3
 8005da0:	d214      	bcs.n	8005dcc <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005da2:	4b08      	ldr	r3, [pc, #32]	@ (8005dc4 <HAL_RCC_ClockConfig+0x240>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f023 020f 	bic.w	r2, r3, #15
 8005daa:	4906      	ldr	r1, [pc, #24]	@ (8005dc4 <HAL_RCC_ClockConfig+0x240>)
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	4313      	orrs	r3, r2
 8005db0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005db2:	4b04      	ldr	r3, [pc, #16]	@ (8005dc4 <HAL_RCC_ClockConfig+0x240>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f003 030f 	and.w	r3, r3, #15
 8005dba:	683a      	ldr	r2, [r7, #0]
 8005dbc:	429a      	cmp	r2, r3
 8005dbe:	d005      	beq.n	8005dcc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	e086      	b.n	8005ed2 <HAL_RCC_ClockConfig+0x34e>
 8005dc4:	52002000 	.word	0x52002000
 8005dc8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f003 0304 	and.w	r3, r3, #4
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d010      	beq.n	8005dfa <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	691a      	ldr	r2, [r3, #16]
 8005ddc:	4b3f      	ldr	r3, [pc, #252]	@ (8005edc <HAL_RCC_ClockConfig+0x358>)
 8005dde:	699b      	ldr	r3, [r3, #24]
 8005de0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005de4:	429a      	cmp	r2, r3
 8005de6:	d208      	bcs.n	8005dfa <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005de8:	4b3c      	ldr	r3, [pc, #240]	@ (8005edc <HAL_RCC_ClockConfig+0x358>)
 8005dea:	699b      	ldr	r3, [r3, #24]
 8005dec:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	691b      	ldr	r3, [r3, #16]
 8005df4:	4939      	ldr	r1, [pc, #228]	@ (8005edc <HAL_RCC_ClockConfig+0x358>)
 8005df6:	4313      	orrs	r3, r2
 8005df8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f003 0308 	and.w	r3, r3, #8
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d010      	beq.n	8005e28 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	695a      	ldr	r2, [r3, #20]
 8005e0a:	4b34      	ldr	r3, [pc, #208]	@ (8005edc <HAL_RCC_ClockConfig+0x358>)
 8005e0c:	69db      	ldr	r3, [r3, #28]
 8005e0e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005e12:	429a      	cmp	r2, r3
 8005e14:	d208      	bcs.n	8005e28 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005e16:	4b31      	ldr	r3, [pc, #196]	@ (8005edc <HAL_RCC_ClockConfig+0x358>)
 8005e18:	69db      	ldr	r3, [r3, #28]
 8005e1a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	695b      	ldr	r3, [r3, #20]
 8005e22:	492e      	ldr	r1, [pc, #184]	@ (8005edc <HAL_RCC_ClockConfig+0x358>)
 8005e24:	4313      	orrs	r3, r2
 8005e26:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f003 0310 	and.w	r3, r3, #16
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d010      	beq.n	8005e56 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	699a      	ldr	r2, [r3, #24]
 8005e38:	4b28      	ldr	r3, [pc, #160]	@ (8005edc <HAL_RCC_ClockConfig+0x358>)
 8005e3a:	69db      	ldr	r3, [r3, #28]
 8005e3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d208      	bcs.n	8005e56 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005e44:	4b25      	ldr	r3, [pc, #148]	@ (8005edc <HAL_RCC_ClockConfig+0x358>)
 8005e46:	69db      	ldr	r3, [r3, #28]
 8005e48:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	699b      	ldr	r3, [r3, #24]
 8005e50:	4922      	ldr	r1, [pc, #136]	@ (8005edc <HAL_RCC_ClockConfig+0x358>)
 8005e52:	4313      	orrs	r3, r2
 8005e54:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f003 0320 	and.w	r3, r3, #32
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d010      	beq.n	8005e84 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	69da      	ldr	r2, [r3, #28]
 8005e66:	4b1d      	ldr	r3, [pc, #116]	@ (8005edc <HAL_RCC_ClockConfig+0x358>)
 8005e68:	6a1b      	ldr	r3, [r3, #32]
 8005e6a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005e6e:	429a      	cmp	r2, r3
 8005e70:	d208      	bcs.n	8005e84 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005e72:	4b1a      	ldr	r3, [pc, #104]	@ (8005edc <HAL_RCC_ClockConfig+0x358>)
 8005e74:	6a1b      	ldr	r3, [r3, #32]
 8005e76:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	69db      	ldr	r3, [r3, #28]
 8005e7e:	4917      	ldr	r1, [pc, #92]	@ (8005edc <HAL_RCC_ClockConfig+0x358>)
 8005e80:	4313      	orrs	r3, r2
 8005e82:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005e84:	f000 f834 	bl	8005ef0 <HAL_RCC_GetSysClockFreq>
 8005e88:	4602      	mov	r2, r0
 8005e8a:	4b14      	ldr	r3, [pc, #80]	@ (8005edc <HAL_RCC_ClockConfig+0x358>)
 8005e8c:	699b      	ldr	r3, [r3, #24]
 8005e8e:	0a1b      	lsrs	r3, r3, #8
 8005e90:	f003 030f 	and.w	r3, r3, #15
 8005e94:	4912      	ldr	r1, [pc, #72]	@ (8005ee0 <HAL_RCC_ClockConfig+0x35c>)
 8005e96:	5ccb      	ldrb	r3, [r1, r3]
 8005e98:	f003 031f 	and.w	r3, r3, #31
 8005e9c:	fa22 f303 	lsr.w	r3, r2, r3
 8005ea0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005ea2:	4b0e      	ldr	r3, [pc, #56]	@ (8005edc <HAL_RCC_ClockConfig+0x358>)
 8005ea4:	699b      	ldr	r3, [r3, #24]
 8005ea6:	f003 030f 	and.w	r3, r3, #15
 8005eaa:	4a0d      	ldr	r2, [pc, #52]	@ (8005ee0 <HAL_RCC_ClockConfig+0x35c>)
 8005eac:	5cd3      	ldrb	r3, [r2, r3]
 8005eae:	f003 031f 	and.w	r3, r3, #31
 8005eb2:	693a      	ldr	r2, [r7, #16]
 8005eb4:	fa22 f303 	lsr.w	r3, r2, r3
 8005eb8:	4a0a      	ldr	r2, [pc, #40]	@ (8005ee4 <HAL_RCC_ClockConfig+0x360>)
 8005eba:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005ebc:	4a0a      	ldr	r2, [pc, #40]	@ (8005ee8 <HAL_RCC_ClockConfig+0x364>)
 8005ebe:	693b      	ldr	r3, [r7, #16]
 8005ec0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8005ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8005eec <HAL_RCC_ClockConfig+0x368>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f7fc ff50 	bl	8002d6c <HAL_InitTick>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005ed0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	3718      	adds	r7, #24
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}
 8005eda:	bf00      	nop
 8005edc:	58024400 	.word	0x58024400
 8005ee0:	08013304 	.word	0x08013304
 8005ee4:	2400002c 	.word	0x2400002c
 8005ee8:	24000028 	.word	0x24000028
 8005eec:	24000060 	.word	0x24000060

08005ef0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b089      	sub	sp, #36	@ 0x24
 8005ef4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005ef6:	4bb3      	ldr	r3, [pc, #716]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ef8:	691b      	ldr	r3, [r3, #16]
 8005efa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005efe:	2b18      	cmp	r3, #24
 8005f00:	f200 8155 	bhi.w	80061ae <HAL_RCC_GetSysClockFreq+0x2be>
 8005f04:	a201      	add	r2, pc, #4	@ (adr r2, 8005f0c <HAL_RCC_GetSysClockFreq+0x1c>)
 8005f06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f0a:	bf00      	nop
 8005f0c:	08005f71 	.word	0x08005f71
 8005f10:	080061af 	.word	0x080061af
 8005f14:	080061af 	.word	0x080061af
 8005f18:	080061af 	.word	0x080061af
 8005f1c:	080061af 	.word	0x080061af
 8005f20:	080061af 	.word	0x080061af
 8005f24:	080061af 	.word	0x080061af
 8005f28:	080061af 	.word	0x080061af
 8005f2c:	08005f97 	.word	0x08005f97
 8005f30:	080061af 	.word	0x080061af
 8005f34:	080061af 	.word	0x080061af
 8005f38:	080061af 	.word	0x080061af
 8005f3c:	080061af 	.word	0x080061af
 8005f40:	080061af 	.word	0x080061af
 8005f44:	080061af 	.word	0x080061af
 8005f48:	080061af 	.word	0x080061af
 8005f4c:	08005f9d 	.word	0x08005f9d
 8005f50:	080061af 	.word	0x080061af
 8005f54:	080061af 	.word	0x080061af
 8005f58:	080061af 	.word	0x080061af
 8005f5c:	080061af 	.word	0x080061af
 8005f60:	080061af 	.word	0x080061af
 8005f64:	080061af 	.word	0x080061af
 8005f68:	080061af 	.word	0x080061af
 8005f6c:	08005fa3 	.word	0x08005fa3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005f70:	4b94      	ldr	r3, [pc, #592]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f003 0320 	and.w	r3, r3, #32
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d009      	beq.n	8005f90 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005f7c:	4b91      	ldr	r3, [pc, #580]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	08db      	lsrs	r3, r3, #3
 8005f82:	f003 0303 	and.w	r3, r3, #3
 8005f86:	4a90      	ldr	r2, [pc, #576]	@ (80061c8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005f88:	fa22 f303 	lsr.w	r3, r2, r3
 8005f8c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8005f8e:	e111      	b.n	80061b4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005f90:	4b8d      	ldr	r3, [pc, #564]	@ (80061c8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005f92:	61bb      	str	r3, [r7, #24]
      break;
 8005f94:	e10e      	b.n	80061b4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8005f96:	4b8d      	ldr	r3, [pc, #564]	@ (80061cc <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005f98:	61bb      	str	r3, [r7, #24]
      break;
 8005f9a:	e10b      	b.n	80061b4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8005f9c:	4b8c      	ldr	r3, [pc, #560]	@ (80061d0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005f9e:	61bb      	str	r3, [r7, #24]
      break;
 8005fa0:	e108      	b.n	80061b4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005fa2:	4b88      	ldr	r3, [pc, #544]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005fa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fa6:	f003 0303 	and.w	r3, r3, #3
 8005faa:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005fac:	4b85      	ldr	r3, [pc, #532]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fb0:	091b      	lsrs	r3, r3, #4
 8005fb2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005fb6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005fb8:	4b82      	ldr	r3, [pc, #520]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fbc:	f003 0301 	and.w	r3, r3, #1
 8005fc0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005fc2:	4b80      	ldr	r3, [pc, #512]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005fc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fc6:	08db      	lsrs	r3, r3, #3
 8005fc8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005fcc:	68fa      	ldr	r2, [r7, #12]
 8005fce:	fb02 f303 	mul.w	r3, r2, r3
 8005fd2:	ee07 3a90 	vmov	s15, r3
 8005fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fda:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	f000 80e1 	beq.w	80061a8 <HAL_RCC_GetSysClockFreq+0x2b8>
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	2b02      	cmp	r3, #2
 8005fea:	f000 8083 	beq.w	80060f4 <HAL_RCC_GetSysClockFreq+0x204>
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	2b02      	cmp	r3, #2
 8005ff2:	f200 80a1 	bhi.w	8006138 <HAL_RCC_GetSysClockFreq+0x248>
 8005ff6:	697b      	ldr	r3, [r7, #20]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d003      	beq.n	8006004 <HAL_RCC_GetSysClockFreq+0x114>
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	2b01      	cmp	r3, #1
 8006000:	d056      	beq.n	80060b0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006002:	e099      	b.n	8006138 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006004:	4b6f      	ldr	r3, [pc, #444]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f003 0320 	and.w	r3, r3, #32
 800600c:	2b00      	cmp	r3, #0
 800600e:	d02d      	beq.n	800606c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006010:	4b6c      	ldr	r3, [pc, #432]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	08db      	lsrs	r3, r3, #3
 8006016:	f003 0303 	and.w	r3, r3, #3
 800601a:	4a6b      	ldr	r2, [pc, #428]	@ (80061c8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800601c:	fa22 f303 	lsr.w	r3, r2, r3
 8006020:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	ee07 3a90 	vmov	s15, r3
 8006028:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800602c:	693b      	ldr	r3, [r7, #16]
 800602e:	ee07 3a90 	vmov	s15, r3
 8006032:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006036:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800603a:	4b62      	ldr	r3, [pc, #392]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800603c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800603e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006042:	ee07 3a90 	vmov	s15, r3
 8006046:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800604a:	ed97 6a02 	vldr	s12, [r7, #8]
 800604e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80061d4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006052:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006056:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800605a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800605e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006062:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006066:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800606a:	e087      	b.n	800617c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	ee07 3a90 	vmov	s15, r3
 8006072:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006076:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80061d8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800607a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800607e:	4b51      	ldr	r3, [pc, #324]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006082:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006086:	ee07 3a90 	vmov	s15, r3
 800608a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800608e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006092:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80061d4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006096:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800609a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800609e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80060a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80060a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060aa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80060ae:	e065      	b.n	800617c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80060b0:	693b      	ldr	r3, [r7, #16]
 80060b2:	ee07 3a90 	vmov	s15, r3
 80060b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060ba:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80061dc <HAL_RCC_GetSysClockFreq+0x2ec>
 80060be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060c2:	4b40      	ldr	r3, [pc, #256]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80060c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060ca:	ee07 3a90 	vmov	s15, r3
 80060ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80060d6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80061d4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80060da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80060de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80060e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80060e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80060ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060ee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80060f2:	e043      	b.n	800617c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80060f4:	693b      	ldr	r3, [r7, #16]
 80060f6:	ee07 3a90 	vmov	s15, r3
 80060fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060fe:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80061e0 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006102:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006106:	4b2f      	ldr	r3, [pc, #188]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800610a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800610e:	ee07 3a90 	vmov	s15, r3
 8006112:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006116:	ed97 6a02 	vldr	s12, [r7, #8]
 800611a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80061d4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800611e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006122:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006126:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800612a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800612e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006132:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006136:	e021      	b.n	800617c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	ee07 3a90 	vmov	s15, r3
 800613e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006142:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80061dc <HAL_RCC_GetSysClockFreq+0x2ec>
 8006146:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800614a:	4b1e      	ldr	r3, [pc, #120]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800614c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800614e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006152:	ee07 3a90 	vmov	s15, r3
 8006156:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800615a:	ed97 6a02 	vldr	s12, [r7, #8]
 800615e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80061d4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006162:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006166:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800616a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800616e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006172:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006176:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800617a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800617c:	4b11      	ldr	r3, [pc, #68]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800617e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006180:	0a5b      	lsrs	r3, r3, #9
 8006182:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006186:	3301      	adds	r3, #1
 8006188:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	ee07 3a90 	vmov	s15, r3
 8006190:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006194:	edd7 6a07 	vldr	s13, [r7, #28]
 8006198:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800619c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80061a0:	ee17 3a90 	vmov	r3, s15
 80061a4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80061a6:	e005      	b.n	80061b4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80061a8:	2300      	movs	r3, #0
 80061aa:	61bb      	str	r3, [r7, #24]
      break;
 80061ac:	e002      	b.n	80061b4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80061ae:	4b07      	ldr	r3, [pc, #28]	@ (80061cc <HAL_RCC_GetSysClockFreq+0x2dc>)
 80061b0:	61bb      	str	r3, [r7, #24]
      break;
 80061b2:	bf00      	nop
  }

  return sysclockfreq;
 80061b4:	69bb      	ldr	r3, [r7, #24]
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3724      	adds	r7, #36	@ 0x24
 80061ba:	46bd      	mov	sp, r7
 80061bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c0:	4770      	bx	lr
 80061c2:	bf00      	nop
 80061c4:	58024400 	.word	0x58024400
 80061c8:	03d09000 	.word	0x03d09000
 80061cc:	003d0900 	.word	0x003d0900
 80061d0:	017d7840 	.word	0x017d7840
 80061d4:	46000000 	.word	0x46000000
 80061d8:	4c742400 	.word	0x4c742400
 80061dc:	4a742400 	.word	0x4a742400
 80061e0:	4bbebc20 	.word	0x4bbebc20

080061e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b082      	sub	sp, #8
 80061e8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80061ea:	f7ff fe81 	bl	8005ef0 <HAL_RCC_GetSysClockFreq>
 80061ee:	4602      	mov	r2, r0
 80061f0:	4b10      	ldr	r3, [pc, #64]	@ (8006234 <HAL_RCC_GetHCLKFreq+0x50>)
 80061f2:	699b      	ldr	r3, [r3, #24]
 80061f4:	0a1b      	lsrs	r3, r3, #8
 80061f6:	f003 030f 	and.w	r3, r3, #15
 80061fa:	490f      	ldr	r1, [pc, #60]	@ (8006238 <HAL_RCC_GetHCLKFreq+0x54>)
 80061fc:	5ccb      	ldrb	r3, [r1, r3]
 80061fe:	f003 031f 	and.w	r3, r3, #31
 8006202:	fa22 f303 	lsr.w	r3, r2, r3
 8006206:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006208:	4b0a      	ldr	r3, [pc, #40]	@ (8006234 <HAL_RCC_GetHCLKFreq+0x50>)
 800620a:	699b      	ldr	r3, [r3, #24]
 800620c:	f003 030f 	and.w	r3, r3, #15
 8006210:	4a09      	ldr	r2, [pc, #36]	@ (8006238 <HAL_RCC_GetHCLKFreq+0x54>)
 8006212:	5cd3      	ldrb	r3, [r2, r3]
 8006214:	f003 031f 	and.w	r3, r3, #31
 8006218:	687a      	ldr	r2, [r7, #4]
 800621a:	fa22 f303 	lsr.w	r3, r2, r3
 800621e:	4a07      	ldr	r2, [pc, #28]	@ (800623c <HAL_RCC_GetHCLKFreq+0x58>)
 8006220:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006222:	4a07      	ldr	r2, [pc, #28]	@ (8006240 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006228:	4b04      	ldr	r3, [pc, #16]	@ (800623c <HAL_RCC_GetHCLKFreq+0x58>)
 800622a:	681b      	ldr	r3, [r3, #0]
}
 800622c:	4618      	mov	r0, r3
 800622e:	3708      	adds	r7, #8
 8006230:	46bd      	mov	sp, r7
 8006232:	bd80      	pop	{r7, pc}
 8006234:	58024400 	.word	0x58024400
 8006238:	08013304 	.word	0x08013304
 800623c:	2400002c 	.word	0x2400002c
 8006240:	24000028 	.word	0x24000028

08006244 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006248:	f7ff ffcc 	bl	80061e4 <HAL_RCC_GetHCLKFreq>
 800624c:	4602      	mov	r2, r0
 800624e:	4b06      	ldr	r3, [pc, #24]	@ (8006268 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006250:	69db      	ldr	r3, [r3, #28]
 8006252:	091b      	lsrs	r3, r3, #4
 8006254:	f003 0307 	and.w	r3, r3, #7
 8006258:	4904      	ldr	r1, [pc, #16]	@ (800626c <HAL_RCC_GetPCLK1Freq+0x28>)
 800625a:	5ccb      	ldrb	r3, [r1, r3]
 800625c:	f003 031f 	and.w	r3, r3, #31
 8006260:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006264:	4618      	mov	r0, r3
 8006266:	bd80      	pop	{r7, pc}
 8006268:	58024400 	.word	0x58024400
 800626c:	08013304 	.word	0x08013304

08006270 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006274:	f7ff ffb6 	bl	80061e4 <HAL_RCC_GetHCLKFreq>
 8006278:	4602      	mov	r2, r0
 800627a:	4b06      	ldr	r3, [pc, #24]	@ (8006294 <HAL_RCC_GetPCLK2Freq+0x24>)
 800627c:	69db      	ldr	r3, [r3, #28]
 800627e:	0a1b      	lsrs	r3, r3, #8
 8006280:	f003 0307 	and.w	r3, r3, #7
 8006284:	4904      	ldr	r1, [pc, #16]	@ (8006298 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006286:	5ccb      	ldrb	r3, [r1, r3]
 8006288:	f003 031f 	and.w	r3, r3, #31
 800628c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006290:	4618      	mov	r0, r3
 8006292:	bd80      	pop	{r7, pc}
 8006294:	58024400 	.word	0x58024400
 8006298:	08013304 	.word	0x08013304

0800629c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800629c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80062a0:	b0c6      	sub	sp, #280	@ 0x118
 80062a2:	af00      	add	r7, sp, #0
 80062a4:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80062a8:	2300      	movs	r3, #0
 80062aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80062ae:	2300      	movs	r3, #0
 80062b0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80062b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062bc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80062c0:	2500      	movs	r5, #0
 80062c2:	ea54 0305 	orrs.w	r3, r4, r5
 80062c6:	d049      	beq.n	800635c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80062c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80062ce:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80062d2:	d02f      	beq.n	8006334 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80062d4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80062d8:	d828      	bhi.n	800632c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80062da:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80062de:	d01a      	beq.n	8006316 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80062e0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80062e4:	d822      	bhi.n	800632c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d003      	beq.n	80062f2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80062ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80062ee:	d007      	beq.n	8006300 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80062f0:	e01c      	b.n	800632c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80062f2:	4bab      	ldr	r3, [pc, #684]	@ (80065a0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80062f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062f6:	4aaa      	ldr	r2, [pc, #680]	@ (80065a0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80062f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80062fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80062fe:	e01a      	b.n	8006336 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006300:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006304:	3308      	adds	r3, #8
 8006306:	2102      	movs	r1, #2
 8006308:	4618      	mov	r0, r3
 800630a:	f001 fc25 	bl	8007b58 <RCCEx_PLL2_Config>
 800630e:	4603      	mov	r3, r0
 8006310:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006314:	e00f      	b.n	8006336 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006316:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800631a:	3328      	adds	r3, #40	@ 0x28
 800631c:	2102      	movs	r1, #2
 800631e:	4618      	mov	r0, r3
 8006320:	f001 fccc 	bl	8007cbc <RCCEx_PLL3_Config>
 8006324:	4603      	mov	r3, r0
 8006326:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800632a:	e004      	b.n	8006336 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800632c:	2301      	movs	r3, #1
 800632e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006332:	e000      	b.n	8006336 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006334:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006336:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800633a:	2b00      	cmp	r3, #0
 800633c:	d10a      	bne.n	8006354 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800633e:	4b98      	ldr	r3, [pc, #608]	@ (80065a0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006340:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006342:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006346:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800634a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800634c:	4a94      	ldr	r2, [pc, #592]	@ (80065a0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800634e:	430b      	orrs	r3, r1
 8006350:	6513      	str	r3, [r2, #80]	@ 0x50
 8006352:	e003      	b.n	800635c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006354:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006358:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800635c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006364:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8006368:	f04f 0900 	mov.w	r9, #0
 800636c:	ea58 0309 	orrs.w	r3, r8, r9
 8006370:	d047      	beq.n	8006402 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006372:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006376:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006378:	2b04      	cmp	r3, #4
 800637a:	d82a      	bhi.n	80063d2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800637c:	a201      	add	r2, pc, #4	@ (adr r2, 8006384 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800637e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006382:	bf00      	nop
 8006384:	08006399 	.word	0x08006399
 8006388:	080063a7 	.word	0x080063a7
 800638c:	080063bd 	.word	0x080063bd
 8006390:	080063db 	.word	0x080063db
 8006394:	080063db 	.word	0x080063db
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006398:	4b81      	ldr	r3, [pc, #516]	@ (80065a0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800639a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800639c:	4a80      	ldr	r2, [pc, #512]	@ (80065a0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800639e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80063a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80063a4:	e01a      	b.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80063a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063aa:	3308      	adds	r3, #8
 80063ac:	2100      	movs	r1, #0
 80063ae:	4618      	mov	r0, r3
 80063b0:	f001 fbd2 	bl	8007b58 <RCCEx_PLL2_Config>
 80063b4:	4603      	mov	r3, r0
 80063b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80063ba:	e00f      	b.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80063bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063c0:	3328      	adds	r3, #40	@ 0x28
 80063c2:	2100      	movs	r1, #0
 80063c4:	4618      	mov	r0, r3
 80063c6:	f001 fc79 	bl	8007cbc <RCCEx_PLL3_Config>
 80063ca:	4603      	mov	r3, r0
 80063cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80063d0:	e004      	b.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80063d2:	2301      	movs	r3, #1
 80063d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80063d8:	e000      	b.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80063da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80063dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d10a      	bne.n	80063fa <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80063e4:	4b6e      	ldr	r3, [pc, #440]	@ (80065a0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80063e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063e8:	f023 0107 	bic.w	r1, r3, #7
 80063ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063f2:	4a6b      	ldr	r2, [pc, #428]	@ (80065a0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80063f4:	430b      	orrs	r3, r1
 80063f6:	6513      	str	r3, [r2, #80]	@ 0x50
 80063f8:	e003      	b.n	8006402 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80063fe:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006402:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800640a:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800640e:	f04f 0b00 	mov.w	fp, #0
 8006412:	ea5a 030b 	orrs.w	r3, sl, fp
 8006416:	d05b      	beq.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8006418:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800641c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006420:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006424:	d03b      	beq.n	800649e <HAL_RCCEx_PeriphCLKConfig+0x202>
 8006426:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800642a:	d834      	bhi.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800642c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006430:	d037      	beq.n	80064a2 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8006432:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006436:	d82e      	bhi.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006438:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800643c:	d033      	beq.n	80064a6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800643e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006442:	d828      	bhi.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006444:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006448:	d01a      	beq.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800644a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800644e:	d822      	bhi.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006450:	2b00      	cmp	r3, #0
 8006452:	d003      	beq.n	800645c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8006454:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006458:	d007      	beq.n	800646a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800645a:	e01c      	b.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800645c:	4b50      	ldr	r3, [pc, #320]	@ (80065a0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800645e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006460:	4a4f      	ldr	r2, [pc, #316]	@ (80065a0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006462:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006466:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006468:	e01e      	b.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800646a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800646e:	3308      	adds	r3, #8
 8006470:	2100      	movs	r1, #0
 8006472:	4618      	mov	r0, r3
 8006474:	f001 fb70 	bl	8007b58 <RCCEx_PLL2_Config>
 8006478:	4603      	mov	r3, r0
 800647a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800647e:	e013      	b.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006480:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006484:	3328      	adds	r3, #40	@ 0x28
 8006486:	2100      	movs	r1, #0
 8006488:	4618      	mov	r0, r3
 800648a:	f001 fc17 	bl	8007cbc <RCCEx_PLL3_Config>
 800648e:	4603      	mov	r3, r0
 8006490:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006494:	e008      	b.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800649c:	e004      	b.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800649e:	bf00      	nop
 80064a0:	e002      	b.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80064a2:	bf00      	nop
 80064a4:	e000      	b.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80064a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80064a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d10b      	bne.n	80064c8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80064b0:	4b3b      	ldr	r3, [pc, #236]	@ (80065a0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80064b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064b4:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80064b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064bc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80064c0:	4a37      	ldr	r2, [pc, #220]	@ (80065a0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80064c2:	430b      	orrs	r3, r1
 80064c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80064c6:	e003      	b.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80064cc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80064d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064d8:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80064dc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80064e0:	2300      	movs	r3, #0
 80064e2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80064e6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80064ea:	460b      	mov	r3, r1
 80064ec:	4313      	orrs	r3, r2
 80064ee:	d05d      	beq.n	80065ac <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80064f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064f4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80064f8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80064fc:	d03b      	beq.n	8006576 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80064fe:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006502:	d834      	bhi.n	800656e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006504:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006508:	d037      	beq.n	800657a <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800650a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800650e:	d82e      	bhi.n	800656e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006510:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006514:	d033      	beq.n	800657e <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8006516:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800651a:	d828      	bhi.n	800656e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800651c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006520:	d01a      	beq.n	8006558 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8006522:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006526:	d822      	bhi.n	800656e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006528:	2b00      	cmp	r3, #0
 800652a:	d003      	beq.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800652c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006530:	d007      	beq.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8006532:	e01c      	b.n	800656e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006534:	4b1a      	ldr	r3, [pc, #104]	@ (80065a0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006538:	4a19      	ldr	r2, [pc, #100]	@ (80065a0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800653a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800653e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006540:	e01e      	b.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006542:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006546:	3308      	adds	r3, #8
 8006548:	2100      	movs	r1, #0
 800654a:	4618      	mov	r0, r3
 800654c:	f001 fb04 	bl	8007b58 <RCCEx_PLL2_Config>
 8006550:	4603      	mov	r3, r0
 8006552:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006556:	e013      	b.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006558:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800655c:	3328      	adds	r3, #40	@ 0x28
 800655e:	2100      	movs	r1, #0
 8006560:	4618      	mov	r0, r3
 8006562:	f001 fbab 	bl	8007cbc <RCCEx_PLL3_Config>
 8006566:	4603      	mov	r3, r0
 8006568:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800656c:	e008      	b.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800656e:	2301      	movs	r3, #1
 8006570:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006574:	e004      	b.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006576:	bf00      	nop
 8006578:	e002      	b.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800657a:	bf00      	nop
 800657c:	e000      	b.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800657e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006580:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006584:	2b00      	cmp	r3, #0
 8006586:	d10d      	bne.n	80065a4 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006588:	4b05      	ldr	r3, [pc, #20]	@ (80065a0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800658a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800658c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006590:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006594:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006598:	4a01      	ldr	r2, [pc, #4]	@ (80065a0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800659a:	430b      	orrs	r3, r1
 800659c:	6593      	str	r3, [r2, #88]	@ 0x58
 800659e:	e005      	b.n	80065ac <HAL_RCCEx_PeriphCLKConfig+0x310>
 80065a0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80065a8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80065ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065b4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80065b8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80065bc:	2300      	movs	r3, #0
 80065be:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80065c2:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80065c6:	460b      	mov	r3, r1
 80065c8:	4313      	orrs	r3, r2
 80065ca:	d03a      	beq.n	8006642 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80065cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065d2:	2b30      	cmp	r3, #48	@ 0x30
 80065d4:	d01f      	beq.n	8006616 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 80065d6:	2b30      	cmp	r3, #48	@ 0x30
 80065d8:	d819      	bhi.n	800660e <HAL_RCCEx_PeriphCLKConfig+0x372>
 80065da:	2b20      	cmp	r3, #32
 80065dc:	d00c      	beq.n	80065f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80065de:	2b20      	cmp	r3, #32
 80065e0:	d815      	bhi.n	800660e <HAL_RCCEx_PeriphCLKConfig+0x372>
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d019      	beq.n	800661a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80065e6:	2b10      	cmp	r3, #16
 80065e8:	d111      	bne.n	800660e <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80065ea:	4baa      	ldr	r3, [pc, #680]	@ (8006894 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80065ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065ee:	4aa9      	ldr	r2, [pc, #676]	@ (8006894 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80065f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80065f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80065f6:	e011      	b.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80065f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065fc:	3308      	adds	r3, #8
 80065fe:	2102      	movs	r1, #2
 8006600:	4618      	mov	r0, r3
 8006602:	f001 faa9 	bl	8007b58 <RCCEx_PLL2_Config>
 8006606:	4603      	mov	r3, r0
 8006608:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800660c:	e006      	b.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800660e:	2301      	movs	r3, #1
 8006610:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006614:	e002      	b.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8006616:	bf00      	nop
 8006618:	e000      	b.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800661a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800661c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006620:	2b00      	cmp	r3, #0
 8006622:	d10a      	bne.n	800663a <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006624:	4b9b      	ldr	r3, [pc, #620]	@ (8006894 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006626:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006628:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800662c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006632:	4a98      	ldr	r2, [pc, #608]	@ (8006894 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006634:	430b      	orrs	r3, r1
 8006636:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006638:	e003      	b.n	8006642 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800663a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800663e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006642:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800664a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800664e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006652:	2300      	movs	r3, #0
 8006654:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006658:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800665c:	460b      	mov	r3, r1
 800665e:	4313      	orrs	r3, r2
 8006660:	d051      	beq.n	8006706 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006662:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006666:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006668:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800666c:	d035      	beq.n	80066da <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800666e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006672:	d82e      	bhi.n	80066d2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006674:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006678:	d031      	beq.n	80066de <HAL_RCCEx_PeriphCLKConfig+0x442>
 800667a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800667e:	d828      	bhi.n	80066d2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006680:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006684:	d01a      	beq.n	80066bc <HAL_RCCEx_PeriphCLKConfig+0x420>
 8006686:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800668a:	d822      	bhi.n	80066d2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800668c:	2b00      	cmp	r3, #0
 800668e:	d003      	beq.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8006690:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006694:	d007      	beq.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8006696:	e01c      	b.n	80066d2 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006698:	4b7e      	ldr	r3, [pc, #504]	@ (8006894 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800669a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800669c:	4a7d      	ldr	r2, [pc, #500]	@ (8006894 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800669e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80066a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80066a4:	e01c      	b.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80066a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066aa:	3308      	adds	r3, #8
 80066ac:	2100      	movs	r1, #0
 80066ae:	4618      	mov	r0, r3
 80066b0:	f001 fa52 	bl	8007b58 <RCCEx_PLL2_Config>
 80066b4:	4603      	mov	r3, r0
 80066b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80066ba:	e011      	b.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80066bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066c0:	3328      	adds	r3, #40	@ 0x28
 80066c2:	2100      	movs	r1, #0
 80066c4:	4618      	mov	r0, r3
 80066c6:	f001 faf9 	bl	8007cbc <RCCEx_PLL3_Config>
 80066ca:	4603      	mov	r3, r0
 80066cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80066d0:	e006      	b.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80066d8:	e002      	b.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80066da:	bf00      	nop
 80066dc:	e000      	b.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80066de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80066e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d10a      	bne.n	80066fe <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80066e8:	4b6a      	ldr	r3, [pc, #424]	@ (8006894 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80066ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066ec:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80066f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066f6:	4a67      	ldr	r2, [pc, #412]	@ (8006894 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80066f8:	430b      	orrs	r3, r1
 80066fa:	6513      	str	r3, [r2, #80]	@ 0x50
 80066fc:	e003      	b.n	8006706 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066fe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006702:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006706:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800670a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800670e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006712:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006716:	2300      	movs	r3, #0
 8006718:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800671c:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006720:	460b      	mov	r3, r1
 8006722:	4313      	orrs	r3, r2
 8006724:	d053      	beq.n	80067ce <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006726:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800672a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800672c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006730:	d033      	beq.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8006732:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006736:	d82c      	bhi.n	8006792 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006738:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800673c:	d02f      	beq.n	800679e <HAL_RCCEx_PeriphCLKConfig+0x502>
 800673e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006742:	d826      	bhi.n	8006792 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006744:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006748:	d02b      	beq.n	80067a2 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800674a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800674e:	d820      	bhi.n	8006792 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006750:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006754:	d012      	beq.n	800677c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8006756:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800675a:	d81a      	bhi.n	8006792 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800675c:	2b00      	cmp	r3, #0
 800675e:	d022      	beq.n	80067a6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8006760:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006764:	d115      	bne.n	8006792 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006766:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800676a:	3308      	adds	r3, #8
 800676c:	2101      	movs	r1, #1
 800676e:	4618      	mov	r0, r3
 8006770:	f001 f9f2 	bl	8007b58 <RCCEx_PLL2_Config>
 8006774:	4603      	mov	r3, r0
 8006776:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800677a:	e015      	b.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800677c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006780:	3328      	adds	r3, #40	@ 0x28
 8006782:	2101      	movs	r1, #1
 8006784:	4618      	mov	r0, r3
 8006786:	f001 fa99 	bl	8007cbc <RCCEx_PLL3_Config>
 800678a:	4603      	mov	r3, r0
 800678c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006790:	e00a      	b.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006792:	2301      	movs	r3, #1
 8006794:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006798:	e006      	b.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800679a:	bf00      	nop
 800679c:	e004      	b.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800679e:	bf00      	nop
 80067a0:	e002      	b.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80067a2:	bf00      	nop
 80067a4:	e000      	b.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80067a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d10a      	bne.n	80067c6 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80067b0:	4b38      	ldr	r3, [pc, #224]	@ (8006894 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80067b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067b4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80067b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067be:	4a35      	ldr	r2, [pc, #212]	@ (8006894 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80067c0:	430b      	orrs	r3, r1
 80067c2:	6513      	str	r3, [r2, #80]	@ 0x50
 80067c4:	e003      	b.n	80067ce <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067c6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80067ca:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80067ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067d6:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80067da:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80067de:	2300      	movs	r3, #0
 80067e0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80067e4:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80067e8:	460b      	mov	r3, r1
 80067ea:	4313      	orrs	r3, r2
 80067ec:	d058      	beq.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80067ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067f2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80067f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80067fa:	d033      	beq.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 80067fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006800:	d82c      	bhi.n	800685c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006802:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006806:	d02f      	beq.n	8006868 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8006808:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800680c:	d826      	bhi.n	800685c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800680e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006812:	d02b      	beq.n	800686c <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8006814:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006818:	d820      	bhi.n	800685c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800681a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800681e:	d012      	beq.n	8006846 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8006820:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006824:	d81a      	bhi.n	800685c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006826:	2b00      	cmp	r3, #0
 8006828:	d022      	beq.n	8006870 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800682a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800682e:	d115      	bne.n	800685c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006830:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006834:	3308      	adds	r3, #8
 8006836:	2101      	movs	r1, #1
 8006838:	4618      	mov	r0, r3
 800683a:	f001 f98d 	bl	8007b58 <RCCEx_PLL2_Config>
 800683e:	4603      	mov	r3, r0
 8006840:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006844:	e015      	b.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006846:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800684a:	3328      	adds	r3, #40	@ 0x28
 800684c:	2101      	movs	r1, #1
 800684e:	4618      	mov	r0, r3
 8006850:	f001 fa34 	bl	8007cbc <RCCEx_PLL3_Config>
 8006854:	4603      	mov	r3, r0
 8006856:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800685a:	e00a      	b.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800685c:	2301      	movs	r3, #1
 800685e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006862:	e006      	b.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006864:	bf00      	nop
 8006866:	e004      	b.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006868:	bf00      	nop
 800686a:	e002      	b.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800686c:	bf00      	nop
 800686e:	e000      	b.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006870:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006872:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006876:	2b00      	cmp	r3, #0
 8006878:	d10e      	bne.n	8006898 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800687a:	4b06      	ldr	r3, [pc, #24]	@ (8006894 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800687c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800687e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006882:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006886:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800688a:	4a02      	ldr	r2, [pc, #8]	@ (8006894 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800688c:	430b      	orrs	r3, r1
 800688e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006890:	e006      	b.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8006892:	bf00      	nop
 8006894:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006898:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800689c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80068a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068a8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80068ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80068b0:	2300      	movs	r3, #0
 80068b2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80068b6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80068ba:	460b      	mov	r3, r1
 80068bc:	4313      	orrs	r3, r2
 80068be:	d037      	beq.n	8006930 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80068c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80068c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80068ca:	d00e      	beq.n	80068ea <HAL_RCCEx_PeriphCLKConfig+0x64e>
 80068cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80068d0:	d816      	bhi.n	8006900 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d018      	beq.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 80068d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80068da:	d111      	bne.n	8006900 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80068dc:	4bc4      	ldr	r3, [pc, #784]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80068de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068e0:	4ac3      	ldr	r2, [pc, #780]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80068e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80068e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80068e8:	e00f      	b.n	800690a <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80068ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068ee:	3308      	adds	r3, #8
 80068f0:	2101      	movs	r1, #1
 80068f2:	4618      	mov	r0, r3
 80068f4:	f001 f930 	bl	8007b58 <RCCEx_PLL2_Config>
 80068f8:	4603      	mov	r3, r0
 80068fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80068fe:	e004      	b.n	800690a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006900:	2301      	movs	r3, #1
 8006902:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006906:	e000      	b.n	800690a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8006908:	bf00      	nop
    }

    if (ret == HAL_OK)
 800690a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800690e:	2b00      	cmp	r3, #0
 8006910:	d10a      	bne.n	8006928 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006912:	4bb7      	ldr	r3, [pc, #732]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006914:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006916:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800691a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800691e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006920:	4ab3      	ldr	r2, [pc, #716]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006922:	430b      	orrs	r3, r1
 8006924:	6513      	str	r3, [r2, #80]	@ 0x50
 8006926:	e003      	b.n	8006930 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006928:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800692c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006930:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006938:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800693c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006940:	2300      	movs	r3, #0
 8006942:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006946:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800694a:	460b      	mov	r3, r1
 800694c:	4313      	orrs	r3, r2
 800694e:	d039      	beq.n	80069c4 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006950:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006954:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006956:	2b03      	cmp	r3, #3
 8006958:	d81c      	bhi.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800695a:	a201      	add	r2, pc, #4	@ (adr r2, 8006960 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800695c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006960:	0800699d 	.word	0x0800699d
 8006964:	08006971 	.word	0x08006971
 8006968:	0800697f 	.word	0x0800697f
 800696c:	0800699d 	.word	0x0800699d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006970:	4b9f      	ldr	r3, [pc, #636]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006974:	4a9e      	ldr	r2, [pc, #632]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006976:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800697a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800697c:	e00f      	b.n	800699e <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800697e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006982:	3308      	adds	r3, #8
 8006984:	2102      	movs	r1, #2
 8006986:	4618      	mov	r0, r3
 8006988:	f001 f8e6 	bl	8007b58 <RCCEx_PLL2_Config>
 800698c:	4603      	mov	r3, r0
 800698e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006992:	e004      	b.n	800699e <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006994:	2301      	movs	r3, #1
 8006996:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800699a:	e000      	b.n	800699e <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800699c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800699e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d10a      	bne.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80069a6:	4b92      	ldr	r3, [pc, #584]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80069a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069aa:	f023 0103 	bic.w	r1, r3, #3
 80069ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069b4:	4a8e      	ldr	r2, [pc, #568]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80069b6:	430b      	orrs	r3, r1
 80069b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80069ba:	e003      	b.n	80069c4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80069c0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80069c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069cc:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80069d0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80069d4:	2300      	movs	r3, #0
 80069d6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80069da:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80069de:	460b      	mov	r3, r1
 80069e0:	4313      	orrs	r3, r2
 80069e2:	f000 8099 	beq.w	8006b18 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80069e6:	4b83      	ldr	r3, [pc, #524]	@ (8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	4a82      	ldr	r2, [pc, #520]	@ (8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80069ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80069f0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80069f2:	f7fc fa05 	bl	8002e00 <HAL_GetTick>
 80069f6:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80069fa:	e00b      	b.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80069fc:	f7fc fa00 	bl	8002e00 <HAL_GetTick>
 8006a00:	4602      	mov	r2, r0
 8006a02:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006a06:	1ad3      	subs	r3, r2, r3
 8006a08:	2b64      	cmp	r3, #100	@ 0x64
 8006a0a:	d903      	bls.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8006a0c:	2303      	movs	r3, #3
 8006a0e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006a12:	e005      	b.n	8006a20 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006a14:	4b77      	ldr	r3, [pc, #476]	@ (8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d0ed      	beq.n	80069fc <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8006a20:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d173      	bne.n	8006b10 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006a28:	4b71      	ldr	r3, [pc, #452]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006a2a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006a2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a30:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006a34:	4053      	eors	r3, r2
 8006a36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d015      	beq.n	8006a6a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006a3e:	4b6c      	ldr	r3, [pc, #432]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006a40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a46:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006a4a:	4b69      	ldr	r3, [pc, #420]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006a4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a4e:	4a68      	ldr	r2, [pc, #416]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006a50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a54:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006a56:	4b66      	ldr	r3, [pc, #408]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006a58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a5a:	4a65      	ldr	r2, [pc, #404]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006a5c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a60:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006a62:	4a63      	ldr	r2, [pc, #396]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006a64:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006a68:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006a6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a6e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006a72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a76:	d118      	bne.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a78:	f7fc f9c2 	bl	8002e00 <HAL_GetTick>
 8006a7c:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006a80:	e00d      	b.n	8006a9e <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a82:	f7fc f9bd 	bl	8002e00 <HAL_GetTick>
 8006a86:	4602      	mov	r2, r0
 8006a88:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006a8c:	1ad2      	subs	r2, r2, r3
 8006a8e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006a92:	429a      	cmp	r2, r3
 8006a94:	d903      	bls.n	8006a9e <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8006a96:	2303      	movs	r3, #3
 8006a98:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8006a9c:	e005      	b.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006a9e:	4b54      	ldr	r3, [pc, #336]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006aa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006aa2:	f003 0302 	and.w	r3, r3, #2
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d0eb      	beq.n	8006a82 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8006aaa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d129      	bne.n	8006b06 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006ab2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ab6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006aba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006abe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ac2:	d10e      	bne.n	8006ae2 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8006ac4:	4b4a      	ldr	r3, [pc, #296]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006ac6:	691b      	ldr	r3, [r3, #16]
 8006ac8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006acc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ad0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006ad4:	091a      	lsrs	r2, r3, #4
 8006ad6:	4b48      	ldr	r3, [pc, #288]	@ (8006bf8 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8006ad8:	4013      	ands	r3, r2
 8006ada:	4a45      	ldr	r2, [pc, #276]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006adc:	430b      	orrs	r3, r1
 8006ade:	6113      	str	r3, [r2, #16]
 8006ae0:	e005      	b.n	8006aee <HAL_RCCEx_PeriphCLKConfig+0x852>
 8006ae2:	4b43      	ldr	r3, [pc, #268]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006ae4:	691b      	ldr	r3, [r3, #16]
 8006ae6:	4a42      	ldr	r2, [pc, #264]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006ae8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006aec:	6113      	str	r3, [r2, #16]
 8006aee:	4b40      	ldr	r3, [pc, #256]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006af0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8006af2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006af6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006afa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006afe:	4a3c      	ldr	r2, [pc, #240]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006b00:	430b      	orrs	r3, r1
 8006b02:	6713      	str	r3, [r2, #112]	@ 0x70
 8006b04:	e008      	b.n	8006b18 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006b06:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b0a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8006b0e:	e003      	b.n	8006b18 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b10:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b14:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006b18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b20:	f002 0301 	and.w	r3, r2, #1
 8006b24:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006b28:	2300      	movs	r3, #0
 8006b2a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006b2e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006b32:	460b      	mov	r3, r1
 8006b34:	4313      	orrs	r3, r2
 8006b36:	f000 808f 	beq.w	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8006b3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b3e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006b40:	2b28      	cmp	r3, #40	@ 0x28
 8006b42:	d871      	bhi.n	8006c28 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8006b44:	a201      	add	r2, pc, #4	@ (adr r2, 8006b4c <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8006b46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b4a:	bf00      	nop
 8006b4c:	08006c31 	.word	0x08006c31
 8006b50:	08006c29 	.word	0x08006c29
 8006b54:	08006c29 	.word	0x08006c29
 8006b58:	08006c29 	.word	0x08006c29
 8006b5c:	08006c29 	.word	0x08006c29
 8006b60:	08006c29 	.word	0x08006c29
 8006b64:	08006c29 	.word	0x08006c29
 8006b68:	08006c29 	.word	0x08006c29
 8006b6c:	08006bfd 	.word	0x08006bfd
 8006b70:	08006c29 	.word	0x08006c29
 8006b74:	08006c29 	.word	0x08006c29
 8006b78:	08006c29 	.word	0x08006c29
 8006b7c:	08006c29 	.word	0x08006c29
 8006b80:	08006c29 	.word	0x08006c29
 8006b84:	08006c29 	.word	0x08006c29
 8006b88:	08006c29 	.word	0x08006c29
 8006b8c:	08006c13 	.word	0x08006c13
 8006b90:	08006c29 	.word	0x08006c29
 8006b94:	08006c29 	.word	0x08006c29
 8006b98:	08006c29 	.word	0x08006c29
 8006b9c:	08006c29 	.word	0x08006c29
 8006ba0:	08006c29 	.word	0x08006c29
 8006ba4:	08006c29 	.word	0x08006c29
 8006ba8:	08006c29 	.word	0x08006c29
 8006bac:	08006c31 	.word	0x08006c31
 8006bb0:	08006c29 	.word	0x08006c29
 8006bb4:	08006c29 	.word	0x08006c29
 8006bb8:	08006c29 	.word	0x08006c29
 8006bbc:	08006c29 	.word	0x08006c29
 8006bc0:	08006c29 	.word	0x08006c29
 8006bc4:	08006c29 	.word	0x08006c29
 8006bc8:	08006c29 	.word	0x08006c29
 8006bcc:	08006c31 	.word	0x08006c31
 8006bd0:	08006c29 	.word	0x08006c29
 8006bd4:	08006c29 	.word	0x08006c29
 8006bd8:	08006c29 	.word	0x08006c29
 8006bdc:	08006c29 	.word	0x08006c29
 8006be0:	08006c29 	.word	0x08006c29
 8006be4:	08006c29 	.word	0x08006c29
 8006be8:	08006c29 	.word	0x08006c29
 8006bec:	08006c31 	.word	0x08006c31
 8006bf0:	58024400 	.word	0x58024400
 8006bf4:	58024800 	.word	0x58024800
 8006bf8:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006bfc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c00:	3308      	adds	r3, #8
 8006c02:	2101      	movs	r1, #1
 8006c04:	4618      	mov	r0, r3
 8006c06:	f000 ffa7 	bl	8007b58 <RCCEx_PLL2_Config>
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006c10:	e00f      	b.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006c12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c16:	3328      	adds	r3, #40	@ 0x28
 8006c18:	2101      	movs	r1, #1
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	f001 f84e 	bl	8007cbc <RCCEx_PLL3_Config>
 8006c20:	4603      	mov	r3, r0
 8006c22:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006c26:	e004      	b.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c28:	2301      	movs	r3, #1
 8006c2a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006c2e:	e000      	b.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8006c30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c32:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d10a      	bne.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006c3a:	4bbf      	ldr	r3, [pc, #764]	@ (8006f38 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006c3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c3e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006c42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c46:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006c48:	4abb      	ldr	r2, [pc, #748]	@ (8006f38 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006c4a:	430b      	orrs	r3, r1
 8006c4c:	6553      	str	r3, [r2, #84]	@ 0x54
 8006c4e:	e003      	b.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c50:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c54:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006c58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c60:	f002 0302 	and.w	r3, r2, #2
 8006c64:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006c68:	2300      	movs	r3, #0
 8006c6a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006c6e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006c72:	460b      	mov	r3, r1
 8006c74:	4313      	orrs	r3, r2
 8006c76:	d041      	beq.n	8006cfc <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8006c78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c7e:	2b05      	cmp	r3, #5
 8006c80:	d824      	bhi.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8006c82:	a201      	add	r2, pc, #4	@ (adr r2, 8006c88 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8006c84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c88:	08006cd5 	.word	0x08006cd5
 8006c8c:	08006ca1 	.word	0x08006ca1
 8006c90:	08006cb7 	.word	0x08006cb7
 8006c94:	08006cd5 	.word	0x08006cd5
 8006c98:	08006cd5 	.word	0x08006cd5
 8006c9c:	08006cd5 	.word	0x08006cd5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006ca0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ca4:	3308      	adds	r3, #8
 8006ca6:	2101      	movs	r1, #1
 8006ca8:	4618      	mov	r0, r3
 8006caa:	f000 ff55 	bl	8007b58 <RCCEx_PLL2_Config>
 8006cae:	4603      	mov	r3, r0
 8006cb0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006cb4:	e00f      	b.n	8006cd6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006cb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cba:	3328      	adds	r3, #40	@ 0x28
 8006cbc:	2101      	movs	r1, #1
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	f000 fffc 	bl	8007cbc <RCCEx_PLL3_Config>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006cca:	e004      	b.n	8006cd6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ccc:	2301      	movs	r3, #1
 8006cce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006cd2:	e000      	b.n	8006cd6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8006cd4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006cd6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d10a      	bne.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006cde:	4b96      	ldr	r3, [pc, #600]	@ (8006f38 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006ce0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ce2:	f023 0107 	bic.w	r1, r3, #7
 8006ce6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006cec:	4a92      	ldr	r2, [pc, #584]	@ (8006f38 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006cee:	430b      	orrs	r3, r1
 8006cf0:	6553      	str	r3, [r2, #84]	@ 0x54
 8006cf2:	e003      	b.n	8006cfc <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cf4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006cf8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006cfc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d04:	f002 0304 	and.w	r3, r2, #4
 8006d08:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006d12:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006d16:	460b      	mov	r3, r1
 8006d18:	4313      	orrs	r3, r2
 8006d1a:	d044      	beq.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006d1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d24:	2b05      	cmp	r3, #5
 8006d26:	d825      	bhi.n	8006d74 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8006d28:	a201      	add	r2, pc, #4	@ (adr r2, 8006d30 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8006d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d2e:	bf00      	nop
 8006d30:	08006d7d 	.word	0x08006d7d
 8006d34:	08006d49 	.word	0x08006d49
 8006d38:	08006d5f 	.word	0x08006d5f
 8006d3c:	08006d7d 	.word	0x08006d7d
 8006d40:	08006d7d 	.word	0x08006d7d
 8006d44:	08006d7d 	.word	0x08006d7d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006d48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d4c:	3308      	adds	r3, #8
 8006d4e:	2101      	movs	r1, #1
 8006d50:	4618      	mov	r0, r3
 8006d52:	f000 ff01 	bl	8007b58 <RCCEx_PLL2_Config>
 8006d56:	4603      	mov	r3, r0
 8006d58:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006d5c:	e00f      	b.n	8006d7e <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006d5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d62:	3328      	adds	r3, #40	@ 0x28
 8006d64:	2101      	movs	r1, #1
 8006d66:	4618      	mov	r0, r3
 8006d68:	f000 ffa8 	bl	8007cbc <RCCEx_PLL3_Config>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006d72:	e004      	b.n	8006d7e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d74:	2301      	movs	r3, #1
 8006d76:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006d7a:	e000      	b.n	8006d7e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8006d7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d7e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d10b      	bne.n	8006d9e <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006d86:	4b6c      	ldr	r3, [pc, #432]	@ (8006f38 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006d88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d8a:	f023 0107 	bic.w	r1, r3, #7
 8006d8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d96:	4a68      	ldr	r2, [pc, #416]	@ (8006f38 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006d98:	430b      	orrs	r3, r1
 8006d9a:	6593      	str	r3, [r2, #88]	@ 0x58
 8006d9c:	e003      	b.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d9e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006da2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006da6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dae:	f002 0320 	and.w	r3, r2, #32
 8006db2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006db6:	2300      	movs	r3, #0
 8006db8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006dbc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006dc0:	460b      	mov	r3, r1
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	d055      	beq.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006dc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006dce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006dd2:	d033      	beq.n	8006e3c <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8006dd4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006dd8:	d82c      	bhi.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006dda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006dde:	d02f      	beq.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8006de0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006de4:	d826      	bhi.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006de6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006dea:	d02b      	beq.n	8006e44 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8006dec:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006df0:	d820      	bhi.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006df2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006df6:	d012      	beq.n	8006e1e <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8006df8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006dfc:	d81a      	bhi.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d022      	beq.n	8006e48 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8006e02:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e06:	d115      	bne.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006e08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e0c:	3308      	adds	r3, #8
 8006e0e:	2100      	movs	r1, #0
 8006e10:	4618      	mov	r0, r3
 8006e12:	f000 fea1 	bl	8007b58 <RCCEx_PLL2_Config>
 8006e16:	4603      	mov	r3, r0
 8006e18:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006e1c:	e015      	b.n	8006e4a <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006e1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e22:	3328      	adds	r3, #40	@ 0x28
 8006e24:	2102      	movs	r1, #2
 8006e26:	4618      	mov	r0, r3
 8006e28:	f000 ff48 	bl	8007cbc <RCCEx_PLL3_Config>
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006e32:	e00a      	b.n	8006e4a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e34:	2301      	movs	r3, #1
 8006e36:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006e3a:	e006      	b.n	8006e4a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006e3c:	bf00      	nop
 8006e3e:	e004      	b.n	8006e4a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006e40:	bf00      	nop
 8006e42:	e002      	b.n	8006e4a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006e44:	bf00      	nop
 8006e46:	e000      	b.n	8006e4a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8006e48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e4a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d10b      	bne.n	8006e6a <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006e52:	4b39      	ldr	r3, [pc, #228]	@ (8006f38 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006e54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e56:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006e5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006e62:	4a35      	ldr	r2, [pc, #212]	@ (8006f38 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006e64:	430b      	orrs	r3, r1
 8006e66:	6553      	str	r3, [r2, #84]	@ 0x54
 8006e68:	e003      	b.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e6a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e6e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006e72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e7a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8006e7e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006e82:	2300      	movs	r3, #0
 8006e84:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006e88:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8006e8c:	460b      	mov	r3, r1
 8006e8e:	4313      	orrs	r3, r2
 8006e90:	d058      	beq.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8006e92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e96:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006e9a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006e9e:	d033      	beq.n	8006f08 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8006ea0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006ea4:	d82c      	bhi.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8006ea6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006eaa:	d02f      	beq.n	8006f0c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8006eac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006eb0:	d826      	bhi.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8006eb2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006eb6:	d02b      	beq.n	8006f10 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8006eb8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006ebc:	d820      	bhi.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8006ebe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ec2:	d012      	beq.n	8006eea <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8006ec4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ec8:	d81a      	bhi.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d022      	beq.n	8006f14 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8006ece:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ed2:	d115      	bne.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006ed4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ed8:	3308      	adds	r3, #8
 8006eda:	2100      	movs	r1, #0
 8006edc:	4618      	mov	r0, r3
 8006ede:	f000 fe3b 	bl	8007b58 <RCCEx_PLL2_Config>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006ee8:	e015      	b.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006eea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006eee:	3328      	adds	r3, #40	@ 0x28
 8006ef0:	2102      	movs	r1, #2
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f000 fee2 	bl	8007cbc <RCCEx_PLL3_Config>
 8006ef8:	4603      	mov	r3, r0
 8006efa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006efe:	e00a      	b.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f00:	2301      	movs	r3, #1
 8006f02:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006f06:	e006      	b.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8006f08:	bf00      	nop
 8006f0a:	e004      	b.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8006f0c:	bf00      	nop
 8006f0e:	e002      	b.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8006f10:	bf00      	nop
 8006f12:	e000      	b.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8006f14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f16:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d10e      	bne.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006f1e:	4b06      	ldr	r3, [pc, #24]	@ (8006f38 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006f20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f22:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8006f26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006f2e:	4a02      	ldr	r2, [pc, #8]	@ (8006f38 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8006f30:	430b      	orrs	r3, r1
 8006f32:	6593      	str	r3, [r2, #88]	@ 0x58
 8006f34:	e006      	b.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8006f36:	bf00      	nop
 8006f38:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f3c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f40:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006f44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f4c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006f50:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006f54:	2300      	movs	r3, #0
 8006f56:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006f5a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8006f5e:	460b      	mov	r3, r1
 8006f60:	4313      	orrs	r3, r2
 8006f62:	d055      	beq.n	8007010 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006f64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f68:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006f6c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006f70:	d033      	beq.n	8006fda <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8006f72:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006f76:	d82c      	bhi.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006f78:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f7c:	d02f      	beq.n	8006fde <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8006f7e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f82:	d826      	bhi.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006f84:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006f88:	d02b      	beq.n	8006fe2 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8006f8a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006f8e:	d820      	bhi.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006f90:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006f94:	d012      	beq.n	8006fbc <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8006f96:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006f9a:	d81a      	bhi.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d022      	beq.n	8006fe6 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8006fa0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006fa4:	d115      	bne.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006fa6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006faa:	3308      	adds	r3, #8
 8006fac:	2100      	movs	r1, #0
 8006fae:	4618      	mov	r0, r3
 8006fb0:	f000 fdd2 	bl	8007b58 <RCCEx_PLL2_Config>
 8006fb4:	4603      	mov	r3, r0
 8006fb6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006fba:	e015      	b.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006fbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fc0:	3328      	adds	r3, #40	@ 0x28
 8006fc2:	2102      	movs	r1, #2
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	f000 fe79 	bl	8007cbc <RCCEx_PLL3_Config>
 8006fca:	4603      	mov	r3, r0
 8006fcc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006fd0:	e00a      	b.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006fd8:	e006      	b.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8006fda:	bf00      	nop
 8006fdc:	e004      	b.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8006fde:	bf00      	nop
 8006fe0:	e002      	b.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8006fe2:	bf00      	nop
 8006fe4:	e000      	b.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8006fe6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006fe8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d10b      	bne.n	8007008 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006ff0:	4ba0      	ldr	r3, [pc, #640]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8006ff2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ff4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8006ff8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ffc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007000:	4a9c      	ldr	r2, [pc, #624]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007002:	430b      	orrs	r3, r1
 8007004:	6593      	str	r3, [r2, #88]	@ 0x58
 8007006:	e003      	b.n	8007010 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007008:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800700c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8007010:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007018:	f002 0308 	and.w	r3, r2, #8
 800701c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007020:	2300      	movs	r3, #0
 8007022:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007026:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800702a:	460b      	mov	r3, r1
 800702c:	4313      	orrs	r3, r2
 800702e:	d01e      	beq.n	800706e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8007030:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007034:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007038:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800703c:	d10c      	bne.n	8007058 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800703e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007042:	3328      	adds	r3, #40	@ 0x28
 8007044:	2102      	movs	r1, #2
 8007046:	4618      	mov	r0, r3
 8007048:	f000 fe38 	bl	8007cbc <RCCEx_PLL3_Config>
 800704c:	4603      	mov	r3, r0
 800704e:	2b00      	cmp	r3, #0
 8007050:	d002      	beq.n	8007058 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8007052:	2301      	movs	r3, #1
 8007054:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8007058:	4b86      	ldr	r3, [pc, #536]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800705a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800705c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007060:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007064:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007068:	4a82      	ldr	r2, [pc, #520]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800706a:	430b      	orrs	r3, r1
 800706c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800706e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007076:	f002 0310 	and.w	r3, r2, #16
 800707a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800707e:	2300      	movs	r3, #0
 8007080:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007084:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007088:	460b      	mov	r3, r1
 800708a:	4313      	orrs	r3, r2
 800708c:	d01e      	beq.n	80070cc <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800708e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007092:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007096:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800709a:	d10c      	bne.n	80070b6 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800709c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070a0:	3328      	adds	r3, #40	@ 0x28
 80070a2:	2102      	movs	r1, #2
 80070a4:	4618      	mov	r0, r3
 80070a6:	f000 fe09 	bl	8007cbc <RCCEx_PLL3_Config>
 80070aa:	4603      	mov	r3, r0
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d002      	beq.n	80070b6 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 80070b0:	2301      	movs	r3, #1
 80070b2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80070b6:	4b6f      	ldr	r3, [pc, #444]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80070b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070ba:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80070be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80070c6:	4a6b      	ldr	r2, [pc, #428]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80070c8:	430b      	orrs	r3, r1
 80070ca:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80070cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070d4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80070d8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80070da:	2300      	movs	r3, #0
 80070dc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80070de:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80070e2:	460b      	mov	r3, r1
 80070e4:	4313      	orrs	r3, r2
 80070e6:	d03e      	beq.n	8007166 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80070e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070ec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80070f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80070f4:	d022      	beq.n	800713c <HAL_RCCEx_PeriphCLKConfig+0xea0>
 80070f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80070fa:	d81b      	bhi.n	8007134 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d003      	beq.n	8007108 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8007100:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007104:	d00b      	beq.n	800711e <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8007106:	e015      	b.n	8007134 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007108:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800710c:	3308      	adds	r3, #8
 800710e:	2100      	movs	r1, #0
 8007110:	4618      	mov	r0, r3
 8007112:	f000 fd21 	bl	8007b58 <RCCEx_PLL2_Config>
 8007116:	4603      	mov	r3, r0
 8007118:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800711c:	e00f      	b.n	800713e <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800711e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007122:	3328      	adds	r3, #40	@ 0x28
 8007124:	2102      	movs	r1, #2
 8007126:	4618      	mov	r0, r3
 8007128:	f000 fdc8 	bl	8007cbc <RCCEx_PLL3_Config>
 800712c:	4603      	mov	r3, r0
 800712e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007132:	e004      	b.n	800713e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007134:	2301      	movs	r3, #1
 8007136:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800713a:	e000      	b.n	800713e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800713c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800713e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007142:	2b00      	cmp	r3, #0
 8007144:	d10b      	bne.n	800715e <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007146:	4b4b      	ldr	r3, [pc, #300]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007148:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800714a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800714e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007152:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007156:	4a47      	ldr	r2, [pc, #284]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007158:	430b      	orrs	r3, r1
 800715a:	6593      	str	r3, [r2, #88]	@ 0x58
 800715c:	e003      	b.n	8007166 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800715e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007162:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007166:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800716a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800716e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007172:	673b      	str	r3, [r7, #112]	@ 0x70
 8007174:	2300      	movs	r3, #0
 8007176:	677b      	str	r3, [r7, #116]	@ 0x74
 8007178:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800717c:	460b      	mov	r3, r1
 800717e:	4313      	orrs	r3, r2
 8007180:	d03b      	beq.n	80071fa <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007182:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007186:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800718a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800718e:	d01f      	beq.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8007190:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007194:	d818      	bhi.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8007196:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800719a:	d003      	beq.n	80071a4 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800719c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80071a0:	d007      	beq.n	80071b2 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 80071a2:	e011      	b.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071a4:	4b33      	ldr	r3, [pc, #204]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80071a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071a8:	4a32      	ldr	r2, [pc, #200]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80071aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80071ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80071b0:	e00f      	b.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80071b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071b6:	3328      	adds	r3, #40	@ 0x28
 80071b8:	2101      	movs	r1, #1
 80071ba:	4618      	mov	r0, r3
 80071bc:	f000 fd7e 	bl	8007cbc <RCCEx_PLL3_Config>
 80071c0:	4603      	mov	r3, r0
 80071c2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 80071c6:	e004      	b.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80071c8:	2301      	movs	r3, #1
 80071ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80071ce:	e000      	b.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 80071d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071d2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d10b      	bne.n	80071f2 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80071da:	4b26      	ldr	r3, [pc, #152]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80071dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071de:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80071e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071ea:	4a22      	ldr	r2, [pc, #136]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80071ec:	430b      	orrs	r3, r1
 80071ee:	6553      	str	r3, [r2, #84]	@ 0x54
 80071f0:	e003      	b.n	80071fa <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071f2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80071f6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80071fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007202:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007206:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007208:	2300      	movs	r3, #0
 800720a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800720c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007210:	460b      	mov	r3, r1
 8007212:	4313      	orrs	r3, r2
 8007214:	d034      	beq.n	8007280 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8007216:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800721a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800721c:	2b00      	cmp	r3, #0
 800721e:	d003      	beq.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8007220:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007224:	d007      	beq.n	8007236 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8007226:	e011      	b.n	800724c <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007228:	4b12      	ldr	r3, [pc, #72]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800722a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800722c:	4a11      	ldr	r2, [pc, #68]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800722e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007232:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007234:	e00e      	b.n	8007254 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007236:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800723a:	3308      	adds	r3, #8
 800723c:	2102      	movs	r1, #2
 800723e:	4618      	mov	r0, r3
 8007240:	f000 fc8a 	bl	8007b58 <RCCEx_PLL2_Config>
 8007244:	4603      	mov	r3, r0
 8007246:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800724a:	e003      	b.n	8007254 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800724c:	2301      	movs	r3, #1
 800724e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007252:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007254:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007258:	2b00      	cmp	r3, #0
 800725a:	d10d      	bne.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800725c:	4b05      	ldr	r3, [pc, #20]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800725e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007260:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007264:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007268:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800726a:	4a02      	ldr	r2, [pc, #8]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800726c:	430b      	orrs	r3, r1
 800726e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007270:	e006      	b.n	8007280 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8007272:	bf00      	nop
 8007274:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007278:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800727c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007280:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007288:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800728c:	663b      	str	r3, [r7, #96]	@ 0x60
 800728e:	2300      	movs	r3, #0
 8007290:	667b      	str	r3, [r7, #100]	@ 0x64
 8007292:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007296:	460b      	mov	r3, r1
 8007298:	4313      	orrs	r3, r2
 800729a:	d00c      	beq.n	80072b6 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800729c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072a0:	3328      	adds	r3, #40	@ 0x28
 80072a2:	2102      	movs	r1, #2
 80072a4:	4618      	mov	r0, r3
 80072a6:	f000 fd09 	bl	8007cbc <RCCEx_PLL3_Config>
 80072aa:	4603      	mov	r3, r0
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d002      	beq.n	80072b6 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 80072b0:	2301      	movs	r3, #1
 80072b2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80072b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072be:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80072c2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80072c4:	2300      	movs	r3, #0
 80072c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80072c8:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80072cc:	460b      	mov	r3, r1
 80072ce:	4313      	orrs	r3, r2
 80072d0:	d036      	beq.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 80072d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80072d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80072dc:	d018      	beq.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 80072de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80072e2:	d811      	bhi.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80072e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072e8:	d014      	beq.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 80072ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072ee:	d80b      	bhi.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d011      	beq.n	8007318 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80072f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072f8:	d106      	bne.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072fa:	4bb7      	ldr	r3, [pc, #732]	@ (80075d8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80072fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072fe:	4ab6      	ldr	r2, [pc, #728]	@ (80075d8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007300:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007304:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007306:	e008      	b.n	800731a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007308:	2301      	movs	r3, #1
 800730a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800730e:	e004      	b.n	800731a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007310:	bf00      	nop
 8007312:	e002      	b.n	800731a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007314:	bf00      	nop
 8007316:	e000      	b.n	800731a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007318:	bf00      	nop
    }

    if (ret == HAL_OK)
 800731a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800731e:	2b00      	cmp	r3, #0
 8007320:	d10a      	bne.n	8007338 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007322:	4bad      	ldr	r3, [pc, #692]	@ (80075d8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007324:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007326:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800732a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800732e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007330:	4aa9      	ldr	r2, [pc, #676]	@ (80075d8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007332:	430b      	orrs	r3, r1
 8007334:	6553      	str	r3, [r2, #84]	@ 0x54
 8007336:	e003      	b.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007338:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800733c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007340:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007348:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800734c:	653b      	str	r3, [r7, #80]	@ 0x50
 800734e:	2300      	movs	r3, #0
 8007350:	657b      	str	r3, [r7, #84]	@ 0x54
 8007352:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007356:	460b      	mov	r3, r1
 8007358:	4313      	orrs	r3, r2
 800735a:	d009      	beq.n	8007370 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800735c:	4b9e      	ldr	r3, [pc, #632]	@ (80075d8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800735e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007360:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007364:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007368:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800736a:	4a9b      	ldr	r2, [pc, #620]	@ (80075d8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800736c:	430b      	orrs	r3, r1
 800736e:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007370:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007378:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800737c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800737e:	2300      	movs	r3, #0
 8007380:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007382:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007386:	460b      	mov	r3, r1
 8007388:	4313      	orrs	r3, r2
 800738a:	d009      	beq.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800738c:	4b92      	ldr	r3, [pc, #584]	@ (80075d8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800738e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007390:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8007394:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007398:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800739a:	4a8f      	ldr	r2, [pc, #572]	@ (80075d8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800739c:	430b      	orrs	r3, r1
 800739e:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80073a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073a8:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80073ac:	643b      	str	r3, [r7, #64]	@ 0x40
 80073ae:	2300      	movs	r3, #0
 80073b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80073b2:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80073b6:	460b      	mov	r3, r1
 80073b8:	4313      	orrs	r3, r2
 80073ba:	d00e      	beq.n	80073da <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80073bc:	4b86      	ldr	r3, [pc, #536]	@ (80075d8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80073be:	691b      	ldr	r3, [r3, #16]
 80073c0:	4a85      	ldr	r2, [pc, #532]	@ (80075d8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80073c2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80073c6:	6113      	str	r3, [r2, #16]
 80073c8:	4b83      	ldr	r3, [pc, #524]	@ (80075d8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80073ca:	6919      	ldr	r1, [r3, #16]
 80073cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073d0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80073d4:	4a80      	ldr	r2, [pc, #512]	@ (80075d8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80073d6:	430b      	orrs	r3, r1
 80073d8:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80073da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073e2:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80073e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80073e8:	2300      	movs	r3, #0
 80073ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80073ec:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80073f0:	460b      	mov	r3, r1
 80073f2:	4313      	orrs	r3, r2
 80073f4:	d009      	beq.n	800740a <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80073f6:	4b78      	ldr	r3, [pc, #480]	@ (80075d8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80073f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073fa:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80073fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007402:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007404:	4a74      	ldr	r2, [pc, #464]	@ (80075d8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007406:	430b      	orrs	r3, r1
 8007408:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800740a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800740e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007412:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007416:	633b      	str	r3, [r7, #48]	@ 0x30
 8007418:	2300      	movs	r3, #0
 800741a:	637b      	str	r3, [r7, #52]	@ 0x34
 800741c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007420:	460b      	mov	r3, r1
 8007422:	4313      	orrs	r3, r2
 8007424:	d00a      	beq.n	800743c <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007426:	4b6c      	ldr	r3, [pc, #432]	@ (80075d8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007428:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800742a:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800742e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007432:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007436:	4a68      	ldr	r2, [pc, #416]	@ (80075d8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007438:	430b      	orrs	r3, r1
 800743a:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800743c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007444:	2100      	movs	r1, #0
 8007446:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007448:	f003 0301 	and.w	r3, r3, #1
 800744c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800744e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007452:	460b      	mov	r3, r1
 8007454:	4313      	orrs	r3, r2
 8007456:	d011      	beq.n	800747c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007458:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800745c:	3308      	adds	r3, #8
 800745e:	2100      	movs	r1, #0
 8007460:	4618      	mov	r0, r3
 8007462:	f000 fb79 	bl	8007b58 <RCCEx_PLL2_Config>
 8007466:	4603      	mov	r3, r0
 8007468:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800746c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007470:	2b00      	cmp	r3, #0
 8007472:	d003      	beq.n	800747c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007474:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007478:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800747c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007484:	2100      	movs	r1, #0
 8007486:	6239      	str	r1, [r7, #32]
 8007488:	f003 0302 	and.w	r3, r3, #2
 800748c:	627b      	str	r3, [r7, #36]	@ 0x24
 800748e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007492:	460b      	mov	r3, r1
 8007494:	4313      	orrs	r3, r2
 8007496:	d011      	beq.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007498:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800749c:	3308      	adds	r3, #8
 800749e:	2101      	movs	r1, #1
 80074a0:	4618      	mov	r0, r3
 80074a2:	f000 fb59 	bl	8007b58 <RCCEx_PLL2_Config>
 80074a6:	4603      	mov	r3, r0
 80074a8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80074ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d003      	beq.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80074b8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80074bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074c4:	2100      	movs	r1, #0
 80074c6:	61b9      	str	r1, [r7, #24]
 80074c8:	f003 0304 	and.w	r3, r3, #4
 80074cc:	61fb      	str	r3, [r7, #28]
 80074ce:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80074d2:	460b      	mov	r3, r1
 80074d4:	4313      	orrs	r3, r2
 80074d6:	d011      	beq.n	80074fc <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80074d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074dc:	3308      	adds	r3, #8
 80074de:	2102      	movs	r1, #2
 80074e0:	4618      	mov	r0, r3
 80074e2:	f000 fb39 	bl	8007b58 <RCCEx_PLL2_Config>
 80074e6:	4603      	mov	r3, r0
 80074e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80074ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d003      	beq.n	80074fc <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80074f8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80074fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007504:	2100      	movs	r1, #0
 8007506:	6139      	str	r1, [r7, #16]
 8007508:	f003 0308 	and.w	r3, r3, #8
 800750c:	617b      	str	r3, [r7, #20]
 800750e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007512:	460b      	mov	r3, r1
 8007514:	4313      	orrs	r3, r2
 8007516:	d011      	beq.n	800753c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007518:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800751c:	3328      	adds	r3, #40	@ 0x28
 800751e:	2100      	movs	r1, #0
 8007520:	4618      	mov	r0, r3
 8007522:	f000 fbcb 	bl	8007cbc <RCCEx_PLL3_Config>
 8007526:	4603      	mov	r3, r0
 8007528:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 800752c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007530:	2b00      	cmp	r3, #0
 8007532:	d003      	beq.n	800753c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007534:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007538:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800753c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007544:	2100      	movs	r1, #0
 8007546:	60b9      	str	r1, [r7, #8]
 8007548:	f003 0310 	and.w	r3, r3, #16
 800754c:	60fb      	str	r3, [r7, #12]
 800754e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007552:	460b      	mov	r3, r1
 8007554:	4313      	orrs	r3, r2
 8007556:	d011      	beq.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007558:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800755c:	3328      	adds	r3, #40	@ 0x28
 800755e:	2101      	movs	r1, #1
 8007560:	4618      	mov	r0, r3
 8007562:	f000 fbab 	bl	8007cbc <RCCEx_PLL3_Config>
 8007566:	4603      	mov	r3, r0
 8007568:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800756c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007570:	2b00      	cmp	r3, #0
 8007572:	d003      	beq.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007574:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007578:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800757c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007584:	2100      	movs	r1, #0
 8007586:	6039      	str	r1, [r7, #0]
 8007588:	f003 0320 	and.w	r3, r3, #32
 800758c:	607b      	str	r3, [r7, #4]
 800758e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007592:	460b      	mov	r3, r1
 8007594:	4313      	orrs	r3, r2
 8007596:	d011      	beq.n	80075bc <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007598:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800759c:	3328      	adds	r3, #40	@ 0x28
 800759e:	2102      	movs	r1, #2
 80075a0:	4618      	mov	r0, r3
 80075a2:	f000 fb8b 	bl	8007cbc <RCCEx_PLL3_Config>
 80075a6:	4603      	mov	r3, r0
 80075a8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80075ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d003      	beq.n	80075bc <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075b8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 80075bc:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d101      	bne.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 80075c4:	2300      	movs	r3, #0
 80075c6:	e000      	b.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 80075c8:	2301      	movs	r3, #1
}
 80075ca:	4618      	mov	r0, r3
 80075cc:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80075d0:	46bd      	mov	sp, r7
 80075d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80075d6:	bf00      	nop
 80075d8:	58024400 	.word	0x58024400

080075dc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80075e0:	f7fe fe00 	bl	80061e4 <HAL_RCC_GetHCLKFreq>
 80075e4:	4602      	mov	r2, r0
 80075e6:	4b06      	ldr	r3, [pc, #24]	@ (8007600 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80075e8:	6a1b      	ldr	r3, [r3, #32]
 80075ea:	091b      	lsrs	r3, r3, #4
 80075ec:	f003 0307 	and.w	r3, r3, #7
 80075f0:	4904      	ldr	r1, [pc, #16]	@ (8007604 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80075f2:	5ccb      	ldrb	r3, [r1, r3]
 80075f4:	f003 031f 	and.w	r3, r3, #31
 80075f8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	bd80      	pop	{r7, pc}
 8007600:	58024400 	.word	0x58024400
 8007604:	08013304 	.word	0x08013304

08007608 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007608:	b480      	push	{r7}
 800760a:	b089      	sub	sp, #36	@ 0x24
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007610:	4ba1      	ldr	r3, [pc, #644]	@ (8007898 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007614:	f003 0303 	and.w	r3, r3, #3
 8007618:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800761a:	4b9f      	ldr	r3, [pc, #636]	@ (8007898 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800761c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800761e:	0b1b      	lsrs	r3, r3, #12
 8007620:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007624:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007626:	4b9c      	ldr	r3, [pc, #624]	@ (8007898 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007628:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800762a:	091b      	lsrs	r3, r3, #4
 800762c:	f003 0301 	and.w	r3, r3, #1
 8007630:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8007632:	4b99      	ldr	r3, [pc, #612]	@ (8007898 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007634:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007636:	08db      	lsrs	r3, r3, #3
 8007638:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800763c:	693a      	ldr	r2, [r7, #16]
 800763e:	fb02 f303 	mul.w	r3, r2, r3
 8007642:	ee07 3a90 	vmov	s15, r3
 8007646:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800764a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800764e:	697b      	ldr	r3, [r7, #20]
 8007650:	2b00      	cmp	r3, #0
 8007652:	f000 8111 	beq.w	8007878 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007656:	69bb      	ldr	r3, [r7, #24]
 8007658:	2b02      	cmp	r3, #2
 800765a:	f000 8083 	beq.w	8007764 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800765e:	69bb      	ldr	r3, [r7, #24]
 8007660:	2b02      	cmp	r3, #2
 8007662:	f200 80a1 	bhi.w	80077a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007666:	69bb      	ldr	r3, [r7, #24]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d003      	beq.n	8007674 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800766c:	69bb      	ldr	r3, [r7, #24]
 800766e:	2b01      	cmp	r3, #1
 8007670:	d056      	beq.n	8007720 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8007672:	e099      	b.n	80077a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007674:	4b88      	ldr	r3, [pc, #544]	@ (8007898 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f003 0320 	and.w	r3, r3, #32
 800767c:	2b00      	cmp	r3, #0
 800767e:	d02d      	beq.n	80076dc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007680:	4b85      	ldr	r3, [pc, #532]	@ (8007898 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	08db      	lsrs	r3, r3, #3
 8007686:	f003 0303 	and.w	r3, r3, #3
 800768a:	4a84      	ldr	r2, [pc, #528]	@ (800789c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800768c:	fa22 f303 	lsr.w	r3, r2, r3
 8007690:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	ee07 3a90 	vmov	s15, r3
 8007698:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800769c:	697b      	ldr	r3, [r7, #20]
 800769e:	ee07 3a90 	vmov	s15, r3
 80076a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80076aa:	4b7b      	ldr	r3, [pc, #492]	@ (8007898 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80076ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076b2:	ee07 3a90 	vmov	s15, r3
 80076b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80076ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80076be:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80078a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80076c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80076c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80076ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80076ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80076d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80076d6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80076da:	e087      	b.n	80077ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80076dc:	697b      	ldr	r3, [r7, #20]
 80076de:	ee07 3a90 	vmov	s15, r3
 80076e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076e6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80078a4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80076ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80076ee:	4b6a      	ldr	r3, [pc, #424]	@ (8007898 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80076f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076f6:	ee07 3a90 	vmov	s15, r3
 80076fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80076fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8007702:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80078a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007706:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800770a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800770e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007712:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007716:	ee67 7a27 	vmul.f32	s15, s14, s15
 800771a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800771e:	e065      	b.n	80077ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007720:	697b      	ldr	r3, [r7, #20]
 8007722:	ee07 3a90 	vmov	s15, r3
 8007726:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800772a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80078a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800772e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007732:	4b59      	ldr	r3, [pc, #356]	@ (8007898 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007734:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007736:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800773a:	ee07 3a90 	vmov	s15, r3
 800773e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007742:	ed97 6a03 	vldr	s12, [r7, #12]
 8007746:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80078a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800774a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800774e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007752:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007756:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800775a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800775e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007762:	e043      	b.n	80077ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007764:	697b      	ldr	r3, [r7, #20]
 8007766:	ee07 3a90 	vmov	s15, r3
 800776a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800776e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80078ac <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007772:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007776:	4b48      	ldr	r3, [pc, #288]	@ (8007898 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007778:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800777a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800777e:	ee07 3a90 	vmov	s15, r3
 8007782:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007786:	ed97 6a03 	vldr	s12, [r7, #12]
 800778a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80078a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800778e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007792:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007796:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800779a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800779e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80077a6:	e021      	b.n	80077ec <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80077a8:	697b      	ldr	r3, [r7, #20]
 80077aa:	ee07 3a90 	vmov	s15, r3
 80077ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077b2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80078a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80077b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80077ba:	4b37      	ldr	r3, [pc, #220]	@ (8007898 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077c2:	ee07 3a90 	vmov	s15, r3
 80077c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80077ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80077ce:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80078a0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80077d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80077d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80077da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80077de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80077e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80077ea:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80077ec:	4b2a      	ldr	r3, [pc, #168]	@ (8007898 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077f0:	0a5b      	lsrs	r3, r3, #9
 80077f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80077f6:	ee07 3a90 	vmov	s15, r3
 80077fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007802:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007806:	edd7 6a07 	vldr	s13, [r7, #28]
 800780a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800780e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007812:	ee17 2a90 	vmov	r2, s15
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800781a:	4b1f      	ldr	r3, [pc, #124]	@ (8007898 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800781c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800781e:	0c1b      	lsrs	r3, r3, #16
 8007820:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007824:	ee07 3a90 	vmov	s15, r3
 8007828:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800782c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007830:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007834:	edd7 6a07 	vldr	s13, [r7, #28]
 8007838:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800783c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007840:	ee17 2a90 	vmov	r2, s15
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007848:	4b13      	ldr	r3, [pc, #76]	@ (8007898 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800784a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800784c:	0e1b      	lsrs	r3, r3, #24
 800784e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007852:	ee07 3a90 	vmov	s15, r3
 8007856:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800785a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800785e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007862:	edd7 6a07 	vldr	s13, [r7, #28]
 8007866:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800786a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800786e:	ee17 2a90 	vmov	r2, s15
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007876:	e008      	b.n	800788a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2200      	movs	r2, #0
 800787c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	2200      	movs	r2, #0
 8007882:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2200      	movs	r2, #0
 8007888:	609a      	str	r2, [r3, #8]
}
 800788a:	bf00      	nop
 800788c:	3724      	adds	r7, #36	@ 0x24
 800788e:	46bd      	mov	sp, r7
 8007890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007894:	4770      	bx	lr
 8007896:	bf00      	nop
 8007898:	58024400 	.word	0x58024400
 800789c:	03d09000 	.word	0x03d09000
 80078a0:	46000000 	.word	0x46000000
 80078a4:	4c742400 	.word	0x4c742400
 80078a8:	4a742400 	.word	0x4a742400
 80078ac:	4bbebc20 	.word	0x4bbebc20

080078b0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80078b0:	b480      	push	{r7}
 80078b2:	b089      	sub	sp, #36	@ 0x24
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80078b8:	4ba1      	ldr	r3, [pc, #644]	@ (8007b40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80078ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078bc:	f003 0303 	and.w	r3, r3, #3
 80078c0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80078c2:	4b9f      	ldr	r3, [pc, #636]	@ (8007b40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80078c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078c6:	0d1b      	lsrs	r3, r3, #20
 80078c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80078cc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80078ce:	4b9c      	ldr	r3, [pc, #624]	@ (8007b40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80078d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078d2:	0a1b      	lsrs	r3, r3, #8
 80078d4:	f003 0301 	and.w	r3, r3, #1
 80078d8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80078da:	4b99      	ldr	r3, [pc, #612]	@ (8007b40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80078dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078de:	08db      	lsrs	r3, r3, #3
 80078e0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80078e4:	693a      	ldr	r2, [r7, #16]
 80078e6:	fb02 f303 	mul.w	r3, r2, r3
 80078ea:	ee07 3a90 	vmov	s15, r3
 80078ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078f2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80078f6:	697b      	ldr	r3, [r7, #20]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	f000 8111 	beq.w	8007b20 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80078fe:	69bb      	ldr	r3, [r7, #24]
 8007900:	2b02      	cmp	r3, #2
 8007902:	f000 8083 	beq.w	8007a0c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007906:	69bb      	ldr	r3, [r7, #24]
 8007908:	2b02      	cmp	r3, #2
 800790a:	f200 80a1 	bhi.w	8007a50 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800790e:	69bb      	ldr	r3, [r7, #24]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d003      	beq.n	800791c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007914:	69bb      	ldr	r3, [r7, #24]
 8007916:	2b01      	cmp	r3, #1
 8007918:	d056      	beq.n	80079c8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800791a:	e099      	b.n	8007a50 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800791c:	4b88      	ldr	r3, [pc, #544]	@ (8007b40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f003 0320 	and.w	r3, r3, #32
 8007924:	2b00      	cmp	r3, #0
 8007926:	d02d      	beq.n	8007984 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007928:	4b85      	ldr	r3, [pc, #532]	@ (8007b40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	08db      	lsrs	r3, r3, #3
 800792e:	f003 0303 	and.w	r3, r3, #3
 8007932:	4a84      	ldr	r2, [pc, #528]	@ (8007b44 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007934:	fa22 f303 	lsr.w	r3, r2, r3
 8007938:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	ee07 3a90 	vmov	s15, r3
 8007940:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007944:	697b      	ldr	r3, [r7, #20]
 8007946:	ee07 3a90 	vmov	s15, r3
 800794a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800794e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007952:	4b7b      	ldr	r3, [pc, #492]	@ (8007b40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007956:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800795a:	ee07 3a90 	vmov	s15, r3
 800795e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007962:	ed97 6a03 	vldr	s12, [r7, #12]
 8007966:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007b48 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800796a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800796e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007972:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007976:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800797a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800797e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007982:	e087      	b.n	8007a94 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007984:	697b      	ldr	r3, [r7, #20]
 8007986:	ee07 3a90 	vmov	s15, r3
 800798a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800798e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007b4c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007992:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007996:	4b6a      	ldr	r3, [pc, #424]	@ (8007b40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800799a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800799e:	ee07 3a90 	vmov	s15, r3
 80079a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80079aa:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007b48 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80079ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80079ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80079be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80079c6:	e065      	b.n	8007a94 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80079c8:	697b      	ldr	r3, [r7, #20]
 80079ca:	ee07 3a90 	vmov	s15, r3
 80079ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079d2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007b50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80079d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079da:	4b59      	ldr	r3, [pc, #356]	@ (8007b40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80079dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079e2:	ee07 3a90 	vmov	s15, r3
 80079e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80079ee:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007b48 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80079f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80079fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a06:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007a0a:	e043      	b.n	8007a94 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007a0c:	697b      	ldr	r3, [r7, #20]
 8007a0e:	ee07 3a90 	vmov	s15, r3
 8007a12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a16:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007b54 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007a1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a1e:	4b48      	ldr	r3, [pc, #288]	@ (8007b40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a26:	ee07 3a90 	vmov	s15, r3
 8007a2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a2e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a32:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007b48 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007a36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a4a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007a4e:	e021      	b.n	8007a94 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007a50:	697b      	ldr	r3, [r7, #20]
 8007a52:	ee07 3a90 	vmov	s15, r3
 8007a56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a5a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007b50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007a5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a62:	4b37      	ldr	r3, [pc, #220]	@ (8007b40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a6a:	ee07 3a90 	vmov	s15, r3
 8007a6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a72:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a76:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007b48 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007a7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a8e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007a92:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007a94:	4b2a      	ldr	r3, [pc, #168]	@ (8007b40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a98:	0a5b      	lsrs	r3, r3, #9
 8007a9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a9e:	ee07 3a90 	vmov	s15, r3
 8007aa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007aa6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007aaa:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007aae:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ab2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ab6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007aba:	ee17 2a90 	vmov	r2, s15
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007ac2:	4b1f      	ldr	r3, [pc, #124]	@ (8007b40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ac6:	0c1b      	lsrs	r3, r3, #16
 8007ac8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007acc:	ee07 3a90 	vmov	s15, r3
 8007ad0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ad4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007ad8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007adc:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ae0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ae4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007ae8:	ee17 2a90 	vmov	r2, s15
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007af0:	4b13      	ldr	r3, [pc, #76]	@ (8007b40 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007af4:	0e1b      	lsrs	r3, r3, #24
 8007af6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007afa:	ee07 3a90 	vmov	s15, r3
 8007afe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b02:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007b06:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007b0a:	edd7 6a07 	vldr	s13, [r7, #28]
 8007b0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b16:	ee17 2a90 	vmov	r2, s15
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007b1e:	e008      	b.n	8007b32 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2200      	movs	r2, #0
 8007b24:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2200      	movs	r2, #0
 8007b2a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2200      	movs	r2, #0
 8007b30:	609a      	str	r2, [r3, #8]
}
 8007b32:	bf00      	nop
 8007b34:	3724      	adds	r7, #36	@ 0x24
 8007b36:	46bd      	mov	sp, r7
 8007b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3c:	4770      	bx	lr
 8007b3e:	bf00      	nop
 8007b40:	58024400 	.word	0x58024400
 8007b44:	03d09000 	.word	0x03d09000
 8007b48:	46000000 	.word	0x46000000
 8007b4c:	4c742400 	.word	0x4c742400
 8007b50:	4a742400 	.word	0x4a742400
 8007b54:	4bbebc20 	.word	0x4bbebc20

08007b58 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	b084      	sub	sp, #16
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
 8007b60:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007b62:	2300      	movs	r3, #0
 8007b64:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007b66:	4b53      	ldr	r3, [pc, #332]	@ (8007cb4 <RCCEx_PLL2_Config+0x15c>)
 8007b68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b6a:	f003 0303 	and.w	r3, r3, #3
 8007b6e:	2b03      	cmp	r3, #3
 8007b70:	d101      	bne.n	8007b76 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007b72:	2301      	movs	r3, #1
 8007b74:	e099      	b.n	8007caa <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007b76:	4b4f      	ldr	r3, [pc, #316]	@ (8007cb4 <RCCEx_PLL2_Config+0x15c>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	4a4e      	ldr	r2, [pc, #312]	@ (8007cb4 <RCCEx_PLL2_Config+0x15c>)
 8007b7c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007b80:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b82:	f7fb f93d 	bl	8002e00 <HAL_GetTick>
 8007b86:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007b88:	e008      	b.n	8007b9c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007b8a:	f7fb f939 	bl	8002e00 <HAL_GetTick>
 8007b8e:	4602      	mov	r2, r0
 8007b90:	68bb      	ldr	r3, [r7, #8]
 8007b92:	1ad3      	subs	r3, r2, r3
 8007b94:	2b02      	cmp	r3, #2
 8007b96:	d901      	bls.n	8007b9c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007b98:	2303      	movs	r3, #3
 8007b9a:	e086      	b.n	8007caa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007b9c:	4b45      	ldr	r3, [pc, #276]	@ (8007cb4 <RCCEx_PLL2_Config+0x15c>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d1f0      	bne.n	8007b8a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007ba8:	4b42      	ldr	r3, [pc, #264]	@ (8007cb4 <RCCEx_PLL2_Config+0x15c>)
 8007baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bac:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	031b      	lsls	r3, r3, #12
 8007bb6:	493f      	ldr	r1, [pc, #252]	@ (8007cb4 <RCCEx_PLL2_Config+0x15c>)
 8007bb8:	4313      	orrs	r3, r2
 8007bba:	628b      	str	r3, [r1, #40]	@ 0x28
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	685b      	ldr	r3, [r3, #4]
 8007bc0:	3b01      	subs	r3, #1
 8007bc2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	689b      	ldr	r3, [r3, #8]
 8007bca:	3b01      	subs	r3, #1
 8007bcc:	025b      	lsls	r3, r3, #9
 8007bce:	b29b      	uxth	r3, r3
 8007bd0:	431a      	orrs	r2, r3
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	68db      	ldr	r3, [r3, #12]
 8007bd6:	3b01      	subs	r3, #1
 8007bd8:	041b      	lsls	r3, r3, #16
 8007bda:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007bde:	431a      	orrs	r2, r3
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	691b      	ldr	r3, [r3, #16]
 8007be4:	3b01      	subs	r3, #1
 8007be6:	061b      	lsls	r3, r3, #24
 8007be8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007bec:	4931      	ldr	r1, [pc, #196]	@ (8007cb4 <RCCEx_PLL2_Config+0x15c>)
 8007bee:	4313      	orrs	r3, r2
 8007bf0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007bf2:	4b30      	ldr	r3, [pc, #192]	@ (8007cb4 <RCCEx_PLL2_Config+0x15c>)
 8007bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bf6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	695b      	ldr	r3, [r3, #20]
 8007bfe:	492d      	ldr	r1, [pc, #180]	@ (8007cb4 <RCCEx_PLL2_Config+0x15c>)
 8007c00:	4313      	orrs	r3, r2
 8007c02:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007c04:	4b2b      	ldr	r3, [pc, #172]	@ (8007cb4 <RCCEx_PLL2_Config+0x15c>)
 8007c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c08:	f023 0220 	bic.w	r2, r3, #32
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	699b      	ldr	r3, [r3, #24]
 8007c10:	4928      	ldr	r1, [pc, #160]	@ (8007cb4 <RCCEx_PLL2_Config+0x15c>)
 8007c12:	4313      	orrs	r3, r2
 8007c14:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007c16:	4b27      	ldr	r3, [pc, #156]	@ (8007cb4 <RCCEx_PLL2_Config+0x15c>)
 8007c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c1a:	4a26      	ldr	r2, [pc, #152]	@ (8007cb4 <RCCEx_PLL2_Config+0x15c>)
 8007c1c:	f023 0310 	bic.w	r3, r3, #16
 8007c20:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007c22:	4b24      	ldr	r3, [pc, #144]	@ (8007cb4 <RCCEx_PLL2_Config+0x15c>)
 8007c24:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007c26:	4b24      	ldr	r3, [pc, #144]	@ (8007cb8 <RCCEx_PLL2_Config+0x160>)
 8007c28:	4013      	ands	r3, r2
 8007c2a:	687a      	ldr	r2, [r7, #4]
 8007c2c:	69d2      	ldr	r2, [r2, #28]
 8007c2e:	00d2      	lsls	r2, r2, #3
 8007c30:	4920      	ldr	r1, [pc, #128]	@ (8007cb4 <RCCEx_PLL2_Config+0x15c>)
 8007c32:	4313      	orrs	r3, r2
 8007c34:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007c36:	4b1f      	ldr	r3, [pc, #124]	@ (8007cb4 <RCCEx_PLL2_Config+0x15c>)
 8007c38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c3a:	4a1e      	ldr	r2, [pc, #120]	@ (8007cb4 <RCCEx_PLL2_Config+0x15c>)
 8007c3c:	f043 0310 	orr.w	r3, r3, #16
 8007c40:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d106      	bne.n	8007c56 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007c48:	4b1a      	ldr	r3, [pc, #104]	@ (8007cb4 <RCCEx_PLL2_Config+0x15c>)
 8007c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c4c:	4a19      	ldr	r2, [pc, #100]	@ (8007cb4 <RCCEx_PLL2_Config+0x15c>)
 8007c4e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007c52:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007c54:	e00f      	b.n	8007c76 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	2b01      	cmp	r3, #1
 8007c5a:	d106      	bne.n	8007c6a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007c5c:	4b15      	ldr	r3, [pc, #84]	@ (8007cb4 <RCCEx_PLL2_Config+0x15c>)
 8007c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c60:	4a14      	ldr	r2, [pc, #80]	@ (8007cb4 <RCCEx_PLL2_Config+0x15c>)
 8007c62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007c66:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007c68:	e005      	b.n	8007c76 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007c6a:	4b12      	ldr	r3, [pc, #72]	@ (8007cb4 <RCCEx_PLL2_Config+0x15c>)
 8007c6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c6e:	4a11      	ldr	r2, [pc, #68]	@ (8007cb4 <RCCEx_PLL2_Config+0x15c>)
 8007c70:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007c74:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007c76:	4b0f      	ldr	r3, [pc, #60]	@ (8007cb4 <RCCEx_PLL2_Config+0x15c>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	4a0e      	ldr	r2, [pc, #56]	@ (8007cb4 <RCCEx_PLL2_Config+0x15c>)
 8007c7c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007c80:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007c82:	f7fb f8bd 	bl	8002e00 <HAL_GetTick>
 8007c86:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007c88:	e008      	b.n	8007c9c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007c8a:	f7fb f8b9 	bl	8002e00 <HAL_GetTick>
 8007c8e:	4602      	mov	r2, r0
 8007c90:	68bb      	ldr	r3, [r7, #8]
 8007c92:	1ad3      	subs	r3, r2, r3
 8007c94:	2b02      	cmp	r3, #2
 8007c96:	d901      	bls.n	8007c9c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007c98:	2303      	movs	r3, #3
 8007c9a:	e006      	b.n	8007caa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007c9c:	4b05      	ldr	r3, [pc, #20]	@ (8007cb4 <RCCEx_PLL2_Config+0x15c>)
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d0f0      	beq.n	8007c8a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007ca8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007caa:	4618      	mov	r0, r3
 8007cac:	3710      	adds	r7, #16
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	bd80      	pop	{r7, pc}
 8007cb2:	bf00      	nop
 8007cb4:	58024400 	.word	0x58024400
 8007cb8:	ffff0007 	.word	0xffff0007

08007cbc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b084      	sub	sp, #16
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
 8007cc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007cca:	4b53      	ldr	r3, [pc, #332]	@ (8007e18 <RCCEx_PLL3_Config+0x15c>)
 8007ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cce:	f003 0303 	and.w	r3, r3, #3
 8007cd2:	2b03      	cmp	r3, #3
 8007cd4:	d101      	bne.n	8007cda <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007cd6:	2301      	movs	r3, #1
 8007cd8:	e099      	b.n	8007e0e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007cda:	4b4f      	ldr	r3, [pc, #316]	@ (8007e18 <RCCEx_PLL3_Config+0x15c>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	4a4e      	ldr	r2, [pc, #312]	@ (8007e18 <RCCEx_PLL3_Config+0x15c>)
 8007ce0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007ce4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ce6:	f7fb f88b 	bl	8002e00 <HAL_GetTick>
 8007cea:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007cec:	e008      	b.n	8007d00 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007cee:	f7fb f887 	bl	8002e00 <HAL_GetTick>
 8007cf2:	4602      	mov	r2, r0
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	1ad3      	subs	r3, r2, r3
 8007cf8:	2b02      	cmp	r3, #2
 8007cfa:	d901      	bls.n	8007d00 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007cfc:	2303      	movs	r3, #3
 8007cfe:	e086      	b.n	8007e0e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007d00:	4b45      	ldr	r3, [pc, #276]	@ (8007e18 <RCCEx_PLL3_Config+0x15c>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d1f0      	bne.n	8007cee <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007d0c:	4b42      	ldr	r3, [pc, #264]	@ (8007e18 <RCCEx_PLL3_Config+0x15c>)
 8007d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d10:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	051b      	lsls	r3, r3, #20
 8007d1a:	493f      	ldr	r1, [pc, #252]	@ (8007e18 <RCCEx_PLL3_Config+0x15c>)
 8007d1c:	4313      	orrs	r3, r2
 8007d1e:	628b      	str	r3, [r1, #40]	@ 0x28
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	685b      	ldr	r3, [r3, #4]
 8007d24:	3b01      	subs	r3, #1
 8007d26:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	689b      	ldr	r3, [r3, #8]
 8007d2e:	3b01      	subs	r3, #1
 8007d30:	025b      	lsls	r3, r3, #9
 8007d32:	b29b      	uxth	r3, r3
 8007d34:	431a      	orrs	r2, r3
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	68db      	ldr	r3, [r3, #12]
 8007d3a:	3b01      	subs	r3, #1
 8007d3c:	041b      	lsls	r3, r3, #16
 8007d3e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007d42:	431a      	orrs	r2, r3
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	691b      	ldr	r3, [r3, #16]
 8007d48:	3b01      	subs	r3, #1
 8007d4a:	061b      	lsls	r3, r3, #24
 8007d4c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007d50:	4931      	ldr	r1, [pc, #196]	@ (8007e18 <RCCEx_PLL3_Config+0x15c>)
 8007d52:	4313      	orrs	r3, r2
 8007d54:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007d56:	4b30      	ldr	r3, [pc, #192]	@ (8007e18 <RCCEx_PLL3_Config+0x15c>)
 8007d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d5a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	695b      	ldr	r3, [r3, #20]
 8007d62:	492d      	ldr	r1, [pc, #180]	@ (8007e18 <RCCEx_PLL3_Config+0x15c>)
 8007d64:	4313      	orrs	r3, r2
 8007d66:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007d68:	4b2b      	ldr	r3, [pc, #172]	@ (8007e18 <RCCEx_PLL3_Config+0x15c>)
 8007d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d6c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	699b      	ldr	r3, [r3, #24]
 8007d74:	4928      	ldr	r1, [pc, #160]	@ (8007e18 <RCCEx_PLL3_Config+0x15c>)
 8007d76:	4313      	orrs	r3, r2
 8007d78:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007d7a:	4b27      	ldr	r3, [pc, #156]	@ (8007e18 <RCCEx_PLL3_Config+0x15c>)
 8007d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d7e:	4a26      	ldr	r2, [pc, #152]	@ (8007e18 <RCCEx_PLL3_Config+0x15c>)
 8007d80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007d84:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007d86:	4b24      	ldr	r3, [pc, #144]	@ (8007e18 <RCCEx_PLL3_Config+0x15c>)
 8007d88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d8a:	4b24      	ldr	r3, [pc, #144]	@ (8007e1c <RCCEx_PLL3_Config+0x160>)
 8007d8c:	4013      	ands	r3, r2
 8007d8e:	687a      	ldr	r2, [r7, #4]
 8007d90:	69d2      	ldr	r2, [r2, #28]
 8007d92:	00d2      	lsls	r2, r2, #3
 8007d94:	4920      	ldr	r1, [pc, #128]	@ (8007e18 <RCCEx_PLL3_Config+0x15c>)
 8007d96:	4313      	orrs	r3, r2
 8007d98:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007d9a:	4b1f      	ldr	r3, [pc, #124]	@ (8007e18 <RCCEx_PLL3_Config+0x15c>)
 8007d9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d9e:	4a1e      	ldr	r2, [pc, #120]	@ (8007e18 <RCCEx_PLL3_Config+0x15c>)
 8007da0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007da4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d106      	bne.n	8007dba <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007dac:	4b1a      	ldr	r3, [pc, #104]	@ (8007e18 <RCCEx_PLL3_Config+0x15c>)
 8007dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007db0:	4a19      	ldr	r2, [pc, #100]	@ (8007e18 <RCCEx_PLL3_Config+0x15c>)
 8007db2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007db6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007db8:	e00f      	b.n	8007dda <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	2b01      	cmp	r3, #1
 8007dbe:	d106      	bne.n	8007dce <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007dc0:	4b15      	ldr	r3, [pc, #84]	@ (8007e18 <RCCEx_PLL3_Config+0x15c>)
 8007dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dc4:	4a14      	ldr	r2, [pc, #80]	@ (8007e18 <RCCEx_PLL3_Config+0x15c>)
 8007dc6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007dca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007dcc:	e005      	b.n	8007dda <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007dce:	4b12      	ldr	r3, [pc, #72]	@ (8007e18 <RCCEx_PLL3_Config+0x15c>)
 8007dd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dd2:	4a11      	ldr	r2, [pc, #68]	@ (8007e18 <RCCEx_PLL3_Config+0x15c>)
 8007dd4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007dd8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007dda:	4b0f      	ldr	r3, [pc, #60]	@ (8007e18 <RCCEx_PLL3_Config+0x15c>)
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	4a0e      	ldr	r2, [pc, #56]	@ (8007e18 <RCCEx_PLL3_Config+0x15c>)
 8007de0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007de4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007de6:	f7fb f80b 	bl	8002e00 <HAL_GetTick>
 8007dea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007dec:	e008      	b.n	8007e00 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007dee:	f7fb f807 	bl	8002e00 <HAL_GetTick>
 8007df2:	4602      	mov	r2, r0
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	1ad3      	subs	r3, r2, r3
 8007df8:	2b02      	cmp	r3, #2
 8007dfa:	d901      	bls.n	8007e00 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007dfc:	2303      	movs	r3, #3
 8007dfe:	e006      	b.n	8007e0e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007e00:	4b05      	ldr	r3, [pc, #20]	@ (8007e18 <RCCEx_PLL3_Config+0x15c>)
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d0f0      	beq.n	8007dee <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e0e:	4618      	mov	r0, r3
 8007e10:	3710      	adds	r7, #16
 8007e12:	46bd      	mov	sp, r7
 8007e14:	bd80      	pop	{r7, pc}
 8007e16:	bf00      	nop
 8007e18:	58024400 	.word	0x58024400
 8007e1c:	ffff0007 	.word	0xffff0007

08007e20 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b082      	sub	sp, #8
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d101      	bne.n	8007e32 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007e2e:	2301      	movs	r3, #1
 8007e30:	e049      	b.n	8007ec6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e38:	b2db      	uxtb	r3, r3
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d106      	bne.n	8007e4c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2200      	movs	r2, #0
 8007e42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f7fa f824 	bl	8001e94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2202      	movs	r2, #2
 8007e50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681a      	ldr	r2, [r3, #0]
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	3304      	adds	r3, #4
 8007e5c:	4619      	mov	r1, r3
 8007e5e:	4610      	mov	r0, r2
 8007e60:	f000 fb12 	bl	8008488 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2201      	movs	r2, #1
 8007e68:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2201      	movs	r2, #1
 8007e70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2201      	movs	r2, #1
 8007e78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2201      	movs	r2, #1
 8007e80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2201      	movs	r2, #1
 8007e88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	2201      	movs	r2, #1
 8007e90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2201      	movs	r2, #1
 8007e98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2201      	movs	r2, #1
 8007ea0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2201      	movs	r2, #1
 8007eb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2201      	movs	r2, #1
 8007eb8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2201      	movs	r2, #1
 8007ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007ec4:	2300      	movs	r3, #0
}
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	3708      	adds	r7, #8
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	bd80      	pop	{r7, pc}
	...

08007ed0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007ed0:	b480      	push	{r7}
 8007ed2:	b085      	sub	sp, #20
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ede:	b2db      	uxtb	r3, r3
 8007ee0:	2b01      	cmp	r3, #1
 8007ee2:	d001      	beq.n	8007ee8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	e05e      	b.n	8007fa6 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2202      	movs	r2, #2
 8007eec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	68da      	ldr	r2, [r3, #12]
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f042 0201 	orr.w	r2, r2, #1
 8007efe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	4a2b      	ldr	r2, [pc, #172]	@ (8007fb4 <HAL_TIM_Base_Start_IT+0xe4>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d02c      	beq.n	8007f64 <HAL_TIM_Base_Start_IT+0x94>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f12:	d027      	beq.n	8007f64 <HAL_TIM_Base_Start_IT+0x94>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	4a27      	ldr	r2, [pc, #156]	@ (8007fb8 <HAL_TIM_Base_Start_IT+0xe8>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d022      	beq.n	8007f64 <HAL_TIM_Base_Start_IT+0x94>
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	4a26      	ldr	r2, [pc, #152]	@ (8007fbc <HAL_TIM_Base_Start_IT+0xec>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d01d      	beq.n	8007f64 <HAL_TIM_Base_Start_IT+0x94>
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	4a24      	ldr	r2, [pc, #144]	@ (8007fc0 <HAL_TIM_Base_Start_IT+0xf0>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d018      	beq.n	8007f64 <HAL_TIM_Base_Start_IT+0x94>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	4a23      	ldr	r2, [pc, #140]	@ (8007fc4 <HAL_TIM_Base_Start_IT+0xf4>)
 8007f38:	4293      	cmp	r3, r2
 8007f3a:	d013      	beq.n	8007f64 <HAL_TIM_Base_Start_IT+0x94>
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a21      	ldr	r2, [pc, #132]	@ (8007fc8 <HAL_TIM_Base_Start_IT+0xf8>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d00e      	beq.n	8007f64 <HAL_TIM_Base_Start_IT+0x94>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4a20      	ldr	r2, [pc, #128]	@ (8007fcc <HAL_TIM_Base_Start_IT+0xfc>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d009      	beq.n	8007f64 <HAL_TIM_Base_Start_IT+0x94>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4a1e      	ldr	r2, [pc, #120]	@ (8007fd0 <HAL_TIM_Base_Start_IT+0x100>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d004      	beq.n	8007f64 <HAL_TIM_Base_Start_IT+0x94>
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	4a1d      	ldr	r2, [pc, #116]	@ (8007fd4 <HAL_TIM_Base_Start_IT+0x104>)
 8007f60:	4293      	cmp	r3, r2
 8007f62:	d115      	bne.n	8007f90 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	689a      	ldr	r2, [r3, #8]
 8007f6a:	4b1b      	ldr	r3, [pc, #108]	@ (8007fd8 <HAL_TIM_Base_Start_IT+0x108>)
 8007f6c:	4013      	ands	r3, r2
 8007f6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	2b06      	cmp	r3, #6
 8007f74:	d015      	beq.n	8007fa2 <HAL_TIM_Base_Start_IT+0xd2>
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f7c:	d011      	beq.n	8007fa2 <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	681a      	ldr	r2, [r3, #0]
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f042 0201 	orr.w	r2, r2, #1
 8007f8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f8e:	e008      	b.n	8007fa2 <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	681a      	ldr	r2, [r3, #0]
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	f042 0201 	orr.w	r2, r2, #1
 8007f9e:	601a      	str	r2, [r3, #0]
 8007fa0:	e000      	b.n	8007fa4 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fa2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007fa4:	2300      	movs	r3, #0
}
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	3714      	adds	r7, #20
 8007faa:	46bd      	mov	sp, r7
 8007fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb0:	4770      	bx	lr
 8007fb2:	bf00      	nop
 8007fb4:	40010000 	.word	0x40010000
 8007fb8:	40000400 	.word	0x40000400
 8007fbc:	40000800 	.word	0x40000800
 8007fc0:	40000c00 	.word	0x40000c00
 8007fc4:	40010400 	.word	0x40010400
 8007fc8:	40001800 	.word	0x40001800
 8007fcc:	40014000 	.word	0x40014000
 8007fd0:	4000e000 	.word	0x4000e000
 8007fd4:	4000e400 	.word	0x4000e400
 8007fd8:	00010007 	.word	0x00010007

08007fdc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007fdc:	b480      	push	{r7}
 8007fde:	b083      	sub	sp, #12
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	68da      	ldr	r2, [r3, #12]
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f022 0201 	bic.w	r2, r2, #1
 8007ff2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	6a1a      	ldr	r2, [r3, #32]
 8007ffa:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007ffe:	4013      	ands	r3, r2
 8008000:	2b00      	cmp	r3, #0
 8008002:	d10f      	bne.n	8008024 <HAL_TIM_Base_Stop_IT+0x48>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	6a1a      	ldr	r2, [r3, #32]
 800800a:	f240 4344 	movw	r3, #1092	@ 0x444
 800800e:	4013      	ands	r3, r2
 8008010:	2b00      	cmp	r3, #0
 8008012:	d107      	bne.n	8008024 <HAL_TIM_Base_Stop_IT+0x48>
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	681a      	ldr	r2, [r3, #0]
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f022 0201 	bic.w	r2, r2, #1
 8008022:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2201      	movs	r2, #1
 8008028:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800802c:	2300      	movs	r3, #0
}
 800802e:	4618      	mov	r0, r3
 8008030:	370c      	adds	r7, #12
 8008032:	46bd      	mov	sp, r7
 8008034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008038:	4770      	bx	lr

0800803a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800803a:	b580      	push	{r7, lr}
 800803c:	b084      	sub	sp, #16
 800803e:	af00      	add	r7, sp, #0
 8008040:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	68db      	ldr	r3, [r3, #12]
 8008048:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	691b      	ldr	r3, [r3, #16]
 8008050:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	f003 0302 	and.w	r3, r3, #2
 8008058:	2b00      	cmp	r3, #0
 800805a:	d020      	beq.n	800809e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	f003 0302 	and.w	r3, r3, #2
 8008062:	2b00      	cmp	r3, #0
 8008064:	d01b      	beq.n	800809e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f06f 0202 	mvn.w	r2, #2
 800806e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2201      	movs	r2, #1
 8008074:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	699b      	ldr	r3, [r3, #24]
 800807c:	f003 0303 	and.w	r3, r3, #3
 8008080:	2b00      	cmp	r3, #0
 8008082:	d003      	beq.n	800808c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008084:	6878      	ldr	r0, [r7, #4]
 8008086:	f000 f9e1 	bl	800844c <HAL_TIM_IC_CaptureCallback>
 800808a:	e005      	b.n	8008098 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800808c:	6878      	ldr	r0, [r7, #4]
 800808e:	f000 f9d3 	bl	8008438 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008092:	6878      	ldr	r0, [r7, #4]
 8008094:	f000 f9e4 	bl	8008460 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	2200      	movs	r2, #0
 800809c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	f003 0304 	and.w	r3, r3, #4
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d020      	beq.n	80080ea <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	f003 0304 	and.w	r3, r3, #4
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d01b      	beq.n	80080ea <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	f06f 0204 	mvn.w	r2, #4
 80080ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2202      	movs	r2, #2
 80080c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	699b      	ldr	r3, [r3, #24]
 80080c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d003      	beq.n	80080d8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80080d0:	6878      	ldr	r0, [r7, #4]
 80080d2:	f000 f9bb 	bl	800844c <HAL_TIM_IC_CaptureCallback>
 80080d6:	e005      	b.n	80080e4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80080d8:	6878      	ldr	r0, [r7, #4]
 80080da:	f000 f9ad 	bl	8008438 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080de:	6878      	ldr	r0, [r7, #4]
 80080e0:	f000 f9be 	bl	8008460 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2200      	movs	r2, #0
 80080e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	f003 0308 	and.w	r3, r3, #8
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d020      	beq.n	8008136 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	f003 0308 	and.w	r3, r3, #8
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d01b      	beq.n	8008136 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f06f 0208 	mvn.w	r2, #8
 8008106:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2204      	movs	r2, #4
 800810c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	69db      	ldr	r3, [r3, #28]
 8008114:	f003 0303 	and.w	r3, r3, #3
 8008118:	2b00      	cmp	r3, #0
 800811a:	d003      	beq.n	8008124 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800811c:	6878      	ldr	r0, [r7, #4]
 800811e:	f000 f995 	bl	800844c <HAL_TIM_IC_CaptureCallback>
 8008122:	e005      	b.n	8008130 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f000 f987 	bl	8008438 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800812a:	6878      	ldr	r0, [r7, #4]
 800812c:	f000 f998 	bl	8008460 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2200      	movs	r2, #0
 8008134:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008136:	68bb      	ldr	r3, [r7, #8]
 8008138:	f003 0310 	and.w	r3, r3, #16
 800813c:	2b00      	cmp	r3, #0
 800813e:	d020      	beq.n	8008182 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	f003 0310 	and.w	r3, r3, #16
 8008146:	2b00      	cmp	r3, #0
 8008148:	d01b      	beq.n	8008182 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f06f 0210 	mvn.w	r2, #16
 8008152:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2208      	movs	r2, #8
 8008158:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	69db      	ldr	r3, [r3, #28]
 8008160:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008164:	2b00      	cmp	r3, #0
 8008166:	d003      	beq.n	8008170 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008168:	6878      	ldr	r0, [r7, #4]
 800816a:	f000 f96f 	bl	800844c <HAL_TIM_IC_CaptureCallback>
 800816e:	e005      	b.n	800817c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008170:	6878      	ldr	r0, [r7, #4]
 8008172:	f000 f961 	bl	8008438 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f000 f972 	bl	8008460 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2200      	movs	r2, #0
 8008180:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	f003 0301 	and.w	r3, r3, #1
 8008188:	2b00      	cmp	r3, #0
 800818a:	d00c      	beq.n	80081a6 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	f003 0301 	and.w	r3, r3, #1
 8008192:	2b00      	cmp	r3, #0
 8008194:	d007      	beq.n	80081a6 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f06f 0201 	mvn.w	r2, #1
 800819e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80081a0:	6878      	ldr	r0, [r7, #4]
 80081a2:	f7f9 fa85 	bl	80016b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80081a6:	68bb      	ldr	r3, [r7, #8]
 80081a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d104      	bne.n	80081ba <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80081b0:	68bb      	ldr	r3, [r7, #8]
 80081b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d00c      	beq.n	80081d4 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d007      	beq.n	80081d4 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80081cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	f000 fb50 	bl	8008874 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d00c      	beq.n	80081f8 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d007      	beq.n	80081f8 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80081f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80081f2:	6878      	ldr	r0, [r7, #4]
 80081f4:	f000 fb48 	bl	8008888 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d00c      	beq.n	800821c <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008208:	2b00      	cmp	r3, #0
 800820a:	d007      	beq.n	800821c <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008214:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008216:	6878      	ldr	r0, [r7, #4]
 8008218:	f000 f92c 	bl	8008474 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	f003 0320 	and.w	r3, r3, #32
 8008222:	2b00      	cmp	r3, #0
 8008224:	d00c      	beq.n	8008240 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	f003 0320 	and.w	r3, r3, #32
 800822c:	2b00      	cmp	r3, #0
 800822e:	d007      	beq.n	8008240 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f06f 0220 	mvn.w	r2, #32
 8008238:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f000 fb10 	bl	8008860 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008240:	bf00      	nop
 8008242:	3710      	adds	r7, #16
 8008244:	46bd      	mov	sp, r7
 8008246:	bd80      	pop	{r7, pc}

08008248 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b084      	sub	sp, #16
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
 8008250:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008252:	2300      	movs	r3, #0
 8008254:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800825c:	2b01      	cmp	r3, #1
 800825e:	d101      	bne.n	8008264 <HAL_TIM_ConfigClockSource+0x1c>
 8008260:	2302      	movs	r3, #2
 8008262:	e0dc      	b.n	800841e <HAL_TIM_ConfigClockSource+0x1d6>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2201      	movs	r2, #1
 8008268:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2202      	movs	r2, #2
 8008270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	689b      	ldr	r3, [r3, #8]
 800827a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800827c:	68ba      	ldr	r2, [r7, #8]
 800827e:	4b6a      	ldr	r3, [pc, #424]	@ (8008428 <HAL_TIM_ConfigClockSource+0x1e0>)
 8008280:	4013      	ands	r3, r2
 8008282:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800828a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	68ba      	ldr	r2, [r7, #8]
 8008292:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4a64      	ldr	r2, [pc, #400]	@ (800842c <HAL_TIM_ConfigClockSource+0x1e4>)
 800829a:	4293      	cmp	r3, r2
 800829c:	f000 80a9 	beq.w	80083f2 <HAL_TIM_ConfigClockSource+0x1aa>
 80082a0:	4a62      	ldr	r2, [pc, #392]	@ (800842c <HAL_TIM_ConfigClockSource+0x1e4>)
 80082a2:	4293      	cmp	r3, r2
 80082a4:	f200 80ae 	bhi.w	8008404 <HAL_TIM_ConfigClockSource+0x1bc>
 80082a8:	4a61      	ldr	r2, [pc, #388]	@ (8008430 <HAL_TIM_ConfigClockSource+0x1e8>)
 80082aa:	4293      	cmp	r3, r2
 80082ac:	f000 80a1 	beq.w	80083f2 <HAL_TIM_ConfigClockSource+0x1aa>
 80082b0:	4a5f      	ldr	r2, [pc, #380]	@ (8008430 <HAL_TIM_ConfigClockSource+0x1e8>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	f200 80a6 	bhi.w	8008404 <HAL_TIM_ConfigClockSource+0x1bc>
 80082b8:	4a5e      	ldr	r2, [pc, #376]	@ (8008434 <HAL_TIM_ConfigClockSource+0x1ec>)
 80082ba:	4293      	cmp	r3, r2
 80082bc:	f000 8099 	beq.w	80083f2 <HAL_TIM_ConfigClockSource+0x1aa>
 80082c0:	4a5c      	ldr	r2, [pc, #368]	@ (8008434 <HAL_TIM_ConfigClockSource+0x1ec>)
 80082c2:	4293      	cmp	r3, r2
 80082c4:	f200 809e 	bhi.w	8008404 <HAL_TIM_ConfigClockSource+0x1bc>
 80082c8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80082cc:	f000 8091 	beq.w	80083f2 <HAL_TIM_ConfigClockSource+0x1aa>
 80082d0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80082d4:	f200 8096 	bhi.w	8008404 <HAL_TIM_ConfigClockSource+0x1bc>
 80082d8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80082dc:	f000 8089 	beq.w	80083f2 <HAL_TIM_ConfigClockSource+0x1aa>
 80082e0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80082e4:	f200 808e 	bhi.w	8008404 <HAL_TIM_ConfigClockSource+0x1bc>
 80082e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80082ec:	d03e      	beq.n	800836c <HAL_TIM_ConfigClockSource+0x124>
 80082ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80082f2:	f200 8087 	bhi.w	8008404 <HAL_TIM_ConfigClockSource+0x1bc>
 80082f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082fa:	f000 8086 	beq.w	800840a <HAL_TIM_ConfigClockSource+0x1c2>
 80082fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008302:	d87f      	bhi.n	8008404 <HAL_TIM_ConfigClockSource+0x1bc>
 8008304:	2b70      	cmp	r3, #112	@ 0x70
 8008306:	d01a      	beq.n	800833e <HAL_TIM_ConfigClockSource+0xf6>
 8008308:	2b70      	cmp	r3, #112	@ 0x70
 800830a:	d87b      	bhi.n	8008404 <HAL_TIM_ConfigClockSource+0x1bc>
 800830c:	2b60      	cmp	r3, #96	@ 0x60
 800830e:	d050      	beq.n	80083b2 <HAL_TIM_ConfigClockSource+0x16a>
 8008310:	2b60      	cmp	r3, #96	@ 0x60
 8008312:	d877      	bhi.n	8008404 <HAL_TIM_ConfigClockSource+0x1bc>
 8008314:	2b50      	cmp	r3, #80	@ 0x50
 8008316:	d03c      	beq.n	8008392 <HAL_TIM_ConfigClockSource+0x14a>
 8008318:	2b50      	cmp	r3, #80	@ 0x50
 800831a:	d873      	bhi.n	8008404 <HAL_TIM_ConfigClockSource+0x1bc>
 800831c:	2b40      	cmp	r3, #64	@ 0x40
 800831e:	d058      	beq.n	80083d2 <HAL_TIM_ConfigClockSource+0x18a>
 8008320:	2b40      	cmp	r3, #64	@ 0x40
 8008322:	d86f      	bhi.n	8008404 <HAL_TIM_ConfigClockSource+0x1bc>
 8008324:	2b30      	cmp	r3, #48	@ 0x30
 8008326:	d064      	beq.n	80083f2 <HAL_TIM_ConfigClockSource+0x1aa>
 8008328:	2b30      	cmp	r3, #48	@ 0x30
 800832a:	d86b      	bhi.n	8008404 <HAL_TIM_ConfigClockSource+0x1bc>
 800832c:	2b20      	cmp	r3, #32
 800832e:	d060      	beq.n	80083f2 <HAL_TIM_ConfigClockSource+0x1aa>
 8008330:	2b20      	cmp	r3, #32
 8008332:	d867      	bhi.n	8008404 <HAL_TIM_ConfigClockSource+0x1bc>
 8008334:	2b00      	cmp	r3, #0
 8008336:	d05c      	beq.n	80083f2 <HAL_TIM_ConfigClockSource+0x1aa>
 8008338:	2b10      	cmp	r3, #16
 800833a:	d05a      	beq.n	80083f2 <HAL_TIM_ConfigClockSource+0x1aa>
 800833c:	e062      	b.n	8008404 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800834e:	f000 f9cb 	bl	80086e8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	689b      	ldr	r3, [r3, #8]
 8008358:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800835a:	68bb      	ldr	r3, [r7, #8]
 800835c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008360:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	68ba      	ldr	r2, [r7, #8]
 8008368:	609a      	str	r2, [r3, #8]
      break;
 800836a:	e04f      	b.n	800840c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008374:	683b      	ldr	r3, [r7, #0]
 8008376:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800837c:	f000 f9b4 	bl	80086e8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	689a      	ldr	r2, [r3, #8]
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800838e:	609a      	str	r2, [r3, #8]
      break;
 8008390:	e03c      	b.n	800840c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800839e:	461a      	mov	r2, r3
 80083a0:	f000 f924 	bl	80085ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	2150      	movs	r1, #80	@ 0x50
 80083aa:	4618      	mov	r0, r3
 80083ac:	f000 f97e 	bl	80086ac <TIM_ITRx_SetConfig>
      break;
 80083b0:	e02c      	b.n	800840c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80083ba:	683b      	ldr	r3, [r7, #0]
 80083bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80083be:	461a      	mov	r2, r3
 80083c0:	f000 f943 	bl	800864a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	2160      	movs	r1, #96	@ 0x60
 80083ca:	4618      	mov	r0, r3
 80083cc:	f000 f96e 	bl	80086ac <TIM_ITRx_SetConfig>
      break;
 80083d0:	e01c      	b.n	800840c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80083da:	683b      	ldr	r3, [r7, #0]
 80083dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80083de:	461a      	mov	r2, r3
 80083e0:	f000 f904 	bl	80085ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	2140      	movs	r1, #64	@ 0x40
 80083ea:	4618      	mov	r0, r3
 80083ec:	f000 f95e 	bl	80086ac <TIM_ITRx_SetConfig>
      break;
 80083f0:	e00c      	b.n	800840c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681a      	ldr	r2, [r3, #0]
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	4619      	mov	r1, r3
 80083fc:	4610      	mov	r0, r2
 80083fe:	f000 f955 	bl	80086ac <TIM_ITRx_SetConfig>
      break;
 8008402:	e003      	b.n	800840c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8008404:	2301      	movs	r3, #1
 8008406:	73fb      	strb	r3, [r7, #15]
      break;
 8008408:	e000      	b.n	800840c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800840a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2201      	movs	r2, #1
 8008410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2200      	movs	r2, #0
 8008418:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800841c:	7bfb      	ldrb	r3, [r7, #15]
}
 800841e:	4618      	mov	r0, r3
 8008420:	3710      	adds	r7, #16
 8008422:	46bd      	mov	sp, r7
 8008424:	bd80      	pop	{r7, pc}
 8008426:	bf00      	nop
 8008428:	ffceff88 	.word	0xffceff88
 800842c:	00100040 	.word	0x00100040
 8008430:	00100030 	.word	0x00100030
 8008434:	00100020 	.word	0x00100020

08008438 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008438:	b480      	push	{r7}
 800843a:	b083      	sub	sp, #12
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008440:	bf00      	nop
 8008442:	370c      	adds	r7, #12
 8008444:	46bd      	mov	sp, r7
 8008446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844a:	4770      	bx	lr

0800844c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800844c:	b480      	push	{r7}
 800844e:	b083      	sub	sp, #12
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008454:	bf00      	nop
 8008456:	370c      	adds	r7, #12
 8008458:	46bd      	mov	sp, r7
 800845a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845e:	4770      	bx	lr

08008460 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008460:	b480      	push	{r7}
 8008462:	b083      	sub	sp, #12
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008468:	bf00      	nop
 800846a:	370c      	adds	r7, #12
 800846c:	46bd      	mov	sp, r7
 800846e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008472:	4770      	bx	lr

08008474 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008474:	b480      	push	{r7}
 8008476:	b083      	sub	sp, #12
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800847c:	bf00      	nop
 800847e:	370c      	adds	r7, #12
 8008480:	46bd      	mov	sp, r7
 8008482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008486:	4770      	bx	lr

08008488 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008488:	b480      	push	{r7}
 800848a:	b085      	sub	sp, #20
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
 8008490:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	4a4a      	ldr	r2, [pc, #296]	@ (80085c4 <TIM_Base_SetConfig+0x13c>)
 800849c:	4293      	cmp	r3, r2
 800849e:	d013      	beq.n	80084c8 <TIM_Base_SetConfig+0x40>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084a6:	d00f      	beq.n	80084c8 <TIM_Base_SetConfig+0x40>
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	4a47      	ldr	r2, [pc, #284]	@ (80085c8 <TIM_Base_SetConfig+0x140>)
 80084ac:	4293      	cmp	r3, r2
 80084ae:	d00b      	beq.n	80084c8 <TIM_Base_SetConfig+0x40>
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	4a46      	ldr	r2, [pc, #280]	@ (80085cc <TIM_Base_SetConfig+0x144>)
 80084b4:	4293      	cmp	r3, r2
 80084b6:	d007      	beq.n	80084c8 <TIM_Base_SetConfig+0x40>
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	4a45      	ldr	r2, [pc, #276]	@ (80085d0 <TIM_Base_SetConfig+0x148>)
 80084bc:	4293      	cmp	r3, r2
 80084be:	d003      	beq.n	80084c8 <TIM_Base_SetConfig+0x40>
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	4a44      	ldr	r2, [pc, #272]	@ (80085d4 <TIM_Base_SetConfig+0x14c>)
 80084c4:	4293      	cmp	r3, r2
 80084c6:	d108      	bne.n	80084da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	685b      	ldr	r3, [r3, #4]
 80084d4:	68fa      	ldr	r2, [r7, #12]
 80084d6:	4313      	orrs	r3, r2
 80084d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	4a39      	ldr	r2, [pc, #228]	@ (80085c4 <TIM_Base_SetConfig+0x13c>)
 80084de:	4293      	cmp	r3, r2
 80084e0:	d027      	beq.n	8008532 <TIM_Base_SetConfig+0xaa>
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084e8:	d023      	beq.n	8008532 <TIM_Base_SetConfig+0xaa>
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	4a36      	ldr	r2, [pc, #216]	@ (80085c8 <TIM_Base_SetConfig+0x140>)
 80084ee:	4293      	cmp	r3, r2
 80084f0:	d01f      	beq.n	8008532 <TIM_Base_SetConfig+0xaa>
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	4a35      	ldr	r2, [pc, #212]	@ (80085cc <TIM_Base_SetConfig+0x144>)
 80084f6:	4293      	cmp	r3, r2
 80084f8:	d01b      	beq.n	8008532 <TIM_Base_SetConfig+0xaa>
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	4a34      	ldr	r2, [pc, #208]	@ (80085d0 <TIM_Base_SetConfig+0x148>)
 80084fe:	4293      	cmp	r3, r2
 8008500:	d017      	beq.n	8008532 <TIM_Base_SetConfig+0xaa>
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	4a33      	ldr	r2, [pc, #204]	@ (80085d4 <TIM_Base_SetConfig+0x14c>)
 8008506:	4293      	cmp	r3, r2
 8008508:	d013      	beq.n	8008532 <TIM_Base_SetConfig+0xaa>
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	4a32      	ldr	r2, [pc, #200]	@ (80085d8 <TIM_Base_SetConfig+0x150>)
 800850e:	4293      	cmp	r3, r2
 8008510:	d00f      	beq.n	8008532 <TIM_Base_SetConfig+0xaa>
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	4a31      	ldr	r2, [pc, #196]	@ (80085dc <TIM_Base_SetConfig+0x154>)
 8008516:	4293      	cmp	r3, r2
 8008518:	d00b      	beq.n	8008532 <TIM_Base_SetConfig+0xaa>
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	4a30      	ldr	r2, [pc, #192]	@ (80085e0 <TIM_Base_SetConfig+0x158>)
 800851e:	4293      	cmp	r3, r2
 8008520:	d007      	beq.n	8008532 <TIM_Base_SetConfig+0xaa>
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	4a2f      	ldr	r2, [pc, #188]	@ (80085e4 <TIM_Base_SetConfig+0x15c>)
 8008526:	4293      	cmp	r3, r2
 8008528:	d003      	beq.n	8008532 <TIM_Base_SetConfig+0xaa>
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	4a2e      	ldr	r2, [pc, #184]	@ (80085e8 <TIM_Base_SetConfig+0x160>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d108      	bne.n	8008544 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008538:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	68db      	ldr	r3, [r3, #12]
 800853e:	68fa      	ldr	r2, [r7, #12]
 8008540:	4313      	orrs	r3, r2
 8008542:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	695b      	ldr	r3, [r3, #20]
 800854e:	4313      	orrs	r3, r2
 8008550:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	68fa      	ldr	r2, [r7, #12]
 8008556:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	689a      	ldr	r2, [r3, #8]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	681a      	ldr	r2, [r3, #0]
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	4a16      	ldr	r2, [pc, #88]	@ (80085c4 <TIM_Base_SetConfig+0x13c>)
 800856c:	4293      	cmp	r3, r2
 800856e:	d00f      	beq.n	8008590 <TIM_Base_SetConfig+0x108>
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	4a18      	ldr	r2, [pc, #96]	@ (80085d4 <TIM_Base_SetConfig+0x14c>)
 8008574:	4293      	cmp	r3, r2
 8008576:	d00b      	beq.n	8008590 <TIM_Base_SetConfig+0x108>
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	4a17      	ldr	r2, [pc, #92]	@ (80085d8 <TIM_Base_SetConfig+0x150>)
 800857c:	4293      	cmp	r3, r2
 800857e:	d007      	beq.n	8008590 <TIM_Base_SetConfig+0x108>
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	4a16      	ldr	r2, [pc, #88]	@ (80085dc <TIM_Base_SetConfig+0x154>)
 8008584:	4293      	cmp	r3, r2
 8008586:	d003      	beq.n	8008590 <TIM_Base_SetConfig+0x108>
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	4a15      	ldr	r2, [pc, #84]	@ (80085e0 <TIM_Base_SetConfig+0x158>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d103      	bne.n	8008598 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	691a      	ldr	r2, [r3, #16]
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2201      	movs	r2, #1
 800859c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	691b      	ldr	r3, [r3, #16]
 80085a2:	f003 0301 	and.w	r3, r3, #1
 80085a6:	2b01      	cmp	r3, #1
 80085a8:	d105      	bne.n	80085b6 <TIM_Base_SetConfig+0x12e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	691b      	ldr	r3, [r3, #16]
 80085ae:	f023 0201 	bic.w	r2, r3, #1
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	611a      	str	r2, [r3, #16]
  }
}
 80085b6:	bf00      	nop
 80085b8:	3714      	adds	r7, #20
 80085ba:	46bd      	mov	sp, r7
 80085bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c0:	4770      	bx	lr
 80085c2:	bf00      	nop
 80085c4:	40010000 	.word	0x40010000
 80085c8:	40000400 	.word	0x40000400
 80085cc:	40000800 	.word	0x40000800
 80085d0:	40000c00 	.word	0x40000c00
 80085d4:	40010400 	.word	0x40010400
 80085d8:	40014000 	.word	0x40014000
 80085dc:	40014400 	.word	0x40014400
 80085e0:	40014800 	.word	0x40014800
 80085e4:	4000e000 	.word	0x4000e000
 80085e8:	4000e400 	.word	0x4000e400

080085ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80085ec:	b480      	push	{r7}
 80085ee:	b087      	sub	sp, #28
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	60f8      	str	r0, [r7, #12]
 80085f4:	60b9      	str	r1, [r7, #8]
 80085f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	6a1b      	ldr	r3, [r3, #32]
 80085fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	6a1b      	ldr	r3, [r3, #32]
 8008602:	f023 0201 	bic.w	r2, r3, #1
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	699b      	ldr	r3, [r3, #24]
 800860e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008610:	693b      	ldr	r3, [r7, #16]
 8008612:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008616:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	011b      	lsls	r3, r3, #4
 800861c:	693a      	ldr	r2, [r7, #16]
 800861e:	4313      	orrs	r3, r2
 8008620:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008622:	697b      	ldr	r3, [r7, #20]
 8008624:	f023 030a 	bic.w	r3, r3, #10
 8008628:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800862a:	697a      	ldr	r2, [r7, #20]
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	4313      	orrs	r3, r2
 8008630:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	693a      	ldr	r2, [r7, #16]
 8008636:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	697a      	ldr	r2, [r7, #20]
 800863c:	621a      	str	r2, [r3, #32]
}
 800863e:	bf00      	nop
 8008640:	371c      	adds	r7, #28
 8008642:	46bd      	mov	sp, r7
 8008644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008648:	4770      	bx	lr

0800864a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800864a:	b480      	push	{r7}
 800864c:	b087      	sub	sp, #28
 800864e:	af00      	add	r7, sp, #0
 8008650:	60f8      	str	r0, [r7, #12]
 8008652:	60b9      	str	r1, [r7, #8]
 8008654:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	6a1b      	ldr	r3, [r3, #32]
 800865a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	6a1b      	ldr	r3, [r3, #32]
 8008660:	f023 0210 	bic.w	r2, r3, #16
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	699b      	ldr	r3, [r3, #24]
 800866c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800866e:	693b      	ldr	r3, [r7, #16]
 8008670:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008674:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	031b      	lsls	r3, r3, #12
 800867a:	693a      	ldr	r2, [r7, #16]
 800867c:	4313      	orrs	r3, r2
 800867e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008680:	697b      	ldr	r3, [r7, #20]
 8008682:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008686:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008688:	68bb      	ldr	r3, [r7, #8]
 800868a:	011b      	lsls	r3, r3, #4
 800868c:	697a      	ldr	r2, [r7, #20]
 800868e:	4313      	orrs	r3, r2
 8008690:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	693a      	ldr	r2, [r7, #16]
 8008696:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	697a      	ldr	r2, [r7, #20]
 800869c:	621a      	str	r2, [r3, #32]
}
 800869e:	bf00      	nop
 80086a0:	371c      	adds	r7, #28
 80086a2:	46bd      	mov	sp, r7
 80086a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a8:	4770      	bx	lr
	...

080086ac <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80086ac:	b480      	push	{r7}
 80086ae:	b085      	sub	sp, #20
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	6078      	str	r0, [r7, #4]
 80086b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	689b      	ldr	r3, [r3, #8]
 80086ba:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80086bc:	68fa      	ldr	r2, [r7, #12]
 80086be:	4b09      	ldr	r3, [pc, #36]	@ (80086e4 <TIM_ITRx_SetConfig+0x38>)
 80086c0:	4013      	ands	r3, r2
 80086c2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80086c4:	683a      	ldr	r2, [r7, #0]
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	4313      	orrs	r3, r2
 80086ca:	f043 0307 	orr.w	r3, r3, #7
 80086ce:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	68fa      	ldr	r2, [r7, #12]
 80086d4:	609a      	str	r2, [r3, #8]
}
 80086d6:	bf00      	nop
 80086d8:	3714      	adds	r7, #20
 80086da:	46bd      	mov	sp, r7
 80086dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e0:	4770      	bx	lr
 80086e2:	bf00      	nop
 80086e4:	ffcfff8f 	.word	0xffcfff8f

080086e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80086e8:	b480      	push	{r7}
 80086ea:	b087      	sub	sp, #28
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	60f8      	str	r0, [r7, #12]
 80086f0:	60b9      	str	r1, [r7, #8]
 80086f2:	607a      	str	r2, [r7, #4]
 80086f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	689b      	ldr	r3, [r3, #8]
 80086fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80086fc:	697b      	ldr	r3, [r7, #20]
 80086fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008702:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008704:	683b      	ldr	r3, [r7, #0]
 8008706:	021a      	lsls	r2, r3, #8
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	431a      	orrs	r2, r3
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	4313      	orrs	r3, r2
 8008710:	697a      	ldr	r2, [r7, #20]
 8008712:	4313      	orrs	r3, r2
 8008714:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	697a      	ldr	r2, [r7, #20]
 800871a:	609a      	str	r2, [r3, #8]
}
 800871c:	bf00      	nop
 800871e:	371c      	adds	r7, #28
 8008720:	46bd      	mov	sp, r7
 8008722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008726:	4770      	bx	lr

08008728 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008728:	b480      	push	{r7}
 800872a:	b085      	sub	sp, #20
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
 8008730:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008738:	2b01      	cmp	r3, #1
 800873a:	d101      	bne.n	8008740 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800873c:	2302      	movs	r3, #2
 800873e:	e077      	b.n	8008830 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2201      	movs	r2, #1
 8008744:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2202      	movs	r2, #2
 800874c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	685b      	ldr	r3, [r3, #4]
 8008756:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	689b      	ldr	r3, [r3, #8]
 800875e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	4a35      	ldr	r2, [pc, #212]	@ (800883c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008766:	4293      	cmp	r3, r2
 8008768:	d004      	beq.n	8008774 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	4a34      	ldr	r2, [pc, #208]	@ (8008840 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008770:	4293      	cmp	r3, r2
 8008772:	d108      	bne.n	8008786 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800877a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	685b      	ldr	r3, [r3, #4]
 8008780:	68fa      	ldr	r2, [r7, #12]
 8008782:	4313      	orrs	r3, r2
 8008784:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800878c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	68fa      	ldr	r2, [r7, #12]
 8008794:	4313      	orrs	r3, r2
 8008796:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	68fa      	ldr	r2, [r7, #12]
 800879e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	4a25      	ldr	r2, [pc, #148]	@ (800883c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80087a6:	4293      	cmp	r3, r2
 80087a8:	d02c      	beq.n	8008804 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087b2:	d027      	beq.n	8008804 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	4a22      	ldr	r2, [pc, #136]	@ (8008844 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80087ba:	4293      	cmp	r3, r2
 80087bc:	d022      	beq.n	8008804 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	4a21      	ldr	r2, [pc, #132]	@ (8008848 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80087c4:	4293      	cmp	r3, r2
 80087c6:	d01d      	beq.n	8008804 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	4a1f      	ldr	r2, [pc, #124]	@ (800884c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80087ce:	4293      	cmp	r3, r2
 80087d0:	d018      	beq.n	8008804 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	4a1a      	ldr	r2, [pc, #104]	@ (8008840 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80087d8:	4293      	cmp	r3, r2
 80087da:	d013      	beq.n	8008804 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	4a1b      	ldr	r2, [pc, #108]	@ (8008850 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d00e      	beq.n	8008804 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	4a1a      	ldr	r2, [pc, #104]	@ (8008854 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 80087ec:	4293      	cmp	r3, r2
 80087ee:	d009      	beq.n	8008804 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	4a18      	ldr	r2, [pc, #96]	@ (8008858 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 80087f6:	4293      	cmp	r3, r2
 80087f8:	d004      	beq.n	8008804 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	4a17      	ldr	r2, [pc, #92]	@ (800885c <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8008800:	4293      	cmp	r3, r2
 8008802:	d10c      	bne.n	800881e <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008804:	68bb      	ldr	r3, [r7, #8]
 8008806:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800880a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	689b      	ldr	r3, [r3, #8]
 8008810:	68ba      	ldr	r2, [r7, #8]
 8008812:	4313      	orrs	r3, r2
 8008814:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	68ba      	ldr	r2, [r7, #8]
 800881c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	2201      	movs	r2, #1
 8008822:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2200      	movs	r2, #0
 800882a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800882e:	2300      	movs	r3, #0
}
 8008830:	4618      	mov	r0, r3
 8008832:	3714      	adds	r7, #20
 8008834:	46bd      	mov	sp, r7
 8008836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883a:	4770      	bx	lr
 800883c:	40010000 	.word	0x40010000
 8008840:	40010400 	.word	0x40010400
 8008844:	40000400 	.word	0x40000400
 8008848:	40000800 	.word	0x40000800
 800884c:	40000c00 	.word	0x40000c00
 8008850:	40001800 	.word	0x40001800
 8008854:	40014000 	.word	0x40014000
 8008858:	4000e000 	.word	0x4000e000
 800885c:	4000e400 	.word	0x4000e400

08008860 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008860:	b480      	push	{r7}
 8008862:	b083      	sub	sp, #12
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008868:	bf00      	nop
 800886a:	370c      	adds	r7, #12
 800886c:	46bd      	mov	sp, r7
 800886e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008872:	4770      	bx	lr

08008874 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008874:	b480      	push	{r7}
 8008876:	b083      	sub	sp, #12
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800887c:	bf00      	nop
 800887e:	370c      	adds	r7, #12
 8008880:	46bd      	mov	sp, r7
 8008882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008886:	4770      	bx	lr

08008888 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008888:	b480      	push	{r7}
 800888a:	b083      	sub	sp, #12
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008890:	bf00      	nop
 8008892:	370c      	adds	r7, #12
 8008894:	46bd      	mov	sp, r7
 8008896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889a:	4770      	bx	lr

0800889c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800889c:	b580      	push	{r7, lr}
 800889e:	b082      	sub	sp, #8
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d101      	bne.n	80088ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80088aa:	2301      	movs	r3, #1
 80088ac:	e042      	b.n	8008934 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d106      	bne.n	80088c6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2200      	movs	r2, #0
 80088bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80088c0:	6878      	ldr	r0, [r7, #4]
 80088c2:	f7f9 fe51 	bl	8002568 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2224      	movs	r2, #36	@ 0x24
 80088ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	681a      	ldr	r2, [r3, #0]
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f022 0201 	bic.w	r2, r2, #1
 80088dc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d002      	beq.n	80088ec <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80088e6:	6878      	ldr	r0, [r7, #4]
 80088e8:	f001 fc10 	bl	800a10c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80088ec:	6878      	ldr	r0, [r7, #4]
 80088ee:	f000 fda1 	bl	8009434 <UART_SetConfig>
 80088f2:	4603      	mov	r3, r0
 80088f4:	2b01      	cmp	r3, #1
 80088f6:	d101      	bne.n	80088fc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80088f8:	2301      	movs	r3, #1
 80088fa:	e01b      	b.n	8008934 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	685a      	ldr	r2, [r3, #4]
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800890a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	689a      	ldr	r2, [r3, #8]
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800891a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	681a      	ldr	r2, [r3, #0]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f042 0201 	orr.w	r2, r2, #1
 800892a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800892c:	6878      	ldr	r0, [r7, #4]
 800892e:	f001 fc8f 	bl	800a250 <UART_CheckIdleState>
 8008932:	4603      	mov	r3, r0
}
 8008934:	4618      	mov	r0, r3
 8008936:	3708      	adds	r7, #8
 8008938:	46bd      	mov	sp, r7
 800893a:	bd80      	pop	{r7, pc}

0800893c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b08a      	sub	sp, #40	@ 0x28
 8008940:	af02      	add	r7, sp, #8
 8008942:	60f8      	str	r0, [r7, #12]
 8008944:	60b9      	str	r1, [r7, #8]
 8008946:	603b      	str	r3, [r7, #0]
 8008948:	4613      	mov	r3, r2
 800894a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008952:	2b20      	cmp	r3, #32
 8008954:	d17b      	bne.n	8008a4e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008956:	68bb      	ldr	r3, [r7, #8]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d002      	beq.n	8008962 <HAL_UART_Transmit+0x26>
 800895c:	88fb      	ldrh	r3, [r7, #6]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d101      	bne.n	8008966 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008962:	2301      	movs	r3, #1
 8008964:	e074      	b.n	8008a50 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	2200      	movs	r2, #0
 800896a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	2221      	movs	r2, #33	@ 0x21
 8008972:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008976:	f7fa fa43 	bl	8002e00 <HAL_GetTick>
 800897a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	88fa      	ldrh	r2, [r7, #6]
 8008980:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	88fa      	ldrh	r2, [r7, #6]
 8008988:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	689b      	ldr	r3, [r3, #8]
 8008990:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008994:	d108      	bne.n	80089a8 <HAL_UART_Transmit+0x6c>
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	691b      	ldr	r3, [r3, #16]
 800899a:	2b00      	cmp	r3, #0
 800899c:	d104      	bne.n	80089a8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800899e:	2300      	movs	r3, #0
 80089a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80089a2:	68bb      	ldr	r3, [r7, #8]
 80089a4:	61bb      	str	r3, [r7, #24]
 80089a6:	e003      	b.n	80089b0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80089a8:	68bb      	ldr	r3, [r7, #8]
 80089aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80089ac:	2300      	movs	r3, #0
 80089ae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80089b0:	e030      	b.n	8008a14 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	9300      	str	r3, [sp, #0]
 80089b6:	697b      	ldr	r3, [r7, #20]
 80089b8:	2200      	movs	r2, #0
 80089ba:	2180      	movs	r1, #128	@ 0x80
 80089bc:	68f8      	ldr	r0, [r7, #12]
 80089be:	f001 fcf1 	bl	800a3a4 <UART_WaitOnFlagUntilTimeout>
 80089c2:	4603      	mov	r3, r0
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d005      	beq.n	80089d4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	2220      	movs	r2, #32
 80089cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80089d0:	2303      	movs	r3, #3
 80089d2:	e03d      	b.n	8008a50 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80089d4:	69fb      	ldr	r3, [r7, #28]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d10b      	bne.n	80089f2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80089da:	69bb      	ldr	r3, [r7, #24]
 80089dc:	881b      	ldrh	r3, [r3, #0]
 80089de:	461a      	mov	r2, r3
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80089e8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80089ea:	69bb      	ldr	r3, [r7, #24]
 80089ec:	3302      	adds	r3, #2
 80089ee:	61bb      	str	r3, [r7, #24]
 80089f0:	e007      	b.n	8008a02 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80089f2:	69fb      	ldr	r3, [r7, #28]
 80089f4:	781a      	ldrb	r2, [r3, #0]
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80089fc:	69fb      	ldr	r3, [r7, #28]
 80089fe:	3301      	adds	r3, #1
 8008a00:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008a08:	b29b      	uxth	r3, r3
 8008a0a:	3b01      	subs	r3, #1
 8008a0c:	b29a      	uxth	r2, r3
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008a1a:	b29b      	uxth	r3, r3
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d1c8      	bne.n	80089b2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	9300      	str	r3, [sp, #0]
 8008a24:	697b      	ldr	r3, [r7, #20]
 8008a26:	2200      	movs	r2, #0
 8008a28:	2140      	movs	r1, #64	@ 0x40
 8008a2a:	68f8      	ldr	r0, [r7, #12]
 8008a2c:	f001 fcba 	bl	800a3a4 <UART_WaitOnFlagUntilTimeout>
 8008a30:	4603      	mov	r3, r0
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d005      	beq.n	8008a42 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	2220      	movs	r2, #32
 8008a3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008a3e:	2303      	movs	r3, #3
 8008a40:	e006      	b.n	8008a50 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	2220      	movs	r2, #32
 8008a46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	e000      	b.n	8008a50 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008a4e:	2302      	movs	r3, #2
  }
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	3720      	adds	r7, #32
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bd80      	pop	{r7, pc}

08008a58 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b08a      	sub	sp, #40	@ 0x28
 8008a5c:	af02      	add	r7, sp, #8
 8008a5e:	60f8      	str	r0, [r7, #12]
 8008a60:	60b9      	str	r1, [r7, #8]
 8008a62:	603b      	str	r3, [r7, #0]
 8008a64:	4613      	mov	r3, r2
 8008a66:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a6e:	2b20      	cmp	r3, #32
 8008a70:	f040 80b5 	bne.w	8008bde <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a74:	68bb      	ldr	r3, [r7, #8]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d002      	beq.n	8008a80 <HAL_UART_Receive+0x28>
 8008a7a:	88fb      	ldrh	r3, [r7, #6]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d101      	bne.n	8008a84 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8008a80:	2301      	movs	r3, #1
 8008a82:	e0ad      	b.n	8008be0 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	2200      	movs	r2, #0
 8008a88:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	2222      	movs	r2, #34	@ 0x22
 8008a90:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	2200      	movs	r2, #0
 8008a98:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008a9a:	f7fa f9b1 	bl	8002e00 <HAL_GetTick>
 8008a9e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	88fa      	ldrh	r2, [r7, #6]
 8008aa4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	88fa      	ldrh	r2, [r7, #6]
 8008aac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	689b      	ldr	r3, [r3, #8]
 8008ab4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ab8:	d10e      	bne.n	8008ad8 <HAL_UART_Receive+0x80>
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	691b      	ldr	r3, [r3, #16]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d105      	bne.n	8008ace <HAL_UART_Receive+0x76>
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008ac8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008acc:	e02d      	b.n	8008b2a <HAL_UART_Receive+0xd2>
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	22ff      	movs	r2, #255	@ 0xff
 8008ad2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008ad6:	e028      	b.n	8008b2a <HAL_UART_Receive+0xd2>
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	689b      	ldr	r3, [r3, #8]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d10d      	bne.n	8008afc <HAL_UART_Receive+0xa4>
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	691b      	ldr	r3, [r3, #16]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d104      	bne.n	8008af2 <HAL_UART_Receive+0x9a>
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	22ff      	movs	r2, #255	@ 0xff
 8008aec:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008af0:	e01b      	b.n	8008b2a <HAL_UART_Receive+0xd2>
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	227f      	movs	r2, #127	@ 0x7f
 8008af6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008afa:	e016      	b.n	8008b2a <HAL_UART_Receive+0xd2>
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	689b      	ldr	r3, [r3, #8]
 8008b00:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008b04:	d10d      	bne.n	8008b22 <HAL_UART_Receive+0xca>
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	691b      	ldr	r3, [r3, #16]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d104      	bne.n	8008b18 <HAL_UART_Receive+0xc0>
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	227f      	movs	r2, #127	@ 0x7f
 8008b12:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008b16:	e008      	b.n	8008b2a <HAL_UART_Receive+0xd2>
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	223f      	movs	r2, #63	@ 0x3f
 8008b1c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008b20:	e003      	b.n	8008b2a <HAL_UART_Receive+0xd2>
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	2200      	movs	r2, #0
 8008b26:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008b30:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	689b      	ldr	r3, [r3, #8]
 8008b36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b3a:	d108      	bne.n	8008b4e <HAL_UART_Receive+0xf6>
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	691b      	ldr	r3, [r3, #16]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d104      	bne.n	8008b4e <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8008b44:	2300      	movs	r3, #0
 8008b46:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008b48:	68bb      	ldr	r3, [r7, #8]
 8008b4a:	61bb      	str	r3, [r7, #24]
 8008b4c:	e003      	b.n	8008b56 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008b52:	2300      	movs	r3, #0
 8008b54:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8008b56:	e036      	b.n	8008bc6 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	9300      	str	r3, [sp, #0]
 8008b5c:	697b      	ldr	r3, [r7, #20]
 8008b5e:	2200      	movs	r2, #0
 8008b60:	2120      	movs	r1, #32
 8008b62:	68f8      	ldr	r0, [r7, #12]
 8008b64:	f001 fc1e 	bl	800a3a4 <UART_WaitOnFlagUntilTimeout>
 8008b68:	4603      	mov	r3, r0
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d005      	beq.n	8008b7a <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	2220      	movs	r2, #32
 8008b72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8008b76:	2303      	movs	r3, #3
 8008b78:	e032      	b.n	8008be0 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8008b7a:	69fb      	ldr	r3, [r7, #28]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d10c      	bne.n	8008b9a <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b86:	b29a      	uxth	r2, r3
 8008b88:	8a7b      	ldrh	r3, [r7, #18]
 8008b8a:	4013      	ands	r3, r2
 8008b8c:	b29a      	uxth	r2, r3
 8008b8e:	69bb      	ldr	r3, [r7, #24]
 8008b90:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8008b92:	69bb      	ldr	r3, [r7, #24]
 8008b94:	3302      	adds	r3, #2
 8008b96:	61bb      	str	r3, [r7, #24]
 8008b98:	e00c      	b.n	8008bb4 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ba0:	b2da      	uxtb	r2, r3
 8008ba2:	8a7b      	ldrh	r3, [r7, #18]
 8008ba4:	b2db      	uxtb	r3, r3
 8008ba6:	4013      	ands	r3, r2
 8008ba8:	b2da      	uxtb	r2, r3
 8008baa:	69fb      	ldr	r3, [r7, #28]
 8008bac:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8008bae:	69fb      	ldr	r3, [r7, #28]
 8008bb0:	3301      	adds	r3, #1
 8008bb2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008bba:	b29b      	uxth	r3, r3
 8008bbc:	3b01      	subs	r3, #1
 8008bbe:	b29a      	uxth	r2, r3
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008bcc:	b29b      	uxth	r3, r3
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d1c2      	bne.n	8008b58 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	2220      	movs	r2, #32
 8008bd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8008bda:	2300      	movs	r3, #0
 8008bdc:	e000      	b.n	8008be0 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8008bde:	2302      	movs	r3, #2
  }
}
 8008be0:	4618      	mov	r0, r3
 8008be2:	3720      	adds	r7, #32
 8008be4:	46bd      	mov	sp, r7
 8008be6:	bd80      	pop	{r7, pc}

08008be8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b08a      	sub	sp, #40	@ 0x28
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	60f8      	str	r0, [r7, #12]
 8008bf0:	60b9      	str	r1, [r7, #8]
 8008bf2:	4613      	mov	r3, r2
 8008bf4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008bfc:	2b20      	cmp	r3, #32
 8008bfe:	d137      	bne.n	8008c70 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008c00:	68bb      	ldr	r3, [r7, #8]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d002      	beq.n	8008c0c <HAL_UART_Receive_IT+0x24>
 8008c06:	88fb      	ldrh	r3, [r7, #6]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d101      	bne.n	8008c10 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	e030      	b.n	8008c72 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	2200      	movs	r2, #0
 8008c14:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	4a18      	ldr	r2, [pc, #96]	@ (8008c7c <HAL_UART_Receive_IT+0x94>)
 8008c1c:	4293      	cmp	r3, r2
 8008c1e:	d01f      	beq.n	8008c60 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	685b      	ldr	r3, [r3, #4]
 8008c26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d018      	beq.n	8008c60 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c34:	697b      	ldr	r3, [r7, #20]
 8008c36:	e853 3f00 	ldrex	r3, [r3]
 8008c3a:	613b      	str	r3, [r7, #16]
   return(result);
 8008c3c:	693b      	ldr	r3, [r7, #16]
 8008c3e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008c42:	627b      	str	r3, [r7, #36]	@ 0x24
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	461a      	mov	r2, r3
 8008c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c4c:	623b      	str	r3, [r7, #32]
 8008c4e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c50:	69f9      	ldr	r1, [r7, #28]
 8008c52:	6a3a      	ldr	r2, [r7, #32]
 8008c54:	e841 2300 	strex	r3, r2, [r1]
 8008c58:	61bb      	str	r3, [r7, #24]
   return(result);
 8008c5a:	69bb      	ldr	r3, [r7, #24]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d1e6      	bne.n	8008c2e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008c60:	88fb      	ldrh	r3, [r7, #6]
 8008c62:	461a      	mov	r2, r3
 8008c64:	68b9      	ldr	r1, [r7, #8]
 8008c66:	68f8      	ldr	r0, [r7, #12]
 8008c68:	f001 fc0a 	bl	800a480 <UART_Start_Receive_IT>
 8008c6c:	4603      	mov	r3, r0
 8008c6e:	e000      	b.n	8008c72 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008c70:	2302      	movs	r3, #2
  }
}
 8008c72:	4618      	mov	r0, r3
 8008c74:	3728      	adds	r7, #40	@ 0x28
 8008c76:	46bd      	mov	sp, r7
 8008c78:	bd80      	pop	{r7, pc}
 8008c7a:	bf00      	nop
 8008c7c:	58000c00 	.word	0x58000c00

08008c80 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b0ba      	sub	sp, #232	@ 0xe8
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	69db      	ldr	r3, [r3, #28]
 8008c8e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	689b      	ldr	r3, [r3, #8]
 8008ca2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008ca6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008caa:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008cae:	4013      	ands	r3, r2
 8008cb0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008cb4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d11b      	bne.n	8008cf4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008cbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cc0:	f003 0320 	and.w	r3, r3, #32
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d015      	beq.n	8008cf4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008cc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ccc:	f003 0320 	and.w	r3, r3, #32
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d105      	bne.n	8008ce0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008cd4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008cd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d009      	beq.n	8008cf4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	f000 8377 	beq.w	80093d8 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008cee:	6878      	ldr	r0, [r7, #4]
 8008cf0:	4798      	blx	r3
      }
      return;
 8008cf2:	e371      	b.n	80093d8 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008cf4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	f000 8123 	beq.w	8008f44 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008cfe:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008d02:	4b8d      	ldr	r3, [pc, #564]	@ (8008f38 <HAL_UART_IRQHandler+0x2b8>)
 8008d04:	4013      	ands	r3, r2
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d106      	bne.n	8008d18 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008d0a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008d0e:	4b8b      	ldr	r3, [pc, #556]	@ (8008f3c <HAL_UART_IRQHandler+0x2bc>)
 8008d10:	4013      	ands	r3, r2
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	f000 8116 	beq.w	8008f44 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008d18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d1c:	f003 0301 	and.w	r3, r3, #1
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d011      	beq.n	8008d48 <HAL_UART_IRQHandler+0xc8>
 8008d24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d00b      	beq.n	8008d48 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	2201      	movs	r2, #1
 8008d36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d3e:	f043 0201 	orr.w	r2, r3, #1
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008d48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d4c:	f003 0302 	and.w	r3, r3, #2
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d011      	beq.n	8008d78 <HAL_UART_IRQHandler+0xf8>
 8008d54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008d58:	f003 0301 	and.w	r3, r3, #1
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d00b      	beq.n	8008d78 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	2202      	movs	r2, #2
 8008d66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d6e:	f043 0204 	orr.w	r2, r3, #4
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008d78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d7c:	f003 0304 	and.w	r3, r3, #4
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d011      	beq.n	8008da8 <HAL_UART_IRQHandler+0x128>
 8008d84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008d88:	f003 0301 	and.w	r3, r3, #1
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d00b      	beq.n	8008da8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	2204      	movs	r2, #4
 8008d96:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d9e:	f043 0202 	orr.w	r2, r3, #2
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008da8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008dac:	f003 0308 	and.w	r3, r3, #8
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d017      	beq.n	8008de4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008db4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008db8:	f003 0320 	and.w	r3, r3, #32
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d105      	bne.n	8008dcc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008dc0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008dc4:	4b5c      	ldr	r3, [pc, #368]	@ (8008f38 <HAL_UART_IRQHandler+0x2b8>)
 8008dc6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d00b      	beq.n	8008de4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	2208      	movs	r2, #8
 8008dd2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008dda:	f043 0208 	orr.w	r2, r3, #8
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008de4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008de8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d012      	beq.n	8008e16 <HAL_UART_IRQHandler+0x196>
 8008df0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008df4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d00c      	beq.n	8008e16 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008e04:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e0c:	f043 0220 	orr.w	r2, r3, #32
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	f000 82dd 	beq.w	80093dc <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008e22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e26:	f003 0320 	and.w	r3, r3, #32
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d013      	beq.n	8008e56 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008e2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e32:	f003 0320 	and.w	r3, r3, #32
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d105      	bne.n	8008e46 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008e3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008e3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d007      	beq.n	8008e56 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d003      	beq.n	8008e56 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008e52:	6878      	ldr	r0, [r7, #4]
 8008e54:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e5c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	689b      	ldr	r3, [r3, #8]
 8008e66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e6a:	2b40      	cmp	r3, #64	@ 0x40
 8008e6c:	d005      	beq.n	8008e7a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008e6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008e72:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d054      	beq.n	8008f24 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008e7a:	6878      	ldr	r0, [r7, #4]
 8008e7c:	f001 fc22 	bl	800a6c4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	689b      	ldr	r3, [r3, #8]
 8008e86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e8a:	2b40      	cmp	r3, #64	@ 0x40
 8008e8c:	d146      	bne.n	8008f1c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	3308      	adds	r3, #8
 8008e94:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e98:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008e9c:	e853 3f00 	ldrex	r3, [r3]
 8008ea0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008ea4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008ea8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008eac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	3308      	adds	r3, #8
 8008eb6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008eba:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008ebe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ec2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008ec6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008eca:	e841 2300 	strex	r3, r2, [r1]
 8008ece:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008ed2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d1d9      	bne.n	8008e8e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d017      	beq.n	8008f14 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008eea:	4a15      	ldr	r2, [pc, #84]	@ (8008f40 <HAL_UART_IRQHandler+0x2c0>)
 8008eec:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	f7fa fc59 	bl	80037ac <HAL_DMA_Abort_IT>
 8008efa:	4603      	mov	r3, r0
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d019      	beq.n	8008f34 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f08:	687a      	ldr	r2, [r7, #4]
 8008f0a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008f0e:	4610      	mov	r0, r2
 8008f10:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f12:	e00f      	b.n	8008f34 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008f14:	6878      	ldr	r0, [r7, #4]
 8008f16:	f000 fa77 	bl	8009408 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f1a:	e00b      	b.n	8008f34 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008f1c:	6878      	ldr	r0, [r7, #4]
 8008f1e:	f000 fa73 	bl	8009408 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f22:	e007      	b.n	8008f34 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008f24:	6878      	ldr	r0, [r7, #4]
 8008f26:	f000 fa6f 	bl	8009408 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008f32:	e253      	b.n	80093dc <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f34:	bf00      	nop
    return;
 8008f36:	e251      	b.n	80093dc <HAL_UART_IRQHandler+0x75c>
 8008f38:	10000001 	.word	0x10000001
 8008f3c:	04000120 	.word	0x04000120
 8008f40:	0800a791 	.word	0x0800a791

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f48:	2b01      	cmp	r3, #1
 8008f4a:	f040 81e7 	bne.w	800931c <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008f4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f52:	f003 0310 	and.w	r3, r3, #16
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	f000 81e0 	beq.w	800931c <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008f5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f60:	f003 0310 	and.w	r3, r3, #16
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	f000 81d9 	beq.w	800931c <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	2210      	movs	r2, #16
 8008f70:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	689b      	ldr	r3, [r3, #8]
 8008f78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f7c:	2b40      	cmp	r3, #64	@ 0x40
 8008f7e:	f040 8151 	bne.w	8009224 <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	4a96      	ldr	r2, [pc, #600]	@ (80091e4 <HAL_UART_IRQHandler+0x564>)
 8008f8c:	4293      	cmp	r3, r2
 8008f8e:	d068      	beq.n	8009062 <HAL_UART_IRQHandler+0x3e2>
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	4a93      	ldr	r2, [pc, #588]	@ (80091e8 <HAL_UART_IRQHandler+0x568>)
 8008f9a:	4293      	cmp	r3, r2
 8008f9c:	d061      	beq.n	8009062 <HAL_UART_IRQHandler+0x3e2>
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	4a91      	ldr	r2, [pc, #580]	@ (80091ec <HAL_UART_IRQHandler+0x56c>)
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d05a      	beq.n	8009062 <HAL_UART_IRQHandler+0x3e2>
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	4a8e      	ldr	r2, [pc, #568]	@ (80091f0 <HAL_UART_IRQHandler+0x570>)
 8008fb6:	4293      	cmp	r3, r2
 8008fb8:	d053      	beq.n	8009062 <HAL_UART_IRQHandler+0x3e2>
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	4a8c      	ldr	r2, [pc, #560]	@ (80091f4 <HAL_UART_IRQHandler+0x574>)
 8008fc4:	4293      	cmp	r3, r2
 8008fc6:	d04c      	beq.n	8009062 <HAL_UART_IRQHandler+0x3e2>
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	4a89      	ldr	r2, [pc, #548]	@ (80091f8 <HAL_UART_IRQHandler+0x578>)
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	d045      	beq.n	8009062 <HAL_UART_IRQHandler+0x3e2>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	4a87      	ldr	r2, [pc, #540]	@ (80091fc <HAL_UART_IRQHandler+0x57c>)
 8008fe0:	4293      	cmp	r3, r2
 8008fe2:	d03e      	beq.n	8009062 <HAL_UART_IRQHandler+0x3e2>
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	4a84      	ldr	r2, [pc, #528]	@ (8009200 <HAL_UART_IRQHandler+0x580>)
 8008fee:	4293      	cmp	r3, r2
 8008ff0:	d037      	beq.n	8009062 <HAL_UART_IRQHandler+0x3e2>
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	4a82      	ldr	r2, [pc, #520]	@ (8009204 <HAL_UART_IRQHandler+0x584>)
 8008ffc:	4293      	cmp	r3, r2
 8008ffe:	d030      	beq.n	8009062 <HAL_UART_IRQHandler+0x3e2>
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	4a7f      	ldr	r2, [pc, #508]	@ (8009208 <HAL_UART_IRQHandler+0x588>)
 800900a:	4293      	cmp	r3, r2
 800900c:	d029      	beq.n	8009062 <HAL_UART_IRQHandler+0x3e2>
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	4a7d      	ldr	r2, [pc, #500]	@ (800920c <HAL_UART_IRQHandler+0x58c>)
 8009018:	4293      	cmp	r3, r2
 800901a:	d022      	beq.n	8009062 <HAL_UART_IRQHandler+0x3e2>
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	4a7a      	ldr	r2, [pc, #488]	@ (8009210 <HAL_UART_IRQHandler+0x590>)
 8009026:	4293      	cmp	r3, r2
 8009028:	d01b      	beq.n	8009062 <HAL_UART_IRQHandler+0x3e2>
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	4a78      	ldr	r2, [pc, #480]	@ (8009214 <HAL_UART_IRQHandler+0x594>)
 8009034:	4293      	cmp	r3, r2
 8009036:	d014      	beq.n	8009062 <HAL_UART_IRQHandler+0x3e2>
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	4a75      	ldr	r2, [pc, #468]	@ (8009218 <HAL_UART_IRQHandler+0x598>)
 8009042:	4293      	cmp	r3, r2
 8009044:	d00d      	beq.n	8009062 <HAL_UART_IRQHandler+0x3e2>
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	4a73      	ldr	r2, [pc, #460]	@ (800921c <HAL_UART_IRQHandler+0x59c>)
 8009050:	4293      	cmp	r3, r2
 8009052:	d006      	beq.n	8009062 <HAL_UART_IRQHandler+0x3e2>
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	4a70      	ldr	r2, [pc, #448]	@ (8009220 <HAL_UART_IRQHandler+0x5a0>)
 800905e:	4293      	cmp	r3, r2
 8009060:	d106      	bne.n	8009070 <HAL_UART_IRQHandler+0x3f0>
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	685b      	ldr	r3, [r3, #4]
 800906c:	b29b      	uxth	r3, r3
 800906e:	e005      	b.n	800907c <HAL_UART_IRQHandler+0x3fc>
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	685b      	ldr	r3, [r3, #4]
 800907a:	b29b      	uxth	r3, r3
 800907c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009080:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009084:	2b00      	cmp	r3, #0
 8009086:	f000 81ab 	beq.w	80093e0 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009090:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009094:	429a      	cmp	r2, r3
 8009096:	f080 81a3 	bcs.w	80093e0 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80090a0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80090aa:	69db      	ldr	r3, [r3, #28]
 80090ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80090b0:	f000 8087 	beq.w	80091c2 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80090c0:	e853 3f00 	ldrex	r3, [r3]
 80090c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80090c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80090cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80090d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	461a      	mov	r2, r3
 80090da:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80090de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80090e2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090e6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80090ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80090ee:	e841 2300 	strex	r3, r2, [r1]
 80090f2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80090f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d1da      	bne.n	80090b4 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	3308      	adds	r3, #8
 8009104:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009106:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009108:	e853 3f00 	ldrex	r3, [r3]
 800910c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800910e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009110:	f023 0301 	bic.w	r3, r3, #1
 8009114:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	3308      	adds	r3, #8
 800911e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009122:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009126:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009128:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800912a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800912e:	e841 2300 	strex	r3, r2, [r1]
 8009132:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009134:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009136:	2b00      	cmp	r3, #0
 8009138:	d1e1      	bne.n	80090fe <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	3308      	adds	r3, #8
 8009140:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009142:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009144:	e853 3f00 	ldrex	r3, [r3]
 8009148:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800914a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800914c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009150:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	3308      	adds	r3, #8
 800915a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800915e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009160:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009162:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009164:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009166:	e841 2300 	strex	r3, r2, [r1]
 800916a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800916c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800916e:	2b00      	cmp	r3, #0
 8009170:	d1e3      	bne.n	800913a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	2220      	movs	r2, #32
 8009176:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	2200      	movs	r2, #0
 800917e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009186:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009188:	e853 3f00 	ldrex	r3, [r3]
 800918c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800918e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009190:	f023 0310 	bic.w	r3, r3, #16
 8009194:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	461a      	mov	r2, r3
 800919e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091a2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80091a4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091a6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80091a8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80091aa:	e841 2300 	strex	r3, r2, [r1]
 80091ae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80091b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d1e4      	bne.n	8009180 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80091bc:	4618      	mov	r0, r3
 80091be:	f7f9 ffd7 	bl	8003170 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	2202      	movs	r2, #2
 80091c6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80091d4:	b29b      	uxth	r3, r3
 80091d6:	1ad3      	subs	r3, r2, r3
 80091d8:	b29b      	uxth	r3, r3
 80091da:	4619      	mov	r1, r3
 80091dc:	6878      	ldr	r0, [r7, #4]
 80091de:	f000 f91d 	bl	800941c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80091e2:	e0fd      	b.n	80093e0 <HAL_UART_IRQHandler+0x760>
 80091e4:	40020010 	.word	0x40020010
 80091e8:	40020028 	.word	0x40020028
 80091ec:	40020040 	.word	0x40020040
 80091f0:	40020058 	.word	0x40020058
 80091f4:	40020070 	.word	0x40020070
 80091f8:	40020088 	.word	0x40020088
 80091fc:	400200a0 	.word	0x400200a0
 8009200:	400200b8 	.word	0x400200b8
 8009204:	40020410 	.word	0x40020410
 8009208:	40020428 	.word	0x40020428
 800920c:	40020440 	.word	0x40020440
 8009210:	40020458 	.word	0x40020458
 8009214:	40020470 	.word	0x40020470
 8009218:	40020488 	.word	0x40020488
 800921c:	400204a0 	.word	0x400204a0
 8009220:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009230:	b29b      	uxth	r3, r3
 8009232:	1ad3      	subs	r3, r2, r3
 8009234:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800923e:	b29b      	uxth	r3, r3
 8009240:	2b00      	cmp	r3, #0
 8009242:	f000 80cf 	beq.w	80093e4 <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 8009246:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800924a:	2b00      	cmp	r3, #0
 800924c:	f000 80ca 	beq.w	80093e4 <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009256:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009258:	e853 3f00 	ldrex	r3, [r3]
 800925c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800925e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009260:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009264:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	461a      	mov	r2, r3
 800926e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009272:	647b      	str	r3, [r7, #68]	@ 0x44
 8009274:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009276:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009278:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800927a:	e841 2300 	strex	r3, r2, [r1]
 800927e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009280:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009282:	2b00      	cmp	r3, #0
 8009284:	d1e4      	bne.n	8009250 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	3308      	adds	r3, #8
 800928c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800928e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009290:	e853 3f00 	ldrex	r3, [r3]
 8009294:	623b      	str	r3, [r7, #32]
   return(result);
 8009296:	6a3a      	ldr	r2, [r7, #32]
 8009298:	4b55      	ldr	r3, [pc, #340]	@ (80093f0 <HAL_UART_IRQHandler+0x770>)
 800929a:	4013      	ands	r3, r2
 800929c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	3308      	adds	r3, #8
 80092a6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80092aa:	633a      	str	r2, [r7, #48]	@ 0x30
 80092ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80092b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80092b2:	e841 2300 	strex	r3, r2, [r1]
 80092b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80092b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d1e3      	bne.n	8009286 <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	2220      	movs	r2, #32
 80092c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	2200      	movs	r2, #0
 80092ca:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	2200      	movs	r2, #0
 80092d0:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092d8:	693b      	ldr	r3, [r7, #16]
 80092da:	e853 3f00 	ldrex	r3, [r3]
 80092de:	60fb      	str	r3, [r7, #12]
   return(result);
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	f023 0310 	bic.w	r3, r3, #16
 80092e6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	461a      	mov	r2, r3
 80092f0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80092f4:	61fb      	str	r3, [r7, #28]
 80092f6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092f8:	69b9      	ldr	r1, [r7, #24]
 80092fa:	69fa      	ldr	r2, [r7, #28]
 80092fc:	e841 2300 	strex	r3, r2, [r1]
 8009300:	617b      	str	r3, [r7, #20]
   return(result);
 8009302:	697b      	ldr	r3, [r7, #20]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d1e4      	bne.n	80092d2 <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2202      	movs	r2, #2
 800930c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800930e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009312:	4619      	mov	r1, r3
 8009314:	6878      	ldr	r0, [r7, #4]
 8009316:	f000 f881 	bl	800941c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800931a:	e063      	b.n	80093e4 <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800931c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009320:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009324:	2b00      	cmp	r3, #0
 8009326:	d00e      	beq.n	8009346 <HAL_UART_IRQHandler+0x6c6>
 8009328:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800932c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009330:	2b00      	cmp	r3, #0
 8009332:	d008      	beq.n	8009346 <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800933c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800933e:	6878      	ldr	r0, [r7, #4]
 8009340:	f001 ff84 	bl	800b24c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009344:	e051      	b.n	80093ea <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009346:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800934a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800934e:	2b00      	cmp	r3, #0
 8009350:	d014      	beq.n	800937c <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009352:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009356:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800935a:	2b00      	cmp	r3, #0
 800935c:	d105      	bne.n	800936a <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800935e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009362:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009366:	2b00      	cmp	r3, #0
 8009368:	d008      	beq.n	800937c <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800936e:	2b00      	cmp	r3, #0
 8009370:	d03a      	beq.n	80093e8 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009376:	6878      	ldr	r0, [r7, #4]
 8009378:	4798      	blx	r3
    }
    return;
 800937a:	e035      	b.n	80093e8 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800937c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009380:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009384:	2b00      	cmp	r3, #0
 8009386:	d009      	beq.n	800939c <HAL_UART_IRQHandler+0x71c>
 8009388:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800938c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009390:	2b00      	cmp	r3, #0
 8009392:	d003      	beq.n	800939c <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 8009394:	6878      	ldr	r0, [r7, #4]
 8009396:	f001 fa11 	bl	800a7bc <UART_EndTransmit_IT>
    return;
 800939a:	e026      	b.n	80093ea <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800939c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d009      	beq.n	80093bc <HAL_UART_IRQHandler+0x73c>
 80093a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80093ac:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d003      	beq.n	80093bc <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80093b4:	6878      	ldr	r0, [r7, #4]
 80093b6:	f001 ff5d 	bl	800b274 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80093ba:	e016      	b.n	80093ea <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80093bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d010      	beq.n	80093ea <HAL_UART_IRQHandler+0x76a>
 80093c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	da0c      	bge.n	80093ea <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f001 ff45 	bl	800b260 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80093d6:	e008      	b.n	80093ea <HAL_UART_IRQHandler+0x76a>
      return;
 80093d8:	bf00      	nop
 80093da:	e006      	b.n	80093ea <HAL_UART_IRQHandler+0x76a>
    return;
 80093dc:	bf00      	nop
 80093de:	e004      	b.n	80093ea <HAL_UART_IRQHandler+0x76a>
      return;
 80093e0:	bf00      	nop
 80093e2:	e002      	b.n	80093ea <HAL_UART_IRQHandler+0x76a>
      return;
 80093e4:	bf00      	nop
 80093e6:	e000      	b.n	80093ea <HAL_UART_IRQHandler+0x76a>
    return;
 80093e8:	bf00      	nop
  }
}
 80093ea:	37e8      	adds	r7, #232	@ 0xe8
 80093ec:	46bd      	mov	sp, r7
 80093ee:	bd80      	pop	{r7, pc}
 80093f0:	effffffe 	.word	0xeffffffe

080093f4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80093f4:	b480      	push	{r7}
 80093f6:	b083      	sub	sp, #12
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80093fc:	bf00      	nop
 80093fe:	370c      	adds	r7, #12
 8009400:	46bd      	mov	sp, r7
 8009402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009406:	4770      	bx	lr

08009408 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009408:	b480      	push	{r7}
 800940a:	b083      	sub	sp, #12
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009410:	bf00      	nop
 8009412:	370c      	adds	r7, #12
 8009414:	46bd      	mov	sp, r7
 8009416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941a:	4770      	bx	lr

0800941c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800941c:	b480      	push	{r7}
 800941e:	b083      	sub	sp, #12
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
 8009424:	460b      	mov	r3, r1
 8009426:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009428:	bf00      	nop
 800942a:	370c      	adds	r7, #12
 800942c:	46bd      	mov	sp, r7
 800942e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009432:	4770      	bx	lr

08009434 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009434:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009438:	b092      	sub	sp, #72	@ 0x48
 800943a:	af00      	add	r7, sp, #0
 800943c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800943e:	2300      	movs	r3, #0
 8009440:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009444:	697b      	ldr	r3, [r7, #20]
 8009446:	689a      	ldr	r2, [r3, #8]
 8009448:	697b      	ldr	r3, [r7, #20]
 800944a:	691b      	ldr	r3, [r3, #16]
 800944c:	431a      	orrs	r2, r3
 800944e:	697b      	ldr	r3, [r7, #20]
 8009450:	695b      	ldr	r3, [r3, #20]
 8009452:	431a      	orrs	r2, r3
 8009454:	697b      	ldr	r3, [r7, #20]
 8009456:	69db      	ldr	r3, [r3, #28]
 8009458:	4313      	orrs	r3, r2
 800945a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800945c:	697b      	ldr	r3, [r7, #20]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	681a      	ldr	r2, [r3, #0]
 8009462:	4bbe      	ldr	r3, [pc, #760]	@ (800975c <UART_SetConfig+0x328>)
 8009464:	4013      	ands	r3, r2
 8009466:	697a      	ldr	r2, [r7, #20]
 8009468:	6812      	ldr	r2, [r2, #0]
 800946a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800946c:	430b      	orrs	r3, r1
 800946e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009470:	697b      	ldr	r3, [r7, #20]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	685b      	ldr	r3, [r3, #4]
 8009476:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800947a:	697b      	ldr	r3, [r7, #20]
 800947c:	68da      	ldr	r2, [r3, #12]
 800947e:	697b      	ldr	r3, [r7, #20]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	430a      	orrs	r2, r1
 8009484:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009486:	697b      	ldr	r3, [r7, #20]
 8009488:	699b      	ldr	r3, [r3, #24]
 800948a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800948c:	697b      	ldr	r3, [r7, #20]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	4ab3      	ldr	r2, [pc, #716]	@ (8009760 <UART_SetConfig+0x32c>)
 8009492:	4293      	cmp	r3, r2
 8009494:	d004      	beq.n	80094a0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009496:	697b      	ldr	r3, [r7, #20]
 8009498:	6a1b      	ldr	r3, [r3, #32]
 800949a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800949c:	4313      	orrs	r3, r2
 800949e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80094a0:	697b      	ldr	r3, [r7, #20]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	689a      	ldr	r2, [r3, #8]
 80094a6:	4baf      	ldr	r3, [pc, #700]	@ (8009764 <UART_SetConfig+0x330>)
 80094a8:	4013      	ands	r3, r2
 80094aa:	697a      	ldr	r2, [r7, #20]
 80094ac:	6812      	ldr	r2, [r2, #0]
 80094ae:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80094b0:	430b      	orrs	r3, r1
 80094b2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80094b4:	697b      	ldr	r3, [r7, #20]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094ba:	f023 010f 	bic.w	r1, r3, #15
 80094be:	697b      	ldr	r3, [r7, #20]
 80094c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80094c2:	697b      	ldr	r3, [r7, #20]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	430a      	orrs	r2, r1
 80094c8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80094ca:	697b      	ldr	r3, [r7, #20]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	4aa6      	ldr	r2, [pc, #664]	@ (8009768 <UART_SetConfig+0x334>)
 80094d0:	4293      	cmp	r3, r2
 80094d2:	d177      	bne.n	80095c4 <UART_SetConfig+0x190>
 80094d4:	4ba5      	ldr	r3, [pc, #660]	@ (800976c <UART_SetConfig+0x338>)
 80094d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094d8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80094dc:	2b28      	cmp	r3, #40	@ 0x28
 80094de:	d86d      	bhi.n	80095bc <UART_SetConfig+0x188>
 80094e0:	a201      	add	r2, pc, #4	@ (adr r2, 80094e8 <UART_SetConfig+0xb4>)
 80094e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094e6:	bf00      	nop
 80094e8:	0800958d 	.word	0x0800958d
 80094ec:	080095bd 	.word	0x080095bd
 80094f0:	080095bd 	.word	0x080095bd
 80094f4:	080095bd 	.word	0x080095bd
 80094f8:	080095bd 	.word	0x080095bd
 80094fc:	080095bd 	.word	0x080095bd
 8009500:	080095bd 	.word	0x080095bd
 8009504:	080095bd 	.word	0x080095bd
 8009508:	08009595 	.word	0x08009595
 800950c:	080095bd 	.word	0x080095bd
 8009510:	080095bd 	.word	0x080095bd
 8009514:	080095bd 	.word	0x080095bd
 8009518:	080095bd 	.word	0x080095bd
 800951c:	080095bd 	.word	0x080095bd
 8009520:	080095bd 	.word	0x080095bd
 8009524:	080095bd 	.word	0x080095bd
 8009528:	0800959d 	.word	0x0800959d
 800952c:	080095bd 	.word	0x080095bd
 8009530:	080095bd 	.word	0x080095bd
 8009534:	080095bd 	.word	0x080095bd
 8009538:	080095bd 	.word	0x080095bd
 800953c:	080095bd 	.word	0x080095bd
 8009540:	080095bd 	.word	0x080095bd
 8009544:	080095bd 	.word	0x080095bd
 8009548:	080095a5 	.word	0x080095a5
 800954c:	080095bd 	.word	0x080095bd
 8009550:	080095bd 	.word	0x080095bd
 8009554:	080095bd 	.word	0x080095bd
 8009558:	080095bd 	.word	0x080095bd
 800955c:	080095bd 	.word	0x080095bd
 8009560:	080095bd 	.word	0x080095bd
 8009564:	080095bd 	.word	0x080095bd
 8009568:	080095ad 	.word	0x080095ad
 800956c:	080095bd 	.word	0x080095bd
 8009570:	080095bd 	.word	0x080095bd
 8009574:	080095bd 	.word	0x080095bd
 8009578:	080095bd 	.word	0x080095bd
 800957c:	080095bd 	.word	0x080095bd
 8009580:	080095bd 	.word	0x080095bd
 8009584:	080095bd 	.word	0x080095bd
 8009588:	080095b5 	.word	0x080095b5
 800958c:	2301      	movs	r3, #1
 800958e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009592:	e326      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009594:	2304      	movs	r3, #4
 8009596:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800959a:	e322      	b.n	8009be2 <UART_SetConfig+0x7ae>
 800959c:	2308      	movs	r3, #8
 800959e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095a2:	e31e      	b.n	8009be2 <UART_SetConfig+0x7ae>
 80095a4:	2310      	movs	r3, #16
 80095a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095aa:	e31a      	b.n	8009be2 <UART_SetConfig+0x7ae>
 80095ac:	2320      	movs	r3, #32
 80095ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095b2:	e316      	b.n	8009be2 <UART_SetConfig+0x7ae>
 80095b4:	2340      	movs	r3, #64	@ 0x40
 80095b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095ba:	e312      	b.n	8009be2 <UART_SetConfig+0x7ae>
 80095bc:	2380      	movs	r3, #128	@ 0x80
 80095be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095c2:	e30e      	b.n	8009be2 <UART_SetConfig+0x7ae>
 80095c4:	697b      	ldr	r3, [r7, #20]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	4a69      	ldr	r2, [pc, #420]	@ (8009770 <UART_SetConfig+0x33c>)
 80095ca:	4293      	cmp	r3, r2
 80095cc:	d130      	bne.n	8009630 <UART_SetConfig+0x1fc>
 80095ce:	4b67      	ldr	r3, [pc, #412]	@ (800976c <UART_SetConfig+0x338>)
 80095d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80095d2:	f003 0307 	and.w	r3, r3, #7
 80095d6:	2b05      	cmp	r3, #5
 80095d8:	d826      	bhi.n	8009628 <UART_SetConfig+0x1f4>
 80095da:	a201      	add	r2, pc, #4	@ (adr r2, 80095e0 <UART_SetConfig+0x1ac>)
 80095dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095e0:	080095f9 	.word	0x080095f9
 80095e4:	08009601 	.word	0x08009601
 80095e8:	08009609 	.word	0x08009609
 80095ec:	08009611 	.word	0x08009611
 80095f0:	08009619 	.word	0x08009619
 80095f4:	08009621 	.word	0x08009621
 80095f8:	2300      	movs	r3, #0
 80095fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095fe:	e2f0      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009600:	2304      	movs	r3, #4
 8009602:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009606:	e2ec      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009608:	2308      	movs	r3, #8
 800960a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800960e:	e2e8      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009610:	2310      	movs	r3, #16
 8009612:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009616:	e2e4      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009618:	2320      	movs	r3, #32
 800961a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800961e:	e2e0      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009620:	2340      	movs	r3, #64	@ 0x40
 8009622:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009626:	e2dc      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009628:	2380      	movs	r3, #128	@ 0x80
 800962a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800962e:	e2d8      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009630:	697b      	ldr	r3, [r7, #20]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	4a4f      	ldr	r2, [pc, #316]	@ (8009774 <UART_SetConfig+0x340>)
 8009636:	4293      	cmp	r3, r2
 8009638:	d130      	bne.n	800969c <UART_SetConfig+0x268>
 800963a:	4b4c      	ldr	r3, [pc, #304]	@ (800976c <UART_SetConfig+0x338>)
 800963c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800963e:	f003 0307 	and.w	r3, r3, #7
 8009642:	2b05      	cmp	r3, #5
 8009644:	d826      	bhi.n	8009694 <UART_SetConfig+0x260>
 8009646:	a201      	add	r2, pc, #4	@ (adr r2, 800964c <UART_SetConfig+0x218>)
 8009648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800964c:	08009665 	.word	0x08009665
 8009650:	0800966d 	.word	0x0800966d
 8009654:	08009675 	.word	0x08009675
 8009658:	0800967d 	.word	0x0800967d
 800965c:	08009685 	.word	0x08009685
 8009660:	0800968d 	.word	0x0800968d
 8009664:	2300      	movs	r3, #0
 8009666:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800966a:	e2ba      	b.n	8009be2 <UART_SetConfig+0x7ae>
 800966c:	2304      	movs	r3, #4
 800966e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009672:	e2b6      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009674:	2308      	movs	r3, #8
 8009676:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800967a:	e2b2      	b.n	8009be2 <UART_SetConfig+0x7ae>
 800967c:	2310      	movs	r3, #16
 800967e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009682:	e2ae      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009684:	2320      	movs	r3, #32
 8009686:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800968a:	e2aa      	b.n	8009be2 <UART_SetConfig+0x7ae>
 800968c:	2340      	movs	r3, #64	@ 0x40
 800968e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009692:	e2a6      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009694:	2380      	movs	r3, #128	@ 0x80
 8009696:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800969a:	e2a2      	b.n	8009be2 <UART_SetConfig+0x7ae>
 800969c:	697b      	ldr	r3, [r7, #20]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	4a35      	ldr	r2, [pc, #212]	@ (8009778 <UART_SetConfig+0x344>)
 80096a2:	4293      	cmp	r3, r2
 80096a4:	d130      	bne.n	8009708 <UART_SetConfig+0x2d4>
 80096a6:	4b31      	ldr	r3, [pc, #196]	@ (800976c <UART_SetConfig+0x338>)
 80096a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80096aa:	f003 0307 	and.w	r3, r3, #7
 80096ae:	2b05      	cmp	r3, #5
 80096b0:	d826      	bhi.n	8009700 <UART_SetConfig+0x2cc>
 80096b2:	a201      	add	r2, pc, #4	@ (adr r2, 80096b8 <UART_SetConfig+0x284>)
 80096b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096b8:	080096d1 	.word	0x080096d1
 80096bc:	080096d9 	.word	0x080096d9
 80096c0:	080096e1 	.word	0x080096e1
 80096c4:	080096e9 	.word	0x080096e9
 80096c8:	080096f1 	.word	0x080096f1
 80096cc:	080096f9 	.word	0x080096f9
 80096d0:	2300      	movs	r3, #0
 80096d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096d6:	e284      	b.n	8009be2 <UART_SetConfig+0x7ae>
 80096d8:	2304      	movs	r3, #4
 80096da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096de:	e280      	b.n	8009be2 <UART_SetConfig+0x7ae>
 80096e0:	2308      	movs	r3, #8
 80096e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096e6:	e27c      	b.n	8009be2 <UART_SetConfig+0x7ae>
 80096e8:	2310      	movs	r3, #16
 80096ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096ee:	e278      	b.n	8009be2 <UART_SetConfig+0x7ae>
 80096f0:	2320      	movs	r3, #32
 80096f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096f6:	e274      	b.n	8009be2 <UART_SetConfig+0x7ae>
 80096f8:	2340      	movs	r3, #64	@ 0x40
 80096fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096fe:	e270      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009700:	2380      	movs	r3, #128	@ 0x80
 8009702:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009706:	e26c      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009708:	697b      	ldr	r3, [r7, #20]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	4a1b      	ldr	r2, [pc, #108]	@ (800977c <UART_SetConfig+0x348>)
 800970e:	4293      	cmp	r3, r2
 8009710:	d142      	bne.n	8009798 <UART_SetConfig+0x364>
 8009712:	4b16      	ldr	r3, [pc, #88]	@ (800976c <UART_SetConfig+0x338>)
 8009714:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009716:	f003 0307 	and.w	r3, r3, #7
 800971a:	2b05      	cmp	r3, #5
 800971c:	d838      	bhi.n	8009790 <UART_SetConfig+0x35c>
 800971e:	a201      	add	r2, pc, #4	@ (adr r2, 8009724 <UART_SetConfig+0x2f0>)
 8009720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009724:	0800973d 	.word	0x0800973d
 8009728:	08009745 	.word	0x08009745
 800972c:	0800974d 	.word	0x0800974d
 8009730:	08009755 	.word	0x08009755
 8009734:	08009781 	.word	0x08009781
 8009738:	08009789 	.word	0x08009789
 800973c:	2300      	movs	r3, #0
 800973e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009742:	e24e      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009744:	2304      	movs	r3, #4
 8009746:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800974a:	e24a      	b.n	8009be2 <UART_SetConfig+0x7ae>
 800974c:	2308      	movs	r3, #8
 800974e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009752:	e246      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009754:	2310      	movs	r3, #16
 8009756:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800975a:	e242      	b.n	8009be2 <UART_SetConfig+0x7ae>
 800975c:	cfff69f3 	.word	0xcfff69f3
 8009760:	58000c00 	.word	0x58000c00
 8009764:	11fff4ff 	.word	0x11fff4ff
 8009768:	40011000 	.word	0x40011000
 800976c:	58024400 	.word	0x58024400
 8009770:	40004400 	.word	0x40004400
 8009774:	40004800 	.word	0x40004800
 8009778:	40004c00 	.word	0x40004c00
 800977c:	40005000 	.word	0x40005000
 8009780:	2320      	movs	r3, #32
 8009782:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009786:	e22c      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009788:	2340      	movs	r3, #64	@ 0x40
 800978a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800978e:	e228      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009790:	2380      	movs	r3, #128	@ 0x80
 8009792:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009796:	e224      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009798:	697b      	ldr	r3, [r7, #20]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	4ab1      	ldr	r2, [pc, #708]	@ (8009a64 <UART_SetConfig+0x630>)
 800979e:	4293      	cmp	r3, r2
 80097a0:	d176      	bne.n	8009890 <UART_SetConfig+0x45c>
 80097a2:	4bb1      	ldr	r3, [pc, #708]	@ (8009a68 <UART_SetConfig+0x634>)
 80097a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097a6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80097aa:	2b28      	cmp	r3, #40	@ 0x28
 80097ac:	d86c      	bhi.n	8009888 <UART_SetConfig+0x454>
 80097ae:	a201      	add	r2, pc, #4	@ (adr r2, 80097b4 <UART_SetConfig+0x380>)
 80097b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097b4:	08009859 	.word	0x08009859
 80097b8:	08009889 	.word	0x08009889
 80097bc:	08009889 	.word	0x08009889
 80097c0:	08009889 	.word	0x08009889
 80097c4:	08009889 	.word	0x08009889
 80097c8:	08009889 	.word	0x08009889
 80097cc:	08009889 	.word	0x08009889
 80097d0:	08009889 	.word	0x08009889
 80097d4:	08009861 	.word	0x08009861
 80097d8:	08009889 	.word	0x08009889
 80097dc:	08009889 	.word	0x08009889
 80097e0:	08009889 	.word	0x08009889
 80097e4:	08009889 	.word	0x08009889
 80097e8:	08009889 	.word	0x08009889
 80097ec:	08009889 	.word	0x08009889
 80097f0:	08009889 	.word	0x08009889
 80097f4:	08009869 	.word	0x08009869
 80097f8:	08009889 	.word	0x08009889
 80097fc:	08009889 	.word	0x08009889
 8009800:	08009889 	.word	0x08009889
 8009804:	08009889 	.word	0x08009889
 8009808:	08009889 	.word	0x08009889
 800980c:	08009889 	.word	0x08009889
 8009810:	08009889 	.word	0x08009889
 8009814:	08009871 	.word	0x08009871
 8009818:	08009889 	.word	0x08009889
 800981c:	08009889 	.word	0x08009889
 8009820:	08009889 	.word	0x08009889
 8009824:	08009889 	.word	0x08009889
 8009828:	08009889 	.word	0x08009889
 800982c:	08009889 	.word	0x08009889
 8009830:	08009889 	.word	0x08009889
 8009834:	08009879 	.word	0x08009879
 8009838:	08009889 	.word	0x08009889
 800983c:	08009889 	.word	0x08009889
 8009840:	08009889 	.word	0x08009889
 8009844:	08009889 	.word	0x08009889
 8009848:	08009889 	.word	0x08009889
 800984c:	08009889 	.word	0x08009889
 8009850:	08009889 	.word	0x08009889
 8009854:	08009881 	.word	0x08009881
 8009858:	2301      	movs	r3, #1
 800985a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800985e:	e1c0      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009860:	2304      	movs	r3, #4
 8009862:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009866:	e1bc      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009868:	2308      	movs	r3, #8
 800986a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800986e:	e1b8      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009870:	2310      	movs	r3, #16
 8009872:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009876:	e1b4      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009878:	2320      	movs	r3, #32
 800987a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800987e:	e1b0      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009880:	2340      	movs	r3, #64	@ 0x40
 8009882:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009886:	e1ac      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009888:	2380      	movs	r3, #128	@ 0x80
 800988a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800988e:	e1a8      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009890:	697b      	ldr	r3, [r7, #20]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	4a75      	ldr	r2, [pc, #468]	@ (8009a6c <UART_SetConfig+0x638>)
 8009896:	4293      	cmp	r3, r2
 8009898:	d130      	bne.n	80098fc <UART_SetConfig+0x4c8>
 800989a:	4b73      	ldr	r3, [pc, #460]	@ (8009a68 <UART_SetConfig+0x634>)
 800989c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800989e:	f003 0307 	and.w	r3, r3, #7
 80098a2:	2b05      	cmp	r3, #5
 80098a4:	d826      	bhi.n	80098f4 <UART_SetConfig+0x4c0>
 80098a6:	a201      	add	r2, pc, #4	@ (adr r2, 80098ac <UART_SetConfig+0x478>)
 80098a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098ac:	080098c5 	.word	0x080098c5
 80098b0:	080098cd 	.word	0x080098cd
 80098b4:	080098d5 	.word	0x080098d5
 80098b8:	080098dd 	.word	0x080098dd
 80098bc:	080098e5 	.word	0x080098e5
 80098c0:	080098ed 	.word	0x080098ed
 80098c4:	2300      	movs	r3, #0
 80098c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098ca:	e18a      	b.n	8009be2 <UART_SetConfig+0x7ae>
 80098cc:	2304      	movs	r3, #4
 80098ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098d2:	e186      	b.n	8009be2 <UART_SetConfig+0x7ae>
 80098d4:	2308      	movs	r3, #8
 80098d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098da:	e182      	b.n	8009be2 <UART_SetConfig+0x7ae>
 80098dc:	2310      	movs	r3, #16
 80098de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098e2:	e17e      	b.n	8009be2 <UART_SetConfig+0x7ae>
 80098e4:	2320      	movs	r3, #32
 80098e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098ea:	e17a      	b.n	8009be2 <UART_SetConfig+0x7ae>
 80098ec:	2340      	movs	r3, #64	@ 0x40
 80098ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098f2:	e176      	b.n	8009be2 <UART_SetConfig+0x7ae>
 80098f4:	2380      	movs	r3, #128	@ 0x80
 80098f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098fa:	e172      	b.n	8009be2 <UART_SetConfig+0x7ae>
 80098fc:	697b      	ldr	r3, [r7, #20]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	4a5b      	ldr	r2, [pc, #364]	@ (8009a70 <UART_SetConfig+0x63c>)
 8009902:	4293      	cmp	r3, r2
 8009904:	d130      	bne.n	8009968 <UART_SetConfig+0x534>
 8009906:	4b58      	ldr	r3, [pc, #352]	@ (8009a68 <UART_SetConfig+0x634>)
 8009908:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800990a:	f003 0307 	and.w	r3, r3, #7
 800990e:	2b05      	cmp	r3, #5
 8009910:	d826      	bhi.n	8009960 <UART_SetConfig+0x52c>
 8009912:	a201      	add	r2, pc, #4	@ (adr r2, 8009918 <UART_SetConfig+0x4e4>)
 8009914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009918:	08009931 	.word	0x08009931
 800991c:	08009939 	.word	0x08009939
 8009920:	08009941 	.word	0x08009941
 8009924:	08009949 	.word	0x08009949
 8009928:	08009951 	.word	0x08009951
 800992c:	08009959 	.word	0x08009959
 8009930:	2300      	movs	r3, #0
 8009932:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009936:	e154      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009938:	2304      	movs	r3, #4
 800993a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800993e:	e150      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009940:	2308      	movs	r3, #8
 8009942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009946:	e14c      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009948:	2310      	movs	r3, #16
 800994a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800994e:	e148      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009950:	2320      	movs	r3, #32
 8009952:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009956:	e144      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009958:	2340      	movs	r3, #64	@ 0x40
 800995a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800995e:	e140      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009960:	2380      	movs	r3, #128	@ 0x80
 8009962:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009966:	e13c      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009968:	697b      	ldr	r3, [r7, #20]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	4a41      	ldr	r2, [pc, #260]	@ (8009a74 <UART_SetConfig+0x640>)
 800996e:	4293      	cmp	r3, r2
 8009970:	f040 8082 	bne.w	8009a78 <UART_SetConfig+0x644>
 8009974:	4b3c      	ldr	r3, [pc, #240]	@ (8009a68 <UART_SetConfig+0x634>)
 8009976:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009978:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800997c:	2b28      	cmp	r3, #40	@ 0x28
 800997e:	d86d      	bhi.n	8009a5c <UART_SetConfig+0x628>
 8009980:	a201      	add	r2, pc, #4	@ (adr r2, 8009988 <UART_SetConfig+0x554>)
 8009982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009986:	bf00      	nop
 8009988:	08009a2d 	.word	0x08009a2d
 800998c:	08009a5d 	.word	0x08009a5d
 8009990:	08009a5d 	.word	0x08009a5d
 8009994:	08009a5d 	.word	0x08009a5d
 8009998:	08009a5d 	.word	0x08009a5d
 800999c:	08009a5d 	.word	0x08009a5d
 80099a0:	08009a5d 	.word	0x08009a5d
 80099a4:	08009a5d 	.word	0x08009a5d
 80099a8:	08009a35 	.word	0x08009a35
 80099ac:	08009a5d 	.word	0x08009a5d
 80099b0:	08009a5d 	.word	0x08009a5d
 80099b4:	08009a5d 	.word	0x08009a5d
 80099b8:	08009a5d 	.word	0x08009a5d
 80099bc:	08009a5d 	.word	0x08009a5d
 80099c0:	08009a5d 	.word	0x08009a5d
 80099c4:	08009a5d 	.word	0x08009a5d
 80099c8:	08009a3d 	.word	0x08009a3d
 80099cc:	08009a5d 	.word	0x08009a5d
 80099d0:	08009a5d 	.word	0x08009a5d
 80099d4:	08009a5d 	.word	0x08009a5d
 80099d8:	08009a5d 	.word	0x08009a5d
 80099dc:	08009a5d 	.word	0x08009a5d
 80099e0:	08009a5d 	.word	0x08009a5d
 80099e4:	08009a5d 	.word	0x08009a5d
 80099e8:	08009a45 	.word	0x08009a45
 80099ec:	08009a5d 	.word	0x08009a5d
 80099f0:	08009a5d 	.word	0x08009a5d
 80099f4:	08009a5d 	.word	0x08009a5d
 80099f8:	08009a5d 	.word	0x08009a5d
 80099fc:	08009a5d 	.word	0x08009a5d
 8009a00:	08009a5d 	.word	0x08009a5d
 8009a04:	08009a5d 	.word	0x08009a5d
 8009a08:	08009a4d 	.word	0x08009a4d
 8009a0c:	08009a5d 	.word	0x08009a5d
 8009a10:	08009a5d 	.word	0x08009a5d
 8009a14:	08009a5d 	.word	0x08009a5d
 8009a18:	08009a5d 	.word	0x08009a5d
 8009a1c:	08009a5d 	.word	0x08009a5d
 8009a20:	08009a5d 	.word	0x08009a5d
 8009a24:	08009a5d 	.word	0x08009a5d
 8009a28:	08009a55 	.word	0x08009a55
 8009a2c:	2301      	movs	r3, #1
 8009a2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a32:	e0d6      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009a34:	2304      	movs	r3, #4
 8009a36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a3a:	e0d2      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009a3c:	2308      	movs	r3, #8
 8009a3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a42:	e0ce      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009a44:	2310      	movs	r3, #16
 8009a46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a4a:	e0ca      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009a4c:	2320      	movs	r3, #32
 8009a4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a52:	e0c6      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009a54:	2340      	movs	r3, #64	@ 0x40
 8009a56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a5a:	e0c2      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009a5c:	2380      	movs	r3, #128	@ 0x80
 8009a5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a62:	e0be      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009a64:	40011400 	.word	0x40011400
 8009a68:	58024400 	.word	0x58024400
 8009a6c:	40007800 	.word	0x40007800
 8009a70:	40007c00 	.word	0x40007c00
 8009a74:	40011800 	.word	0x40011800
 8009a78:	697b      	ldr	r3, [r7, #20]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	4aad      	ldr	r2, [pc, #692]	@ (8009d34 <UART_SetConfig+0x900>)
 8009a7e:	4293      	cmp	r3, r2
 8009a80:	d176      	bne.n	8009b70 <UART_SetConfig+0x73c>
 8009a82:	4bad      	ldr	r3, [pc, #692]	@ (8009d38 <UART_SetConfig+0x904>)
 8009a84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a86:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009a8a:	2b28      	cmp	r3, #40	@ 0x28
 8009a8c:	d86c      	bhi.n	8009b68 <UART_SetConfig+0x734>
 8009a8e:	a201      	add	r2, pc, #4	@ (adr r2, 8009a94 <UART_SetConfig+0x660>)
 8009a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a94:	08009b39 	.word	0x08009b39
 8009a98:	08009b69 	.word	0x08009b69
 8009a9c:	08009b69 	.word	0x08009b69
 8009aa0:	08009b69 	.word	0x08009b69
 8009aa4:	08009b69 	.word	0x08009b69
 8009aa8:	08009b69 	.word	0x08009b69
 8009aac:	08009b69 	.word	0x08009b69
 8009ab0:	08009b69 	.word	0x08009b69
 8009ab4:	08009b41 	.word	0x08009b41
 8009ab8:	08009b69 	.word	0x08009b69
 8009abc:	08009b69 	.word	0x08009b69
 8009ac0:	08009b69 	.word	0x08009b69
 8009ac4:	08009b69 	.word	0x08009b69
 8009ac8:	08009b69 	.word	0x08009b69
 8009acc:	08009b69 	.word	0x08009b69
 8009ad0:	08009b69 	.word	0x08009b69
 8009ad4:	08009b49 	.word	0x08009b49
 8009ad8:	08009b69 	.word	0x08009b69
 8009adc:	08009b69 	.word	0x08009b69
 8009ae0:	08009b69 	.word	0x08009b69
 8009ae4:	08009b69 	.word	0x08009b69
 8009ae8:	08009b69 	.word	0x08009b69
 8009aec:	08009b69 	.word	0x08009b69
 8009af0:	08009b69 	.word	0x08009b69
 8009af4:	08009b51 	.word	0x08009b51
 8009af8:	08009b69 	.word	0x08009b69
 8009afc:	08009b69 	.word	0x08009b69
 8009b00:	08009b69 	.word	0x08009b69
 8009b04:	08009b69 	.word	0x08009b69
 8009b08:	08009b69 	.word	0x08009b69
 8009b0c:	08009b69 	.word	0x08009b69
 8009b10:	08009b69 	.word	0x08009b69
 8009b14:	08009b59 	.word	0x08009b59
 8009b18:	08009b69 	.word	0x08009b69
 8009b1c:	08009b69 	.word	0x08009b69
 8009b20:	08009b69 	.word	0x08009b69
 8009b24:	08009b69 	.word	0x08009b69
 8009b28:	08009b69 	.word	0x08009b69
 8009b2c:	08009b69 	.word	0x08009b69
 8009b30:	08009b69 	.word	0x08009b69
 8009b34:	08009b61 	.word	0x08009b61
 8009b38:	2301      	movs	r3, #1
 8009b3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b3e:	e050      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009b40:	2304      	movs	r3, #4
 8009b42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b46:	e04c      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009b48:	2308      	movs	r3, #8
 8009b4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b4e:	e048      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009b50:	2310      	movs	r3, #16
 8009b52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b56:	e044      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009b58:	2320      	movs	r3, #32
 8009b5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b5e:	e040      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009b60:	2340      	movs	r3, #64	@ 0x40
 8009b62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b66:	e03c      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009b68:	2380      	movs	r3, #128	@ 0x80
 8009b6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b6e:	e038      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009b70:	697b      	ldr	r3, [r7, #20]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	4a71      	ldr	r2, [pc, #452]	@ (8009d3c <UART_SetConfig+0x908>)
 8009b76:	4293      	cmp	r3, r2
 8009b78:	d130      	bne.n	8009bdc <UART_SetConfig+0x7a8>
 8009b7a:	4b6f      	ldr	r3, [pc, #444]	@ (8009d38 <UART_SetConfig+0x904>)
 8009b7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b7e:	f003 0307 	and.w	r3, r3, #7
 8009b82:	2b05      	cmp	r3, #5
 8009b84:	d826      	bhi.n	8009bd4 <UART_SetConfig+0x7a0>
 8009b86:	a201      	add	r2, pc, #4	@ (adr r2, 8009b8c <UART_SetConfig+0x758>)
 8009b88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b8c:	08009ba5 	.word	0x08009ba5
 8009b90:	08009bad 	.word	0x08009bad
 8009b94:	08009bb5 	.word	0x08009bb5
 8009b98:	08009bbd 	.word	0x08009bbd
 8009b9c:	08009bc5 	.word	0x08009bc5
 8009ba0:	08009bcd 	.word	0x08009bcd
 8009ba4:	2302      	movs	r3, #2
 8009ba6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009baa:	e01a      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009bac:	2304      	movs	r3, #4
 8009bae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bb2:	e016      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009bb4:	2308      	movs	r3, #8
 8009bb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bba:	e012      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009bbc:	2310      	movs	r3, #16
 8009bbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bc2:	e00e      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009bc4:	2320      	movs	r3, #32
 8009bc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bca:	e00a      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009bcc:	2340      	movs	r3, #64	@ 0x40
 8009bce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bd2:	e006      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009bd4:	2380      	movs	r3, #128	@ 0x80
 8009bd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bda:	e002      	b.n	8009be2 <UART_SetConfig+0x7ae>
 8009bdc:	2380      	movs	r3, #128	@ 0x80
 8009bde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009be2:	697b      	ldr	r3, [r7, #20]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	4a55      	ldr	r2, [pc, #340]	@ (8009d3c <UART_SetConfig+0x908>)
 8009be8:	4293      	cmp	r3, r2
 8009bea:	f040 80f8 	bne.w	8009dde <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009bee:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009bf2:	2b20      	cmp	r3, #32
 8009bf4:	dc46      	bgt.n	8009c84 <UART_SetConfig+0x850>
 8009bf6:	2b02      	cmp	r3, #2
 8009bf8:	db75      	blt.n	8009ce6 <UART_SetConfig+0x8b2>
 8009bfa:	3b02      	subs	r3, #2
 8009bfc:	2b1e      	cmp	r3, #30
 8009bfe:	d872      	bhi.n	8009ce6 <UART_SetConfig+0x8b2>
 8009c00:	a201      	add	r2, pc, #4	@ (adr r2, 8009c08 <UART_SetConfig+0x7d4>)
 8009c02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c06:	bf00      	nop
 8009c08:	08009c8b 	.word	0x08009c8b
 8009c0c:	08009ce7 	.word	0x08009ce7
 8009c10:	08009c93 	.word	0x08009c93
 8009c14:	08009ce7 	.word	0x08009ce7
 8009c18:	08009ce7 	.word	0x08009ce7
 8009c1c:	08009ce7 	.word	0x08009ce7
 8009c20:	08009ca3 	.word	0x08009ca3
 8009c24:	08009ce7 	.word	0x08009ce7
 8009c28:	08009ce7 	.word	0x08009ce7
 8009c2c:	08009ce7 	.word	0x08009ce7
 8009c30:	08009ce7 	.word	0x08009ce7
 8009c34:	08009ce7 	.word	0x08009ce7
 8009c38:	08009ce7 	.word	0x08009ce7
 8009c3c:	08009ce7 	.word	0x08009ce7
 8009c40:	08009cb3 	.word	0x08009cb3
 8009c44:	08009ce7 	.word	0x08009ce7
 8009c48:	08009ce7 	.word	0x08009ce7
 8009c4c:	08009ce7 	.word	0x08009ce7
 8009c50:	08009ce7 	.word	0x08009ce7
 8009c54:	08009ce7 	.word	0x08009ce7
 8009c58:	08009ce7 	.word	0x08009ce7
 8009c5c:	08009ce7 	.word	0x08009ce7
 8009c60:	08009ce7 	.word	0x08009ce7
 8009c64:	08009ce7 	.word	0x08009ce7
 8009c68:	08009ce7 	.word	0x08009ce7
 8009c6c:	08009ce7 	.word	0x08009ce7
 8009c70:	08009ce7 	.word	0x08009ce7
 8009c74:	08009ce7 	.word	0x08009ce7
 8009c78:	08009ce7 	.word	0x08009ce7
 8009c7c:	08009ce7 	.word	0x08009ce7
 8009c80:	08009cd9 	.word	0x08009cd9
 8009c84:	2b40      	cmp	r3, #64	@ 0x40
 8009c86:	d02a      	beq.n	8009cde <UART_SetConfig+0x8aa>
 8009c88:	e02d      	b.n	8009ce6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009c8a:	f7fd fca7 	bl	80075dc <HAL_RCCEx_GetD3PCLK1Freq>
 8009c8e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009c90:	e02f      	b.n	8009cf2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009c92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009c96:	4618      	mov	r0, r3
 8009c98:	f7fd fcb6 	bl	8007608 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ca0:	e027      	b.n	8009cf2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009ca2:	f107 0318 	add.w	r3, r7, #24
 8009ca6:	4618      	mov	r0, r3
 8009ca8:	f7fd fe02 	bl	80078b0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009cac:	69fb      	ldr	r3, [r7, #28]
 8009cae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009cb0:	e01f      	b.n	8009cf2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009cb2:	4b21      	ldr	r3, [pc, #132]	@ (8009d38 <UART_SetConfig+0x904>)
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	f003 0320 	and.w	r3, r3, #32
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d009      	beq.n	8009cd2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009cbe:	4b1e      	ldr	r3, [pc, #120]	@ (8009d38 <UART_SetConfig+0x904>)
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	08db      	lsrs	r3, r3, #3
 8009cc4:	f003 0303 	and.w	r3, r3, #3
 8009cc8:	4a1d      	ldr	r2, [pc, #116]	@ (8009d40 <UART_SetConfig+0x90c>)
 8009cca:	fa22 f303 	lsr.w	r3, r2, r3
 8009cce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009cd0:	e00f      	b.n	8009cf2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8009cd2:	4b1b      	ldr	r3, [pc, #108]	@ (8009d40 <UART_SetConfig+0x90c>)
 8009cd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009cd6:	e00c      	b.n	8009cf2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009cd8:	4b1a      	ldr	r3, [pc, #104]	@ (8009d44 <UART_SetConfig+0x910>)
 8009cda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009cdc:	e009      	b.n	8009cf2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009cde:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009ce2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ce4:	e005      	b.n	8009cf2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009cea:	2301      	movs	r3, #1
 8009cec:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009cf0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009cf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	f000 81ee 	beq.w	800a0d6 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009cfa:	697b      	ldr	r3, [r7, #20]
 8009cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cfe:	4a12      	ldr	r2, [pc, #72]	@ (8009d48 <UART_SetConfig+0x914>)
 8009d00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d04:	461a      	mov	r2, r3
 8009d06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d08:	fbb3 f3f2 	udiv	r3, r3, r2
 8009d0c:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009d0e:	697b      	ldr	r3, [r7, #20]
 8009d10:	685a      	ldr	r2, [r3, #4]
 8009d12:	4613      	mov	r3, r2
 8009d14:	005b      	lsls	r3, r3, #1
 8009d16:	4413      	add	r3, r2
 8009d18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d1a:	429a      	cmp	r2, r3
 8009d1c:	d305      	bcc.n	8009d2a <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	685b      	ldr	r3, [r3, #4]
 8009d22:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009d24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d26:	429a      	cmp	r2, r3
 8009d28:	d910      	bls.n	8009d4c <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8009d2a:	2301      	movs	r3, #1
 8009d2c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009d30:	e1d1      	b.n	800a0d6 <UART_SetConfig+0xca2>
 8009d32:	bf00      	nop
 8009d34:	40011c00 	.word	0x40011c00
 8009d38:	58024400 	.word	0x58024400
 8009d3c:	58000c00 	.word	0x58000c00
 8009d40:	03d09000 	.word	0x03d09000
 8009d44:	003d0900 	.word	0x003d0900
 8009d48:	08013324 	.word	0x08013324
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009d4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d4e:	2200      	movs	r2, #0
 8009d50:	60bb      	str	r3, [r7, #8]
 8009d52:	60fa      	str	r2, [r7, #12]
 8009d54:	697b      	ldr	r3, [r7, #20]
 8009d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d58:	4ac0      	ldr	r2, [pc, #768]	@ (800a05c <UART_SetConfig+0xc28>)
 8009d5a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d5e:	b29b      	uxth	r3, r3
 8009d60:	2200      	movs	r2, #0
 8009d62:	603b      	str	r3, [r7, #0]
 8009d64:	607a      	str	r2, [r7, #4]
 8009d66:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009d6a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009d6e:	f7f6 fce3 	bl	8000738 <__aeabi_uldivmod>
 8009d72:	4602      	mov	r2, r0
 8009d74:	460b      	mov	r3, r1
 8009d76:	4610      	mov	r0, r2
 8009d78:	4619      	mov	r1, r3
 8009d7a:	f04f 0200 	mov.w	r2, #0
 8009d7e:	f04f 0300 	mov.w	r3, #0
 8009d82:	020b      	lsls	r3, r1, #8
 8009d84:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009d88:	0202      	lsls	r2, r0, #8
 8009d8a:	6979      	ldr	r1, [r7, #20]
 8009d8c:	6849      	ldr	r1, [r1, #4]
 8009d8e:	0849      	lsrs	r1, r1, #1
 8009d90:	2000      	movs	r0, #0
 8009d92:	460c      	mov	r4, r1
 8009d94:	4605      	mov	r5, r0
 8009d96:	eb12 0804 	adds.w	r8, r2, r4
 8009d9a:	eb43 0905 	adc.w	r9, r3, r5
 8009d9e:	697b      	ldr	r3, [r7, #20]
 8009da0:	685b      	ldr	r3, [r3, #4]
 8009da2:	2200      	movs	r2, #0
 8009da4:	469a      	mov	sl, r3
 8009da6:	4693      	mov	fp, r2
 8009da8:	4652      	mov	r2, sl
 8009daa:	465b      	mov	r3, fp
 8009dac:	4640      	mov	r0, r8
 8009dae:	4649      	mov	r1, r9
 8009db0:	f7f6 fcc2 	bl	8000738 <__aeabi_uldivmod>
 8009db4:	4602      	mov	r2, r0
 8009db6:	460b      	mov	r3, r1
 8009db8:	4613      	mov	r3, r2
 8009dba:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009dbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dbe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009dc2:	d308      	bcc.n	8009dd6 <UART_SetConfig+0x9a2>
 8009dc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dc6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009dca:	d204      	bcs.n	8009dd6 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8009dcc:	697b      	ldr	r3, [r7, #20]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009dd2:	60da      	str	r2, [r3, #12]
 8009dd4:	e17f      	b.n	800a0d6 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8009dd6:	2301      	movs	r3, #1
 8009dd8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009ddc:	e17b      	b.n	800a0d6 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009dde:	697b      	ldr	r3, [r7, #20]
 8009de0:	69db      	ldr	r3, [r3, #28]
 8009de2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009de6:	f040 80bd 	bne.w	8009f64 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8009dea:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009dee:	2b20      	cmp	r3, #32
 8009df0:	dc48      	bgt.n	8009e84 <UART_SetConfig+0xa50>
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	db7b      	blt.n	8009eee <UART_SetConfig+0xaba>
 8009df6:	2b20      	cmp	r3, #32
 8009df8:	d879      	bhi.n	8009eee <UART_SetConfig+0xaba>
 8009dfa:	a201      	add	r2, pc, #4	@ (adr r2, 8009e00 <UART_SetConfig+0x9cc>)
 8009dfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e00:	08009e8b 	.word	0x08009e8b
 8009e04:	08009e93 	.word	0x08009e93
 8009e08:	08009eef 	.word	0x08009eef
 8009e0c:	08009eef 	.word	0x08009eef
 8009e10:	08009e9b 	.word	0x08009e9b
 8009e14:	08009eef 	.word	0x08009eef
 8009e18:	08009eef 	.word	0x08009eef
 8009e1c:	08009eef 	.word	0x08009eef
 8009e20:	08009eab 	.word	0x08009eab
 8009e24:	08009eef 	.word	0x08009eef
 8009e28:	08009eef 	.word	0x08009eef
 8009e2c:	08009eef 	.word	0x08009eef
 8009e30:	08009eef 	.word	0x08009eef
 8009e34:	08009eef 	.word	0x08009eef
 8009e38:	08009eef 	.word	0x08009eef
 8009e3c:	08009eef 	.word	0x08009eef
 8009e40:	08009ebb 	.word	0x08009ebb
 8009e44:	08009eef 	.word	0x08009eef
 8009e48:	08009eef 	.word	0x08009eef
 8009e4c:	08009eef 	.word	0x08009eef
 8009e50:	08009eef 	.word	0x08009eef
 8009e54:	08009eef 	.word	0x08009eef
 8009e58:	08009eef 	.word	0x08009eef
 8009e5c:	08009eef 	.word	0x08009eef
 8009e60:	08009eef 	.word	0x08009eef
 8009e64:	08009eef 	.word	0x08009eef
 8009e68:	08009eef 	.word	0x08009eef
 8009e6c:	08009eef 	.word	0x08009eef
 8009e70:	08009eef 	.word	0x08009eef
 8009e74:	08009eef 	.word	0x08009eef
 8009e78:	08009eef 	.word	0x08009eef
 8009e7c:	08009eef 	.word	0x08009eef
 8009e80:	08009ee1 	.word	0x08009ee1
 8009e84:	2b40      	cmp	r3, #64	@ 0x40
 8009e86:	d02e      	beq.n	8009ee6 <UART_SetConfig+0xab2>
 8009e88:	e031      	b.n	8009eee <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009e8a:	f7fc f9db 	bl	8006244 <HAL_RCC_GetPCLK1Freq>
 8009e8e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009e90:	e033      	b.n	8009efa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009e92:	f7fc f9ed 	bl	8006270 <HAL_RCC_GetPCLK2Freq>
 8009e96:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009e98:	e02f      	b.n	8009efa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009e9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	f7fd fbb2 	bl	8007608 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009ea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ea6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ea8:	e027      	b.n	8009efa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009eaa:	f107 0318 	add.w	r3, r7, #24
 8009eae:	4618      	mov	r0, r3
 8009eb0:	f7fd fcfe 	bl	80078b0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009eb4:	69fb      	ldr	r3, [r7, #28]
 8009eb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009eb8:	e01f      	b.n	8009efa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009eba:	4b69      	ldr	r3, [pc, #420]	@ (800a060 <UART_SetConfig+0xc2c>)
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	f003 0320 	and.w	r3, r3, #32
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d009      	beq.n	8009eda <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009ec6:	4b66      	ldr	r3, [pc, #408]	@ (800a060 <UART_SetConfig+0xc2c>)
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	08db      	lsrs	r3, r3, #3
 8009ecc:	f003 0303 	and.w	r3, r3, #3
 8009ed0:	4a64      	ldr	r2, [pc, #400]	@ (800a064 <UART_SetConfig+0xc30>)
 8009ed2:	fa22 f303 	lsr.w	r3, r2, r3
 8009ed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009ed8:	e00f      	b.n	8009efa <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8009eda:	4b62      	ldr	r3, [pc, #392]	@ (800a064 <UART_SetConfig+0xc30>)
 8009edc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ede:	e00c      	b.n	8009efa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009ee0:	4b61      	ldr	r3, [pc, #388]	@ (800a068 <UART_SetConfig+0xc34>)
 8009ee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ee4:	e009      	b.n	8009efa <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009ee6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009eea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009eec:	e005      	b.n	8009efa <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8009eee:	2300      	movs	r3, #0
 8009ef0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009ef2:	2301      	movs	r3, #1
 8009ef4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009ef8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009efa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	f000 80ea 	beq.w	800a0d6 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009f02:	697b      	ldr	r3, [r7, #20]
 8009f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f06:	4a55      	ldr	r2, [pc, #340]	@ (800a05c <UART_SetConfig+0xc28>)
 8009f08:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009f0c:	461a      	mov	r2, r3
 8009f0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f10:	fbb3 f3f2 	udiv	r3, r3, r2
 8009f14:	005a      	lsls	r2, r3, #1
 8009f16:	697b      	ldr	r3, [r7, #20]
 8009f18:	685b      	ldr	r3, [r3, #4]
 8009f1a:	085b      	lsrs	r3, r3, #1
 8009f1c:	441a      	add	r2, r3
 8009f1e:	697b      	ldr	r3, [r7, #20]
 8009f20:	685b      	ldr	r3, [r3, #4]
 8009f22:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f26:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009f28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f2a:	2b0f      	cmp	r3, #15
 8009f2c:	d916      	bls.n	8009f5c <UART_SetConfig+0xb28>
 8009f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009f34:	d212      	bcs.n	8009f5c <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009f36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f38:	b29b      	uxth	r3, r3
 8009f3a:	f023 030f 	bic.w	r3, r3, #15
 8009f3e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009f40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f42:	085b      	lsrs	r3, r3, #1
 8009f44:	b29b      	uxth	r3, r3
 8009f46:	f003 0307 	and.w	r3, r3, #7
 8009f4a:	b29a      	uxth	r2, r3
 8009f4c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009f4e:	4313      	orrs	r3, r2
 8009f50:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8009f52:	697b      	ldr	r3, [r7, #20]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009f58:	60da      	str	r2, [r3, #12]
 8009f5a:	e0bc      	b.n	800a0d6 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8009f5c:	2301      	movs	r3, #1
 8009f5e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009f62:	e0b8      	b.n	800a0d6 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009f64:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009f68:	2b20      	cmp	r3, #32
 8009f6a:	dc4b      	bgt.n	800a004 <UART_SetConfig+0xbd0>
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	f2c0 8087 	blt.w	800a080 <UART_SetConfig+0xc4c>
 8009f72:	2b20      	cmp	r3, #32
 8009f74:	f200 8084 	bhi.w	800a080 <UART_SetConfig+0xc4c>
 8009f78:	a201      	add	r2, pc, #4	@ (adr r2, 8009f80 <UART_SetConfig+0xb4c>)
 8009f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f7e:	bf00      	nop
 8009f80:	0800a00b 	.word	0x0800a00b
 8009f84:	0800a013 	.word	0x0800a013
 8009f88:	0800a081 	.word	0x0800a081
 8009f8c:	0800a081 	.word	0x0800a081
 8009f90:	0800a01b 	.word	0x0800a01b
 8009f94:	0800a081 	.word	0x0800a081
 8009f98:	0800a081 	.word	0x0800a081
 8009f9c:	0800a081 	.word	0x0800a081
 8009fa0:	0800a02b 	.word	0x0800a02b
 8009fa4:	0800a081 	.word	0x0800a081
 8009fa8:	0800a081 	.word	0x0800a081
 8009fac:	0800a081 	.word	0x0800a081
 8009fb0:	0800a081 	.word	0x0800a081
 8009fb4:	0800a081 	.word	0x0800a081
 8009fb8:	0800a081 	.word	0x0800a081
 8009fbc:	0800a081 	.word	0x0800a081
 8009fc0:	0800a03b 	.word	0x0800a03b
 8009fc4:	0800a081 	.word	0x0800a081
 8009fc8:	0800a081 	.word	0x0800a081
 8009fcc:	0800a081 	.word	0x0800a081
 8009fd0:	0800a081 	.word	0x0800a081
 8009fd4:	0800a081 	.word	0x0800a081
 8009fd8:	0800a081 	.word	0x0800a081
 8009fdc:	0800a081 	.word	0x0800a081
 8009fe0:	0800a081 	.word	0x0800a081
 8009fe4:	0800a081 	.word	0x0800a081
 8009fe8:	0800a081 	.word	0x0800a081
 8009fec:	0800a081 	.word	0x0800a081
 8009ff0:	0800a081 	.word	0x0800a081
 8009ff4:	0800a081 	.word	0x0800a081
 8009ff8:	0800a081 	.word	0x0800a081
 8009ffc:	0800a081 	.word	0x0800a081
 800a000:	0800a073 	.word	0x0800a073
 800a004:	2b40      	cmp	r3, #64	@ 0x40
 800a006:	d037      	beq.n	800a078 <UART_SetConfig+0xc44>
 800a008:	e03a      	b.n	800a080 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a00a:	f7fc f91b 	bl	8006244 <HAL_RCC_GetPCLK1Freq>
 800a00e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a010:	e03c      	b.n	800a08c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a012:	f7fc f92d 	bl	8006270 <HAL_RCC_GetPCLK2Freq>
 800a016:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a018:	e038      	b.n	800a08c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a01a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a01e:	4618      	mov	r0, r3
 800a020:	f7fd faf2 	bl	8007608 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a024:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a026:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a028:	e030      	b.n	800a08c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a02a:	f107 0318 	add.w	r3, r7, #24
 800a02e:	4618      	mov	r0, r3
 800a030:	f7fd fc3e 	bl	80078b0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a034:	69fb      	ldr	r3, [r7, #28]
 800a036:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a038:	e028      	b.n	800a08c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a03a:	4b09      	ldr	r3, [pc, #36]	@ (800a060 <UART_SetConfig+0xc2c>)
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	f003 0320 	and.w	r3, r3, #32
 800a042:	2b00      	cmp	r3, #0
 800a044:	d012      	beq.n	800a06c <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a046:	4b06      	ldr	r3, [pc, #24]	@ (800a060 <UART_SetConfig+0xc2c>)
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	08db      	lsrs	r3, r3, #3
 800a04c:	f003 0303 	and.w	r3, r3, #3
 800a050:	4a04      	ldr	r2, [pc, #16]	@ (800a064 <UART_SetConfig+0xc30>)
 800a052:	fa22 f303 	lsr.w	r3, r2, r3
 800a056:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a058:	e018      	b.n	800a08c <UART_SetConfig+0xc58>
 800a05a:	bf00      	nop
 800a05c:	08013324 	.word	0x08013324
 800a060:	58024400 	.word	0x58024400
 800a064:	03d09000 	.word	0x03d09000
 800a068:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800a06c:	4b24      	ldr	r3, [pc, #144]	@ (800a100 <UART_SetConfig+0xccc>)
 800a06e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a070:	e00c      	b.n	800a08c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a072:	4b24      	ldr	r3, [pc, #144]	@ (800a104 <UART_SetConfig+0xcd0>)
 800a074:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a076:	e009      	b.n	800a08c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a078:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a07c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a07e:	e005      	b.n	800a08c <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800a080:	2300      	movs	r3, #0
 800a082:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a084:	2301      	movs	r3, #1
 800a086:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a08a:	bf00      	nop
    }

    if (pclk != 0U)
 800a08c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d021      	beq.n	800a0d6 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a092:	697b      	ldr	r3, [r7, #20]
 800a094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a096:	4a1c      	ldr	r2, [pc, #112]	@ (800a108 <UART_SetConfig+0xcd4>)
 800a098:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a09c:	461a      	mov	r2, r3
 800a09e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a0a0:	fbb3 f2f2 	udiv	r2, r3, r2
 800a0a4:	697b      	ldr	r3, [r7, #20]
 800a0a6:	685b      	ldr	r3, [r3, #4]
 800a0a8:	085b      	lsrs	r3, r3, #1
 800a0aa:	441a      	add	r2, r3
 800a0ac:	697b      	ldr	r3, [r7, #20]
 800a0ae:	685b      	ldr	r3, [r3, #4]
 800a0b0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0b4:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a0b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0b8:	2b0f      	cmp	r3, #15
 800a0ba:	d909      	bls.n	800a0d0 <UART_SetConfig+0xc9c>
 800a0bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a0c2:	d205      	bcs.n	800a0d0 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a0c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0c6:	b29a      	uxth	r2, r3
 800a0c8:	697b      	ldr	r3, [r7, #20]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	60da      	str	r2, [r3, #12]
 800a0ce:	e002      	b.n	800a0d6 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800a0d0:	2301      	movs	r3, #1
 800a0d2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a0d6:	697b      	ldr	r3, [r7, #20]
 800a0d8:	2201      	movs	r2, #1
 800a0da:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a0de:	697b      	ldr	r3, [r7, #20]
 800a0e0:	2201      	movs	r2, #1
 800a0e2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a0e6:	697b      	ldr	r3, [r7, #20]
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a0ec:	697b      	ldr	r3, [r7, #20]
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a0f2:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	3748      	adds	r7, #72	@ 0x48
 800a0fa:	46bd      	mov	sp, r7
 800a0fc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a100:	03d09000 	.word	0x03d09000
 800a104:	003d0900 	.word	0x003d0900
 800a108:	08013324 	.word	0x08013324

0800a10c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a10c:	b480      	push	{r7}
 800a10e:	b083      	sub	sp, #12
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a118:	f003 0308 	and.w	r3, r3, #8
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d00a      	beq.n	800a136 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	685b      	ldr	r3, [r3, #4]
 800a126:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	430a      	orrs	r2, r1
 800a134:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a13a:	f003 0301 	and.w	r3, r3, #1
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d00a      	beq.n	800a158 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	685b      	ldr	r3, [r3, #4]
 800a148:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	430a      	orrs	r2, r1
 800a156:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a15c:	f003 0302 	and.w	r3, r3, #2
 800a160:	2b00      	cmp	r3, #0
 800a162:	d00a      	beq.n	800a17a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	685b      	ldr	r3, [r3, #4]
 800a16a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	430a      	orrs	r2, r1
 800a178:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a17e:	f003 0304 	and.w	r3, r3, #4
 800a182:	2b00      	cmp	r3, #0
 800a184:	d00a      	beq.n	800a19c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	685b      	ldr	r3, [r3, #4]
 800a18c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	430a      	orrs	r2, r1
 800a19a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1a0:	f003 0310 	and.w	r3, r3, #16
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d00a      	beq.n	800a1be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	689b      	ldr	r3, [r3, #8]
 800a1ae:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	430a      	orrs	r2, r1
 800a1bc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1c2:	f003 0320 	and.w	r3, r3, #32
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d00a      	beq.n	800a1e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	689b      	ldr	r3, [r3, #8]
 800a1d0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	430a      	orrs	r2, r1
 800a1de:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d01a      	beq.n	800a222 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	685b      	ldr	r3, [r3, #4]
 800a1f2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	430a      	orrs	r2, r1
 800a200:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a206:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a20a:	d10a      	bne.n	800a222 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	685b      	ldr	r3, [r3, #4]
 800a212:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	430a      	orrs	r2, r1
 800a220:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a226:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d00a      	beq.n	800a244 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	685b      	ldr	r3, [r3, #4]
 800a234:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	430a      	orrs	r2, r1
 800a242:	605a      	str	r2, [r3, #4]
  }
}
 800a244:	bf00      	nop
 800a246:	370c      	adds	r7, #12
 800a248:	46bd      	mov	sp, r7
 800a24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24e:	4770      	bx	lr

0800a250 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a250:	b580      	push	{r7, lr}
 800a252:	b098      	sub	sp, #96	@ 0x60
 800a254:	af02      	add	r7, sp, #8
 800a256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	2200      	movs	r2, #0
 800a25c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a260:	f7f8 fdce 	bl	8002e00 <HAL_GetTick>
 800a264:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	f003 0308 	and.w	r3, r3, #8
 800a270:	2b08      	cmp	r3, #8
 800a272:	d12f      	bne.n	800a2d4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a274:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a278:	9300      	str	r3, [sp, #0]
 800a27a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a27c:	2200      	movs	r2, #0
 800a27e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a282:	6878      	ldr	r0, [r7, #4]
 800a284:	f000 f88e 	bl	800a3a4 <UART_WaitOnFlagUntilTimeout>
 800a288:	4603      	mov	r3, r0
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d022      	beq.n	800a2d4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a296:	e853 3f00 	ldrex	r3, [r3]
 800a29a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a29c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a29e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a2a2:	653b      	str	r3, [r7, #80]	@ 0x50
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	461a      	mov	r2, r3
 800a2aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a2ac:	647b      	str	r3, [r7, #68]	@ 0x44
 800a2ae:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2b0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a2b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a2b4:	e841 2300 	strex	r3, r2, [r1]
 800a2b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a2ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d1e6      	bne.n	800a28e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	2220      	movs	r2, #32
 800a2c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a2d0:	2303      	movs	r3, #3
 800a2d2:	e063      	b.n	800a39c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	f003 0304 	and.w	r3, r3, #4
 800a2de:	2b04      	cmp	r3, #4
 800a2e0:	d149      	bne.n	800a376 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a2e2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a2e6:	9300      	str	r3, [sp, #0]
 800a2e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a2f0:	6878      	ldr	r0, [r7, #4]
 800a2f2:	f000 f857 	bl	800a3a4 <UART_WaitOnFlagUntilTimeout>
 800a2f6:	4603      	mov	r3, r0
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d03c      	beq.n	800a376 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a304:	e853 3f00 	ldrex	r3, [r3]
 800a308:	623b      	str	r3, [r7, #32]
   return(result);
 800a30a:	6a3b      	ldr	r3, [r7, #32]
 800a30c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a310:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	461a      	mov	r2, r3
 800a318:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a31a:	633b      	str	r3, [r7, #48]	@ 0x30
 800a31c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a31e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a320:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a322:	e841 2300 	strex	r3, r2, [r1]
 800a326:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a328:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d1e6      	bne.n	800a2fc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	3308      	adds	r3, #8
 800a334:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a336:	693b      	ldr	r3, [r7, #16]
 800a338:	e853 3f00 	ldrex	r3, [r3]
 800a33c:	60fb      	str	r3, [r7, #12]
   return(result);
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	f023 0301 	bic.w	r3, r3, #1
 800a344:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	3308      	adds	r3, #8
 800a34c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a34e:	61fa      	str	r2, [r7, #28]
 800a350:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a352:	69b9      	ldr	r1, [r7, #24]
 800a354:	69fa      	ldr	r2, [r7, #28]
 800a356:	e841 2300 	strex	r3, r2, [r1]
 800a35a:	617b      	str	r3, [r7, #20]
   return(result);
 800a35c:	697b      	ldr	r3, [r7, #20]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d1e5      	bne.n	800a32e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	2220      	movs	r2, #32
 800a366:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	2200      	movs	r2, #0
 800a36e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a372:	2303      	movs	r3, #3
 800a374:	e012      	b.n	800a39c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	2220      	movs	r2, #32
 800a37a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	2220      	movs	r2, #32
 800a382:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	2200      	movs	r2, #0
 800a38a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	2200      	movs	r2, #0
 800a390:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	2200      	movs	r2, #0
 800a396:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a39a:	2300      	movs	r3, #0
}
 800a39c:	4618      	mov	r0, r3
 800a39e:	3758      	adds	r7, #88	@ 0x58
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	bd80      	pop	{r7, pc}

0800a3a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	b084      	sub	sp, #16
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	60f8      	str	r0, [r7, #12]
 800a3ac:	60b9      	str	r1, [r7, #8]
 800a3ae:	603b      	str	r3, [r7, #0]
 800a3b0:	4613      	mov	r3, r2
 800a3b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a3b4:	e04f      	b.n	800a456 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a3b6:	69bb      	ldr	r3, [r7, #24]
 800a3b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3bc:	d04b      	beq.n	800a456 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a3be:	f7f8 fd1f 	bl	8002e00 <HAL_GetTick>
 800a3c2:	4602      	mov	r2, r0
 800a3c4:	683b      	ldr	r3, [r7, #0]
 800a3c6:	1ad3      	subs	r3, r2, r3
 800a3c8:	69ba      	ldr	r2, [r7, #24]
 800a3ca:	429a      	cmp	r2, r3
 800a3cc:	d302      	bcc.n	800a3d4 <UART_WaitOnFlagUntilTimeout+0x30>
 800a3ce:	69bb      	ldr	r3, [r7, #24]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d101      	bne.n	800a3d8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a3d4:	2303      	movs	r3, #3
 800a3d6:	e04e      	b.n	800a476 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	f003 0304 	and.w	r3, r3, #4
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d037      	beq.n	800a456 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a3e6:	68bb      	ldr	r3, [r7, #8]
 800a3e8:	2b80      	cmp	r3, #128	@ 0x80
 800a3ea:	d034      	beq.n	800a456 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a3ec:	68bb      	ldr	r3, [r7, #8]
 800a3ee:	2b40      	cmp	r3, #64	@ 0x40
 800a3f0:	d031      	beq.n	800a456 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	69db      	ldr	r3, [r3, #28]
 800a3f8:	f003 0308 	and.w	r3, r3, #8
 800a3fc:	2b08      	cmp	r3, #8
 800a3fe:	d110      	bne.n	800a422 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	2208      	movs	r2, #8
 800a406:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a408:	68f8      	ldr	r0, [r7, #12]
 800a40a:	f000 f95b 	bl	800a6c4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	2208      	movs	r2, #8
 800a412:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	2200      	movs	r2, #0
 800a41a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a41e:	2301      	movs	r3, #1
 800a420:	e029      	b.n	800a476 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	69db      	ldr	r3, [r3, #28]
 800a428:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a42c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a430:	d111      	bne.n	800a456 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a43a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a43c:	68f8      	ldr	r0, [r7, #12]
 800a43e:	f000 f941 	bl	800a6c4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	2220      	movs	r2, #32
 800a446:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	2200      	movs	r2, #0
 800a44e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a452:	2303      	movs	r3, #3
 800a454:	e00f      	b.n	800a476 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	69da      	ldr	r2, [r3, #28]
 800a45c:	68bb      	ldr	r3, [r7, #8]
 800a45e:	4013      	ands	r3, r2
 800a460:	68ba      	ldr	r2, [r7, #8]
 800a462:	429a      	cmp	r2, r3
 800a464:	bf0c      	ite	eq
 800a466:	2301      	moveq	r3, #1
 800a468:	2300      	movne	r3, #0
 800a46a:	b2db      	uxtb	r3, r3
 800a46c:	461a      	mov	r2, r3
 800a46e:	79fb      	ldrb	r3, [r7, #7]
 800a470:	429a      	cmp	r2, r3
 800a472:	d0a0      	beq.n	800a3b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a474:	2300      	movs	r3, #0
}
 800a476:	4618      	mov	r0, r3
 800a478:	3710      	adds	r7, #16
 800a47a:	46bd      	mov	sp, r7
 800a47c:	bd80      	pop	{r7, pc}
	...

0800a480 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a480:	b480      	push	{r7}
 800a482:	b0a3      	sub	sp, #140	@ 0x8c
 800a484:	af00      	add	r7, sp, #0
 800a486:	60f8      	str	r0, [r7, #12]
 800a488:	60b9      	str	r1, [r7, #8]
 800a48a:	4613      	mov	r3, r2
 800a48c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	68ba      	ldr	r2, [r7, #8]
 800a492:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	88fa      	ldrh	r2, [r7, #6]
 800a498:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	88fa      	ldrh	r2, [r7, #6]
 800a4a0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	689b      	ldr	r3, [r3, #8]
 800a4ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a4b2:	d10e      	bne.n	800a4d2 <UART_Start_Receive_IT+0x52>
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	691b      	ldr	r3, [r3, #16]
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d105      	bne.n	800a4c8 <UART_Start_Receive_IT+0x48>
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800a4c2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a4c6:	e02d      	b.n	800a524 <UART_Start_Receive_IT+0xa4>
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	22ff      	movs	r2, #255	@ 0xff
 800a4cc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a4d0:	e028      	b.n	800a524 <UART_Start_Receive_IT+0xa4>
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	689b      	ldr	r3, [r3, #8]
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d10d      	bne.n	800a4f6 <UART_Start_Receive_IT+0x76>
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	691b      	ldr	r3, [r3, #16]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d104      	bne.n	800a4ec <UART_Start_Receive_IT+0x6c>
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	22ff      	movs	r2, #255	@ 0xff
 800a4e6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a4ea:	e01b      	b.n	800a524 <UART_Start_Receive_IT+0xa4>
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	227f      	movs	r2, #127	@ 0x7f
 800a4f0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a4f4:	e016      	b.n	800a524 <UART_Start_Receive_IT+0xa4>
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	689b      	ldr	r3, [r3, #8]
 800a4fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a4fe:	d10d      	bne.n	800a51c <UART_Start_Receive_IT+0x9c>
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	691b      	ldr	r3, [r3, #16]
 800a504:	2b00      	cmp	r3, #0
 800a506:	d104      	bne.n	800a512 <UART_Start_Receive_IT+0x92>
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	227f      	movs	r2, #127	@ 0x7f
 800a50c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a510:	e008      	b.n	800a524 <UART_Start_Receive_IT+0xa4>
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	223f      	movs	r2, #63	@ 0x3f
 800a516:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a51a:	e003      	b.n	800a524 <UART_Start_Receive_IT+0xa4>
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	2200      	movs	r2, #0
 800a520:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	2200      	movs	r2, #0
 800a528:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	2222      	movs	r2, #34	@ 0x22
 800a530:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	3308      	adds	r3, #8
 800a53a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a53c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a53e:	e853 3f00 	ldrex	r3, [r3]
 800a542:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a544:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a546:	f043 0301 	orr.w	r3, r3, #1
 800a54a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	3308      	adds	r3, #8
 800a554:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a558:	673a      	str	r2, [r7, #112]	@ 0x70
 800a55a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a55c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800a55e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800a560:	e841 2300 	strex	r3, r2, [r1]
 800a564:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800a566:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d1e3      	bne.n	800a534 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a570:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a574:	d14f      	bne.n	800a616 <UART_Start_Receive_IT+0x196>
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a57c:	88fa      	ldrh	r2, [r7, #6]
 800a57e:	429a      	cmp	r2, r3
 800a580:	d349      	bcc.n	800a616 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	689b      	ldr	r3, [r3, #8]
 800a586:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a58a:	d107      	bne.n	800a59c <UART_Start_Receive_IT+0x11c>
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	691b      	ldr	r3, [r3, #16]
 800a590:	2b00      	cmp	r3, #0
 800a592:	d103      	bne.n	800a59c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	4a47      	ldr	r2, [pc, #284]	@ (800a6b4 <UART_Start_Receive_IT+0x234>)
 800a598:	675a      	str	r2, [r3, #116]	@ 0x74
 800a59a:	e002      	b.n	800a5a2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	4a46      	ldr	r2, [pc, #280]	@ (800a6b8 <UART_Start_Receive_IT+0x238>)
 800a5a0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	691b      	ldr	r3, [r3, #16]
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d01a      	beq.n	800a5e0 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a5b2:	e853 3f00 	ldrex	r3, [r3]
 800a5b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a5b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a5ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a5be:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	461a      	mov	r2, r3
 800a5c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a5cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a5ce:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5d0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800a5d2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a5d4:	e841 2300 	strex	r3, r2, [r1]
 800a5d8:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800a5da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d1e4      	bne.n	800a5aa <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	3308      	adds	r3, #8
 800a5e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5ea:	e853 3f00 	ldrex	r3, [r3]
 800a5ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a5f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a5f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	3308      	adds	r3, #8
 800a5fe:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a600:	64ba      	str	r2, [r7, #72]	@ 0x48
 800a602:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a604:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a606:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a608:	e841 2300 	strex	r3, r2, [r1]
 800a60c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800a60e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a610:	2b00      	cmp	r3, #0
 800a612:	d1e5      	bne.n	800a5e0 <UART_Start_Receive_IT+0x160>
 800a614:	e046      	b.n	800a6a4 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	689b      	ldr	r3, [r3, #8]
 800a61a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a61e:	d107      	bne.n	800a630 <UART_Start_Receive_IT+0x1b0>
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	691b      	ldr	r3, [r3, #16]
 800a624:	2b00      	cmp	r3, #0
 800a626:	d103      	bne.n	800a630 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	4a24      	ldr	r2, [pc, #144]	@ (800a6bc <UART_Start_Receive_IT+0x23c>)
 800a62c:	675a      	str	r2, [r3, #116]	@ 0x74
 800a62e:	e002      	b.n	800a636 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	4a23      	ldr	r2, [pc, #140]	@ (800a6c0 <UART_Start_Receive_IT+0x240>)
 800a634:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	691b      	ldr	r3, [r3, #16]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d019      	beq.n	800a672 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a646:	e853 3f00 	ldrex	r3, [r3]
 800a64a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a64c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a64e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800a652:	677b      	str	r3, [r7, #116]	@ 0x74
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	461a      	mov	r2, r3
 800a65a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a65c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a65e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a660:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a662:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a664:	e841 2300 	strex	r3, r2, [r1]
 800a668:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a66a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d1e6      	bne.n	800a63e <UART_Start_Receive_IT+0x1be>
 800a670:	e018      	b.n	800a6a4 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a678:	697b      	ldr	r3, [r7, #20]
 800a67a:	e853 3f00 	ldrex	r3, [r3]
 800a67e:	613b      	str	r3, [r7, #16]
   return(result);
 800a680:	693b      	ldr	r3, [r7, #16]
 800a682:	f043 0320 	orr.w	r3, r3, #32
 800a686:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	461a      	mov	r2, r3
 800a68e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a690:	623b      	str	r3, [r7, #32]
 800a692:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a694:	69f9      	ldr	r1, [r7, #28]
 800a696:	6a3a      	ldr	r2, [r7, #32]
 800a698:	e841 2300 	strex	r3, r2, [r1]
 800a69c:	61bb      	str	r3, [r7, #24]
   return(result);
 800a69e:	69bb      	ldr	r3, [r7, #24]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d1e6      	bne.n	800a672 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800a6a4:	2300      	movs	r3, #0
}
 800a6a6:	4618      	mov	r0, r3
 800a6a8:	378c      	adds	r7, #140	@ 0x8c
 800a6aa:	46bd      	mov	sp, r7
 800a6ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b0:	4770      	bx	lr
 800a6b2:	bf00      	nop
 800a6b4:	0800aee5 	.word	0x0800aee5
 800a6b8:	0800ab85 	.word	0x0800ab85
 800a6bc:	0800a9cd 	.word	0x0800a9cd
 800a6c0:	0800a815 	.word	0x0800a815

0800a6c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a6c4:	b480      	push	{r7}
 800a6c6:	b095      	sub	sp, #84	@ 0x54
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6d4:	e853 3f00 	ldrex	r3, [r3]
 800a6d8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a6da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a6e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	461a      	mov	r2, r3
 800a6e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a6ea:	643b      	str	r3, [r7, #64]	@ 0x40
 800a6ec:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6ee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a6f0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a6f2:	e841 2300 	strex	r3, r2, [r1]
 800a6f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a6f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d1e6      	bne.n	800a6cc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	3308      	adds	r3, #8
 800a704:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a706:	6a3b      	ldr	r3, [r7, #32]
 800a708:	e853 3f00 	ldrex	r3, [r3]
 800a70c:	61fb      	str	r3, [r7, #28]
   return(result);
 800a70e:	69fa      	ldr	r2, [r7, #28]
 800a710:	4b1e      	ldr	r3, [pc, #120]	@ (800a78c <UART_EndRxTransfer+0xc8>)
 800a712:	4013      	ands	r3, r2
 800a714:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	3308      	adds	r3, #8
 800a71c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a71e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a720:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a722:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a724:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a726:	e841 2300 	strex	r3, r2, [r1]
 800a72a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a72c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d1e5      	bne.n	800a6fe <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a736:	2b01      	cmp	r3, #1
 800a738:	d118      	bne.n	800a76c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	e853 3f00 	ldrex	r3, [r3]
 800a746:	60bb      	str	r3, [r7, #8]
   return(result);
 800a748:	68bb      	ldr	r3, [r7, #8]
 800a74a:	f023 0310 	bic.w	r3, r3, #16
 800a74e:	647b      	str	r3, [r7, #68]	@ 0x44
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	461a      	mov	r2, r3
 800a756:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a758:	61bb      	str	r3, [r7, #24]
 800a75a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a75c:	6979      	ldr	r1, [r7, #20]
 800a75e:	69ba      	ldr	r2, [r7, #24]
 800a760:	e841 2300 	strex	r3, r2, [r1]
 800a764:	613b      	str	r3, [r7, #16]
   return(result);
 800a766:	693b      	ldr	r3, [r7, #16]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d1e6      	bne.n	800a73a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	2220      	movs	r2, #32
 800a770:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	2200      	movs	r2, #0
 800a778:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	2200      	movs	r2, #0
 800a77e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a780:	bf00      	nop
 800a782:	3754      	adds	r7, #84	@ 0x54
 800a784:	46bd      	mov	sp, r7
 800a786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a78a:	4770      	bx	lr
 800a78c:	effffffe 	.word	0xeffffffe

0800a790 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a790:	b580      	push	{r7, lr}
 800a792:	b084      	sub	sp, #16
 800a794:	af00      	add	r7, sp, #0
 800a796:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a79c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a7ae:	68f8      	ldr	r0, [r7, #12]
 800a7b0:	f7fe fe2a 	bl	8009408 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a7b4:	bf00      	nop
 800a7b6:	3710      	adds	r7, #16
 800a7b8:	46bd      	mov	sp, r7
 800a7ba:	bd80      	pop	{r7, pc}

0800a7bc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a7bc:	b580      	push	{r7, lr}
 800a7be:	b088      	sub	sp, #32
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	e853 3f00 	ldrex	r3, [r3]
 800a7d0:	60bb      	str	r3, [r7, #8]
   return(result);
 800a7d2:	68bb      	ldr	r3, [r7, #8]
 800a7d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a7d8:	61fb      	str	r3, [r7, #28]
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	461a      	mov	r2, r3
 800a7e0:	69fb      	ldr	r3, [r7, #28]
 800a7e2:	61bb      	str	r3, [r7, #24]
 800a7e4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7e6:	6979      	ldr	r1, [r7, #20]
 800a7e8:	69ba      	ldr	r2, [r7, #24]
 800a7ea:	e841 2300 	strex	r3, r2, [r1]
 800a7ee:	613b      	str	r3, [r7, #16]
   return(result);
 800a7f0:	693b      	ldr	r3, [r7, #16]
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d1e6      	bne.n	800a7c4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	2220      	movs	r2, #32
 800a7fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	2200      	movs	r2, #0
 800a802:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a804:	6878      	ldr	r0, [r7, #4]
 800a806:	f7fe fdf5 	bl	80093f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a80a:	bf00      	nop
 800a80c:	3720      	adds	r7, #32
 800a80e:	46bd      	mov	sp, r7
 800a810:	bd80      	pop	{r7, pc}
	...

0800a814 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b09c      	sub	sp, #112	@ 0x70
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a822:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a82c:	2b22      	cmp	r3, #34	@ 0x22
 800a82e:	f040 80be 	bne.w	800a9ae <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a838:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a83c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800a840:	b2d9      	uxtb	r1, r3
 800a842:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a846:	b2da      	uxtb	r2, r3
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a84c:	400a      	ands	r2, r1
 800a84e:	b2d2      	uxtb	r2, r2
 800a850:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a856:	1c5a      	adds	r2, r3, #1
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a862:	b29b      	uxth	r3, r3
 800a864:	3b01      	subs	r3, #1
 800a866:	b29a      	uxth	r2, r3
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a874:	b29b      	uxth	r3, r3
 800a876:	2b00      	cmp	r3, #0
 800a878:	f040 80a1 	bne.w	800a9be <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a882:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a884:	e853 3f00 	ldrex	r3, [r3]
 800a888:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a88a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a88c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a890:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	461a      	mov	r2, r3
 800a898:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a89a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a89c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a89e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a8a0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a8a2:	e841 2300 	strex	r3, r2, [r1]
 800a8a6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a8a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d1e6      	bne.n	800a87c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	3308      	adds	r3, #8
 800a8b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8b8:	e853 3f00 	ldrex	r3, [r3]
 800a8bc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a8be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8c0:	f023 0301 	bic.w	r3, r3, #1
 800a8c4:	667b      	str	r3, [r7, #100]	@ 0x64
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	3308      	adds	r3, #8
 800a8cc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a8ce:	647a      	str	r2, [r7, #68]	@ 0x44
 800a8d0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8d2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a8d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a8d6:	e841 2300 	strex	r3, r2, [r1]
 800a8da:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a8dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d1e5      	bne.n	800a8ae <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	2220      	movs	r2, #32
 800a8e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	2200      	movs	r2, #0
 800a8ee:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	4a33      	ldr	r2, [pc, #204]	@ (800a9c8 <UART_RxISR_8BIT+0x1b4>)
 800a8fc:	4293      	cmp	r3, r2
 800a8fe:	d01f      	beq.n	800a940 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	685b      	ldr	r3, [r3, #4]
 800a906:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d018      	beq.n	800a940 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a916:	e853 3f00 	ldrex	r3, [r3]
 800a91a:	623b      	str	r3, [r7, #32]
   return(result);
 800a91c:	6a3b      	ldr	r3, [r7, #32]
 800a91e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a922:	663b      	str	r3, [r7, #96]	@ 0x60
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	461a      	mov	r2, r3
 800a92a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a92c:	633b      	str	r3, [r7, #48]	@ 0x30
 800a92e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a930:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a932:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a934:	e841 2300 	strex	r3, r2, [r1]
 800a938:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a93a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d1e6      	bne.n	800a90e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a944:	2b01      	cmp	r3, #1
 800a946:	d12e      	bne.n	800a9a6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	2200      	movs	r2, #0
 800a94c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a954:	693b      	ldr	r3, [r7, #16]
 800a956:	e853 3f00 	ldrex	r3, [r3]
 800a95a:	60fb      	str	r3, [r7, #12]
   return(result);
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	f023 0310 	bic.w	r3, r3, #16
 800a962:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	461a      	mov	r2, r3
 800a96a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a96c:	61fb      	str	r3, [r7, #28]
 800a96e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a970:	69b9      	ldr	r1, [r7, #24]
 800a972:	69fa      	ldr	r2, [r7, #28]
 800a974:	e841 2300 	strex	r3, r2, [r1]
 800a978:	617b      	str	r3, [r7, #20]
   return(result);
 800a97a:	697b      	ldr	r3, [r7, #20]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d1e6      	bne.n	800a94e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	69db      	ldr	r3, [r3, #28]
 800a986:	f003 0310 	and.w	r3, r3, #16
 800a98a:	2b10      	cmp	r3, #16
 800a98c:	d103      	bne.n	800a996 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	2210      	movs	r2, #16
 800a994:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a99c:	4619      	mov	r1, r3
 800a99e:	6878      	ldr	r0, [r7, #4]
 800a9a0:	f7fe fd3c 	bl	800941c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a9a4:	e00b      	b.n	800a9be <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800a9a6:	6878      	ldr	r0, [r7, #4]
 800a9a8:	f7f6 fd6c 	bl	8001484 <HAL_UART_RxCpltCallback>
}
 800a9ac:	e007      	b.n	800a9be <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	699a      	ldr	r2, [r3, #24]
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	f042 0208 	orr.w	r2, r2, #8
 800a9bc:	619a      	str	r2, [r3, #24]
}
 800a9be:	bf00      	nop
 800a9c0:	3770      	adds	r7, #112	@ 0x70
 800a9c2:	46bd      	mov	sp, r7
 800a9c4:	bd80      	pop	{r7, pc}
 800a9c6:	bf00      	nop
 800a9c8:	58000c00 	.word	0x58000c00

0800a9cc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a9cc:	b580      	push	{r7, lr}
 800a9ce:	b09c      	sub	sp, #112	@ 0x70
 800a9d0:	af00      	add	r7, sp, #0
 800a9d2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a9da:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a9e4:	2b22      	cmp	r3, #34	@ 0x22
 800a9e6:	f040 80be 	bne.w	800ab66 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9f0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a9f8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800a9fa:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800a9fe:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800aa02:	4013      	ands	r3, r2
 800aa04:	b29a      	uxth	r2, r3
 800aa06:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800aa08:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa0e:	1c9a      	adds	r2, r3, #2
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aa1a:	b29b      	uxth	r3, r3
 800aa1c:	3b01      	subs	r3, #1
 800aa1e:	b29a      	uxth	r2, r3
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aa2c:	b29b      	uxth	r3, r3
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	f040 80a1 	bne.w	800ab76 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aa3c:	e853 3f00 	ldrex	r3, [r3]
 800aa40:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800aa42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa44:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800aa48:	667b      	str	r3, [r7, #100]	@ 0x64
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	461a      	mov	r2, r3
 800aa50:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800aa52:	657b      	str	r3, [r7, #84]	@ 0x54
 800aa54:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa56:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800aa58:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800aa5a:	e841 2300 	strex	r3, r2, [r1]
 800aa5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800aa60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d1e6      	bne.n	800aa34 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	3308      	adds	r3, #8
 800aa6c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa70:	e853 3f00 	ldrex	r3, [r3]
 800aa74:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800aa76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa78:	f023 0301 	bic.w	r3, r3, #1
 800aa7c:	663b      	str	r3, [r7, #96]	@ 0x60
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	3308      	adds	r3, #8
 800aa84:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800aa86:	643a      	str	r2, [r7, #64]	@ 0x40
 800aa88:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa8a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800aa8c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aa8e:	e841 2300 	strex	r3, r2, [r1]
 800aa92:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800aa94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d1e5      	bne.n	800aa66 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	2220      	movs	r2, #32
 800aa9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	2200      	movs	r2, #0
 800aaa6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	2200      	movs	r2, #0
 800aaac:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	4a33      	ldr	r2, [pc, #204]	@ (800ab80 <UART_RxISR_16BIT+0x1b4>)
 800aab4:	4293      	cmp	r3, r2
 800aab6:	d01f      	beq.n	800aaf8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	685b      	ldr	r3, [r3, #4]
 800aabe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d018      	beq.n	800aaf8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aacc:	6a3b      	ldr	r3, [r7, #32]
 800aace:	e853 3f00 	ldrex	r3, [r3]
 800aad2:	61fb      	str	r3, [r7, #28]
   return(result);
 800aad4:	69fb      	ldr	r3, [r7, #28]
 800aad6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800aada:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	461a      	mov	r2, r3
 800aae2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800aae6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aae8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aaea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aaec:	e841 2300 	strex	r3, r2, [r1]
 800aaf0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aaf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d1e6      	bne.n	800aac6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aafc:	2b01      	cmp	r3, #1
 800aafe:	d12e      	bne.n	800ab5e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	2200      	movs	r2, #0
 800ab04:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	e853 3f00 	ldrex	r3, [r3]
 800ab12:	60bb      	str	r3, [r7, #8]
   return(result);
 800ab14:	68bb      	ldr	r3, [r7, #8]
 800ab16:	f023 0310 	bic.w	r3, r3, #16
 800ab1a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	461a      	mov	r2, r3
 800ab22:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ab24:	61bb      	str	r3, [r7, #24]
 800ab26:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab28:	6979      	ldr	r1, [r7, #20]
 800ab2a:	69ba      	ldr	r2, [r7, #24]
 800ab2c:	e841 2300 	strex	r3, r2, [r1]
 800ab30:	613b      	str	r3, [r7, #16]
   return(result);
 800ab32:	693b      	ldr	r3, [r7, #16]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d1e6      	bne.n	800ab06 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	69db      	ldr	r3, [r3, #28]
 800ab3e:	f003 0310 	and.w	r3, r3, #16
 800ab42:	2b10      	cmp	r3, #16
 800ab44:	d103      	bne.n	800ab4e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	2210      	movs	r2, #16
 800ab4c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ab54:	4619      	mov	r1, r3
 800ab56:	6878      	ldr	r0, [r7, #4]
 800ab58:	f7fe fc60 	bl	800941c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ab5c:	e00b      	b.n	800ab76 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800ab5e:	6878      	ldr	r0, [r7, #4]
 800ab60:	f7f6 fc90 	bl	8001484 <HAL_UART_RxCpltCallback>
}
 800ab64:	e007      	b.n	800ab76 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	699a      	ldr	r2, [r3, #24]
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	f042 0208 	orr.w	r2, r2, #8
 800ab74:	619a      	str	r2, [r3, #24]
}
 800ab76:	bf00      	nop
 800ab78:	3770      	adds	r7, #112	@ 0x70
 800ab7a:	46bd      	mov	sp, r7
 800ab7c:	bd80      	pop	{r7, pc}
 800ab7e:	bf00      	nop
 800ab80:	58000c00 	.word	0x58000c00

0800ab84 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b0ac      	sub	sp, #176	@ 0xb0
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ab92:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	69db      	ldr	r3, [r3, #28]
 800ab9c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	689b      	ldr	r3, [r3, #8]
 800abb0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800abba:	2b22      	cmp	r3, #34	@ 0x22
 800abbc:	f040 8180 	bne.w	800aec0 <UART_RxISR_8BIT_FIFOEN+0x33c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800abc6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800abca:	e123      	b.n	800ae14 <UART_RxISR_8BIT_FIFOEN+0x290>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abd2:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800abd6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800abda:	b2d9      	uxtb	r1, r3
 800abdc:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800abe0:	b2da      	uxtb	r2, r3
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800abe6:	400a      	ands	r2, r1
 800abe8:	b2d2      	uxtb	r2, r2
 800abea:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800abf0:	1c5a      	adds	r2, r3, #1
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800abfc:	b29b      	uxth	r3, r3
 800abfe:	3b01      	subs	r3, #1
 800ac00:	b29a      	uxth	r2, r3
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	69db      	ldr	r3, [r3, #28]
 800ac0e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800ac12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac16:	f003 0307 	and.w	r3, r3, #7
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d053      	beq.n	800acc6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ac1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac22:	f003 0301 	and.w	r3, r3, #1
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d011      	beq.n	800ac4e <UART_RxISR_8BIT_FIFOEN+0xca>
 800ac2a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ac2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d00b      	beq.n	800ac4e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	2201      	movs	r2, #1
 800ac3c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac44:	f043 0201 	orr.w	r2, r3, #1
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ac4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac52:	f003 0302 	and.w	r3, r3, #2
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d011      	beq.n	800ac7e <UART_RxISR_8BIT_FIFOEN+0xfa>
 800ac5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ac5e:	f003 0301 	and.w	r3, r3, #1
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d00b      	beq.n	800ac7e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	2202      	movs	r2, #2
 800ac6c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ac74:	f043 0204 	orr.w	r2, r3, #4
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ac7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac82:	f003 0304 	and.w	r3, r3, #4
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d011      	beq.n	800acae <UART_RxISR_8BIT_FIFOEN+0x12a>
 800ac8a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ac8e:	f003 0301 	and.w	r3, r3, #1
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d00b      	beq.n	800acae <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	2204      	movs	r2, #4
 800ac9c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aca4:	f043 0202 	orr.w	r2, r3, #2
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d006      	beq.n	800acc6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800acb8:	6878      	ldr	r0, [r7, #4]
 800acba:	f7fe fba5 	bl	8009408 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	2200      	movs	r2, #0
 800acc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800accc:	b29b      	uxth	r3, r3
 800acce:	2b00      	cmp	r3, #0
 800acd0:	f040 80a0 	bne.w	800ae14 <UART_RxISR_8BIT_FIFOEN+0x290>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acda:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800acdc:	e853 3f00 	ldrex	r3, [r3]
 800ace0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800ace2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ace4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ace8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	461a      	mov	r2, r3
 800acf2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800acf6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800acf8:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acfa:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800acfc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800acfe:	e841 2300 	strex	r3, r2, [r1]
 800ad02:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800ad04:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d1e4      	bne.n	800acd4 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	3308      	adds	r3, #8
 800ad10:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ad14:	e853 3f00 	ldrex	r3, [r3]
 800ad18:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800ad1a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ad1c:	4b6e      	ldr	r3, [pc, #440]	@ (800aed8 <UART_RxISR_8BIT_FIFOEN+0x354>)
 800ad1e:	4013      	ands	r3, r2
 800ad20:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	3308      	adds	r3, #8
 800ad2a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ad2e:	66ba      	str	r2, [r7, #104]	@ 0x68
 800ad30:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad32:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800ad34:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800ad36:	e841 2300 	strex	r3, r2, [r1]
 800ad3a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800ad3c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d1e3      	bne.n	800ad0a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	2220      	movs	r2, #32
 800ad46:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	2200      	movs	r2, #0
 800ad54:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	4a60      	ldr	r2, [pc, #384]	@ (800aedc <UART_RxISR_8BIT_FIFOEN+0x358>)
 800ad5c:	4293      	cmp	r3, r2
 800ad5e:	d021      	beq.n	800ada4 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	685b      	ldr	r3, [r3, #4]
 800ad66:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d01a      	beq.n	800ada4 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad76:	e853 3f00 	ldrex	r3, [r3]
 800ad7a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800ad7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ad7e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ad82:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	461a      	mov	r2, r3
 800ad8c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ad90:	657b      	str	r3, [r7, #84]	@ 0x54
 800ad92:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad94:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ad96:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ad98:	e841 2300 	strex	r3, r2, [r1]
 800ad9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800ad9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d1e4      	bne.n	800ad6e <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ada8:	2b01      	cmp	r3, #1
 800adaa:	d130      	bne.n	800ae0e <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	2200      	movs	r2, #0
 800adb0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800adba:	e853 3f00 	ldrex	r3, [r3]
 800adbe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800adc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adc2:	f023 0310 	bic.w	r3, r3, #16
 800adc6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	461a      	mov	r2, r3
 800add0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800add4:	643b      	str	r3, [r7, #64]	@ 0x40
 800add6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800add8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800adda:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800addc:	e841 2300 	strex	r3, r2, [r1]
 800ade0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ade2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d1e4      	bne.n	800adb2 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	69db      	ldr	r3, [r3, #28]
 800adee:	f003 0310 	and.w	r3, r3, #16
 800adf2:	2b10      	cmp	r3, #16
 800adf4:	d103      	bne.n	800adfe <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	2210      	movs	r2, #16
 800adfc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ae04:	4619      	mov	r1, r3
 800ae06:	6878      	ldr	r0, [r7, #4]
 800ae08:	f7fe fb08 	bl	800941c <HAL_UARTEx_RxEventCallback>
 800ae0c:	e002      	b.n	800ae14 <UART_RxISR_8BIT_FIFOEN+0x290>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800ae0e:	6878      	ldr	r0, [r7, #4]
 800ae10:	f7f6 fb38 	bl	8001484 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ae14:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d006      	beq.n	800ae2a <UART_RxISR_8BIT_FIFOEN+0x2a6>
 800ae1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae20:	f003 0320 	and.w	r3, r3, #32
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	f47f aed1 	bne.w	800abcc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ae30:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800ae34:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d049      	beq.n	800aed0 <UART_RxISR_8BIT_FIFOEN+0x34c>
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ae42:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800ae46:	429a      	cmp	r2, r3
 800ae48:	d242      	bcs.n	800aed0 <UART_RxISR_8BIT_FIFOEN+0x34c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	3308      	adds	r3, #8
 800ae50:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae52:	6a3b      	ldr	r3, [r7, #32]
 800ae54:	e853 3f00 	ldrex	r3, [r3]
 800ae58:	61fb      	str	r3, [r7, #28]
   return(result);
 800ae5a:	69fb      	ldr	r3, [r7, #28]
 800ae5c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ae60:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	3308      	adds	r3, #8
 800ae6a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800ae6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ae70:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae72:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ae74:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ae76:	e841 2300 	strex	r3, r2, [r1]
 800ae7a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ae7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d1e3      	bne.n	800ae4a <UART_RxISR_8BIT_FIFOEN+0x2c6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	4a16      	ldr	r2, [pc, #88]	@ (800aee0 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800ae86:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	e853 3f00 	ldrex	r3, [r3]
 800ae94:	60bb      	str	r3, [r7, #8]
   return(result);
 800ae96:	68bb      	ldr	r3, [r7, #8]
 800ae98:	f043 0320 	orr.w	r3, r3, #32
 800ae9c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	461a      	mov	r2, r3
 800aea6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800aeaa:	61bb      	str	r3, [r7, #24]
 800aeac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aeae:	6979      	ldr	r1, [r7, #20]
 800aeb0:	69ba      	ldr	r2, [r7, #24]
 800aeb2:	e841 2300 	strex	r3, r2, [r1]
 800aeb6:	613b      	str	r3, [r7, #16]
   return(result);
 800aeb8:	693b      	ldr	r3, [r7, #16]
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d1e4      	bne.n	800ae88 <UART_RxISR_8BIT_FIFOEN+0x304>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800aebe:	e007      	b.n	800aed0 <UART_RxISR_8BIT_FIFOEN+0x34c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	699a      	ldr	r2, [r3, #24]
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	f042 0208 	orr.w	r2, r2, #8
 800aece:	619a      	str	r2, [r3, #24]
}
 800aed0:	bf00      	nop
 800aed2:	37b0      	adds	r7, #176	@ 0xb0
 800aed4:	46bd      	mov	sp, r7
 800aed6:	bd80      	pop	{r7, pc}
 800aed8:	effffffe 	.word	0xeffffffe
 800aedc:	58000c00 	.word	0x58000c00
 800aee0:	0800a815 	.word	0x0800a815

0800aee4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800aee4:	b580      	push	{r7, lr}
 800aee6:	b0ae      	sub	sp, #184	@ 0xb8
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800aef2:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	69db      	ldr	r3, [r3, #28]
 800aefc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	689b      	ldr	r3, [r3, #8]
 800af10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800af1a:	2b22      	cmp	r3, #34	@ 0x22
 800af1c:	f040 8184 	bne.w	800b228 <UART_RxISR_16BIT_FIFOEN+0x344>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800af26:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800af2a:	e127      	b.n	800b17c <UART_RxISR_16BIT_FIFOEN+0x298>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af32:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af3a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800af3e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800af42:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800af46:	4013      	ands	r3, r2
 800af48:	b29a      	uxth	r2, r3
 800af4a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800af4e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af54:	1c9a      	adds	r2, r3, #2
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800af60:	b29b      	uxth	r3, r3
 800af62:	3b01      	subs	r3, #1
 800af64:	b29a      	uxth	r2, r3
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	69db      	ldr	r3, [r3, #28]
 800af72:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800af76:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800af7a:	f003 0307 	and.w	r3, r3, #7
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d053      	beq.n	800b02a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800af82:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800af86:	f003 0301 	and.w	r3, r3, #1
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d011      	beq.n	800afb2 <UART_RxISR_16BIT_FIFOEN+0xce>
 800af8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800af96:	2b00      	cmp	r3, #0
 800af98:	d00b      	beq.n	800afb2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	2201      	movs	r2, #1
 800afa0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800afa8:	f043 0201 	orr.w	r2, r3, #1
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800afb2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800afb6:	f003 0302 	and.w	r3, r3, #2
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d011      	beq.n	800afe2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800afbe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800afc2:	f003 0301 	and.w	r3, r3, #1
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d00b      	beq.n	800afe2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	2202      	movs	r2, #2
 800afd0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800afd8:	f043 0204 	orr.w	r2, r3, #4
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800afe2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800afe6:	f003 0304 	and.w	r3, r3, #4
 800afea:	2b00      	cmp	r3, #0
 800afec:	d011      	beq.n	800b012 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800afee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800aff2:	f003 0301 	and.w	r3, r3, #1
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d00b      	beq.n	800b012 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	2204      	movs	r2, #4
 800b000:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b008:	f043 0202 	orr.w	r2, r3, #2
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d006      	beq.n	800b02a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b01c:	6878      	ldr	r0, [r7, #4]
 800b01e:	f7fe f9f3 	bl	8009408 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	2200      	movs	r2, #0
 800b026:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b030:	b29b      	uxth	r3, r3
 800b032:	2b00      	cmp	r3, #0
 800b034:	f040 80a2 	bne.w	800b17c <UART_RxISR_16BIT_FIFOEN+0x298>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b03e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b040:	e853 3f00 	ldrex	r3, [r3]
 800b044:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b046:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b048:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b04c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	461a      	mov	r2, r3
 800b056:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b05a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b05e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b060:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b062:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b066:	e841 2300 	strex	r3, r2, [r1]
 800b06a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b06c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d1e2      	bne.n	800b038 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	3308      	adds	r3, #8
 800b078:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b07a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b07c:	e853 3f00 	ldrex	r3, [r3]
 800b080:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b082:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b084:	4b6e      	ldr	r3, [pc, #440]	@ (800b240 <UART_RxISR_16BIT_FIFOEN+0x35c>)
 800b086:	4013      	ands	r3, r2
 800b088:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	3308      	adds	r3, #8
 800b092:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800b096:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b098:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b09a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b09c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b09e:	e841 2300 	strex	r3, r2, [r1]
 800b0a2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b0a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d1e3      	bne.n	800b072 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	2220      	movs	r2, #32
 800b0ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	2200      	movs	r2, #0
 800b0b6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	4a60      	ldr	r2, [pc, #384]	@ (800b244 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800b0c4:	4293      	cmp	r3, r2
 800b0c6:	d021      	beq.n	800b10c <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	685b      	ldr	r3, [r3, #4]
 800b0ce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d01a      	beq.n	800b10c <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b0de:	e853 3f00 	ldrex	r3, [r3]
 800b0e2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b0e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b0e6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b0ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	461a      	mov	r2, r3
 800b0f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b0f8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b0fa:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0fc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b0fe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b100:	e841 2300 	strex	r3, r2, [r1]
 800b104:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b106:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d1e4      	bne.n	800b0d6 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b110:	2b01      	cmp	r3, #1
 800b112:	d130      	bne.n	800b176 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	2200      	movs	r2, #0
 800b118:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b120:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b122:	e853 3f00 	ldrex	r3, [r3]
 800b126:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b128:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b12a:	f023 0310 	bic.w	r3, r3, #16
 800b12e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	461a      	mov	r2, r3
 800b138:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b13c:	647b      	str	r3, [r7, #68]	@ 0x44
 800b13e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b140:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b142:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b144:	e841 2300 	strex	r3, r2, [r1]
 800b148:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b14a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d1e4      	bne.n	800b11a <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	69db      	ldr	r3, [r3, #28]
 800b156:	f003 0310 	and.w	r3, r3, #16
 800b15a:	2b10      	cmp	r3, #16
 800b15c:	d103      	bne.n	800b166 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	2210      	movs	r2, #16
 800b164:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b16c:	4619      	mov	r1, r3
 800b16e:	6878      	ldr	r0, [r7, #4]
 800b170:	f7fe f954 	bl	800941c <HAL_UARTEx_RxEventCallback>
 800b174:	e002      	b.n	800b17c <UART_RxISR_16BIT_FIFOEN+0x298>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800b176:	6878      	ldr	r0, [r7, #4]
 800b178:	f7f6 f984 	bl	8001484 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b17c:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800b180:	2b00      	cmp	r3, #0
 800b182:	d006      	beq.n	800b192 <UART_RxISR_16BIT_FIFOEN+0x2ae>
 800b184:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b188:	f003 0320 	and.w	r3, r3, #32
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	f47f aecd 	bne.w	800af2c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b198:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800b19c:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d049      	beq.n	800b238 <UART_RxISR_16BIT_FIFOEN+0x354>
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b1aa:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800b1ae:	429a      	cmp	r2, r3
 800b1b0:	d242      	bcs.n	800b238 <UART_RxISR_16BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	3308      	adds	r3, #8
 800b1b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1bc:	e853 3f00 	ldrex	r3, [r3]
 800b1c0:	623b      	str	r3, [r7, #32]
   return(result);
 800b1c2:	6a3b      	ldr	r3, [r7, #32]
 800b1c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b1c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	3308      	adds	r3, #8
 800b1d2:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800b1d6:	633a      	str	r2, [r7, #48]	@ 0x30
 800b1d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b1dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b1de:	e841 2300 	strex	r3, r2, [r1]
 800b1e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b1e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d1e3      	bne.n	800b1b2 <UART_RxISR_16BIT_FIFOEN+0x2ce>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	4a16      	ldr	r2, [pc, #88]	@ (800b248 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800b1ee:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1f6:	693b      	ldr	r3, [r7, #16]
 800b1f8:	e853 3f00 	ldrex	r3, [r3]
 800b1fc:	60fb      	str	r3, [r7, #12]
   return(result);
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	f043 0320 	orr.w	r3, r3, #32
 800b204:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	461a      	mov	r2, r3
 800b20e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b212:	61fb      	str	r3, [r7, #28]
 800b214:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b216:	69b9      	ldr	r1, [r7, #24]
 800b218:	69fa      	ldr	r2, [r7, #28]
 800b21a:	e841 2300 	strex	r3, r2, [r1]
 800b21e:	617b      	str	r3, [r7, #20]
   return(result);
 800b220:	697b      	ldr	r3, [r7, #20]
 800b222:	2b00      	cmp	r3, #0
 800b224:	d1e4      	bne.n	800b1f0 <UART_RxISR_16BIT_FIFOEN+0x30c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b226:	e007      	b.n	800b238 <UART_RxISR_16BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	699a      	ldr	r2, [r3, #24]
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	f042 0208 	orr.w	r2, r2, #8
 800b236:	619a      	str	r2, [r3, #24]
}
 800b238:	bf00      	nop
 800b23a:	37b8      	adds	r7, #184	@ 0xb8
 800b23c:	46bd      	mov	sp, r7
 800b23e:	bd80      	pop	{r7, pc}
 800b240:	effffffe 	.word	0xeffffffe
 800b244:	58000c00 	.word	0x58000c00
 800b248:	0800a9cd 	.word	0x0800a9cd

0800b24c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b24c:	b480      	push	{r7}
 800b24e:	b083      	sub	sp, #12
 800b250:	af00      	add	r7, sp, #0
 800b252:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b254:	bf00      	nop
 800b256:	370c      	adds	r7, #12
 800b258:	46bd      	mov	sp, r7
 800b25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25e:	4770      	bx	lr

0800b260 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b260:	b480      	push	{r7}
 800b262:	b083      	sub	sp, #12
 800b264:	af00      	add	r7, sp, #0
 800b266:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b268:	bf00      	nop
 800b26a:	370c      	adds	r7, #12
 800b26c:	46bd      	mov	sp, r7
 800b26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b272:	4770      	bx	lr

0800b274 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b274:	b480      	push	{r7}
 800b276:	b083      	sub	sp, #12
 800b278:	af00      	add	r7, sp, #0
 800b27a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b27c:	bf00      	nop
 800b27e:	370c      	adds	r7, #12
 800b280:	46bd      	mov	sp, r7
 800b282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b286:	4770      	bx	lr

0800b288 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b288:	b480      	push	{r7}
 800b28a:	b085      	sub	sp, #20
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b296:	2b01      	cmp	r3, #1
 800b298:	d101      	bne.n	800b29e <HAL_UARTEx_DisableFifoMode+0x16>
 800b29a:	2302      	movs	r3, #2
 800b29c:	e027      	b.n	800b2ee <HAL_UARTEx_DisableFifoMode+0x66>
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	2201      	movs	r2, #1
 800b2a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	2224      	movs	r2, #36	@ 0x24
 800b2aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	681a      	ldr	r2, [r3, #0]
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	f022 0201 	bic.w	r2, r2, #1
 800b2c4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b2cc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	2200      	movs	r2, #0
 800b2d2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	68fa      	ldr	r2, [r7, #12]
 800b2da:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	2220      	movs	r2, #32
 800b2e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	2200      	movs	r2, #0
 800b2e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b2ec:	2300      	movs	r3, #0
}
 800b2ee:	4618      	mov	r0, r3
 800b2f0:	3714      	adds	r7, #20
 800b2f2:	46bd      	mov	sp, r7
 800b2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2f8:	4770      	bx	lr

0800b2fa <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b2fa:	b580      	push	{r7, lr}
 800b2fc:	b084      	sub	sp, #16
 800b2fe:	af00      	add	r7, sp, #0
 800b300:	6078      	str	r0, [r7, #4]
 800b302:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b30a:	2b01      	cmp	r3, #1
 800b30c:	d101      	bne.n	800b312 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b30e:	2302      	movs	r3, #2
 800b310:	e02d      	b.n	800b36e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	2201      	movs	r2, #1
 800b316:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	2224      	movs	r2, #36	@ 0x24
 800b31e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	681a      	ldr	r2, [r3, #0]
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	f022 0201 	bic.w	r2, r2, #1
 800b338:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	689b      	ldr	r3, [r3, #8]
 800b340:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	683a      	ldr	r2, [r7, #0]
 800b34a:	430a      	orrs	r2, r1
 800b34c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b34e:	6878      	ldr	r0, [r7, #4]
 800b350:	f000 f850 	bl	800b3f4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	68fa      	ldr	r2, [r7, #12]
 800b35a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	2220      	movs	r2, #32
 800b360:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	2200      	movs	r2, #0
 800b368:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b36c:	2300      	movs	r3, #0
}
 800b36e:	4618      	mov	r0, r3
 800b370:	3710      	adds	r7, #16
 800b372:	46bd      	mov	sp, r7
 800b374:	bd80      	pop	{r7, pc}

0800b376 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b376:	b580      	push	{r7, lr}
 800b378:	b084      	sub	sp, #16
 800b37a:	af00      	add	r7, sp, #0
 800b37c:	6078      	str	r0, [r7, #4]
 800b37e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b386:	2b01      	cmp	r3, #1
 800b388:	d101      	bne.n	800b38e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b38a:	2302      	movs	r3, #2
 800b38c:	e02d      	b.n	800b3ea <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	2201      	movs	r2, #1
 800b392:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	2224      	movs	r2, #36	@ 0x24
 800b39a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	681a      	ldr	r2, [r3, #0]
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	f022 0201 	bic.w	r2, r2, #1
 800b3b4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	689b      	ldr	r3, [r3, #8]
 800b3bc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	683a      	ldr	r2, [r7, #0]
 800b3c6:	430a      	orrs	r2, r1
 800b3c8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b3ca:	6878      	ldr	r0, [r7, #4]
 800b3cc:	f000 f812 	bl	800b3f4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	68fa      	ldr	r2, [r7, #12]
 800b3d6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	2220      	movs	r2, #32
 800b3dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	2200      	movs	r2, #0
 800b3e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b3e8:	2300      	movs	r3, #0
}
 800b3ea:	4618      	mov	r0, r3
 800b3ec:	3710      	adds	r7, #16
 800b3ee:	46bd      	mov	sp, r7
 800b3f0:	bd80      	pop	{r7, pc}
	...

0800b3f4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b3f4:	b480      	push	{r7}
 800b3f6:	b085      	sub	sp, #20
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b400:	2b00      	cmp	r3, #0
 800b402:	d108      	bne.n	800b416 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	2201      	movs	r2, #1
 800b408:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	2201      	movs	r2, #1
 800b410:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b414:	e031      	b.n	800b47a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b416:	2310      	movs	r3, #16
 800b418:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b41a:	2310      	movs	r3, #16
 800b41c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	689b      	ldr	r3, [r3, #8]
 800b424:	0e5b      	lsrs	r3, r3, #25
 800b426:	b2db      	uxtb	r3, r3
 800b428:	f003 0307 	and.w	r3, r3, #7
 800b42c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	689b      	ldr	r3, [r3, #8]
 800b434:	0f5b      	lsrs	r3, r3, #29
 800b436:	b2db      	uxtb	r3, r3
 800b438:	f003 0307 	and.w	r3, r3, #7
 800b43c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b43e:	7bbb      	ldrb	r3, [r7, #14]
 800b440:	7b3a      	ldrb	r2, [r7, #12]
 800b442:	4911      	ldr	r1, [pc, #68]	@ (800b488 <UARTEx_SetNbDataToProcess+0x94>)
 800b444:	5c8a      	ldrb	r2, [r1, r2]
 800b446:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b44a:	7b3a      	ldrb	r2, [r7, #12]
 800b44c:	490f      	ldr	r1, [pc, #60]	@ (800b48c <UARTEx_SetNbDataToProcess+0x98>)
 800b44e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b450:	fb93 f3f2 	sdiv	r3, r3, r2
 800b454:	b29a      	uxth	r2, r3
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b45c:	7bfb      	ldrb	r3, [r7, #15]
 800b45e:	7b7a      	ldrb	r2, [r7, #13]
 800b460:	4909      	ldr	r1, [pc, #36]	@ (800b488 <UARTEx_SetNbDataToProcess+0x94>)
 800b462:	5c8a      	ldrb	r2, [r1, r2]
 800b464:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b468:	7b7a      	ldrb	r2, [r7, #13]
 800b46a:	4908      	ldr	r1, [pc, #32]	@ (800b48c <UARTEx_SetNbDataToProcess+0x98>)
 800b46c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b46e:	fb93 f3f2 	sdiv	r3, r3, r2
 800b472:	b29a      	uxth	r2, r3
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b47a:	bf00      	nop
 800b47c:	3714      	adds	r7, #20
 800b47e:	46bd      	mov	sp, r7
 800b480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b484:	4770      	bx	lr
 800b486:	bf00      	nop
 800b488:	0801333c 	.word	0x0801333c
 800b48c:	08013344 	.word	0x08013344

0800b490 <Data_Analyse>:
/**
 * @brief 数据解析函数  如更换MCU平台或更换软件库，只需将串口接收到的值传入该函数即可解析
 * @param  rec 串口接收到的字节数据
 */
void Data_Analyse(uint8_t rec)
{
 800b490:	b480      	push	{r7}
 800b492:	b083      	sub	sp, #12
 800b494:	af00      	add	r7, sp, #0
 800b496:	4603      	mov	r3, r0
 800b498:	71fb      	strb	r3, [r7, #7]
		float ActVal[6];
	} posture;
	static uint8_t count = 0;
	static uint8_t i = 0;

	ch = rec;
 800b49a:	4a48      	ldr	r2, [pc, #288]	@ (800b5bc <Data_Analyse+0x12c>)
 800b49c:	79fb      	ldrb	r3, [r7, #7]
 800b49e:	7013      	strb	r3, [r2, #0]
//	HAL_UART_Transmit(&huart10, &ch, 1, 0xff);
//	HAL_UART_Transmit(&huart10, (uint8_t*) ch, 1, 0xff);
	switch (count)
 800b4a0:	4b47      	ldr	r3, [pc, #284]	@ (800b5c0 <Data_Analyse+0x130>)
 800b4a2:	781b      	ldrb	r3, [r3, #0]
 800b4a4:	2b04      	cmp	r3, #4
 800b4a6:	d87c      	bhi.n	800b5a2 <Data_Analyse+0x112>
 800b4a8:	a201      	add	r2, pc, #4	@ (adr r2, 800b4b0 <Data_Analyse+0x20>)
 800b4aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4ae:	bf00      	nop
 800b4b0:	0800b4c5 	.word	0x0800b4c5
 800b4b4:	0800b4e3 	.word	0x0800b4e3
 800b4b8:	0800b50f 	.word	0x0800b50f
 800b4bc:	0800b545 	.word	0x0800b545
 800b4c0:	0800b563 	.word	0x0800b563
	{
	case 0:
		if (ch == 0x0d)
 800b4c4:	4b3d      	ldr	r3, [pc, #244]	@ (800b5bc <Data_Analyse+0x12c>)
 800b4c6:	781b      	ldrb	r3, [r3, #0]
 800b4c8:	2b0d      	cmp	r3, #13
 800b4ca:	d106      	bne.n	800b4da <Data_Analyse+0x4a>
			count++;
 800b4cc:	4b3c      	ldr	r3, [pc, #240]	@ (800b5c0 <Data_Analyse+0x130>)
 800b4ce:	781b      	ldrb	r3, [r3, #0]
 800b4d0:	3301      	adds	r3, #1
 800b4d2:	b2da      	uxtb	r2, r3
 800b4d4:	4b3a      	ldr	r3, [pc, #232]	@ (800b5c0 <Data_Analyse+0x130>)
 800b4d6:	701a      	strb	r2, [r3, #0]
		else
			count = 0;
		break;
 800b4d8:	e06a      	b.n	800b5b0 <Data_Analyse+0x120>
			count = 0;
 800b4da:	4b39      	ldr	r3, [pc, #228]	@ (800b5c0 <Data_Analyse+0x130>)
 800b4dc:	2200      	movs	r2, #0
 800b4de:	701a      	strb	r2, [r3, #0]
		break;
 800b4e0:	e066      	b.n	800b5b0 <Data_Analyse+0x120>
	case 1:
		if (ch == 0x0a)
 800b4e2:	4b36      	ldr	r3, [pc, #216]	@ (800b5bc <Data_Analyse+0x12c>)
 800b4e4:	781b      	ldrb	r3, [r3, #0]
 800b4e6:	2b0a      	cmp	r3, #10
 800b4e8:	d109      	bne.n	800b4fe <Data_Analyse+0x6e>
		{
			i = 0;
 800b4ea:	4b36      	ldr	r3, [pc, #216]	@ (800b5c4 <Data_Analyse+0x134>)
 800b4ec:	2200      	movs	r2, #0
 800b4ee:	701a      	strb	r2, [r3, #0]
			count++;
 800b4f0:	4b33      	ldr	r3, [pc, #204]	@ (800b5c0 <Data_Analyse+0x130>)
 800b4f2:	781b      	ldrb	r3, [r3, #0]
 800b4f4:	3301      	adds	r3, #1
 800b4f6:	b2da      	uxtb	r2, r3
 800b4f8:	4b31      	ldr	r3, [pc, #196]	@ (800b5c0 <Data_Analyse+0x130>)
 800b4fa:	701a      	strb	r2, [r3, #0]
		}
		else if (ch == 0x0d)
			;
		else
			count = 0;
		break;
 800b4fc:	e055      	b.n	800b5aa <Data_Analyse+0x11a>
		else if (ch == 0x0d)
 800b4fe:	4b2f      	ldr	r3, [pc, #188]	@ (800b5bc <Data_Analyse+0x12c>)
 800b500:	781b      	ldrb	r3, [r3, #0]
 800b502:	2b0d      	cmp	r3, #13
 800b504:	d051      	beq.n	800b5aa <Data_Analyse+0x11a>
			count = 0;
 800b506:	4b2e      	ldr	r3, [pc, #184]	@ (800b5c0 <Data_Analyse+0x130>)
 800b508:	2200      	movs	r2, #0
 800b50a:	701a      	strb	r2, [r3, #0]
		break;
 800b50c:	e04d      	b.n	800b5aa <Data_Analyse+0x11a>
	case 2:
		posture.date[i] = ch;
 800b50e:	4b2d      	ldr	r3, [pc, #180]	@ (800b5c4 <Data_Analyse+0x134>)
 800b510:	781b      	ldrb	r3, [r3, #0]
 800b512:	461a      	mov	r2, r3
 800b514:	4b29      	ldr	r3, [pc, #164]	@ (800b5bc <Data_Analyse+0x12c>)
 800b516:	7819      	ldrb	r1, [r3, #0]
 800b518:	4b2b      	ldr	r3, [pc, #172]	@ (800b5c8 <Data_Analyse+0x138>)
 800b51a:	5499      	strb	r1, [r3, r2]
		i++;
 800b51c:	4b29      	ldr	r3, [pc, #164]	@ (800b5c4 <Data_Analyse+0x134>)
 800b51e:	781b      	ldrb	r3, [r3, #0]
 800b520:	3301      	adds	r3, #1
 800b522:	b2da      	uxtb	r2, r3
 800b524:	4b27      	ldr	r3, [pc, #156]	@ (800b5c4 <Data_Analyse+0x134>)
 800b526:	701a      	strb	r2, [r3, #0]
		if (i >= 24)
 800b528:	4b26      	ldr	r3, [pc, #152]	@ (800b5c4 <Data_Analyse+0x134>)
 800b52a:	781b      	ldrb	r3, [r3, #0]
 800b52c:	2b17      	cmp	r3, #23
 800b52e:	d93e      	bls.n	800b5ae <Data_Analyse+0x11e>
		{
			i = 0;
 800b530:	4b24      	ldr	r3, [pc, #144]	@ (800b5c4 <Data_Analyse+0x134>)
 800b532:	2200      	movs	r2, #0
 800b534:	701a      	strb	r2, [r3, #0]
			count++;
 800b536:	4b22      	ldr	r3, [pc, #136]	@ (800b5c0 <Data_Analyse+0x130>)
 800b538:	781b      	ldrb	r3, [r3, #0]
 800b53a:	3301      	adds	r3, #1
 800b53c:	b2da      	uxtb	r2, r3
 800b53e:	4b20      	ldr	r3, [pc, #128]	@ (800b5c0 <Data_Analyse+0x130>)
 800b540:	701a      	strb	r2, [r3, #0]
		}
		break;
 800b542:	e034      	b.n	800b5ae <Data_Analyse+0x11e>
	case 3:
		if (ch == 0x0a)
 800b544:	4b1d      	ldr	r3, [pc, #116]	@ (800b5bc <Data_Analyse+0x12c>)
 800b546:	781b      	ldrb	r3, [r3, #0]
 800b548:	2b0a      	cmp	r3, #10
 800b54a:	d106      	bne.n	800b55a <Data_Analyse+0xca>
			count++;
 800b54c:	4b1c      	ldr	r3, [pc, #112]	@ (800b5c0 <Data_Analyse+0x130>)
 800b54e:	781b      	ldrb	r3, [r3, #0]
 800b550:	3301      	adds	r3, #1
 800b552:	b2da      	uxtb	r2, r3
 800b554:	4b1a      	ldr	r3, [pc, #104]	@ (800b5c0 <Data_Analyse+0x130>)
 800b556:	701a      	strb	r2, [r3, #0]
		else
			count = 0;
		break;
 800b558:	e02a      	b.n	800b5b0 <Data_Analyse+0x120>
			count = 0;
 800b55a:	4b19      	ldr	r3, [pc, #100]	@ (800b5c0 <Data_Analyse+0x130>)
 800b55c:	2200      	movs	r2, #0
 800b55e:	701a      	strb	r2, [r3, #0]
		break;
 800b560:	e026      	b.n	800b5b0 <Data_Analyse+0x120>
	case 4:
		if (ch == 0x0d)
 800b562:	4b16      	ldr	r3, [pc, #88]	@ (800b5bc <Data_Analyse+0x12c>)
 800b564:	781b      	ldrb	r3, [r3, #0]
 800b566:	2b0d      	cmp	r3, #13
 800b568:	d117      	bne.n	800b59a <Data_Analyse+0x10a>
		{
			zangle = posture.ActVal[0];
 800b56a:	4b17      	ldr	r3, [pc, #92]	@ (800b5c8 <Data_Analyse+0x138>)
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	4a17      	ldr	r2, [pc, #92]	@ (800b5cc <Data_Analyse+0x13c>)
 800b570:	6013      	str	r3, [r2, #0]
			xangle = posture.ActVal[1];
 800b572:	4b15      	ldr	r3, [pc, #84]	@ (800b5c8 <Data_Analyse+0x138>)
 800b574:	685b      	ldr	r3, [r3, #4]
 800b576:	4a16      	ldr	r2, [pc, #88]	@ (800b5d0 <Data_Analyse+0x140>)
 800b578:	6013      	str	r3, [r2, #0]
			yangle = posture.ActVal[2];
 800b57a:	4b13      	ldr	r3, [pc, #76]	@ (800b5c8 <Data_Analyse+0x138>)
 800b57c:	689b      	ldr	r3, [r3, #8]
 800b57e:	4a15      	ldr	r2, [pc, #84]	@ (800b5d4 <Data_Analyse+0x144>)
 800b580:	6013      	str	r3, [r2, #0]
			pos_x = posture.ActVal[3];
 800b582:	4b11      	ldr	r3, [pc, #68]	@ (800b5c8 <Data_Analyse+0x138>)
 800b584:	68db      	ldr	r3, [r3, #12]
 800b586:	4a14      	ldr	r2, [pc, #80]	@ (800b5d8 <Data_Analyse+0x148>)
 800b588:	6013      	str	r3, [r2, #0]
			pos_y = posture.ActVal[4];
 800b58a:	4b0f      	ldr	r3, [pc, #60]	@ (800b5c8 <Data_Analyse+0x138>)
 800b58c:	691b      	ldr	r3, [r3, #16]
 800b58e:	4a13      	ldr	r2, [pc, #76]	@ (800b5dc <Data_Analyse+0x14c>)
 800b590:	6013      	str	r3, [r2, #0]
			w_z = posture.ActVal[5];
 800b592:	4b0d      	ldr	r3, [pc, #52]	@ (800b5c8 <Data_Analyse+0x138>)
 800b594:	695b      	ldr	r3, [r3, #20]
 800b596:	4a12      	ldr	r2, [pc, #72]	@ (800b5e0 <Data_Analyse+0x150>)
 800b598:	6013      	str	r3, [r2, #0]
		}
		count = 0;
 800b59a:	4b09      	ldr	r3, [pc, #36]	@ (800b5c0 <Data_Analyse+0x130>)
 800b59c:	2200      	movs	r2, #0
 800b59e:	701a      	strb	r2, [r3, #0]
		break;
 800b5a0:	e006      	b.n	800b5b0 <Data_Analyse+0x120>
	default:
		count = 0;
 800b5a2:	4b07      	ldr	r3, [pc, #28]	@ (800b5c0 <Data_Analyse+0x130>)
 800b5a4:	2200      	movs	r2, #0
 800b5a6:	701a      	strb	r2, [r3, #0]
		break;
 800b5a8:	e002      	b.n	800b5b0 <Data_Analyse+0x120>
		break;
 800b5aa:	bf00      	nop
 800b5ac:	e000      	b.n	800b5b0 <Data_Analyse+0x120>
		break;
 800b5ae:	bf00      	nop
	}
}
 800b5b0:	bf00      	nop
 800b5b2:	370c      	adds	r7, #12
 800b5b4:	46bd      	mov	sp, r7
 800b5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ba:	4770      	bx	lr
 800b5bc:	24000b10 	.word	0x24000b10
 800b5c0:	24000b11 	.word	0x24000b11
 800b5c4:	24000b12 	.word	0x24000b12
 800b5c8:	24000b14 	.word	0x24000b14
 800b5cc:	24000b00 	.word	0x24000b00
 800b5d0:	24000b04 	.word	0x24000b04
 800b5d4:	24000b08 	.word	0x24000b08
 800b5d8:	24000af8 	.word	0x24000af8
 800b5dc:	24000afc 	.word	0x24000afc
 800b5e0:	24000b0c 	.word	0x24000b0c

0800b5e4 <Move_Arm>:
extern float tx_target;
extern float ty_target;
extern bool TX2_ENABLE;
//控制单个舵机运动
//参数：sevoID:舵机ID，Position:转动角度（这里以270°为例）,Time:转动时间
void Move_Arm(uint8_t servoID, int16_t Position, uint16_t Time) {
 800b5e4:	b580      	push	{r7, lr}
 800b5e6:	b086      	sub	sp, #24
 800b5e8:	af00      	add	r7, sp, #0
 800b5ea:	4603      	mov	r3, r0
 800b5ec:	71fb      	strb	r3, [r7, #7]
 800b5ee:	460b      	mov	r3, r1
 800b5f0:	80bb      	strh	r3, [r7, #4]
 800b5f2:	4613      	mov	r3, r2
 800b5f4:	807b      	strh	r3, [r7, #2]
	uint8_t TxBuf[11];
	if (servoID > 31 || !(Time > 0) || Position > 32767) {
 800b5f6:	79fb      	ldrb	r3, [r7, #7]
 800b5f8:	2b1f      	cmp	r3, #31
 800b5fa:	d82b      	bhi.n	800b654 <Move_Arm+0x70>
 800b5fc:	887b      	ldrh	r3, [r7, #2]
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d028      	beq.n	800b654 <Move_Arm+0x70>
		return;
	}
	TxBuf[0] = FRAME_HEADER;
 800b602:	2355      	movs	r3, #85	@ 0x55
 800b604:	733b      	strb	r3, [r7, #12]
	TxBuf[1] = FRAME_HEADER;
 800b606:	2355      	movs	r3, #85	@ 0x55
 800b608:	737b      	strb	r3, [r7, #13]
	TxBuf[2] = 8;
 800b60a:	2308      	movs	r3, #8
 800b60c:	73bb      	strb	r3, [r7, #14]
	TxBuf[3] = CMD_SERVO_MOVE;
 800b60e:	2303      	movs	r3, #3
 800b610:	73fb      	strb	r3, [r7, #15]
	TxBuf[4] = 1;
 800b612:	2301      	movs	r3, #1
 800b614:	743b      	strb	r3, [r7, #16]
	TxBuf[5] = (uint8_t) Time;
 800b616:	887b      	ldrh	r3, [r7, #2]
 800b618:	b2db      	uxtb	r3, r3
 800b61a:	747b      	strb	r3, [r7, #17]
	TxBuf[6] = (uint8_t) (Time >> 8);
 800b61c:	887b      	ldrh	r3, [r7, #2]
 800b61e:	0a1b      	lsrs	r3, r3, #8
 800b620:	b29b      	uxth	r3, r3
 800b622:	b2db      	uxtb	r3, r3
 800b624:	74bb      	strb	r3, [r7, #18]
	TxBuf[7] = servoID;
 800b626:	79fb      	ldrb	r3, [r7, #7]
 800b628:	74fb      	strb	r3, [r7, #19]
	TxBuf[8] = (uint8_t) Position;
 800b62a:	88bb      	ldrh	r3, [r7, #4]
 800b62c:	b2db      	uxtb	r3, r3
 800b62e:	753b      	strb	r3, [r7, #20]
	TxBuf[9] = (uint8_t) (Position >> 8);
 800b630:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800b634:	121b      	asrs	r3, r3, #8
 800b636:	b21b      	sxth	r3, r3
 800b638:	b2db      	uxtb	r3, r3
 800b63a:	757b      	strb	r3, [r7, #21]

	HAL_UART_Transmit(&jixiebi_usart, TxBuf, 10, 0xffff);
 800b63c:	f107 010c 	add.w	r1, r7, #12
 800b640:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b644:	220a      	movs	r2, #10
 800b646:	4805      	ldr	r0, [pc, #20]	@ (800b65c <Move_Arm+0x78>)
 800b648:	f7fd f978 	bl	800893c <HAL_UART_Transmit>
	HAL_Delay(5);
 800b64c:	2005      	movs	r0, #5
 800b64e:	f7f7 fbe3 	bl	8002e18 <HAL_Delay>
 800b652:	e000      	b.n	800b656 <Move_Arm+0x72>
		return;
 800b654:	bf00      	nop

}
 800b656:	3718      	adds	r7, #24
 800b658:	46bd      	mov	sp, r7
 800b65a:	bd80      	pop	{r7, pc}
 800b65c:	24000654 	.word	0x24000654

0800b660 <Start>:

}

extern int QR_Flag;
void Start(void) //下降14000
{
 800b660:	b580      	push	{r7, lr}
 800b662:	b082      	sub	sp, #8
 800b664:	af00      	add	r7, sp, #0
	bool temp = Move_Line(RunSpeed, RunAcc, 8250);
 800b666:	f242 023a 	movw	r2, #8250	@ 0x203a
 800b66a:	2178      	movs	r1, #120	@ 0x78
 800b66c:	2064      	movs	r0, #100	@ 0x64
 800b66e:	f000 fda7 	bl	800c1c0 <Move_Line>
 800b672:	4603      	mov	r3, r0
 800b674:	71fb      	strb	r3, [r7, #7]
	//	先将爪子升起来，避免打到TX2或者物料盘
	Drop_Location_jiang(200, 120, 4000);
 800b676:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 800b67a:	2178      	movs	r1, #120	@ 0x78
 800b67c:	20c8      	movs	r0, #200	@ 0xc8
 800b67e:	f000 ffd3 	bl	800c628 <Drop_Location_jiang>
	//	将舵机向外转动
	FT_Servo_Orth();
 800b682:	f002 feb3 	bl	800e3ec <FT_Servo_Orth>
	while(temp != true)
 800b686:	e007      	b.n	800b698 <Start+0x38>
	{
		temp = Move_Line(RunSpeed, RunAcc, 8250);
 800b688:	f242 023a 	movw	r2, #8250	@ 0x203a
 800b68c:	2178      	movs	r1, #120	@ 0x78
 800b68e:	2064      	movs	r0, #100	@ 0x64
 800b690:	f000 fd96 	bl	800c1c0 <Move_Line>
 800b694:	4603      	mov	r3, r0
 800b696:	71fb      	strb	r3, [r7, #7]
	while(temp != true)
 800b698:	79fb      	ldrb	r3, [r7, #7]
 800b69a:	f083 0301 	eor.w	r3, r3, #1
 800b69e:	b2db      	uxtb	r3, r3
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d1f1      	bne.n	800b688 <Start+0x28>
	}
	Move_Arm(1, 500, 300); //爪子张开
 800b6a4:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800b6a8:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800b6ac:	2001      	movs	r0, #1
 800b6ae:	f7ff ff99 	bl	800b5e4 <Move_Arm>
	Move_Arm(6, 500, 300);
 800b6b2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800b6b6:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800b6ba:	2006      	movs	r0, #6
 800b6bc:	f7ff ff92 	bl	800b5e4 <Move_Arm>
	Drop_Location_jiang(200, 120, 12000);
 800b6c0:	f642 62e0 	movw	r2, #12000	@ 0x2ee0
 800b6c4:	2178      	movs	r1, #120	@ 0x78
 800b6c6:	20c8      	movs	r0, #200	@ 0xc8
 800b6c8:	f000 ffae 	bl	800c628 <Drop_Location_jiang>
	// 向前移动到扫码区域
	while (QR_Flag == false)
 800b6cc:	bf00      	nop
 800b6ce:	4b0a      	ldr	r3, [pc, #40]	@ (800b6f8 <Start+0x98>)
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d0fb      	beq.n	800b6ce <Start+0x6e>
	{
		;  //等待扫码完成
	}
	// 扫码完成后将爪子提起来
	Drop_Location_jiang(200, 120, 8600);
 800b6d6:	f242 1298 	movw	r2, #8600	@ 0x2198
 800b6da:	2178      	movs	r1, #120	@ 0x78
 800b6dc:	20c8      	movs	r0, #200	@ 0xc8
 800b6de:	f000 ffa3 	bl	800c628 <Drop_Location_jiang>
	Move_Arm(6, 900, 300);
 800b6e2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800b6e6:	f44f 7161 	mov.w	r1, #900	@ 0x384
 800b6ea:	2006      	movs	r0, #6
 800b6ec:	f7ff ff7a 	bl	800b5e4 <Move_Arm>
}
 800b6f0:	bf00      	nop
 800b6f2:	3708      	adds	r7, #8
 800b6f4:	46bd      	mov	sp, r7
 800b6f6:	bd80      	pop	{r7, pc}
 800b6f8:	24000020 	.word	0x24000020

0800b6fc <Move_To_Position_Staging_Area>:




//暂存区利用ACTION进行位置的改变，圆环图像反映为    红 1  ，绿  2  ，蓝 3                            //重新编写了抓取到车的动作       12/11 cha_a_chong 学姐太强啦
void Move_To_Position_Staging_Area(int position) {  
 800b6fc:	b580      	push	{r7, lr}
 800b6fe:	b084      	sub	sp, #16
 800b700:	af00      	add	r7, sp, #0
 800b702:	6078      	str	r0, [r7, #4]
    //ACTION调整位置。此处不宜太前，会导致去往下一个位置时碰到刚放置的物料
	const int forwardPosition = 1850;
 800b704:	f240 733a 	movw	r3, #1850	@ 0x73a
 800b708:	60fb      	str	r3, [r7, #12]

    switch (position) {
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	2b03      	cmp	r3, #3
 800b70e:	d021      	beq.n	800b754 <Move_To_Position_Staging_Area+0x58>
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	2b03      	cmp	r3, #3
 800b714:	dc2a      	bgt.n	800b76c <Move_To_Position_Staging_Area+0x70>
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	2b01      	cmp	r3, #1
 800b71a:	d003      	beq.n	800b724 <Move_To_Position_Staging_Area+0x28>
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	2b02      	cmp	r3, #2
 800b720:	d00c      	beq.n	800b73c <Move_To_Position_Staging_Area+0x40>
        case 3:
           Move_Action_Nopid_Right_Ctrl(forwardPosition, 885);
            break;
        default:
            // TODO:处理无效位置或记录错误
            break;
 800b722:	e023      	b.n	800b76c <Move_To_Position_Staging_Area+0x70>
            Move_Action_Nopid_Right_Ctrl(forwardPosition, 1200);   
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	ee07 3a90 	vmov	s15, r3
 800b72a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b72e:	eddf 0a12 	vldr	s1, [pc, #72]	@ 800b778 <Move_To_Position_Staging_Area+0x7c>
 800b732:	eeb0 0a67 	vmov.f32	s0, s15
 800b736:	f001 fdb3 	bl	800d2a0 <Move_Action_Nopid_Right_Ctrl>
            break;
 800b73a:	e018      	b.n	800b76e <Move_To_Position_Staging_Area+0x72>
            Move_Action_Nopid_Right_Ctrl(forwardPosition, 1050);
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	ee07 3a90 	vmov	s15, r3
 800b742:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b746:	eddf 0a0d 	vldr	s1, [pc, #52]	@ 800b77c <Move_To_Position_Staging_Area+0x80>
 800b74a:	eeb0 0a67 	vmov.f32	s0, s15
 800b74e:	f001 fda7 	bl	800d2a0 <Move_Action_Nopid_Right_Ctrl>
            break;
 800b752:	e00c      	b.n	800b76e <Move_To_Position_Staging_Area+0x72>
           Move_Action_Nopid_Right_Ctrl(forwardPosition, 885);
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	ee07 3a90 	vmov	s15, r3
 800b75a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b75e:	eddf 0a08 	vldr	s1, [pc, #32]	@ 800b780 <Move_To_Position_Staging_Area+0x84>
 800b762:	eeb0 0a67 	vmov.f32	s0, s15
 800b766:	f001 fd9b 	bl	800d2a0 <Move_Action_Nopid_Right_Ctrl>
            break;
 800b76a:	e000      	b.n	800b76e <Move_To_Position_Staging_Area+0x72>
            break;
 800b76c:	bf00      	nop
    }
}
 800b76e:	bf00      	nop
 800b770:	3710      	adds	r7, #16
 800b772:	46bd      	mov	sp, r7
 800b774:	bd80      	pop	{r7, pc}
 800b776:	bf00      	nop
 800b778:	44960000 	.word	0x44960000
 800b77c:	44834000 	.word	0x44834000
 800b780:	445d4000 	.word	0x445d4000

0800b784 <Move_To_Position_Rough_Processing_Area>:

//粗加工区利用ACTION进行位置的改变，圆环图像反映为  红 1 ，绿  2  ，蓝 3
void Move_To_Position_Rough_Processing_Area(int position) {  
 800b784:	b580      	push	{r7, lr}
 800b786:	b084      	sub	sp, #16
 800b788:	af00      	add	r7, sp, #0
 800b78a:	6078      	str	r0, [r7, #4]
	//ACTION调整位置。此处不宜太前，会导致去往下一个位置时碰到刚放置的物料
	const int forwardPosition = 1850;
 800b78c:	f240 733a 	movw	r3, #1850	@ 0x73a
 800b790:	60fb      	str	r3, [r7, #12]
    switch (position) {
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	2b03      	cmp	r3, #3
 800b796:	d021      	beq.n	800b7dc <Move_To_Position_Rough_Processing_Area+0x58>
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	2b03      	cmp	r3, #3
 800b79c:	dc2a      	bgt.n	800b7f4 <Move_To_Position_Rough_Processing_Area+0x70>
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	2b01      	cmp	r3, #1
 800b7a2:	d003      	beq.n	800b7ac <Move_To_Position_Rough_Processing_Area+0x28>
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	2b02      	cmp	r3, #2
 800b7a8:	d00c      	beq.n	800b7c4 <Move_To_Position_Rough_Processing_Area+0x40>
        case 3:
            Move_Action_Nopid_Forward_Ctrl(1208, forwardPosition);
            break;
        default:
            // TODO:处理无效位置或记录错误
            break;
 800b7aa:	e023      	b.n	800b7f4 <Move_To_Position_Rough_Processing_Area+0x70>
            Move_Action_Nopid_Forward_Ctrl(954, forwardPosition);
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	ee07 3a90 	vmov	s15, r3
 800b7b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b7b6:	eef0 0a67 	vmov.f32	s1, s15
 800b7ba:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 800b800 <Move_To_Position_Rough_Processing_Area+0x7c>
 800b7be:	f001 fb2b 	bl	800ce18 <Move_Action_Nopid_Forward_Ctrl>
            break;
 800b7c2:	e018      	b.n	800b7f6 <Move_To_Position_Rough_Processing_Area+0x72>
            Move_Action_Nopid_Forward_Ctrl(1050, forwardPosition);
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	ee07 3a90 	vmov	s15, r3
 800b7ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b7ce:	eef0 0a67 	vmov.f32	s1, s15
 800b7d2:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 800b804 <Move_To_Position_Rough_Processing_Area+0x80>
 800b7d6:	f001 fb1f 	bl	800ce18 <Move_Action_Nopid_Forward_Ctrl>
            break;
 800b7da:	e00c      	b.n	800b7f6 <Move_To_Position_Rough_Processing_Area+0x72>
            Move_Action_Nopid_Forward_Ctrl(1208, forwardPosition);
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	ee07 3a90 	vmov	s15, r3
 800b7e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b7e6:	eef0 0a67 	vmov.f32	s1, s15
 800b7ea:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 800b808 <Move_To_Position_Rough_Processing_Area+0x84>
 800b7ee:	f001 fb13 	bl	800ce18 <Move_Action_Nopid_Forward_Ctrl>
            break;
 800b7f2:	e000      	b.n	800b7f6 <Move_To_Position_Rough_Processing_Area+0x72>
            break;
 800b7f4:	bf00      	nop
	}
}
 800b7f6:	bf00      	nop
 800b7f8:	3710      	adds	r7, #16
 800b7fa:	46bd      	mov	sp, r7
 800b7fc:	bd80      	pop	{r7, pc}
 800b7fe:	bf00      	nop
 800b800:	446e8000 	.word	0x446e8000
 800b804:	44834000 	.word	0x44834000
 800b808:	44970000 	.word	0x44970000

0800b80c <Place_Material_On_Circular>:



//将物料从车上抓下放在圆环上,ismaterial 填0或者1 0代表放在圆环上，1代表放在物料上
void Place_Material_On_Circular(uint8_t putCount,int IsMaterial) {
 800b80c:	b580      	push	{r7, lr}
 800b80e:	b082      	sub	sp, #8
 800b810:	af00      	add	r7, sp, #0
 800b812:	4603      	mov	r3, r0
 800b814:	6039      	str	r1, [r7, #0]
 800b816:	71fb      	strb	r3, [r7, #7]
   
    
	// 物料盘先转动到目标位置
    FT_Servo_Put(0, putCount);
 800b818:	79fb      	ldrb	r3, [r7, #7]
 800b81a:	4619      	mov	r1, r3
 800b81c:	2000      	movs	r0, #0
 800b81e:	f002 fdf1 	bl	800e404 <FT_Servo_Put>

	// 白色爪子确保在最高处，否则可能在抓取时被物料卡住导致不能下降
    Move_Arm(6, 900, 300);
 800b822:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800b826:	f44f 7161 	mov.w	r1, #900	@ 0x384
 800b82a:	2006      	movs	r0, #6
 800b82c:	f7ff feda 	bl	800b5e4 <Move_Arm>

    // FIXME：先闭合部分爪子，防止下降途中打到物料
    Move_Arm(1, 160, 300);
 800b830:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800b834:	21a0      	movs	r1, #160	@ 0xa0
 800b836:	2001      	movs	r0, #1
 800b838:	f7ff fed4 	bl	800b5e4 <Move_Arm>

    // 上升到1000处，防止打到物料
    Drop_Location_jiang(200, 120, 1000);
 800b83c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b840:	2178      	movs	r1, #120	@ 0x78
 800b842:	20c8      	movs	r0, #200	@ 0xc8
 800b844:	f000 fef0 	bl	800c628 <Drop_Location_jiang>

    // 爪子舵机转动到放置物料到车上的角度
    FT_Servo_Put(1, putCount);
 800b848:	79fb      	ldrb	r3, [r7, #7]
 800b84a:	4619      	mov	r1, r3
 800b84c:	2001      	movs	r0, #1
 800b84e:	f002 fdd9 	bl	800e404 <FT_Servo_Put>

    // FIXME：爪子下降，根据具体情况修改参数
    Drop_Location_jiang(200, 120, 7000);
 800b852:	f641 3258 	movw	r2, #7000	@ 0x1b58
 800b856:	2178      	movs	r1, #120	@ 0x78
 800b858:	20c8      	movs	r0, #200	@ 0xc8
 800b85a:	f000 fee5 	bl	800c628 <Drop_Location_jiang>

    // 闭合爪子，抓取物料
    Move_Arm(1, 50, 300);
 800b85e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800b862:	2132      	movs	r1, #50	@ 0x32
 800b864:	2001      	movs	r0, #1
 800b866:	f7ff febd 	bl	800b5e4 <Move_Arm>

    // 上升到1000处
    Drop_Location_jiang(200, 120, 1000);
 800b86a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b86e:	2178      	movs	r1, #120	@ 0x78
 800b870:	20c8      	movs	r0, #200	@ 0xc8
 800b872:	f000 fed9 	bl	800c628 <Drop_Location_jiang>

    // 向右转，与车身正交
    FT_Servo_Orth();
 800b876:	f002 fdb9 	bl	800e3ec <FT_Servo_Orth>

    // FIXME：加了部分延时，防止爪子边转边降
    HAL_Delay(500);
 800b87a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b87e:	f7f7 facb 	bl	8002e18 <HAL_Delay>
	switch(IsMaterial)
 800b882:	683b      	ldr	r3, [r7, #0]
 800b884:	2b00      	cmp	r3, #0
 800b886:	d003      	beq.n	800b890 <Place_Material_On_Circular+0x84>
 800b888:	683b      	ldr	r3, [r7, #0]
 800b88a:	2b01      	cmp	r3, #1
 800b88c:	d015      	beq.n	800b8ba <Place_Material_On_Circular+0xae>
			// 爪子张开，放置物料
			Move_Arm(1, 500, 300);
			break;
	}
   
}       //此刻爪子处于低位并张开，便于再次识别
 800b88e:	e022      	b.n	800b8d6 <Place_Material_On_Circular+0xca>
			Drop_Location_jiang(200, 120, 12000);
 800b890:	f642 62e0 	movw	r2, #12000	@ 0x2ee0
 800b894:	2178      	movs	r1, #120	@ 0x78
 800b896:	20c8      	movs	r0, #200	@ 0xc8
 800b898:	f000 fec6 	bl	800c628 <Drop_Location_jiang>
			Move_Arm(6, 390, 300);
 800b89c:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800b8a0:	f44f 71c3 	mov.w	r1, #390	@ 0x186
 800b8a4:	2006      	movs	r0, #6
 800b8a6:	f7ff fe9d 	bl	800b5e4 <Move_Arm>
			Move_Arm(1, 500, 300);
 800b8aa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800b8ae:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800b8b2:	2001      	movs	r0, #1
 800b8b4:	f7ff fe96 	bl	800b5e4 <Move_Arm>
			break;
 800b8b8:	e00d      	b.n	800b8d6 <Place_Material_On_Circular+0xca>
			Drop_Location_jiang(200, 120, 8600);
 800b8ba:	f242 1298 	movw	r2, #8600	@ 0x2198
 800b8be:	2178      	movs	r1, #120	@ 0x78
 800b8c0:	20c8      	movs	r0, #200	@ 0xc8
 800b8c2:	f000 feb1 	bl	800c628 <Drop_Location_jiang>
			Move_Arm(1, 500, 300);
 800b8c6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800b8ca:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800b8ce:	2001      	movs	r0, #1
 800b8d0:	f7ff fe88 	bl	800b5e4 <Move_Arm>
			break;
 800b8d4:	bf00      	nop
}       //此刻爪子处于低位并张开，便于再次识别
 800b8d6:	bf00      	nop
 800b8d8:	3708      	adds	r7, #8
 800b8da:	46bd      	mov	sp, r7
 800b8dc:	bd80      	pop	{r7, pc}

0800b8de <Place_Material_On_Car>:
        //TODO：注意，第一次识别也要记得将物料至于低位并张开
		//TODO：那个粗加工区玩之后要不要爪子回到车身里面


//将物料从圆环上抓起放到车上
void Place_Material_On_Car(uint8_t grabCount) {                              
 800b8de:	b580      	push	{r7, lr}
 800b8e0:	b082      	sub	sp, #8
 800b8e2:	af00      	add	r7, sp, #0
 800b8e4:	4603      	mov	r3, r0
 800b8e6:	71fb      	strb	r3, [r7, #7]
	//物料盘先转动到目标位置
	FT_Servo_Put(0, grabCount);
 800b8e8:	79fb      	ldrb	r3, [r7, #7]
 800b8ea:	4619      	mov	r1, r3
 800b8ec:	2000      	movs	r0, #0
 800b8ee:	f002 fd89 	bl	800e404 <FT_Servo_Put>

	//爪子下降，准备抓取物料
	Move_Arm(6, 360, 300);
 800b8f2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800b8f6:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 800b8fa:	2006      	movs	r0, #6
 800b8fc:	f7ff fe72 	bl	800b5e4 <Move_Arm>

	//爪子闭合，抓取物料
	Move_Arm(1, 50, 300);
 800b900:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800b904:	2132      	movs	r1, #50	@ 0x32
 800b906:	2001      	movs	r0, #1
 800b908:	f7ff fe6c 	bl	800b5e4 <Move_Arm>

    //爪子上升到1000处
	Drop_Location_jiang(200, 120, 1000);
 800b90c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b910:	2178      	movs	r1, #120	@ 0x78
 800b912:	20c8      	movs	r0, #200	@ 0xc8
 800b914:	f000 fe88 	bl	800c628 <Drop_Location_jiang>

	//爪子上升，防止物料打到物料或物料盘
	Move_Arm(6, 900, 300);
 800b918:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800b91c:	f44f 7161 	mov.w	r1, #900	@ 0x384
 800b920:	2006      	movs	r0, #6
 800b922:	f7ff fe5f 	bl	800b5e4 <Move_Arm>
			
	//爪子舵机转动到放置物料到车上的角度
	FT_Servo_Put(1, grabCount);
 800b926:	79fb      	ldrb	r3, [r7, #7]
 800b928:	4619      	mov	r1, r3
 800b92a:	2001      	movs	r0, #1
 800b92c:	f002 fd6a 	bl	800e404 <FT_Servo_Put>

	//爪子下降
	Drop_Location_jiang(200, 120, 6000);
 800b930:	f241 7270 	movw	r2, #6000	@ 0x1770
 800b934:	2178      	movs	r1, #120	@ 0x78
 800b936:	20c8      	movs	r0, #200	@ 0xc8
 800b938:	f000 fe76 	bl	800c628 <Drop_Location_jiang>

	//松开爪子，这里张开爪子给的小了一些，防止打到别的物料
	Move_Arm(1, 190, 300);
 800b93c:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800b940:	21be      	movs	r1, #190	@ 0xbe
 800b942:	2001      	movs	r0, #1
 800b944:	f7ff fe4e 	bl	800b5e4 <Move_Arm>

	//上升
	Drop_Location_jiang(200, 120, 1000);
 800b948:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b94c:	2178      	movs	r1, #120	@ 0x78
 800b94e:	20c8      	movs	r0, #200	@ 0xc8
 800b950:	f000 fe6a 	bl	800c628 <Drop_Location_jiang>
			
	//向右转，与车身正交
	if (grabCount <= 3) {
 800b954:	79fb      	ldrb	r3, [r7, #7]
 800b956:	2b03      	cmp	r3, #3
 800b958:	d80f      	bhi.n	800b97a <Place_Material_On_Car+0x9c>
	//松开爪子，爪子张大，防止影响识别
	Move_Arm(1, 500, 300);
 800b95a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800b95e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800b962:	2001      	movs	r0, #1
 800b964:	f7ff fe3e 	bl	800b5e4 <Move_Arm>
	FT_Servo_Orth();
 800b968:	f002 fd40 	bl	800e3ec <FT_Servo_Orth>
	Drop_Location_jiang(200, 120,12000);
 800b96c:	f642 62e0 	movw	r2, #12000	@ 0x2ee0
 800b970:	2178      	movs	r1, #120	@ 0x78
 800b972:	20c8      	movs	r0, #200	@ 0xc8
 800b974:	f000 fe58 	bl	800c628 <Drop_Location_jiang>
	} else
	     // 车身状态回滚为爪子向内的状态
			Roll_Status();
			//若为第三次抓取后，则将爪子收进来
			//TODO:三次抓取此时爪子处于车身内，调用时看一下
}
 800b978:	e001      	b.n	800b97e <Place_Material_On_Car+0xa0>
			Roll_Status();
 800b97a:	f002 fcdc 	bl	800e336 <Roll_Status>
}
 800b97e:	bf00      	nop
 800b980:	3708      	adds	r7, #8
 800b982:	46bd      	mov	sp, r7
 800b984:	bd80      	pop	{r7, pc}
	...

0800b988 <put_Material_to_circular_Staging_Area_frist>:
//TO Circular
//第一次跑在暂存区将物料放在圆环上
//若要第二次跑，主要是要改变一下数组的次序
//TODO：在此函数执行前，必须确保爪子在底部并张开，进行物料的识别
//第一次跑QR_Add为0，第二次传形参QR_Add为3
void put_Material_to_circular_Staging_Area_frist(int QR_Add) {
 800b988:	b580      	push	{r7, lr}
 800b98a:	b084      	sub	sp, #16
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	6078      	str	r0, [r7, #4]
    static uint8_t put_count = 1;
    const int maxPutCount = 3;    
 800b990:	2303      	movs	r3, #3
 800b992:	60fb      	str	r3, [r7, #12]

    // 一共放三次
    while (put_count <= maxPutCount) {
 800b994:	e03a      	b.n	800ba0c <put_Material_to_circular_Staging_Area_frist+0x84>
        int adjustedQRData = QR_data[put_count - 1 + QR_Add] ;
 800b996:	4b24      	ldr	r3, [pc, #144]	@ (800ba28 <put_Material_to_circular_Staging_Area_frist+0xa0>)
 800b998:	781b      	ldrb	r3, [r3, #0]
 800b99a:	1e5a      	subs	r2, r3, #1
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	4413      	add	r3, r2
 800b9a0:	4a22      	ldr	r2, [pc, #136]	@ (800ba2c <put_Material_to_circular_Staging_Area_frist+0xa4>)
 800b9a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b9a6:	60bb      	str	r3, [r7, #8]
        if (adjustedQRData >= 1 && adjustedQRData <= 3) {
 800b9a8:	68bb      	ldr	r3, [r7, #8]
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	dd05      	ble.n	800b9ba <put_Material_to_circular_Staging_Area_frist+0x32>
 800b9ae:	68bb      	ldr	r3, [r7, #8]
 800b9b0:	2b03      	cmp	r3, #3
 800b9b2:	dc02      	bgt.n	800b9ba <put_Material_to_circular_Staging_Area_frist+0x32>
            Move_To_Position_Staging_Area(adjustedQRData);
 800b9b4:	68b8      	ldr	r0, [r7, #8]
 800b9b6:	f7ff fea1 	bl	800b6fc <Move_To_Position_Staging_Area>
        }
		//进行颜色识别，然后抓取
        if (QR_data[put_count - 1+ QR_Add] +3 == colour) {
 800b9ba:	4b1b      	ldr	r3, [pc, #108]	@ (800ba28 <put_Material_to_circular_Staging_Area_frist+0xa0>)
 800b9bc:	781b      	ldrb	r3, [r3, #0]
 800b9be:	1e5a      	subs	r2, r3, #1
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	4413      	add	r3, r2
 800b9c4:	4a19      	ldr	r2, [pc, #100]	@ (800ba2c <put_Material_to_circular_Staging_Area_frist+0xa4>)
 800b9c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b9ca:	1cda      	adds	r2, r3, #3
 800b9cc:	4b18      	ldr	r3, [pc, #96]	@ (800ba30 <put_Material_to_circular_Staging_Area_frist+0xa8>)
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	429a      	cmp	r2, r3
 800b9d2:	d118      	bne.n	800ba06 <put_Material_to_circular_Staging_Area_frist+0x7e>
			 // 基于TX2坐标进行闭环，先把车体调整至最佳位置
            Move_Tx_Pid_Ctrl(tx_target, ty_target);
 800b9d4:	4b17      	ldr	r3, [pc, #92]	@ (800ba34 <put_Material_to_circular_Staging_Area_frist+0xac>)
 800b9d6:	edd3 7a00 	vldr	s15, [r3]
 800b9da:	4b17      	ldr	r3, [pc, #92]	@ (800ba38 <put_Material_to_circular_Staging_Area_frist+0xb0>)
 800b9dc:	ed93 7a00 	vldr	s14, [r3]
 800b9e0:	eef0 0a47 	vmov.f32	s1, s14
 800b9e4:	eeb0 0a67 	vmov.f32	s0, s15
 800b9e8:	f001 fe9a 	bl	800d720 <Move_Tx_Pid_Ctrl>
			//从车上放在色环上
            Place_Material_On_Circular(put_count,0);
 800b9ec:	4b0e      	ldr	r3, [pc, #56]	@ (800ba28 <put_Material_to_circular_Staging_Area_frist+0xa0>)
 800b9ee:	781b      	ldrb	r3, [r3, #0]
 800b9f0:	2100      	movs	r1, #0
 800b9f2:	4618      	mov	r0, r3
 800b9f4:	f7ff ff0a 	bl	800b80c <Place_Material_On_Circular>
            put_count++;
 800b9f8:	4b0b      	ldr	r3, [pc, #44]	@ (800ba28 <put_Material_to_circular_Staging_Area_frist+0xa0>)
 800b9fa:	781b      	ldrb	r3, [r3, #0]
 800b9fc:	3301      	adds	r3, #1
 800b9fe:	b2da      	uxtb	r2, r3
 800ba00:	4b09      	ldr	r3, [pc, #36]	@ (800ba28 <put_Material_to_circular_Staging_Area_frist+0xa0>)
 800ba02:	701a      	strb	r2, [r3, #0]
 800ba04:	e002      	b.n	800ba0c <put_Material_to_circular_Staging_Area_frist+0x84>
        }
		//若因为TX识别错误，则重新回到原位置
		else{
			Move_To_Position_Staging_Area(adjustedQRData);
 800ba06:	68b8      	ldr	r0, [r7, #8]
 800ba08:	f7ff fe78 	bl	800b6fc <Move_To_Position_Staging_Area>
    while (put_count <= maxPutCount) {
 800ba0c:	4b06      	ldr	r3, [pc, #24]	@ (800ba28 <put_Material_to_circular_Staging_Area_frist+0xa0>)
 800ba0e:	781b      	ldrb	r3, [r3, #0]
 800ba10:	461a      	mov	r2, r3
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	4293      	cmp	r3, r2
 800ba16:	dabe      	bge.n	800b996 <put_Material_to_circular_Staging_Area_frist+0xe>
		}

    }
    put_count = 1; // 重置计数器
 800ba18:	4b03      	ldr	r3, [pc, #12]	@ (800ba28 <put_Material_to_circular_Staging_Area_frist+0xa0>)
 800ba1a:	2201      	movs	r2, #1
 800ba1c:	701a      	strb	r2, [r3, #0]
}
 800ba1e:	bf00      	nop
 800ba20:	3710      	adds	r7, #16
 800ba22:	46bd      	mov	sp, r7
 800ba24:	bd80      	pop	{r7, pc}
 800ba26:	bf00      	nop
 800ba28:	24000065 	.word	0x24000065
 800ba2c:	24000000 	.word	0x24000000
 800ba30:	24000484 	.word	0x24000484
 800ba34:	24000018 	.word	0x24000018
 800ba38:	2400001c 	.word	0x2400001c

0800ba3c <Grab_Material_to_Car_Staging_Area_frist>:

//TO Car
//第一次跑在暂存区区将物料放在车上
//若要第二次跑，主要是要改变一下数组的次序
//TODO：在此函数执行前，必须确保爪子在底部并张开，进行物料的识别
void Grab_Material_to_Car_Staging_Area_frist(int QR_Add) {
 800ba3c:	b580      	push	{r7, lr}
 800ba3e:	b084      	sub	sp, #16
 800ba40:	af00      	add	r7, sp, #0
 800ba42:	6078      	str	r0, [r7, #4]
    static uint8_t grab_count = 1;
    const int maxPutCount = 3;    
 800ba44:	2303      	movs	r3, #3
 800ba46:	60fb      	str	r3, [r7, #12]
    // 一共抓三次

    while (grab_count <= maxPutCount) {
 800ba48:	e038      	b.n	800babc <Grab_Material_to_Car_Staging_Area_frist+0x80>
        int adjustedQRData = QR_data[grab_count - 1+ QR_Add];
 800ba4a:	4b23      	ldr	r3, [pc, #140]	@ (800bad8 <Grab_Material_to_Car_Staging_Area_frist+0x9c>)
 800ba4c:	781b      	ldrb	r3, [r3, #0]
 800ba4e:	1e5a      	subs	r2, r3, #1
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	4413      	add	r3, r2
 800ba54:	4a21      	ldr	r2, [pc, #132]	@ (800badc <Grab_Material_to_Car_Staging_Area_frist+0xa0>)
 800ba56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ba5a:	60bb      	str	r3, [r7, #8]
		//在这里根据二维码进行判断然后抓取
        if (adjustedQRData >= 1 && adjustedQRData <= 3) {
 800ba5c:	68bb      	ldr	r3, [r7, #8]
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	dd05      	ble.n	800ba6e <Grab_Material_to_Car_Staging_Area_frist+0x32>
 800ba62:	68bb      	ldr	r3, [r7, #8]
 800ba64:	2b03      	cmp	r3, #3
 800ba66:	dc02      	bgt.n	800ba6e <Grab_Material_to_Car_Staging_Area_frist+0x32>
            Move_To_Position_Staging_Area(adjustedQRData);
 800ba68:	68b8      	ldr	r0, [r7, #8]
 800ba6a:	f7ff fe47 	bl	800b6fc <Move_To_Position_Staging_Area>
        }
		//进行颜色识别，然后抓取
        if (QR_data[grab_count - 1+ QR_Add] == colour) {
 800ba6e:	4b1a      	ldr	r3, [pc, #104]	@ (800bad8 <Grab_Material_to_Car_Staging_Area_frist+0x9c>)
 800ba70:	781b      	ldrb	r3, [r3, #0]
 800ba72:	1e5a      	subs	r2, r3, #1
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	4413      	add	r3, r2
 800ba78:	4a18      	ldr	r2, [pc, #96]	@ (800badc <Grab_Material_to_Car_Staging_Area_frist+0xa0>)
 800ba7a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800ba7e:	4b18      	ldr	r3, [pc, #96]	@ (800bae0 <Grab_Material_to_Car_Staging_Area_frist+0xa4>)
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	429a      	cmp	r2, r3
 800ba84:	d117      	bne.n	800bab6 <Grab_Material_to_Car_Staging_Area_frist+0x7a>

		 // 基于TX2坐标进行闭环，先把车体调整至最佳位置
        Move_Tx_Pid_Ctrl(tx_target, ty_target);
 800ba86:	4b17      	ldr	r3, [pc, #92]	@ (800bae4 <Grab_Material_to_Car_Staging_Area_frist+0xa8>)
 800ba88:	edd3 7a00 	vldr	s15, [r3]
 800ba8c:	4b16      	ldr	r3, [pc, #88]	@ (800bae8 <Grab_Material_to_Car_Staging_Area_frist+0xac>)
 800ba8e:	ed93 7a00 	vldr	s14, [r3]
 800ba92:	eef0 0a47 	vmov.f32	s1, s14
 800ba96:	eeb0 0a67 	vmov.f32	s0, s15
 800ba9a:	f001 fe41 	bl	800d720 <Move_Tx_Pid_Ctrl>
		//放到色环上
            Place_Material_On_Car(grab_count);
 800ba9e:	4b0e      	ldr	r3, [pc, #56]	@ (800bad8 <Grab_Material_to_Car_Staging_Area_frist+0x9c>)
 800baa0:	781b      	ldrb	r3, [r3, #0]
 800baa2:	4618      	mov	r0, r3
 800baa4:	f7ff ff1b 	bl	800b8de <Place_Material_On_Car>
            grab_count++;
 800baa8:	4b0b      	ldr	r3, [pc, #44]	@ (800bad8 <Grab_Material_to_Car_Staging_Area_frist+0x9c>)
 800baaa:	781b      	ldrb	r3, [r3, #0]
 800baac:	3301      	adds	r3, #1
 800baae:	b2da      	uxtb	r2, r3
 800bab0:	4b09      	ldr	r3, [pc, #36]	@ (800bad8 <Grab_Material_to_Car_Staging_Area_frist+0x9c>)
 800bab2:	701a      	strb	r2, [r3, #0]
 800bab4:	e002      	b.n	800babc <Grab_Material_to_Car_Staging_Area_frist+0x80>
        }
		//若因为TX识别错误，则重新回到原位置
		else{
			Move_To_Position_Staging_Area(adjustedQRData);
 800bab6:	68b8      	ldr	r0, [r7, #8]
 800bab8:	f7ff fe20 	bl	800b6fc <Move_To_Position_Staging_Area>
    while (grab_count <= maxPutCount) {
 800babc:	4b06      	ldr	r3, [pc, #24]	@ (800bad8 <Grab_Material_to_Car_Staging_Area_frist+0x9c>)
 800babe:	781b      	ldrb	r3, [r3, #0]
 800bac0:	461a      	mov	r2, r3
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	4293      	cmp	r3, r2
 800bac6:	dac0      	bge.n	800ba4a <Grab_Material_to_Car_Staging_Area_frist+0xe>
		}

    }
    grab_count = 1; // 重置计数器
 800bac8:	4b03      	ldr	r3, [pc, #12]	@ (800bad8 <Grab_Material_to_Car_Staging_Area_frist+0x9c>)
 800baca:	2201      	movs	r2, #1
 800bacc:	701a      	strb	r2, [r3, #0]
}
 800bace:	bf00      	nop
 800bad0:	3710      	adds	r7, #16
 800bad2:	46bd      	mov	sp, r7
 800bad4:	bd80      	pop	{r7, pc}
 800bad6:	bf00      	nop
 800bad8:	24000066 	.word	0x24000066
 800badc:	24000000 	.word	0x24000000
 800bae0:	24000484 	.word	0x24000484
 800bae4:	24000018 	.word	0x24000018
 800bae8:	2400001c 	.word	0x2400001c

0800baec <put_Material_to_Circular_Rough_Processing_Area_frist>:

//TO Circular
//第一次跑在粗加工区区将物料放在圆环上
//若要第二次跑，主要是要改变一下数组的次序
//TODO：在此函数执行前，必须确保爪子在底部并张开，进行物料的识别
void put_Material_to_Circular_Rough_Processing_Area_frist(int QR_Add,int iswuliao) {
 800baec:	b580      	push	{r7, lr}
 800baee:	b084      	sub	sp, #16
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	6078      	str	r0, [r7, #4]
 800baf4:	6039      	str	r1, [r7, #0]
    static uint8_t put_count = 1;
    const int maxPutCount = 3;    
 800baf6:	2303      	movs	r3, #3
 800baf8:	60fb      	str	r3, [r7, #12]

    // 一共放三次

    while (put_count <= maxPutCount) {
 800bafa:	e03a      	b.n	800bb72 <put_Material_to_Circular_Rough_Processing_Area_frist+0x86>
        int adjustedQRData = QR_data[put_count - 1+ QR_Add];
 800bafc:	4b23      	ldr	r3, [pc, #140]	@ (800bb8c <put_Material_to_Circular_Rough_Processing_Area_frist+0xa0>)
 800bafe:	781b      	ldrb	r3, [r3, #0]
 800bb00:	1e5a      	subs	r2, r3, #1
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	4413      	add	r3, r2
 800bb06:	4a22      	ldr	r2, [pc, #136]	@ (800bb90 <put_Material_to_Circular_Rough_Processing_Area_frist+0xa4>)
 800bb08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bb0c:	60bb      	str	r3, [r7, #8]
		//在这里根据二维码进行判断然后抓取
        if (adjustedQRData >= 1 && adjustedQRData <= 3) {
 800bb0e:	68bb      	ldr	r3, [r7, #8]
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	dd05      	ble.n	800bb20 <put_Material_to_Circular_Rough_Processing_Area_frist+0x34>
 800bb14:	68bb      	ldr	r3, [r7, #8]
 800bb16:	2b03      	cmp	r3, #3
 800bb18:	dc02      	bgt.n	800bb20 <put_Material_to_Circular_Rough_Processing_Area_frist+0x34>
            Move_To_Position_Rough_Processing_Area(adjustedQRData);
 800bb1a:	68b8      	ldr	r0, [r7, #8]
 800bb1c:	f7ff fe32 	bl	800b784 <Move_To_Position_Rough_Processing_Area>
        }
		//进行颜色识别，然后抓取
        if (QR_data[put_count - 1+ QR_Add]+3 == colour) {
 800bb20:	4b1a      	ldr	r3, [pc, #104]	@ (800bb8c <put_Material_to_Circular_Rough_Processing_Area_frist+0xa0>)
 800bb22:	781b      	ldrb	r3, [r3, #0]
 800bb24:	1e5a      	subs	r2, r3, #1
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	4413      	add	r3, r2
 800bb2a:	4a19      	ldr	r2, [pc, #100]	@ (800bb90 <put_Material_to_Circular_Rough_Processing_Area_frist+0xa4>)
 800bb2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bb30:	1cda      	adds	r2, r3, #3
 800bb32:	4b18      	ldr	r3, [pc, #96]	@ (800bb94 <put_Material_to_Circular_Rough_Processing_Area_frist+0xa8>)
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	429a      	cmp	r2, r3
 800bb38:	d118      	bne.n	800bb6c <put_Material_to_Circular_Rough_Processing_Area_frist+0x80>

		 // 基于TX2坐标进行闭环，先把车体调整至最佳位置
        Move_Tx_Pid_Ctrl(tx_target, ty_target);
 800bb3a:	4b17      	ldr	r3, [pc, #92]	@ (800bb98 <put_Material_to_Circular_Rough_Processing_Area_frist+0xac>)
 800bb3c:	edd3 7a00 	vldr	s15, [r3]
 800bb40:	4b16      	ldr	r3, [pc, #88]	@ (800bb9c <put_Material_to_Circular_Rough_Processing_Area_frist+0xb0>)
 800bb42:	ed93 7a00 	vldr	s14, [r3]
 800bb46:	eef0 0a47 	vmov.f32	s1, s14
 800bb4a:	eeb0 0a67 	vmov.f32	s0, s15
 800bb4e:	f001 fde7 	bl	800d720 <Move_Tx_Pid_Ctrl>
		//放到色环上
        Place_Material_On_Circular(put_count,iswuliao);
 800bb52:	4b0e      	ldr	r3, [pc, #56]	@ (800bb8c <put_Material_to_Circular_Rough_Processing_Area_frist+0xa0>)
 800bb54:	781b      	ldrb	r3, [r3, #0]
 800bb56:	6839      	ldr	r1, [r7, #0]
 800bb58:	4618      	mov	r0, r3
 800bb5a:	f7ff fe57 	bl	800b80c <Place_Material_On_Circular>
        put_count++;
 800bb5e:	4b0b      	ldr	r3, [pc, #44]	@ (800bb8c <put_Material_to_Circular_Rough_Processing_Area_frist+0xa0>)
 800bb60:	781b      	ldrb	r3, [r3, #0]
 800bb62:	3301      	adds	r3, #1
 800bb64:	b2da      	uxtb	r2, r3
 800bb66:	4b09      	ldr	r3, [pc, #36]	@ (800bb8c <put_Material_to_Circular_Rough_Processing_Area_frist+0xa0>)
 800bb68:	701a      	strb	r2, [r3, #0]
 800bb6a:	e002      	b.n	800bb72 <put_Material_to_Circular_Rough_Processing_Area_frist+0x86>
        }
		//若因为TX识别错误，则重新回到原位置
		else{
			Move_To_Position_Rough_Processing_Area(adjustedQRData);
 800bb6c:	68b8      	ldr	r0, [r7, #8]
 800bb6e:	f7ff fe09 	bl	800b784 <Move_To_Position_Rough_Processing_Area>
    while (put_count <= maxPutCount) {
 800bb72:	4b06      	ldr	r3, [pc, #24]	@ (800bb8c <put_Material_to_Circular_Rough_Processing_Area_frist+0xa0>)
 800bb74:	781b      	ldrb	r3, [r3, #0]
 800bb76:	461a      	mov	r2, r3
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	4293      	cmp	r3, r2
 800bb7c:	dabe      	bge.n	800bafc <put_Material_to_Circular_Rough_Processing_Area_frist+0x10>
		}

    }
    put_count = 1; // 重置计数器
 800bb7e:	4b03      	ldr	r3, [pc, #12]	@ (800bb8c <put_Material_to_Circular_Rough_Processing_Area_frist+0xa0>)
 800bb80:	2201      	movs	r2, #1
 800bb82:	701a      	strb	r2, [r3, #0]
}
 800bb84:	bf00      	nop
 800bb86:	3710      	adds	r7, #16
 800bb88:	46bd      	mov	sp, r7
 800bb8a:	bd80      	pop	{r7, pc}
 800bb8c:	24000067 	.word	0x24000067
 800bb90:	24000000 	.word	0x24000000
 800bb94:	24000484 	.word	0x24000484
 800bb98:	24000018 	.word	0x24000018
 800bb9c:	2400001c 	.word	0x2400001c

0800bba0 <Emm_V5_Pos_Control>:
 * @param    raF ：相位/绝对标志，false为相对运动，true为绝对值运动
 * @param    snF ：多机同步标志 ，false为不启用，true为启用
 * @retval   地址 + 功能码 + 命令状态 + 校验字节
 */
void Emm_V5_Pos_Control(uint8_t addr, uint8_t dir, uint16_t vel, uint8_t acc,
		uint32_t clk, bool raF, bool snF) {
 800bba0:	b590      	push	{r4, r7, lr}
 800bba2:	b083      	sub	sp, #12
 800bba4:	af00      	add	r7, sp, #0
 800bba6:	4604      	mov	r4, r0
 800bba8:	4608      	mov	r0, r1
 800bbaa:	4611      	mov	r1, r2
 800bbac:	461a      	mov	r2, r3
 800bbae:	4623      	mov	r3, r4
 800bbb0:	71fb      	strb	r3, [r7, #7]
 800bbb2:	4603      	mov	r3, r0
 800bbb4:	71bb      	strb	r3, [r7, #6]
 800bbb6:	460b      	mov	r3, r1
 800bbb8:	80bb      	strh	r3, [r7, #4]
 800bbba:	4613      	mov	r3, r2
 800bbbc:	70fb      	strb	r3, [r7, #3]

	// 装载命令
	cmd[0] = addr;                      // 地址
 800bbbe:	4a20      	ldr	r2, [pc, #128]	@ (800bc40 <Emm_V5_Pos_Control+0xa0>)
 800bbc0:	79fb      	ldrb	r3, [r7, #7]
 800bbc2:	7013      	strb	r3, [r2, #0]
	cmd[1] = 0xFD;                      // 功能码
 800bbc4:	4b1e      	ldr	r3, [pc, #120]	@ (800bc40 <Emm_V5_Pos_Control+0xa0>)
 800bbc6:	22fd      	movs	r2, #253	@ 0xfd
 800bbc8:	705a      	strb	r2, [r3, #1]
	cmd[2] = dir;                       // 方向
 800bbca:	4a1d      	ldr	r2, [pc, #116]	@ (800bc40 <Emm_V5_Pos_Control+0xa0>)
 800bbcc:	79bb      	ldrb	r3, [r7, #6]
 800bbce:	7093      	strb	r3, [r2, #2]
	cmd[3] = (uint8_t) (vel >> 8);       // 速度(RPM)高8位字节
 800bbd0:	88bb      	ldrh	r3, [r7, #4]
 800bbd2:	0a1b      	lsrs	r3, r3, #8
 800bbd4:	b29b      	uxth	r3, r3
 800bbd6:	b2da      	uxtb	r2, r3
 800bbd8:	4b19      	ldr	r3, [pc, #100]	@ (800bc40 <Emm_V5_Pos_Control+0xa0>)
 800bbda:	70da      	strb	r2, [r3, #3]
	cmd[4] = (uint8_t) (vel >> 0);       // 速度(RPM)低8位字节
 800bbdc:	88bb      	ldrh	r3, [r7, #4]
 800bbde:	b2da      	uxtb	r2, r3
 800bbe0:	4b17      	ldr	r3, [pc, #92]	@ (800bc40 <Emm_V5_Pos_Control+0xa0>)
 800bbe2:	711a      	strb	r2, [r3, #4]
	cmd[5] = acc;                       // 加速度，注意：0是直接启动
 800bbe4:	4a16      	ldr	r2, [pc, #88]	@ (800bc40 <Emm_V5_Pos_Control+0xa0>)
 800bbe6:	78fb      	ldrb	r3, [r7, #3]
 800bbe8:	7153      	strb	r3, [r2, #5]
	cmd[6] = (uint8_t) (clk >> 24);      // 脉冲数(bit24 - bit31)
 800bbea:	69bb      	ldr	r3, [r7, #24]
 800bbec:	0e1b      	lsrs	r3, r3, #24
 800bbee:	b2da      	uxtb	r2, r3
 800bbf0:	4b13      	ldr	r3, [pc, #76]	@ (800bc40 <Emm_V5_Pos_Control+0xa0>)
 800bbf2:	719a      	strb	r2, [r3, #6]
	cmd[7] = (uint8_t) (clk >> 16);      // 脉冲数(bit16 - bit23)
 800bbf4:	69bb      	ldr	r3, [r7, #24]
 800bbf6:	0c1b      	lsrs	r3, r3, #16
 800bbf8:	b2da      	uxtb	r2, r3
 800bbfa:	4b11      	ldr	r3, [pc, #68]	@ (800bc40 <Emm_V5_Pos_Control+0xa0>)
 800bbfc:	71da      	strb	r2, [r3, #7]
	cmd[8] = (uint8_t) (clk >> 8);       // 脉冲数(bit8  - bit15)
 800bbfe:	69bb      	ldr	r3, [r7, #24]
 800bc00:	0a1b      	lsrs	r3, r3, #8
 800bc02:	b2da      	uxtb	r2, r3
 800bc04:	4b0e      	ldr	r3, [pc, #56]	@ (800bc40 <Emm_V5_Pos_Control+0xa0>)
 800bc06:	721a      	strb	r2, [r3, #8]
	cmd[9] = (uint8_t) (clk >> 0);       // 脉冲数(bit0  - bit7 )
 800bc08:	69bb      	ldr	r3, [r7, #24]
 800bc0a:	b2da      	uxtb	r2, r3
 800bc0c:	4b0c      	ldr	r3, [pc, #48]	@ (800bc40 <Emm_V5_Pos_Control+0xa0>)
 800bc0e:	725a      	strb	r2, [r3, #9]
	cmd[10] = raF;                       // 相位/绝对标志，false为相对运动，true为绝对值运动
 800bc10:	7f3a      	ldrb	r2, [r7, #28]
 800bc12:	4b0b      	ldr	r3, [pc, #44]	@ (800bc40 <Emm_V5_Pos_Control+0xa0>)
 800bc14:	729a      	strb	r2, [r3, #10]
	cmd[11] = snF;                       // 多机同步运动标志，false为不启用，true为启用
 800bc16:	f897 2020 	ldrb.w	r2, [r7, #32]
 800bc1a:	4b09      	ldr	r3, [pc, #36]	@ (800bc40 <Emm_V5_Pos_Control+0xa0>)
 800bc1c:	72da      	strb	r2, [r3, #11]
	cmd[12] = 0x6B;                      // 校验字节
 800bc1e:	4b08      	ldr	r3, [pc, #32]	@ (800bc40 <Emm_V5_Pos_Control+0xa0>)
 800bc20:	226b      	movs	r2, #107	@ 0x6b
 800bc22:	731a      	strb	r2, [r3, #12]

	// 发送命令
	FDCAN_Send_Msg(cmd, 13);
 800bc24:	210d      	movs	r1, #13
 800bc26:	4806      	ldr	r0, [pc, #24]	@ (800bc40 <Emm_V5_Pos_Control+0xa0>)
 800bc28:	f7f5 f836 	bl	8000c98 <FDCAN_Send_Msg>
	HAL_Delay(10);
 800bc2c:	200a      	movs	r0, #10
 800bc2e:	f7f7 f8f3 	bl	8002e18 <HAL_Delay>
	Emm_mode = 1;
 800bc32:	4b04      	ldr	r3, [pc, #16]	@ (800bc44 <Emm_V5_Pos_Control+0xa4>)
 800bc34:	2201      	movs	r2, #1
 800bc36:	701a      	strb	r2, [r3, #0]
}
 800bc38:	bf00      	nop
 800bc3a:	370c      	adds	r7, #12
 800bc3c:	46bd      	mov	sp, r7
 800bc3e:	bd90      	pop	{r4, r7, pc}
 800bc40:	24000b2c 	.word	0x24000b2c
 800bc44:	240002c0 	.word	0x240002c0

0800bc48 <Emm_V5_Stop_Now>:
 * @brief    立即停止（所有控制模式都通用）
 * @param    addr  ：电机地址
 * @param    snF   ：多机同步标志，false为不启用，true为启用
 * @retval   地址 + 功能码 + 命令状态 + 校验字节
 */
void Emm_V5_Stop_Now(uint8_t addr, bool snF) {
 800bc48:	b580      	push	{r7, lr}
 800bc4a:	b082      	sub	sp, #8
 800bc4c:	af00      	add	r7, sp, #0
 800bc4e:	4603      	mov	r3, r0
 800bc50:	460a      	mov	r2, r1
 800bc52:	71fb      	strb	r3, [r7, #7]
 800bc54:	4613      	mov	r3, r2
 800bc56:	71bb      	strb	r3, [r7, #6]

	// 装载命令
	cmd[0] = addr;                       // 地址
 800bc58:	4a0b      	ldr	r2, [pc, #44]	@ (800bc88 <Emm_V5_Stop_Now+0x40>)
 800bc5a:	79fb      	ldrb	r3, [r7, #7]
 800bc5c:	7013      	strb	r3, [r2, #0]
	cmd[1] = 0xFE;                       // 功能码
 800bc5e:	4b0a      	ldr	r3, [pc, #40]	@ (800bc88 <Emm_V5_Stop_Now+0x40>)
 800bc60:	22fe      	movs	r2, #254	@ 0xfe
 800bc62:	705a      	strb	r2, [r3, #1]
	cmd[2] = 0x98;                       // 辅助码
 800bc64:	4b08      	ldr	r3, [pc, #32]	@ (800bc88 <Emm_V5_Stop_Now+0x40>)
 800bc66:	2298      	movs	r2, #152	@ 0x98
 800bc68:	709a      	strb	r2, [r3, #2]
	cmd[3] = snF;                        // 多机同步运动标志
 800bc6a:	79ba      	ldrb	r2, [r7, #6]
 800bc6c:	4b06      	ldr	r3, [pc, #24]	@ (800bc88 <Emm_V5_Stop_Now+0x40>)
 800bc6e:	70da      	strb	r2, [r3, #3]
	cmd[4] = 0x6B;                       // 校验字节
 800bc70:	4b05      	ldr	r3, [pc, #20]	@ (800bc88 <Emm_V5_Stop_Now+0x40>)
 800bc72:	226b      	movs	r2, #107	@ 0x6b
 800bc74:	711a      	strb	r2, [r3, #4]

	// 发送命令
	FDCAN_Send_Msg(cmd, 5);
 800bc76:	2105      	movs	r1, #5
 800bc78:	4803      	ldr	r0, [pc, #12]	@ (800bc88 <Emm_V5_Stop_Now+0x40>)
 800bc7a:	f7f5 f80d 	bl	8000c98 <FDCAN_Send_Msg>
}
 800bc7e:	bf00      	nop
 800bc80:	3708      	adds	r7, #8
 800bc82:	46bd      	mov	sp, r7
 800bc84:	bd80      	pop	{r7, pc}
 800bc86:	bf00      	nop
 800bc88:	24000b2c 	.word	0x24000b2c

0800bc8c <Emm_V5_Synchronous_motion>:
/**
 * @brief    多机同步运动
 * @param    addr  ：电机地址
 * @retval   地址 + 功能码 + 命令状态 + 校验字节
 */
void Emm_V5_Synchronous_motion(void) {
 800bc8c:	b580      	push	{r7, lr}
 800bc8e:	af00      	add	r7, sp, #0

	// 装载命令
	cmd[0] = 0x00;                       // 地址
 800bc90:	4b0a      	ldr	r3, [pc, #40]	@ (800bcbc <Emm_V5_Synchronous_motion+0x30>)
 800bc92:	2200      	movs	r2, #0
 800bc94:	701a      	strb	r2, [r3, #0]
	cmd[1] = 0xFF;                       // 功能码
 800bc96:	4b09      	ldr	r3, [pc, #36]	@ (800bcbc <Emm_V5_Synchronous_motion+0x30>)
 800bc98:	22ff      	movs	r2, #255	@ 0xff
 800bc9a:	705a      	strb	r2, [r3, #1]
	cmd[2] = 0x66;                       // 辅助码
 800bc9c:	4b07      	ldr	r3, [pc, #28]	@ (800bcbc <Emm_V5_Synchronous_motion+0x30>)
 800bc9e:	2266      	movs	r2, #102	@ 0x66
 800bca0:	709a      	strb	r2, [r3, #2]
	cmd[3] = 0x6B;                       // 校验字节
 800bca2:	4b06      	ldr	r3, [pc, #24]	@ (800bcbc <Emm_V5_Synchronous_motion+0x30>)
 800bca4:	226b      	movs	r2, #107	@ 0x6b
 800bca6:	70da      	strb	r2, [r3, #3]

	// 发送命令
	FDCAN_Send_Msg(cmd, 4);
 800bca8:	2104      	movs	r1, #4
 800bcaa:	4804      	ldr	r0, [pc, #16]	@ (800bcbc <Emm_V5_Synchronous_motion+0x30>)
 800bcac:	f7f4 fff4 	bl	8000c98 <FDCAN_Send_Msg>
	HAL_Delay(5);
 800bcb0:	2005      	movs	r0, #5
 800bcb2:	f7f7 f8b1 	bl	8002e18 <HAL_Delay>
}
 800bcb6:	bf00      	nop
 800bcb8:	bd80      	pop	{r7, pc}
 800bcba:	bf00      	nop
 800bcbc:	24000b2c 	.word	0x24000b2c

0800bcc0 <limit>:
float A_out;
float TX_X_out;
float TX_Y_out;

// 输出限幅
float limit(float x, float min, float max) {
 800bcc0:	b480      	push	{r7}
 800bcc2:	b085      	sub	sp, #20
 800bcc4:	af00      	add	r7, sp, #0
 800bcc6:	ed87 0a03 	vstr	s0, [r7, #12]
 800bcca:	edc7 0a02 	vstr	s1, [r7, #8]
 800bcce:	ed87 1a01 	vstr	s2, [r7, #4]
	x = (x > max) ? max : ((x < min) ? min : x);
 800bcd2:	ed97 7a03 	vldr	s14, [r7, #12]
 800bcd6:	edd7 7a01 	vldr	s15, [r7, #4]
 800bcda:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bcde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bce2:	dd01      	ble.n	800bce8 <limit+0x28>
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	e00b      	b.n	800bd00 <limit+0x40>
 800bce8:	ed97 7a03 	vldr	s14, [r7, #12]
 800bcec:	edd7 7a02 	vldr	s15, [r7, #8]
 800bcf0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bcf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcf8:	d501      	bpl.n	800bcfe <limit+0x3e>
 800bcfa:	68bb      	ldr	r3, [r7, #8]
 800bcfc:	e000      	b.n	800bd00 <limit+0x40>
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	60fb      	str	r3, [r7, #12]
	return x;
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	ee07 3a90 	vmov	s15, r3
}
 800bd08:	eeb0 0a67 	vmov.f32	s0, s15
 800bd0c:	3714      	adds	r7, #20
 800bd0e:	46bd      	mov	sp, r7
 800bd10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd14:	4770      	bx	lr
	...

0800bd18 <PID_Init>:
		return in;
	}
}

//	初始化PID结构体
void PID_Init(void) {
 800bd18:	b480      	push	{r7}
 800bd1a:	af00      	add	r7, sp, #0
	//======================X=====================//   20   60
	XPID.P = 20;    //0.57    0  0.1
 800bd1c:	4b69      	ldr	r3, [pc, #420]	@ (800bec4 <PID_Init+0x1ac>)
 800bd1e:	4a6a      	ldr	r2, [pc, #424]	@ (800bec8 <PID_Init+0x1b0>)
 800bd20:	601a      	str	r2, [r3, #0]
	XPID.I = 0;
 800bd22:	4b68      	ldr	r3, [pc, #416]	@ (800bec4 <PID_Init+0x1ac>)
 800bd24:	f04f 0200 	mov.w	r2, #0
 800bd28:	609a      	str	r2, [r3, #8]
	XPID.D = 60;
 800bd2a:	4b66      	ldr	r3, [pc, #408]	@ (800bec4 <PID_Init+0x1ac>)
 800bd2c:	4a67      	ldr	r2, [pc, #412]	@ (800becc <PID_Init+0x1b4>)
 800bd2e:	615a      	str	r2, [r3, #20]

	XPID.I_LIMIT = 100.0;
 800bd30:	4b64      	ldr	r3, [pc, #400]	@ (800bec4 <PID_Init+0x1ac>)
 800bd32:	4a67      	ldr	r2, [pc, #412]	@ (800bed0 <PID_Init+0x1b8>)
 800bd34:	611a      	str	r2, [r3, #16]
	XPID.OUT_LIMIT = 100.0;
 800bd36:	4b63      	ldr	r3, [pc, #396]	@ (800bec4 <PID_Init+0x1ac>)
 800bd38:	4a65      	ldr	r2, [pc, #404]	@ (800bed0 <PID_Init+0x1b8>)
 800bd3a:	621a      	str	r2, [r3, #32]

	XPID.P_OUT = 0.0;
 800bd3c:	4b61      	ldr	r3, [pc, #388]	@ (800bec4 <PID_Init+0x1ac>)
 800bd3e:	f04f 0200 	mov.w	r2, #0
 800bd42:	605a      	str	r2, [r3, #4]
	XPID.I_OUT = 0.0;
 800bd44:	4b5f      	ldr	r3, [pc, #380]	@ (800bec4 <PID_Init+0x1ac>)
 800bd46:	f04f 0200 	mov.w	r2, #0
 800bd4a:	60da      	str	r2, [r3, #12]
	XPID.D_OUT = 0.0;
 800bd4c:	4b5d      	ldr	r3, [pc, #372]	@ (800bec4 <PID_Init+0x1ac>)
 800bd4e:	f04f 0200 	mov.w	r2, #0
 800bd52:	619a      	str	r2, [r3, #24]

	XPID.OUT = 0.0;
 800bd54:	4b5b      	ldr	r3, [pc, #364]	@ (800bec4 <PID_Init+0x1ac>)
 800bd56:	f04f 0200 	mov.w	r2, #0
 800bd5a:	61da      	str	r2, [r3, #28]

	XPID.err = 0.0;
 800bd5c:	4b59      	ldr	r3, [pc, #356]	@ (800bec4 <PID_Init+0x1ac>)
 800bd5e:	2200      	movs	r2, #0
 800bd60:	849a      	strh	r2, [r3, #36]	@ 0x24
	XPID.err_err = 0.0;
 800bd62:	4b58      	ldr	r3, [pc, #352]	@ (800bec4 <PID_Init+0x1ac>)
 800bd64:	2200      	movs	r2, #0
 800bd66:	84da      	strh	r2, [r3, #38]	@ 0x26
	XPID.err_old = 0.0;
 800bd68:	4b56      	ldr	r3, [pc, #344]	@ (800bec4 <PID_Init+0x1ac>)
 800bd6a:	2200      	movs	r2, #0
 800bd6c:	851a      	strh	r2, [r3, #40]	@ 0x28

	//========= =============Y=====================//
	YPID.P = 20;    //0.89                     //0.8 0 0.01
 800bd6e:	4b59      	ldr	r3, [pc, #356]	@ (800bed4 <PID_Init+0x1bc>)
 800bd70:	4a55      	ldr	r2, [pc, #340]	@ (800bec8 <PID_Init+0x1b0>)
 800bd72:	601a      	str	r2, [r3, #0]
	YPID.I = 0;
 800bd74:	4b57      	ldr	r3, [pc, #348]	@ (800bed4 <PID_Init+0x1bc>)
 800bd76:	f04f 0200 	mov.w	r2, #0
 800bd7a:	609a      	str	r2, [r3, #8]
	YPID.D = 60;    //60
 800bd7c:	4b55      	ldr	r3, [pc, #340]	@ (800bed4 <PID_Init+0x1bc>)
 800bd7e:	4a53      	ldr	r2, [pc, #332]	@ (800becc <PID_Init+0x1b4>)
 800bd80:	615a      	str	r2, [r3, #20]
	YPID.I_LIMIT = 100.0;
 800bd82:	4b54      	ldr	r3, [pc, #336]	@ (800bed4 <PID_Init+0x1bc>)
 800bd84:	4a52      	ldr	r2, [pc, #328]	@ (800bed0 <PID_Init+0x1b8>)
 800bd86:	611a      	str	r2, [r3, #16]
	YPID.OUT_LIMIT = 100.0;
 800bd88:	4b52      	ldr	r3, [pc, #328]	@ (800bed4 <PID_Init+0x1bc>)
 800bd8a:	4a51      	ldr	r2, [pc, #324]	@ (800bed0 <PID_Init+0x1b8>)
 800bd8c:	621a      	str	r2, [r3, #32]

	YPID.P_OUT = 0.0;
 800bd8e:	4b51      	ldr	r3, [pc, #324]	@ (800bed4 <PID_Init+0x1bc>)
 800bd90:	f04f 0200 	mov.w	r2, #0
 800bd94:	605a      	str	r2, [r3, #4]
	YPID.I_OUT = 0.0;
 800bd96:	4b4f      	ldr	r3, [pc, #316]	@ (800bed4 <PID_Init+0x1bc>)
 800bd98:	f04f 0200 	mov.w	r2, #0
 800bd9c:	60da      	str	r2, [r3, #12]
	YPID.D_OUT = 0.0;
 800bd9e:	4b4d      	ldr	r3, [pc, #308]	@ (800bed4 <PID_Init+0x1bc>)
 800bda0:	f04f 0200 	mov.w	r2, #0
 800bda4:	619a      	str	r2, [r3, #24]

	YPID.OUT = 0.0;
 800bda6:	4b4b      	ldr	r3, [pc, #300]	@ (800bed4 <PID_Init+0x1bc>)
 800bda8:	f04f 0200 	mov.w	r2, #0
 800bdac:	61da      	str	r2, [r3, #28]

	YPID.err = 0.0;
 800bdae:	4b49      	ldr	r3, [pc, #292]	@ (800bed4 <PID_Init+0x1bc>)
 800bdb0:	2200      	movs	r2, #0
 800bdb2:	849a      	strh	r2, [r3, #36]	@ 0x24
	YPID.err_err = 0.0;
 800bdb4:	4b47      	ldr	r3, [pc, #284]	@ (800bed4 <PID_Init+0x1bc>)
 800bdb6:	2200      	movs	r2, #0
 800bdb8:	84da      	strh	r2, [r3, #38]	@ 0x26
	YPID.err_old = 0.0;
 800bdba:	4b46      	ldr	r3, [pc, #280]	@ (800bed4 <PID_Init+0x1bc>)
 800bdbc:	2200      	movs	r2, #0
 800bdbe:	851a      	strh	r2, [r3, #40]	@ 0x28

	//======================A=====================//
	APID.P = 0.9;
 800bdc0:	4b45      	ldr	r3, [pc, #276]	@ (800bed8 <PID_Init+0x1c0>)
 800bdc2:	4a46      	ldr	r2, [pc, #280]	@ (800bedc <PID_Init+0x1c4>)
 800bdc4:	601a      	str	r2, [r3, #0]
	APID.I = 0.0;
 800bdc6:	4b44      	ldr	r3, [pc, #272]	@ (800bed8 <PID_Init+0x1c0>)
 800bdc8:	f04f 0200 	mov.w	r2, #0
 800bdcc:	609a      	str	r2, [r3, #8]
	APID.D = 0.0;
 800bdce:	4b42      	ldr	r3, [pc, #264]	@ (800bed8 <PID_Init+0x1c0>)
 800bdd0:	f04f 0200 	mov.w	r2, #0
 800bdd4:	615a      	str	r2, [r3, #20]

	APID.I_LIMIT = 1000.0;
 800bdd6:	4b40      	ldr	r3, [pc, #256]	@ (800bed8 <PID_Init+0x1c0>)
 800bdd8:	4a41      	ldr	r2, [pc, #260]	@ (800bee0 <PID_Init+0x1c8>)
 800bdda:	611a      	str	r2, [r3, #16]
	APID.OUT_LIMIT = 2350.0;
 800bddc:	4b3e      	ldr	r3, [pc, #248]	@ (800bed8 <PID_Init+0x1c0>)
 800bdde:	4a41      	ldr	r2, [pc, #260]	@ (800bee4 <PID_Init+0x1cc>)
 800bde0:	621a      	str	r2, [r3, #32]

	APID.P_OUT = 0.0;
 800bde2:	4b3d      	ldr	r3, [pc, #244]	@ (800bed8 <PID_Init+0x1c0>)
 800bde4:	f04f 0200 	mov.w	r2, #0
 800bde8:	605a      	str	r2, [r3, #4]
	APID.I_OUT = 0.0;
 800bdea:	4b3b      	ldr	r3, [pc, #236]	@ (800bed8 <PID_Init+0x1c0>)
 800bdec:	f04f 0200 	mov.w	r2, #0
 800bdf0:	60da      	str	r2, [r3, #12]
	APID.D_OUT = 0.0;
 800bdf2:	4b39      	ldr	r3, [pc, #228]	@ (800bed8 <PID_Init+0x1c0>)
 800bdf4:	f04f 0200 	mov.w	r2, #0
 800bdf8:	619a      	str	r2, [r3, #24]

	APID.OUT = 0.0;
 800bdfa:	4b37      	ldr	r3, [pc, #220]	@ (800bed8 <PID_Init+0x1c0>)
 800bdfc:	f04f 0200 	mov.w	r2, #0
 800be00:	61da      	str	r2, [r3, #28]

	APID.err = 0.0;
 800be02:	4b35      	ldr	r3, [pc, #212]	@ (800bed8 <PID_Init+0x1c0>)
 800be04:	2200      	movs	r2, #0
 800be06:	849a      	strh	r2, [r3, #36]	@ 0x24
	APID.err_err = 0.0;
 800be08:	4b33      	ldr	r3, [pc, #204]	@ (800bed8 <PID_Init+0x1c0>)
 800be0a:	2200      	movs	r2, #0
 800be0c:	84da      	strh	r2, [r3, #38]	@ 0x26
	APID.err_old = 0.0;
 800be0e:	4b32      	ldr	r3, [pc, #200]	@ (800bed8 <PID_Init+0x1c0>)
 800be10:	2200      	movs	r2, #0
 800be12:	851a      	strh	r2, [r3, #40]	@ 0x28
	//======================TX=====================//
	TXPID.P = 1;
 800be14:	4b34      	ldr	r3, [pc, #208]	@ (800bee8 <PID_Init+0x1d0>)
 800be16:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800be1a:	601a      	str	r2, [r3, #0]
	TXPID.I = 0;
 800be1c:	4b32      	ldr	r3, [pc, #200]	@ (800bee8 <PID_Init+0x1d0>)
 800be1e:	f04f 0200 	mov.w	r2, #0
 800be22:	609a      	str	r2, [r3, #8]
	TXPID.D = 0.3;
 800be24:	4b30      	ldr	r3, [pc, #192]	@ (800bee8 <PID_Init+0x1d0>)
 800be26:	4a31      	ldr	r2, [pc, #196]	@ (800beec <PID_Init+0x1d4>)
 800be28:	615a      	str	r2, [r3, #20]

	TXPID.I_LIMIT = 100.0;
 800be2a:	4b2f      	ldr	r3, [pc, #188]	@ (800bee8 <PID_Init+0x1d0>)
 800be2c:	4a28      	ldr	r2, [pc, #160]	@ (800bed0 <PID_Init+0x1b8>)
 800be2e:	611a      	str	r2, [r3, #16]
	TXPID.OUT_LIMIT = 300.0;
 800be30:	4b2d      	ldr	r3, [pc, #180]	@ (800bee8 <PID_Init+0x1d0>)
 800be32:	4a2f      	ldr	r2, [pc, #188]	@ (800bef0 <PID_Init+0x1d8>)
 800be34:	621a      	str	r2, [r3, #32]

	TXPID.P_OUT = 0.0;
 800be36:	4b2c      	ldr	r3, [pc, #176]	@ (800bee8 <PID_Init+0x1d0>)
 800be38:	f04f 0200 	mov.w	r2, #0
 800be3c:	605a      	str	r2, [r3, #4]
	TXPID.I_OUT = 0.0;
 800be3e:	4b2a      	ldr	r3, [pc, #168]	@ (800bee8 <PID_Init+0x1d0>)
 800be40:	f04f 0200 	mov.w	r2, #0
 800be44:	60da      	str	r2, [r3, #12]
	TXPID.D_OUT = 0.0;
 800be46:	4b28      	ldr	r3, [pc, #160]	@ (800bee8 <PID_Init+0x1d0>)
 800be48:	f04f 0200 	mov.w	r2, #0
 800be4c:	619a      	str	r2, [r3, #24]

	TXPID.OUT = 0.0;
 800be4e:	4b26      	ldr	r3, [pc, #152]	@ (800bee8 <PID_Init+0x1d0>)
 800be50:	f04f 0200 	mov.w	r2, #0
 800be54:	61da      	str	r2, [r3, #28]

	TXPID.err = 0.0;
 800be56:	4b24      	ldr	r3, [pc, #144]	@ (800bee8 <PID_Init+0x1d0>)
 800be58:	2200      	movs	r2, #0
 800be5a:	849a      	strh	r2, [r3, #36]	@ 0x24
	TXPID.err_err = 0.0;
 800be5c:	4b22      	ldr	r3, [pc, #136]	@ (800bee8 <PID_Init+0x1d0>)
 800be5e:	2200      	movs	r2, #0
 800be60:	84da      	strh	r2, [r3, #38]	@ 0x26
	TXPID.err_old = 0.0;
 800be62:	4b21      	ldr	r3, [pc, #132]	@ (800bee8 <PID_Init+0x1d0>)
 800be64:	2200      	movs	r2, #0
 800be66:	851a      	strh	r2, [r3, #40]	@ 0x28

	//======================TY=====================//
	TYPID.P = -1;
 800be68:	4b22      	ldr	r3, [pc, #136]	@ (800bef4 <PID_Init+0x1dc>)
 800be6a:	4a23      	ldr	r2, [pc, #140]	@ (800bef8 <PID_Init+0x1e0>)
 800be6c:	601a      	str	r2, [r3, #0]
	TYPID.I = -0;      //0.9  0.01   0.3
 800be6e:	4b21      	ldr	r3, [pc, #132]	@ (800bef4 <PID_Init+0x1dc>)
 800be70:	f04f 0200 	mov.w	r2, #0
 800be74:	609a      	str	r2, [r3, #8]
	//0.9 0 0.2
	TYPID.D = -0.3;
 800be76:	4b1f      	ldr	r3, [pc, #124]	@ (800bef4 <PID_Init+0x1dc>)
 800be78:	4a20      	ldr	r2, [pc, #128]	@ (800befc <PID_Init+0x1e4>)
 800be7a:	615a      	str	r2, [r3, #20]

	TYPID.I_LIMIT = 100.0;
 800be7c:	4b1d      	ldr	r3, [pc, #116]	@ (800bef4 <PID_Init+0x1dc>)
 800be7e:	4a14      	ldr	r2, [pc, #80]	@ (800bed0 <PID_Init+0x1b8>)
 800be80:	611a      	str	r2, [r3, #16]
	TYPID.OUT_LIMIT = 300.0;
 800be82:	4b1c      	ldr	r3, [pc, #112]	@ (800bef4 <PID_Init+0x1dc>)
 800be84:	4a1a      	ldr	r2, [pc, #104]	@ (800bef0 <PID_Init+0x1d8>)
 800be86:	621a      	str	r2, [r3, #32]

	TYPID.P_OUT = 0.0;
 800be88:	4b1a      	ldr	r3, [pc, #104]	@ (800bef4 <PID_Init+0x1dc>)
 800be8a:	f04f 0200 	mov.w	r2, #0
 800be8e:	605a      	str	r2, [r3, #4]
	TYPID.I_OUT = 0.0;
 800be90:	4b18      	ldr	r3, [pc, #96]	@ (800bef4 <PID_Init+0x1dc>)
 800be92:	f04f 0200 	mov.w	r2, #0
 800be96:	60da      	str	r2, [r3, #12]
	TYPID.D_OUT = 0.0;
 800be98:	4b16      	ldr	r3, [pc, #88]	@ (800bef4 <PID_Init+0x1dc>)
 800be9a:	f04f 0200 	mov.w	r2, #0
 800be9e:	619a      	str	r2, [r3, #24]

	TYPID.OUT = 0.0;
 800bea0:	4b14      	ldr	r3, [pc, #80]	@ (800bef4 <PID_Init+0x1dc>)
 800bea2:	f04f 0200 	mov.w	r2, #0
 800bea6:	61da      	str	r2, [r3, #28]

	TYPID.err = 0.0;
 800bea8:	4b12      	ldr	r3, [pc, #72]	@ (800bef4 <PID_Init+0x1dc>)
 800beaa:	2200      	movs	r2, #0
 800beac:	849a      	strh	r2, [r3, #36]	@ 0x24
	TYPID.err_err = 0.0;
 800beae:	4b11      	ldr	r3, [pc, #68]	@ (800bef4 <PID_Init+0x1dc>)
 800beb0:	2200      	movs	r2, #0
 800beb2:	84da      	strh	r2, [r3, #38]	@ 0x26
	TYPID.err_old = 0.0;
 800beb4:	4b0f      	ldr	r3, [pc, #60]	@ (800bef4 <PID_Init+0x1dc>)
 800beb6:	2200      	movs	r2, #0
 800beb8:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 800beba:	bf00      	nop
 800bebc:	46bd      	mov	sp, r7
 800bebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec2:	4770      	bx	lr
 800bec4:	24000b44 	.word	0x24000b44
 800bec8:	41a00000 	.word	0x41a00000
 800becc:	42700000 	.word	0x42700000
 800bed0:	42c80000 	.word	0x42c80000
 800bed4:	24000b70 	.word	0x24000b70
 800bed8:	24000b9c 	.word	0x24000b9c
 800bedc:	3f666666 	.word	0x3f666666
 800bee0:	447a0000 	.word	0x447a0000
 800bee4:	4512e000 	.word	0x4512e000
 800bee8:	24000bc8 	.word	0x24000bc8
 800beec:	3e99999a 	.word	0x3e99999a
 800bef0:	43960000 	.word	0x43960000
 800bef4:	24000bf4 	.word	0x24000bf4
 800bef8:	bf800000 	.word	0xbf800000
 800befc:	be99999a 	.word	0xbe99999a

0800bf00 <Tx_X_Ctrl>:
	PID->err_old = PID->err;

	return PID->OUT;
}
/* TX的X轴调整 */
short Tx_X_Ctrl(_PID *PID, float goal) {
 800bf00:	b580      	push	{r7, lr}
 800bf02:	b082      	sub	sp, #8
 800bf04:	af00      	add	r7, sp, #0
 800bf06:	6078      	str	r0, [r7, #4]
 800bf08:	ed87 0a00 	vstr	s0, [r7]
	PID->err = Tx_NOW - goal;
 800bf0c:	4b4e      	ldr	r3, [pc, #312]	@ (800c048 <Tx_X_Ctrl+0x148>)
 800bf0e:	ed93 7a00 	vldr	s14, [r3]
 800bf12:	edd7 7a00 	vldr	s15, [r7]
 800bf16:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bf1a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bf1e:	ee17 3a90 	vmov	r3, s15
 800bf22:	b21a      	sxth	r2, r3
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	849a      	strh	r2, [r3, #36]	@ 0x24

	PID->err_err = PID->err - PID->err_old;
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800bf2e:	b29a      	uxth	r2, r3
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	@ 0x28
 800bf36:	b29b      	uxth	r3, r3
 800bf38:	1ad3      	subs	r3, r2, r3
 800bf3a:	b29b      	uxth	r3, r3
 800bf3c:	b21a      	sxth	r2, r3
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	84da      	strh	r2, [r3, #38]	@ 0x26

	PID->P_OUT = PID->P * PID->err;
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	ed93 7a00 	vldr	s14, [r3]
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800bf4e:	ee07 3a90 	vmov	s15, r3
 800bf52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bf56:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	edc3 7a01 	vstr	s15, [r3, #4]
	PID->I_OUT += PID->I * PID->err;
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	ed93 7a03 	vldr	s14, [r3, #12]
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	edd3 6a02 	vldr	s13, [r3, #8]
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800bf72:	ee07 3a90 	vmov	s15, r3
 800bf76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bf7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bf7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	edc3 7a03 	vstr	s15, [r3, #12]
	PID->D_OUT = PID->D * PID->err_err;
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	ed93 7a05 	vldr	s14, [r3, #20]
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 800bf94:	ee07 3a90 	vmov	s15, r3
 800bf98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bf9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	edc3 7a06 	vstr	s15, [r3, #24]

	PID->I_OUT = limit(PID->I_OUT, -PID->I_LIMIT, PID->I_LIMIT);
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	ed93 7a03 	vldr	s14, [r3, #12]
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	edd3 7a04 	vldr	s15, [r3, #16]
 800bfb2:	eef1 7a67 	vneg.f32	s15, s15
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	edd3 6a04 	vldr	s13, [r3, #16]
 800bfbc:	eeb0 1a66 	vmov.f32	s2, s13
 800bfc0:	eef0 0a67 	vmov.f32	s1, s15
 800bfc4:	eeb0 0a47 	vmov.f32	s0, s14
 800bfc8:	f7ff fe7a 	bl	800bcc0 <limit>
 800bfcc:	eef0 7a40 	vmov.f32	s15, s0
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	edc3 7a03 	vstr	s15, [r3, #12]

	PID->OUT = PID->P_OUT + PID->I_OUT + PID->D_OUT;
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	ed93 7a01 	vldr	s14, [r3, #4]
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	edd3 7a03 	vldr	s15, [r3, #12]
 800bfe2:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	edd3 7a06 	vldr	s15, [r3, #24]
 800bfec:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	edc3 7a07 	vstr	s15, [r3, #28]

	PID->OUT = limit(PID->OUT, -PID->OUT_LIMIT, PID->OUT_LIMIT);
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	ed93 7a07 	vldr	s14, [r3, #28]
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	edd3 7a08 	vldr	s15, [r3, #32]
 800c002:	eef1 7a67 	vneg.f32	s15, s15
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	edd3 6a08 	vldr	s13, [r3, #32]
 800c00c:	eeb0 1a66 	vmov.f32	s2, s13
 800c010:	eef0 0a67 	vmov.f32	s1, s15
 800c014:	eeb0 0a47 	vmov.f32	s0, s14
 800c018:	f7ff fe52 	bl	800bcc0 <limit>
 800c01c:	eef0 7a40 	vmov.f32	s15, s0
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	edc3 7a07 	vstr	s15, [r3, #28]

	PID->err_old = PID->err;
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	f9b3 2024 	ldrsh.w	r2, [r3, #36]	@ 0x24
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	851a      	strh	r2, [r3, #40]	@ 0x28

	return PID->OUT;
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	edd3 7a07 	vldr	s15, [r3, #28]
 800c036:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c03a:	ee17 3a90 	vmov	r3, s15
 800c03e:	b21b      	sxth	r3, r3
}
 800c040:	4618      	mov	r0, r3
 800c042:	3708      	adds	r7, #8
 800c044:	46bd      	mov	sp, r7
 800c046:	bd80      	pop	{r7, pc}
 800c048:	24000478 	.word	0x24000478

0800c04c <Tx_Y_Ctrl>:

/* TX的Y轴调整 */
short Tx_Y_Ctrl(_PID *PID, float goal) {
 800c04c:	b580      	push	{r7, lr}
 800c04e:	b082      	sub	sp, #8
 800c050:	af00      	add	r7, sp, #0
 800c052:	6078      	str	r0, [r7, #4]
 800c054:	ed87 0a00 	vstr	s0, [r7]
	PID->err = Ty_NOW - goal;
 800c058:	4b4e      	ldr	r3, [pc, #312]	@ (800c194 <Tx_Y_Ctrl+0x148>)
 800c05a:	ed93 7a00 	vldr	s14, [r3]
 800c05e:	edd7 7a00 	vldr	s15, [r7]
 800c062:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c066:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c06a:	ee17 3a90 	vmov	r3, s15
 800c06e:	b21a      	sxth	r2, r3
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	849a      	strh	r2, [r3, #36]	@ 0x24

	PID->err_err = PID->err - PID->err_old;
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800c07a:	b29a      	uxth	r2, r3
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	@ 0x28
 800c082:	b29b      	uxth	r3, r3
 800c084:	1ad3      	subs	r3, r2, r3
 800c086:	b29b      	uxth	r3, r3
 800c088:	b21a      	sxth	r2, r3
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	84da      	strh	r2, [r3, #38]	@ 0x26

	PID->P_OUT = PID->P * PID->err;
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	ed93 7a00 	vldr	s14, [r3]
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800c09a:	ee07 3a90 	vmov	s15, r3
 800c09e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c0a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	edc3 7a01 	vstr	s15, [r3, #4]
	PID->I_OUT += PID->I * PID->err;
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	ed93 7a03 	vldr	s14, [r3, #12]
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	edd3 6a02 	vldr	s13, [r3, #8]
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800c0be:	ee07 3a90 	vmov	s15, r3
 800c0c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c0c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c0ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	edc3 7a03 	vstr	s15, [r3, #12]
	PID->D_OUT = PID->D * PID->err_err;
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	ed93 7a05 	vldr	s14, [r3, #20]
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 800c0e0:	ee07 3a90 	vmov	s15, r3
 800c0e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c0e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	edc3 7a06 	vstr	s15, [r3, #24]

	PID->I_OUT = limit(PID->I_OUT, -PID->I_LIMIT, PID->I_LIMIT);
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	ed93 7a03 	vldr	s14, [r3, #12]
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	edd3 7a04 	vldr	s15, [r3, #16]
 800c0fe:	eef1 7a67 	vneg.f32	s15, s15
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	edd3 6a04 	vldr	s13, [r3, #16]
 800c108:	eeb0 1a66 	vmov.f32	s2, s13
 800c10c:	eef0 0a67 	vmov.f32	s1, s15
 800c110:	eeb0 0a47 	vmov.f32	s0, s14
 800c114:	f7ff fdd4 	bl	800bcc0 <limit>
 800c118:	eef0 7a40 	vmov.f32	s15, s0
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	edc3 7a03 	vstr	s15, [r3, #12]

	PID->OUT = PID->P_OUT + PID->I_OUT + PID->D_OUT;
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	ed93 7a01 	vldr	s14, [r3, #4]
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	edd3 7a03 	vldr	s15, [r3, #12]
 800c12e:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	edd3 7a06 	vldr	s15, [r3, #24]
 800c138:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	edc3 7a07 	vstr	s15, [r3, #28]

	PID->OUT = limit(PID->OUT, -PID->OUT_LIMIT, PID->OUT_LIMIT);
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	ed93 7a07 	vldr	s14, [r3, #28]
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	edd3 7a08 	vldr	s15, [r3, #32]
 800c14e:	eef1 7a67 	vneg.f32	s15, s15
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	edd3 6a08 	vldr	s13, [r3, #32]
 800c158:	eeb0 1a66 	vmov.f32	s2, s13
 800c15c:	eef0 0a67 	vmov.f32	s1, s15
 800c160:	eeb0 0a47 	vmov.f32	s0, s14
 800c164:	f7ff fdac 	bl	800bcc0 <limit>
 800c168:	eef0 7a40 	vmov.f32	s15, s0
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	edc3 7a07 	vstr	s15, [r3, #28]

	PID->err_old = PID->err;
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	f9b3 2024 	ldrsh.w	r2, [r3, #36]	@ 0x24
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	851a      	strh	r2, [r3, #40]	@ 0x28

	return PID->OUT;
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	edd3 7a07 	vldr	s15, [r3, #28]
 800c182:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c186:	ee17 3a90 	vmov	r3, s15
 800c18a:	b21b      	sxth	r3, r3
}
 800c18c:	4618      	mov	r0, r3
 800c18e:	3708      	adds	r7, #8
 800c190:	46bd      	mov	sp, r7
 800c192:	bd80      	pop	{r7, pc}
 800c194:	2400047c 	.word	0x2400047c

0800c198 <GetRxFlag>:
// 接收回调进行检测
bool Call_Flag = false;

int time5_jiancha = 0;

uint8_t GetRxFlag(void) {
 800c198:	b480      	push	{r7}
 800c19a:	af00      	add	r7, sp, #0
	if (RxFlag == 1) {
 800c19c:	4b07      	ldr	r3, [pc, #28]	@ (800c1bc <GetRxFlag+0x24>)
 800c19e:	781b      	ldrb	r3, [r3, #0]
 800c1a0:	2b01      	cmp	r3, #1
 800c1a2:	d104      	bne.n	800c1ae <GetRxFlag+0x16>
		RxFlag = 0;
 800c1a4:	4b05      	ldr	r3, [pc, #20]	@ (800c1bc <GetRxFlag+0x24>)
 800c1a6:	2200      	movs	r2, #0
 800c1a8:	701a      	strb	r2, [r3, #0]
		return 1;
 800c1aa:	2301      	movs	r3, #1
 800c1ac:	e000      	b.n	800c1b0 <GetRxFlag+0x18>
	}
	return 0;
 800c1ae:	2300      	movs	r3, #0
}
 800c1b0:	4618      	mov	r0, r3
 800c1b2:	46bd      	mov	sp, r7
 800c1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b8:	4770      	bx	lr
 800c1ba:	bf00      	nop
 800c1bc:	240002c1 	.word	0x240002c1

0800c1c0 <Move_Line>:
//		;
////	RxFlag = 0;·
//	HAL_Delay(30);
//}

bool Move_Line(u16 speed, u8 acc, u32 length) {
 800c1c0:	b580      	push	{r7, lr}
 800c1c2:	b086      	sub	sp, #24
 800c1c4:	af04      	add	r7, sp, #16
 800c1c6:	4603      	mov	r3, r0
 800c1c8:	603a      	str	r2, [r7, #0]
 800c1ca:	80fb      	strh	r3, [r7, #6]
 800c1cc:	460b      	mov	r3, r1
 800c1ce:	717b      	strb	r3, [r7, #5]
	// 查询当前是否有阻塞操作,有阻塞操作，结束函数并返回false
	if (Choke_Flag == true)
 800c1d0:	4b26      	ldr	r3, [pc, #152]	@ (800c26c <Move_Line+0xac>)
 800c1d2:	781b      	ldrb	r3, [r3, #0]
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d001      	beq.n	800c1dc <Move_Line+0x1c>
		return false;
 800c1d8:	2300      	movs	r3, #0
 800c1da:	e042      	b.n	800c262 <Move_Line+0xa2>
	else
		Choke_Flag = true;
 800c1dc:	4b23      	ldr	r3, [pc, #140]	@ (800c26c <Move_Line+0xac>)
 800c1de:	2201      	movs	r2, #1
 800c1e0:	701a      	strb	r2, [r3, #0]
	// 无阻塞操作，申请阻塞
	Apply_Chock = true;
 800c1e2:	4b23      	ldr	r3, [pc, #140]	@ (800c270 <Move_Line+0xb0>)
 800c1e4:	2201      	movs	r2, #1
 800c1e6:	701a      	strb	r2, [r3, #0]
	// 底盘步进电机移动
	Emm_V5_Pos_Control(1, 0, speed, acc, length, 0, true);
 800c1e8:	7979      	ldrb	r1, [r7, #5]
 800c1ea:	88fa      	ldrh	r2, [r7, #6]
 800c1ec:	2301      	movs	r3, #1
 800c1ee:	9302      	str	r3, [sp, #8]
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	9301      	str	r3, [sp, #4]
 800c1f4:	683b      	ldr	r3, [r7, #0]
 800c1f6:	9300      	str	r3, [sp, #0]
 800c1f8:	460b      	mov	r3, r1
 800c1fa:	2100      	movs	r1, #0
 800c1fc:	2001      	movs	r0, #1
 800c1fe:	f7ff fccf 	bl	800bba0 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(2, 0, speed, acc, length, 0, true);
 800c202:	7979      	ldrb	r1, [r7, #5]
 800c204:	88fa      	ldrh	r2, [r7, #6]
 800c206:	2301      	movs	r3, #1
 800c208:	9302      	str	r3, [sp, #8]
 800c20a:	2300      	movs	r3, #0
 800c20c:	9301      	str	r3, [sp, #4]
 800c20e:	683b      	ldr	r3, [r7, #0]
 800c210:	9300      	str	r3, [sp, #0]
 800c212:	460b      	mov	r3, r1
 800c214:	2100      	movs	r1, #0
 800c216:	2002      	movs	r0, #2
 800c218:	f7ff fcc2 	bl	800bba0 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(3, 0, speed, acc, length, 0, true);
 800c21c:	7979      	ldrb	r1, [r7, #5]
 800c21e:	88fa      	ldrh	r2, [r7, #6]
 800c220:	2301      	movs	r3, #1
 800c222:	9302      	str	r3, [sp, #8]
 800c224:	2300      	movs	r3, #0
 800c226:	9301      	str	r3, [sp, #4]
 800c228:	683b      	ldr	r3, [r7, #0]
 800c22a:	9300      	str	r3, [sp, #0]
 800c22c:	460b      	mov	r3, r1
 800c22e:	2100      	movs	r1, #0
 800c230:	2003      	movs	r0, #3
 800c232:	f7ff fcb5 	bl	800bba0 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(4, 0, speed, acc, length, 0, true);
 800c236:	7979      	ldrb	r1, [r7, #5]
 800c238:	88fa      	ldrh	r2, [r7, #6]
 800c23a:	2301      	movs	r3, #1
 800c23c:	9302      	str	r3, [sp, #8]
 800c23e:	2300      	movs	r3, #0
 800c240:	9301      	str	r3, [sp, #4]
 800c242:	683b      	ldr	r3, [r7, #0]
 800c244:	9300      	str	r3, [sp, #0]
 800c246:	460b      	mov	r3, r1
 800c248:	2100      	movs	r1, #0
 800c24a:	2004      	movs	r0, #4
 800c24c:	f7ff fca8 	bl	800bba0 <Emm_V5_Pos_Control>
	// 触发多机同步开始运动
	Emm_V5_Synchronous_motion();
 800c250:	f7ff fd1c 	bl	800bc8c <Emm_V5_Synchronous_motion>
	// 使能阻塞定时器中断
	HAL_TIM_Base_Start_IT(&htim12);
 800c254:	4807      	ldr	r0, [pc, #28]	@ (800c274 <Move_Line+0xb4>)
 800c256:	f7fb fe3b 	bl	8007ed0 <HAL_TIM_Base_Start_IT>
	Call_Flag = true;
 800c25a:	4b07      	ldr	r3, [pc, #28]	@ (800c278 <Move_Line+0xb8>)
 800c25c:	2201      	movs	r2, #1
 800c25e:	701a      	strb	r2, [r3, #0]
	return true;
 800c260:	2301      	movs	r3, #1
}
 800c262:	4618      	mov	r0, r3
 800c264:	3708      	adds	r7, #8
 800c266:	46bd      	mov	sp, r7
 800c268:	bd80      	pop	{r7, pc}
 800c26a:	bf00      	nop
 800c26c:	24000c28 	.word	0x24000c28
 800c270:	24000c29 	.word	0x24000c29
 800c274:	24000574 	.word	0x24000574
 800c278:	24000c2a 	.word	0x24000c2a

0800c27c <Move_Left>:
bool Move_Left(u16 speed, u8 acc, u32 length) {
 800c27c:	b580      	push	{r7, lr}
 800c27e:	b086      	sub	sp, #24
 800c280:	af04      	add	r7, sp, #16
 800c282:	4603      	mov	r3, r0
 800c284:	603a      	str	r2, [r7, #0]
 800c286:	80fb      	strh	r3, [r7, #6]
 800c288:	460b      	mov	r3, r1
 800c28a:	717b      	strb	r3, [r7, #5]
	// 查询当前是否有阻塞操作,有阻塞操作，结束函数并返回false
	if (Choke_Flag == true)
 800c28c:	4b26      	ldr	r3, [pc, #152]	@ (800c328 <Move_Left+0xac>)
 800c28e:	781b      	ldrb	r3, [r3, #0]
 800c290:	2b00      	cmp	r3, #0
 800c292:	d001      	beq.n	800c298 <Move_Left+0x1c>
		return false;
 800c294:	2300      	movs	r3, #0
 800c296:	e042      	b.n	800c31e <Move_Left+0xa2>
	else
		Choke_Flag = true;
 800c298:	4b23      	ldr	r3, [pc, #140]	@ (800c328 <Move_Left+0xac>)
 800c29a:	2201      	movs	r2, #1
 800c29c:	701a      	strb	r2, [r3, #0]
	// 无阻塞操作，申请阻塞
	Apply_Chock = true;
 800c29e:	4b23      	ldr	r3, [pc, #140]	@ (800c32c <Move_Left+0xb0>)
 800c2a0:	2201      	movs	r2, #1
 800c2a2:	701a      	strb	r2, [r3, #0]
	// 底盘步进电机移动
	Emm_V5_Pos_Control(1, 1, speed, acc, length, 0, true);
 800c2a4:	7979      	ldrb	r1, [r7, #5]
 800c2a6:	88fa      	ldrh	r2, [r7, #6]
 800c2a8:	2301      	movs	r3, #1
 800c2aa:	9302      	str	r3, [sp, #8]
 800c2ac:	2300      	movs	r3, #0
 800c2ae:	9301      	str	r3, [sp, #4]
 800c2b0:	683b      	ldr	r3, [r7, #0]
 800c2b2:	9300      	str	r3, [sp, #0]
 800c2b4:	460b      	mov	r3, r1
 800c2b6:	2101      	movs	r1, #1
 800c2b8:	2001      	movs	r0, #1
 800c2ba:	f7ff fc71 	bl	800bba0 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(2, 0, speed, acc, length, 0, true);
 800c2be:	7979      	ldrb	r1, [r7, #5]
 800c2c0:	88fa      	ldrh	r2, [r7, #6]
 800c2c2:	2301      	movs	r3, #1
 800c2c4:	9302      	str	r3, [sp, #8]
 800c2c6:	2300      	movs	r3, #0
 800c2c8:	9301      	str	r3, [sp, #4]
 800c2ca:	683b      	ldr	r3, [r7, #0]
 800c2cc:	9300      	str	r3, [sp, #0]
 800c2ce:	460b      	mov	r3, r1
 800c2d0:	2100      	movs	r1, #0
 800c2d2:	2002      	movs	r0, #2
 800c2d4:	f7ff fc64 	bl	800bba0 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(3, 1, speed, acc, length, 0, true);
 800c2d8:	7979      	ldrb	r1, [r7, #5]
 800c2da:	88fa      	ldrh	r2, [r7, #6]
 800c2dc:	2301      	movs	r3, #1
 800c2de:	9302      	str	r3, [sp, #8]
 800c2e0:	2300      	movs	r3, #0
 800c2e2:	9301      	str	r3, [sp, #4]
 800c2e4:	683b      	ldr	r3, [r7, #0]
 800c2e6:	9300      	str	r3, [sp, #0]
 800c2e8:	460b      	mov	r3, r1
 800c2ea:	2101      	movs	r1, #1
 800c2ec:	2003      	movs	r0, #3
 800c2ee:	f7ff fc57 	bl	800bba0 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(4, 0, speed, acc, length, 0, true);
 800c2f2:	7979      	ldrb	r1, [r7, #5]
 800c2f4:	88fa      	ldrh	r2, [r7, #6]
 800c2f6:	2301      	movs	r3, #1
 800c2f8:	9302      	str	r3, [sp, #8]
 800c2fa:	2300      	movs	r3, #0
 800c2fc:	9301      	str	r3, [sp, #4]
 800c2fe:	683b      	ldr	r3, [r7, #0]
 800c300:	9300      	str	r3, [sp, #0]
 800c302:	460b      	mov	r3, r1
 800c304:	2100      	movs	r1, #0
 800c306:	2004      	movs	r0, #4
 800c308:	f7ff fc4a 	bl	800bba0 <Emm_V5_Pos_Control>
	// 触发多机同步开始运动
	Emm_V5_Synchronous_motion();
 800c30c:	f7ff fcbe 	bl	800bc8c <Emm_V5_Synchronous_motion>
	// 使能阻塞定时器中断
	HAL_TIM_Base_Start_IT(&htim12);
 800c310:	4807      	ldr	r0, [pc, #28]	@ (800c330 <Move_Left+0xb4>)
 800c312:	f7fb fddd 	bl	8007ed0 <HAL_TIM_Base_Start_IT>
	Call_Flag = true;
 800c316:	4b07      	ldr	r3, [pc, #28]	@ (800c334 <Move_Left+0xb8>)
 800c318:	2201      	movs	r2, #1
 800c31a:	701a      	strb	r2, [r3, #0]
	return true;
 800c31c:	2301      	movs	r3, #1
}
 800c31e:	4618      	mov	r0, r3
 800c320:	3708      	adds	r7, #8
 800c322:	46bd      	mov	sp, r7
 800c324:	bd80      	pop	{r7, pc}
 800c326:	bf00      	nop
 800c328:	24000c28 	.word	0x24000c28
 800c32c:	24000c29 	.word	0x24000c29
 800c330:	24000574 	.word	0x24000574
 800c334:	24000c2a 	.word	0x24000c2a

0800c338 <Move_Back>:

bool Move_Back(u16 speed, u8 acc, u32 length) {
 800c338:	b580      	push	{r7, lr}
 800c33a:	b086      	sub	sp, #24
 800c33c:	af04      	add	r7, sp, #16
 800c33e:	4603      	mov	r3, r0
 800c340:	603a      	str	r2, [r7, #0]
 800c342:	80fb      	strh	r3, [r7, #6]
 800c344:	460b      	mov	r3, r1
 800c346:	717b      	strb	r3, [r7, #5]
	// 查询当前是否有阻塞操作,有阻塞操作，结束函数并返回false
	if (Choke_Flag == true)
 800c348:	4b26      	ldr	r3, [pc, #152]	@ (800c3e4 <Move_Back+0xac>)
 800c34a:	781b      	ldrb	r3, [r3, #0]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d001      	beq.n	800c354 <Move_Back+0x1c>
		return false;
 800c350:	2300      	movs	r3, #0
 800c352:	e042      	b.n	800c3da <Move_Back+0xa2>
	else
		Choke_Flag = true;
 800c354:	4b23      	ldr	r3, [pc, #140]	@ (800c3e4 <Move_Back+0xac>)
 800c356:	2201      	movs	r2, #1
 800c358:	701a      	strb	r2, [r3, #0]
	// 无阻塞操作，申请阻塞
	Apply_Chock = true;
 800c35a:	4b23      	ldr	r3, [pc, #140]	@ (800c3e8 <Move_Back+0xb0>)
 800c35c:	2201      	movs	r2, #1
 800c35e:	701a      	strb	r2, [r3, #0]
	// 底盘步进电机移动
	Emm_V5_Pos_Control(1, 1, speed, acc, length, 0, true);
 800c360:	7979      	ldrb	r1, [r7, #5]
 800c362:	88fa      	ldrh	r2, [r7, #6]
 800c364:	2301      	movs	r3, #1
 800c366:	9302      	str	r3, [sp, #8]
 800c368:	2300      	movs	r3, #0
 800c36a:	9301      	str	r3, [sp, #4]
 800c36c:	683b      	ldr	r3, [r7, #0]
 800c36e:	9300      	str	r3, [sp, #0]
 800c370:	460b      	mov	r3, r1
 800c372:	2101      	movs	r1, #1
 800c374:	2001      	movs	r0, #1
 800c376:	f7ff fc13 	bl	800bba0 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(2, 1, speed, acc, length, 0, true);
 800c37a:	7979      	ldrb	r1, [r7, #5]
 800c37c:	88fa      	ldrh	r2, [r7, #6]
 800c37e:	2301      	movs	r3, #1
 800c380:	9302      	str	r3, [sp, #8]
 800c382:	2300      	movs	r3, #0
 800c384:	9301      	str	r3, [sp, #4]
 800c386:	683b      	ldr	r3, [r7, #0]
 800c388:	9300      	str	r3, [sp, #0]
 800c38a:	460b      	mov	r3, r1
 800c38c:	2101      	movs	r1, #1
 800c38e:	2002      	movs	r0, #2
 800c390:	f7ff fc06 	bl	800bba0 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(3, 1, speed, acc, length, 0, true);
 800c394:	7979      	ldrb	r1, [r7, #5]
 800c396:	88fa      	ldrh	r2, [r7, #6]
 800c398:	2301      	movs	r3, #1
 800c39a:	9302      	str	r3, [sp, #8]
 800c39c:	2300      	movs	r3, #0
 800c39e:	9301      	str	r3, [sp, #4]
 800c3a0:	683b      	ldr	r3, [r7, #0]
 800c3a2:	9300      	str	r3, [sp, #0]
 800c3a4:	460b      	mov	r3, r1
 800c3a6:	2101      	movs	r1, #1
 800c3a8:	2003      	movs	r0, #3
 800c3aa:	f7ff fbf9 	bl	800bba0 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(4, 1, speed, acc, length, 0, true);
 800c3ae:	7979      	ldrb	r1, [r7, #5]
 800c3b0:	88fa      	ldrh	r2, [r7, #6]
 800c3b2:	2301      	movs	r3, #1
 800c3b4:	9302      	str	r3, [sp, #8]
 800c3b6:	2300      	movs	r3, #0
 800c3b8:	9301      	str	r3, [sp, #4]
 800c3ba:	683b      	ldr	r3, [r7, #0]
 800c3bc:	9300      	str	r3, [sp, #0]
 800c3be:	460b      	mov	r3, r1
 800c3c0:	2101      	movs	r1, #1
 800c3c2:	2004      	movs	r0, #4
 800c3c4:	f7ff fbec 	bl	800bba0 <Emm_V5_Pos_Control>
	// 触发多机同步开始运动
	Emm_V5_Synchronous_motion();
 800c3c8:	f7ff fc60 	bl	800bc8c <Emm_V5_Synchronous_motion>
	// 使能阻塞定时器中断
	HAL_TIM_Base_Start_IT(&htim12);
 800c3cc:	4807      	ldr	r0, [pc, #28]	@ (800c3ec <Move_Back+0xb4>)
 800c3ce:	f7fb fd7f 	bl	8007ed0 <HAL_TIM_Base_Start_IT>
	Call_Flag = true;
 800c3d2:	4b07      	ldr	r3, [pc, #28]	@ (800c3f0 <Move_Back+0xb8>)
 800c3d4:	2201      	movs	r2, #1
 800c3d6:	701a      	strb	r2, [r3, #0]
	return true;
 800c3d8:	2301      	movs	r3, #1
}
 800c3da:	4618      	mov	r0, r3
 800c3dc:	3708      	adds	r7, #8
 800c3de:	46bd      	mov	sp, r7
 800c3e0:	bd80      	pop	{r7, pc}
 800c3e2:	bf00      	nop
 800c3e4:	24000c28 	.word	0x24000c28
 800c3e8:	24000c29 	.word	0x24000c29
 800c3ec:	24000574 	.word	0x24000574
 800c3f0:	24000c2a 	.word	0x24000c2a

0800c3f4 <Move_fanxuzhuan>:

bool Move_fanxuzhuan(u16 speed, u8 acc, u32 length) {
 800c3f4:	b580      	push	{r7, lr}
 800c3f6:	b086      	sub	sp, #24
 800c3f8:	af04      	add	r7, sp, #16
 800c3fa:	4603      	mov	r3, r0
 800c3fc:	603a      	str	r2, [r7, #0]
 800c3fe:	80fb      	strh	r3, [r7, #6]
 800c400:	460b      	mov	r3, r1
 800c402:	717b      	strb	r3, [r7, #5]
	// 查询当前是否有阻塞操作,有阻塞操作，结束函数并返回false
	if (Choke_Flag == true)
 800c404:	4b26      	ldr	r3, [pc, #152]	@ (800c4a0 <Move_fanxuzhuan+0xac>)
 800c406:	781b      	ldrb	r3, [r3, #0]
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d001      	beq.n	800c410 <Move_fanxuzhuan+0x1c>
		return false;
 800c40c:	2300      	movs	r3, #0
 800c40e:	e042      	b.n	800c496 <Move_fanxuzhuan+0xa2>
	else
		Choke_Flag = true;
 800c410:	4b23      	ldr	r3, [pc, #140]	@ (800c4a0 <Move_fanxuzhuan+0xac>)
 800c412:	2201      	movs	r2, #1
 800c414:	701a      	strb	r2, [r3, #0]
	// 无阻塞操作，申请阻塞
	Apply_Chock = true;
 800c416:	4b23      	ldr	r3, [pc, #140]	@ (800c4a4 <Move_fanxuzhuan+0xb0>)
 800c418:	2201      	movs	r2, #1
 800c41a:	701a      	strb	r2, [r3, #0]
	// 底盘步进电机移动
	Emm_V5_Pos_Control(1, 1, speed, acc, length, 0, true);
 800c41c:	7979      	ldrb	r1, [r7, #5]
 800c41e:	88fa      	ldrh	r2, [r7, #6]
 800c420:	2301      	movs	r3, #1
 800c422:	9302      	str	r3, [sp, #8]
 800c424:	2300      	movs	r3, #0
 800c426:	9301      	str	r3, [sp, #4]
 800c428:	683b      	ldr	r3, [r7, #0]
 800c42a:	9300      	str	r3, [sp, #0]
 800c42c:	460b      	mov	r3, r1
 800c42e:	2101      	movs	r1, #1
 800c430:	2001      	movs	r0, #1
 800c432:	f7ff fbb5 	bl	800bba0 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(2, 0, speed, acc, length, 0, true);
 800c436:	7979      	ldrb	r1, [r7, #5]
 800c438:	88fa      	ldrh	r2, [r7, #6]
 800c43a:	2301      	movs	r3, #1
 800c43c:	9302      	str	r3, [sp, #8]
 800c43e:	2300      	movs	r3, #0
 800c440:	9301      	str	r3, [sp, #4]
 800c442:	683b      	ldr	r3, [r7, #0]
 800c444:	9300      	str	r3, [sp, #0]
 800c446:	460b      	mov	r3, r1
 800c448:	2100      	movs	r1, #0
 800c44a:	2002      	movs	r0, #2
 800c44c:	f7ff fba8 	bl	800bba0 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(3, 0, speed, acc, length, 0, true);
 800c450:	7979      	ldrb	r1, [r7, #5]
 800c452:	88fa      	ldrh	r2, [r7, #6]
 800c454:	2301      	movs	r3, #1
 800c456:	9302      	str	r3, [sp, #8]
 800c458:	2300      	movs	r3, #0
 800c45a:	9301      	str	r3, [sp, #4]
 800c45c:	683b      	ldr	r3, [r7, #0]
 800c45e:	9300      	str	r3, [sp, #0]
 800c460:	460b      	mov	r3, r1
 800c462:	2100      	movs	r1, #0
 800c464:	2003      	movs	r0, #3
 800c466:	f7ff fb9b 	bl	800bba0 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(4, 1, speed, acc, length, 0, true);
 800c46a:	7979      	ldrb	r1, [r7, #5]
 800c46c:	88fa      	ldrh	r2, [r7, #6]
 800c46e:	2301      	movs	r3, #1
 800c470:	9302      	str	r3, [sp, #8]
 800c472:	2300      	movs	r3, #0
 800c474:	9301      	str	r3, [sp, #4]
 800c476:	683b      	ldr	r3, [r7, #0]
 800c478:	9300      	str	r3, [sp, #0]
 800c47a:	460b      	mov	r3, r1
 800c47c:	2101      	movs	r1, #1
 800c47e:	2004      	movs	r0, #4
 800c480:	f7ff fb8e 	bl	800bba0 <Emm_V5_Pos_Control>
	// 触发多机同步开始运动
	Emm_V5_Synchronous_motion();
 800c484:	f7ff fc02 	bl	800bc8c <Emm_V5_Synchronous_motion>
	// 使能阻塞定时器中断
	HAL_TIM_Base_Start_IT(&htim12);
 800c488:	4807      	ldr	r0, [pc, #28]	@ (800c4a8 <Move_fanxuzhuan+0xb4>)
 800c48a:	f7fb fd21 	bl	8007ed0 <HAL_TIM_Base_Start_IT>
	Call_Flag = true;
 800c48e:	4b07      	ldr	r3, [pc, #28]	@ (800c4ac <Move_fanxuzhuan+0xb8>)
 800c490:	2201      	movs	r2, #1
 800c492:	701a      	strb	r2, [r3, #0]
	return true;
 800c494:	2301      	movs	r3, #1
}
 800c496:	4618      	mov	r0, r3
 800c498:	3708      	adds	r7, #8
 800c49a:	46bd      	mov	sp, r7
 800c49c:	bd80      	pop	{r7, pc}
 800c49e:	bf00      	nop
 800c4a0:	24000c28 	.word	0x24000c28
 800c4a4:	24000c29 	.word	0x24000c29
 800c4a8:	24000574 	.word	0x24000574
 800c4ac:	24000c2a 	.word	0x24000c2a

0800c4b0 <Move_Right>:
// 		;
// //	RxFlag = 0;
// 	HAL_Delay(30);
// }

bool Move_Right(u16 speed, u8 acc, u32 length) {
 800c4b0:	b580      	push	{r7, lr}
 800c4b2:	b086      	sub	sp, #24
 800c4b4:	af04      	add	r7, sp, #16
 800c4b6:	4603      	mov	r3, r0
 800c4b8:	603a      	str	r2, [r7, #0]
 800c4ba:	80fb      	strh	r3, [r7, #6]
 800c4bc:	460b      	mov	r3, r1
 800c4be:	717b      	strb	r3, [r7, #5]
	// 查询当前是否有阻塞操作,有阻塞操作，结束函数并返回false
	if (Choke_Flag == true)
 800c4c0:	4b26      	ldr	r3, [pc, #152]	@ (800c55c <Move_Right+0xac>)
 800c4c2:	781b      	ldrb	r3, [r3, #0]
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d001      	beq.n	800c4cc <Move_Right+0x1c>
		return false;
 800c4c8:	2300      	movs	r3, #0
 800c4ca:	e042      	b.n	800c552 <Move_Right+0xa2>
	else
		Choke_Flag = true;
 800c4cc:	4b23      	ldr	r3, [pc, #140]	@ (800c55c <Move_Right+0xac>)
 800c4ce:	2201      	movs	r2, #1
 800c4d0:	701a      	strb	r2, [r3, #0]
	// 无阻塞操作，申请阻塞
	Apply_Chock = true;
 800c4d2:	4b23      	ldr	r3, [pc, #140]	@ (800c560 <Move_Right+0xb0>)
 800c4d4:	2201      	movs	r2, #1
 800c4d6:	701a      	strb	r2, [r3, #0]
	// 底盘步进电机移动
	Emm_V5_Pos_Control(1, 0, speed, acc, length, 0, true);
 800c4d8:	7979      	ldrb	r1, [r7, #5]
 800c4da:	88fa      	ldrh	r2, [r7, #6]
 800c4dc:	2301      	movs	r3, #1
 800c4de:	9302      	str	r3, [sp, #8]
 800c4e0:	2300      	movs	r3, #0
 800c4e2:	9301      	str	r3, [sp, #4]
 800c4e4:	683b      	ldr	r3, [r7, #0]
 800c4e6:	9300      	str	r3, [sp, #0]
 800c4e8:	460b      	mov	r3, r1
 800c4ea:	2100      	movs	r1, #0
 800c4ec:	2001      	movs	r0, #1
 800c4ee:	f7ff fb57 	bl	800bba0 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(2, 1, speed, acc, length, 0, true);
 800c4f2:	7979      	ldrb	r1, [r7, #5]
 800c4f4:	88fa      	ldrh	r2, [r7, #6]
 800c4f6:	2301      	movs	r3, #1
 800c4f8:	9302      	str	r3, [sp, #8]
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	9301      	str	r3, [sp, #4]
 800c4fe:	683b      	ldr	r3, [r7, #0]
 800c500:	9300      	str	r3, [sp, #0]
 800c502:	460b      	mov	r3, r1
 800c504:	2101      	movs	r1, #1
 800c506:	2002      	movs	r0, #2
 800c508:	f7ff fb4a 	bl	800bba0 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(3, 0, speed, acc, length, 0, true);
 800c50c:	7979      	ldrb	r1, [r7, #5]
 800c50e:	88fa      	ldrh	r2, [r7, #6]
 800c510:	2301      	movs	r3, #1
 800c512:	9302      	str	r3, [sp, #8]
 800c514:	2300      	movs	r3, #0
 800c516:	9301      	str	r3, [sp, #4]
 800c518:	683b      	ldr	r3, [r7, #0]
 800c51a:	9300      	str	r3, [sp, #0]
 800c51c:	460b      	mov	r3, r1
 800c51e:	2100      	movs	r1, #0
 800c520:	2003      	movs	r0, #3
 800c522:	f7ff fb3d 	bl	800bba0 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(4, 1, speed, acc, length, 0, true);
 800c526:	7979      	ldrb	r1, [r7, #5]
 800c528:	88fa      	ldrh	r2, [r7, #6]
 800c52a:	2301      	movs	r3, #1
 800c52c:	9302      	str	r3, [sp, #8]
 800c52e:	2300      	movs	r3, #0
 800c530:	9301      	str	r3, [sp, #4]
 800c532:	683b      	ldr	r3, [r7, #0]
 800c534:	9300      	str	r3, [sp, #0]
 800c536:	460b      	mov	r3, r1
 800c538:	2101      	movs	r1, #1
 800c53a:	2004      	movs	r0, #4
 800c53c:	f7ff fb30 	bl	800bba0 <Emm_V5_Pos_Control>
	// 触发多机同步开始运动
	Emm_V5_Synchronous_motion();
 800c540:	f7ff fba4 	bl	800bc8c <Emm_V5_Synchronous_motion>
	// 使能阻塞定时器中断
	HAL_TIM_Base_Start_IT(&htim12);
 800c544:	4807      	ldr	r0, [pc, #28]	@ (800c564 <Move_Right+0xb4>)
 800c546:	f7fb fcc3 	bl	8007ed0 <HAL_TIM_Base_Start_IT>
	Call_Flag = true;
 800c54a:	4b07      	ldr	r3, [pc, #28]	@ (800c568 <Move_Right+0xb8>)
 800c54c:	2201      	movs	r2, #1
 800c54e:	701a      	strb	r2, [r3, #0]
	return true;
 800c550:	2301      	movs	r3, #1
}
 800c552:	4618      	mov	r0, r3
 800c554:	3708      	adds	r7, #8
 800c556:	46bd      	mov	sp, r7
 800c558:	bd80      	pop	{r7, pc}
 800c55a:	bf00      	nop
 800c55c:	24000c28 	.word	0x24000c28
 800c560:	24000c29 	.word	0x24000c29
 800c564:	24000574 	.word	0x24000574
 800c568:	24000c2a 	.word	0x24000c2a

0800c56c <Move_zhengxuzhuan>:
//		;
////	RxFlag = 0;
//	HAL_Delay(30);
//}

bool Move_zhengxuzhuan(u16 speed, u8 acc, u32 length) {
 800c56c:	b580      	push	{r7, lr}
 800c56e:	b086      	sub	sp, #24
 800c570:	af04      	add	r7, sp, #16
 800c572:	4603      	mov	r3, r0
 800c574:	603a      	str	r2, [r7, #0]
 800c576:	80fb      	strh	r3, [r7, #6]
 800c578:	460b      	mov	r3, r1
 800c57a:	717b      	strb	r3, [r7, #5]
	// 查询当前是否有阻塞操作,有阻塞操作，结束函数并返回false
	if (Choke_Flag == true)
 800c57c:	4b26      	ldr	r3, [pc, #152]	@ (800c618 <Move_zhengxuzhuan+0xac>)
 800c57e:	781b      	ldrb	r3, [r3, #0]
 800c580:	2b00      	cmp	r3, #0
 800c582:	d001      	beq.n	800c588 <Move_zhengxuzhuan+0x1c>
		return false;
 800c584:	2300      	movs	r3, #0
 800c586:	e042      	b.n	800c60e <Move_zhengxuzhuan+0xa2>
	else
		Choke_Flag = true;
 800c588:	4b23      	ldr	r3, [pc, #140]	@ (800c618 <Move_zhengxuzhuan+0xac>)
 800c58a:	2201      	movs	r2, #1
 800c58c:	701a      	strb	r2, [r3, #0]
	// 无阻塞操作，申请阻塞
	Apply_Chock = true;
 800c58e:	4b23      	ldr	r3, [pc, #140]	@ (800c61c <Move_zhengxuzhuan+0xb0>)
 800c590:	2201      	movs	r2, #1
 800c592:	701a      	strb	r2, [r3, #0]
	// 底盘步进电机移动
	Emm_V5_Pos_Control(1, 0, speed, acc, length, 0, true);
 800c594:	7979      	ldrb	r1, [r7, #5]
 800c596:	88fa      	ldrh	r2, [r7, #6]
 800c598:	2301      	movs	r3, #1
 800c59a:	9302      	str	r3, [sp, #8]
 800c59c:	2300      	movs	r3, #0
 800c59e:	9301      	str	r3, [sp, #4]
 800c5a0:	683b      	ldr	r3, [r7, #0]
 800c5a2:	9300      	str	r3, [sp, #0]
 800c5a4:	460b      	mov	r3, r1
 800c5a6:	2100      	movs	r1, #0
 800c5a8:	2001      	movs	r0, #1
 800c5aa:	f7ff faf9 	bl	800bba0 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(2, 1, speed, acc, length, 0, true);
 800c5ae:	7979      	ldrb	r1, [r7, #5]
 800c5b0:	88fa      	ldrh	r2, [r7, #6]
 800c5b2:	2301      	movs	r3, #1
 800c5b4:	9302      	str	r3, [sp, #8]
 800c5b6:	2300      	movs	r3, #0
 800c5b8:	9301      	str	r3, [sp, #4]
 800c5ba:	683b      	ldr	r3, [r7, #0]
 800c5bc:	9300      	str	r3, [sp, #0]
 800c5be:	460b      	mov	r3, r1
 800c5c0:	2101      	movs	r1, #1
 800c5c2:	2002      	movs	r0, #2
 800c5c4:	f7ff faec 	bl	800bba0 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(3, 1, speed, acc, length, 0, true);
 800c5c8:	7979      	ldrb	r1, [r7, #5]
 800c5ca:	88fa      	ldrh	r2, [r7, #6]
 800c5cc:	2301      	movs	r3, #1
 800c5ce:	9302      	str	r3, [sp, #8]
 800c5d0:	2300      	movs	r3, #0
 800c5d2:	9301      	str	r3, [sp, #4]
 800c5d4:	683b      	ldr	r3, [r7, #0]
 800c5d6:	9300      	str	r3, [sp, #0]
 800c5d8:	460b      	mov	r3, r1
 800c5da:	2101      	movs	r1, #1
 800c5dc:	2003      	movs	r0, #3
 800c5de:	f7ff fadf 	bl	800bba0 <Emm_V5_Pos_Control>
	Emm_V5_Pos_Control(4, 0, speed, acc, length, 0, true);
 800c5e2:	7979      	ldrb	r1, [r7, #5]
 800c5e4:	88fa      	ldrh	r2, [r7, #6]
 800c5e6:	2301      	movs	r3, #1
 800c5e8:	9302      	str	r3, [sp, #8]
 800c5ea:	2300      	movs	r3, #0
 800c5ec:	9301      	str	r3, [sp, #4]
 800c5ee:	683b      	ldr	r3, [r7, #0]
 800c5f0:	9300      	str	r3, [sp, #0]
 800c5f2:	460b      	mov	r3, r1
 800c5f4:	2100      	movs	r1, #0
 800c5f6:	2004      	movs	r0, #4
 800c5f8:	f7ff fad2 	bl	800bba0 <Emm_V5_Pos_Control>
	// 触发多机同步开始运动
	Emm_V5_Synchronous_motion();
 800c5fc:	f7ff fb46 	bl	800bc8c <Emm_V5_Synchronous_motion>
	// 使能阻塞定时器中断
	HAL_TIM_Base_Start_IT(&htim12);
 800c600:	4807      	ldr	r0, [pc, #28]	@ (800c620 <Move_zhengxuzhuan+0xb4>)
 800c602:	f7fb fc65 	bl	8007ed0 <HAL_TIM_Base_Start_IT>
	Call_Flag = true;
 800c606:	4b07      	ldr	r3, [pc, #28]	@ (800c624 <Move_zhengxuzhuan+0xb8>)
 800c608:	2201      	movs	r2, #1
 800c60a:	701a      	strb	r2, [r3, #0]
	return true;
 800c60c:	2301      	movs	r3, #1
}
 800c60e:	4618      	mov	r0, r3
 800c610:	3708      	adds	r7, #8
 800c612:	46bd      	mov	sp, r7
 800c614:	bd80      	pop	{r7, pc}
 800c616:	bf00      	nop
 800c618:	24000c28 	.word	0x24000c28
 800c61c:	24000c29 	.word	0x24000c29
 800c620:	24000574 	.word	0x24000574
 800c624:	24000c2a 	.word	0x24000c2a

0800c628 <Drop_Location_jiang>:
////	RxFlag = 0;
//	if(High_Length>=14000)
//		Emm_V5_Stop_Now(5,0);
//	HAL_Delay(30);
//}
void Drop_Location_jiang(u16 speed, u8 acc, u32 length) {
 800c628:	b580      	push	{r7, lr}
 800c62a:	b088      	sub	sp, #32
 800c62c:	af04      	add	r7, sp, #16
 800c62e:	4603      	mov	r3, r0
 800c630:	603a      	str	r2, [r7, #0]
 800c632:	80fb      	strh	r3, [r7, #6]
 800c634:	460b      	mov	r3, r1
 800c636:	717b      	strb	r3, [r7, #5]
	int time;
	time = length / speed * 20;  //毫秒
 800c638:	88fb      	ldrh	r3, [r7, #6]
 800c63a:	683a      	ldr	r2, [r7, #0]
 800c63c:	fbb2 f2f3 	udiv	r2, r2, r3
 800c640:	4613      	mov	r3, r2
 800c642:	009b      	lsls	r3, r3, #2
 800c644:	4413      	add	r3, r2
 800c646:	009b      	lsls	r3, r3, #2
 800c648:	60fb      	str	r3, [r7, #12]
	Emm_V5_Pos_Control(5, 1, speed, acc, length, 1, 0);
 800c64a:	7979      	ldrb	r1, [r7, #5]
 800c64c:	88fa      	ldrh	r2, [r7, #6]
 800c64e:	2300      	movs	r3, #0
 800c650:	9302      	str	r3, [sp, #8]
 800c652:	2301      	movs	r3, #1
 800c654:	9301      	str	r3, [sp, #4]
 800c656:	683b      	ldr	r3, [r7, #0]
 800c658:	9300      	str	r3, [sp, #0]
 800c65a:	460b      	mov	r3, r1
 800c65c:	2101      	movs	r1, #1
 800c65e:	2005      	movs	r0, #5
 800c660:	f7ff fa9e 	bl	800bba0 <Emm_V5_Pos_Control>
//	检查到位回读
	Emm_mode = 1;
 800c664:	4b0f      	ldr	r3, [pc, #60]	@ (800c6a4 <Drop_Location_jiang+0x7c>)
 800c666:	2201      	movs	r2, #1
 800c668:	701a      	strb	r2, [r3, #0]
	time5_jiancha = (time + 800) / 10;
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	f503 7348 	add.w	r3, r3, #800	@ 0x320
 800c670:	4a0d      	ldr	r2, [pc, #52]	@ (800c6a8 <Drop_Location_jiang+0x80>)
 800c672:	fb82 1203 	smull	r1, r2, r2, r3
 800c676:	1092      	asrs	r2, r2, #2
 800c678:	17db      	asrs	r3, r3, #31
 800c67a:	1ad3      	subs	r3, r2, r3
 800c67c:	4a0b      	ldr	r2, [pc, #44]	@ (800c6ac <Drop_Location_jiang+0x84>)
 800c67e:	6013      	str	r3, [r2, #0]
	while ((GetRxFlag() == 0) && (time5_jiancha != 0))
 800c680:	bf00      	nop
 800c682:	f7ff fd89 	bl	800c198 <GetRxFlag>
 800c686:	4603      	mov	r3, r0
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d103      	bne.n	800c694 <Drop_Location_jiang+0x6c>
 800c68c:	4b07      	ldr	r3, [pc, #28]	@ (800c6ac <Drop_Location_jiang+0x84>)
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	2b00      	cmp	r3, #0
 800c692:	d1f6      	bne.n	800c682 <Drop_Location_jiang+0x5a>
		;
	HAL_Delay(30);
 800c694:	201e      	movs	r0, #30
 800c696:	f7f6 fbbf 	bl	8002e18 <HAL_Delay>
}
 800c69a:	bf00      	nop
 800c69c:	3710      	adds	r7, #16
 800c69e:	46bd      	mov	sp, r7
 800c6a0:	bd80      	pop	{r7, pc}
 800c6a2:	bf00      	nop
 800c6a4:	240002c0 	.word	0x240002c0
 800c6a8:	66666667 	.word	0x66666667
 800c6ac:	24000c2c 	.word	0x24000c2c

0800c6b0 <Move_Stop>:
	Emm_V5_Vel_Control(4, 1, speed, acc, true);
	Emm_V5_Synchronous_motion();  // 触发多机同步开始运动

}

void Move_Stop(void) {
 800c6b0:	b580      	push	{r7, lr}
 800c6b2:	af00      	add	r7, sp, #0
	Emm_V5_Stop_Now(1, true);
 800c6b4:	2101      	movs	r1, #1
 800c6b6:	2001      	movs	r0, #1
 800c6b8:	f7ff fac6 	bl	800bc48 <Emm_V5_Stop_Now>
	Emm_V5_Stop_Now(2, true);
 800c6bc:	2101      	movs	r1, #1
 800c6be:	2002      	movs	r0, #2
 800c6c0:	f7ff fac2 	bl	800bc48 <Emm_V5_Stop_Now>
	Emm_V5_Stop_Now(3, true);
 800c6c4:	2101      	movs	r1, #1
 800c6c6:	2003      	movs	r0, #3
 800c6c8:	f7ff fabe 	bl	800bc48 <Emm_V5_Stop_Now>
	Emm_V5_Stop_Now(4, true);
 800c6cc:	2101      	movs	r1, #1
 800c6ce:	2004      	movs	r0, #4
 800c6d0:	f7ff faba 	bl	800bc48 <Emm_V5_Stop_Now>
	Emm_V5_Synchronous_motion();  // 触发多机同步开始运动
 800c6d4:	f7ff fada 	bl	800bc8c <Emm_V5_Synchronous_motion>
}
 800c6d8:	bf00      	nop
 800c6da:	bd80      	pop	{r7, pc}

0800c6dc <Move_TO_jianzhi1>:
	Move_Line(RunSpeed, RunAcc, Lineclk);
	HAL_Delay(yanshi);
}

void Move_TO_jianzhi1(float Backclk, float fanzhuanclk) //粗加工区
{
 800c6dc:	b580      	push	{r7, lr}
 800c6de:	b084      	sub	sp, #16
 800c6e0:	af00      	add	r7, sp, #0
 800c6e2:	ed87 0a01 	vstr	s0, [r7, #4]
 800c6e6:	edc7 0a00 	vstr	s1, [r7]
	bool temp = Move_Back(RunSpeed, RunAcc, Backclk);
 800c6ea:	edd7 7a01 	vldr	s15, [r7, #4]
 800c6ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c6f2:	ee17 2a90 	vmov	r2, s15
 800c6f6:	2178      	movs	r1, #120	@ 0x78
 800c6f8:	2064      	movs	r0, #100	@ 0x64
 800c6fa:	f7ff fe1d 	bl	800c338 <Move_Back>
 800c6fe:	4603      	mov	r3, r0
 800c700:	73fb      	strb	r3, [r7, #15]
	while (temp != true) {
 800c702:	e00b      	b.n	800c71c <Move_TO_jianzhi1+0x40>
		temp = Move_Back(RunSpeed, RunAcc, Backclk);
 800c704:	edd7 7a01 	vldr	s15, [r7, #4]
 800c708:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c70c:	ee17 2a90 	vmov	r2, s15
 800c710:	2178      	movs	r1, #120	@ 0x78
 800c712:	2064      	movs	r0, #100	@ 0x64
 800c714:	f7ff fe10 	bl	800c338 <Move_Back>
 800c718:	4603      	mov	r3, r0
 800c71a:	73fb      	strb	r3, [r7, #15]
	while (temp != true) {
 800c71c:	7bfb      	ldrb	r3, [r7, #15]
 800c71e:	f083 0301 	eor.w	r3, r3, #1
 800c722:	b2db      	uxtb	r3, r3
 800c724:	2b00      	cmp	r3, #0
 800c726:	d1ed      	bne.n	800c704 <Move_TO_jianzhi1+0x28>
	}
	temp = Move_fanxuzhuan(RunSpeed, RunAcc, fanzhuanclk);
 800c728:	edd7 7a00 	vldr	s15, [r7]
 800c72c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c730:	ee17 2a90 	vmov	r2, s15
 800c734:	2178      	movs	r1, #120	@ 0x78
 800c736:	2064      	movs	r0, #100	@ 0x64
 800c738:	f7ff fe5c 	bl	800c3f4 <Move_fanxuzhuan>
 800c73c:	4603      	mov	r3, r0
 800c73e:	73fb      	strb	r3, [r7, #15]
	while (temp != true) {
 800c740:	e00b      	b.n	800c75a <Move_TO_jianzhi1+0x7e>
		temp = Move_fanxuzhuan(RunSpeed, RunAcc, fanzhuanclk);
 800c742:	edd7 7a00 	vldr	s15, [r7]
 800c746:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c74a:	ee17 2a90 	vmov	r2, s15
 800c74e:	2178      	movs	r1, #120	@ 0x78
 800c750:	2064      	movs	r0, #100	@ 0x64
 800c752:	f7ff fe4f 	bl	800c3f4 <Move_fanxuzhuan>
 800c756:	4603      	mov	r3, r0
 800c758:	73fb      	strb	r3, [r7, #15]
	while (temp != true) {
 800c75a:	7bfb      	ldrb	r3, [r7, #15]
 800c75c:	f083 0301 	eor.w	r3, r3, #1
 800c760:	b2db      	uxtb	r3, r3
 800c762:	2b00      	cmp	r3, #0
 800c764:	d1ed      	bne.n	800c742 <Move_TO_jianzhi1+0x66>
	}
}
 800c766:	bf00      	nop
 800c768:	bf00      	nop
 800c76a:	3710      	adds	r7, #16
 800c76c:	46bd      	mov	sp, r7
 800c76e:	bd80      	pop	{r7, pc}

0800c770 <Move_TO_zancunqu>:

void Move_TO_zancunqu(float Lineclk, float fanzhuanclk) //暂存区
{
 800c770:	b580      	push	{r7, lr}
 800c772:	b084      	sub	sp, #16
 800c774:	af00      	add	r7, sp, #0
 800c776:	ed87 0a01 	vstr	s0, [r7, #4]
 800c77a:	edc7 0a00 	vstr	s1, [r7]
	bool temp = Move_Line(RunSpeed, RunAcc, Lineclk);
 800c77e:	edd7 7a01 	vldr	s15, [r7, #4]
 800c782:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c786:	ee17 2a90 	vmov	r2, s15
 800c78a:	2178      	movs	r1, #120	@ 0x78
 800c78c:	2064      	movs	r0, #100	@ 0x64
 800c78e:	f7ff fd17 	bl	800c1c0 <Move_Line>
 800c792:	4603      	mov	r3, r0
 800c794:	73fb      	strb	r3, [r7, #15]
	while (temp != true) {
 800c796:	e00b      	b.n	800c7b0 <Move_TO_zancunqu+0x40>
		temp = Move_Line(RunSpeed, RunAcc, Lineclk);
 800c798:	edd7 7a01 	vldr	s15, [r7, #4]
 800c79c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c7a0:	ee17 2a90 	vmov	r2, s15
 800c7a4:	2178      	movs	r1, #120	@ 0x78
 800c7a6:	2064      	movs	r0, #100	@ 0x64
 800c7a8:	f7ff fd0a 	bl	800c1c0 <Move_Line>
 800c7ac:	4603      	mov	r3, r0
 800c7ae:	73fb      	strb	r3, [r7, #15]
	while (temp != true) {
 800c7b0:	7bfb      	ldrb	r3, [r7, #15]
 800c7b2:	f083 0301 	eor.w	r3, r3, #1
 800c7b6:	b2db      	uxtb	r3, r3
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d1ed      	bne.n	800c798 <Move_TO_zancunqu+0x28>
	}
//	旋转
	temp = Move_fanxuzhuan(RunSpeed, RunAcc, fanzhuanclk);
 800c7bc:	edd7 7a00 	vldr	s15, [r7]
 800c7c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c7c4:	ee17 2a90 	vmov	r2, s15
 800c7c8:	2178      	movs	r1, #120	@ 0x78
 800c7ca:	2064      	movs	r0, #100	@ 0x64
 800c7cc:	f7ff fe12 	bl	800c3f4 <Move_fanxuzhuan>
 800c7d0:	4603      	mov	r3, r0
 800c7d2:	73fb      	strb	r3, [r7, #15]
	while (temp != true) {
 800c7d4:	e00b      	b.n	800c7ee <Move_TO_zancunqu+0x7e>
		temp = Move_fanxuzhuan(RunSpeed, RunAcc, fanzhuanclk);
 800c7d6:	edd7 7a00 	vldr	s15, [r7]
 800c7da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c7de:	ee17 2a90 	vmov	r2, s15
 800c7e2:	2178      	movs	r1, #120	@ 0x78
 800c7e4:	2064      	movs	r0, #100	@ 0x64
 800c7e6:	f7ff fe05 	bl	800c3f4 <Move_fanxuzhuan>
 800c7ea:	4603      	mov	r3, r0
 800c7ec:	73fb      	strb	r3, [r7, #15]
	while (temp != true) {
 800c7ee:	7bfb      	ldrb	r3, [r7, #15]
 800c7f0:	f083 0301 	eor.w	r3, r3, #1
 800c7f4:	b2db      	uxtb	r3, r3
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d1ed      	bne.n	800c7d6 <Move_TO_zancunqu+0x66>
	}
}
 800c7fa:	bf00      	nop
 800c7fc:	bf00      	nop
 800c7fe:	3710      	adds	r7, #16
 800c800:	46bd      	mov	sp, r7
 800c802:	bd80      	pop	{r7, pc}

0800c804 <Move_TO_jianzhi2>:
void Move_TO_jianzhi2(float Backclk, float Zhengzhuanclk) //从暂存区回到原料区
{
 800c804:	b580      	push	{r7, lr}
 800c806:	b084      	sub	sp, #16
 800c808:	af00      	add	r7, sp, #0
 800c80a:	ed87 0a01 	vstr	s0, [r7, #4]
 800c80e:	edc7 0a00 	vstr	s1, [r7]
	bool temp = Move_Back(RunSpeed, RunAcc, Backclk);
 800c812:	edd7 7a01 	vldr	s15, [r7, #4]
 800c816:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c81a:	ee17 2a90 	vmov	r2, s15
 800c81e:	2178      	movs	r1, #120	@ 0x78
 800c820:	2064      	movs	r0, #100	@ 0x64
 800c822:	f7ff fd89 	bl	800c338 <Move_Back>
 800c826:	4603      	mov	r3, r0
 800c828:	73fb      	strb	r3, [r7, #15]
	while (temp != true) {
 800c82a:	e00b      	b.n	800c844 <Move_TO_jianzhi2+0x40>
		temp = Move_Back(RunSpeed, RunAcc, Backclk);
 800c82c:	edd7 7a01 	vldr	s15, [r7, #4]
 800c830:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c834:	ee17 2a90 	vmov	r2, s15
 800c838:	2178      	movs	r1, #120	@ 0x78
 800c83a:	2064      	movs	r0, #100	@ 0x64
 800c83c:	f7ff fd7c 	bl	800c338 <Move_Back>
 800c840:	4603      	mov	r3, r0
 800c842:	73fb      	strb	r3, [r7, #15]
	while (temp != true) {
 800c844:	7bfb      	ldrb	r3, [r7, #15]
 800c846:	f083 0301 	eor.w	r3, r3, #1
 800c84a:	b2db      	uxtb	r3, r3
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d1ed      	bne.n	800c82c <Move_TO_jianzhi2+0x28>
	}
	temp = Move_zhengxuzhuan(RunSpeed, RunAcc, Zhengzhuanclk);
 800c850:	edd7 7a00 	vldr	s15, [r7]
 800c854:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c858:	ee17 2a90 	vmov	r2, s15
 800c85c:	2178      	movs	r1, #120	@ 0x78
 800c85e:	2064      	movs	r0, #100	@ 0x64
 800c860:	f7ff fe84 	bl	800c56c <Move_zhengxuzhuan>
 800c864:	4603      	mov	r3, r0
 800c866:	73fb      	strb	r3, [r7, #15]
//	while (temp != true) {
//		Move_zhengxuzhuan(RunSpeed, RunAcc, Zhengzhuanclk);
//	}
}
 800c868:	bf00      	nop
 800c86a:	3710      	adds	r7, #16
 800c86c:	46bd      	mov	sp, r7
 800c86e:	bd80      	pop	{r7, pc}

0800c870 <Move_TO_cujiagongqu>:
void Move_TO_cujiagongqu(float Backclk) //粗加工区
{
 800c870:	b580      	push	{r7, lr}
 800c872:	b084      	sub	sp, #16
 800c874:	af00      	add	r7, sp, #0
 800c876:	ed87 0a01 	vstr	s0, [r7, #4]
	bool temp = Move_Back(RunSpeed, RunAcc, Backclk);
 800c87a:	edd7 7a01 	vldr	s15, [r7, #4]
 800c87e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c882:	ee17 2a90 	vmov	r2, s15
 800c886:	2178      	movs	r1, #120	@ 0x78
 800c888:	2064      	movs	r0, #100	@ 0x64
 800c88a:	f7ff fd55 	bl	800c338 <Move_Back>
 800c88e:	4603      	mov	r3, r0
 800c890:	73fb      	strb	r3, [r7, #15]
	while (temp != true) {
 800c892:	e009      	b.n	800c8a8 <Move_TO_cujiagongqu+0x38>
		Move_Back(RunSpeed, RunAcc, Backclk);
 800c894:	edd7 7a01 	vldr	s15, [r7, #4]
 800c898:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c89c:	ee17 2a90 	vmov	r2, s15
 800c8a0:	2178      	movs	r1, #120	@ 0x78
 800c8a2:	2064      	movs	r0, #100	@ 0x64
 800c8a4:	f7ff fd48 	bl	800c338 <Move_Back>
	while (temp != true) {
 800c8a8:	7bfb      	ldrb	r3, [r7, #15]
 800c8aa:	f083 0301 	eor.w	r3, r3, #1
 800c8ae:	b2db      	uxtb	r3, r3
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d1ef      	bne.n	800c894 <Move_TO_cujiagongqu+0x24>
	}
	// Move_Back(RunSpeed, RunAcc, Backclk);
	// HAL_Delay(yanshi);
}
 800c8b4:	bf00      	nop
 800c8b6:	bf00      	nop
 800c8b8:	3710      	adds	r7, #16
 800c8ba:	46bd      	mov	sp, r7
 800c8bc:	bd80      	pop	{r7, pc}

0800c8be <Move_TO_jianzhi3>:
void Move_TO_jianzhi3(float Backclk, float Zhengzhuanclk) //从暂存区回到原料区
{
 800c8be:	b580      	push	{r7, lr}
 800c8c0:	b084      	sub	sp, #16
 800c8c2:	af00      	add	r7, sp, #0
 800c8c4:	ed87 0a01 	vstr	s0, [r7, #4]
 800c8c8:	edc7 0a00 	vstr	s1, [r7]
	bool temp = Move_Back(RunSpeed, RunAcc, Backclk);
 800c8cc:	edd7 7a01 	vldr	s15, [r7, #4]
 800c8d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c8d4:	ee17 2a90 	vmov	r2, s15
 800c8d8:	2178      	movs	r1, #120	@ 0x78
 800c8da:	2064      	movs	r0, #100	@ 0x64
 800c8dc:	f7ff fd2c 	bl	800c338 <Move_Back>
 800c8e0:	4603      	mov	r3, r0
 800c8e2:	73fb      	strb	r3, [r7, #15]
	while (temp != true) {
 800c8e4:	e009      	b.n	800c8fa <Move_TO_jianzhi3+0x3c>
		Move_Back(RunSpeed, RunAcc, Backclk);
 800c8e6:	edd7 7a01 	vldr	s15, [r7, #4]
 800c8ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c8ee:	ee17 2a90 	vmov	r2, s15
 800c8f2:	2178      	movs	r1, #120	@ 0x78
 800c8f4:	2064      	movs	r0, #100	@ 0x64
 800c8f6:	f7ff fd1f 	bl	800c338 <Move_Back>
	while (temp != true) {
 800c8fa:	7bfb      	ldrb	r3, [r7, #15]
 800c8fc:	f083 0301 	eor.w	r3, r3, #1
 800c900:	b2db      	uxtb	r3, r3
 800c902:	2b00      	cmp	r3, #0
 800c904:	d1ef      	bne.n	800c8e6 <Move_TO_jianzhi3+0x28>
	}
	// Move_Back(RunSpeed, RunAcc, Backclk);
	// HAL_Delay(yanshi);
	temp = Move_zhengxuzhuan(RunSpeed, RunAcc, Zhengzhuanclk);
 800c906:	edd7 7a00 	vldr	s15, [r7]
 800c90a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c90e:	ee17 2a90 	vmov	r2, s15
 800c912:	2178      	movs	r1, #120	@ 0x78
 800c914:	2064      	movs	r0, #100	@ 0x64
 800c916:	f7ff fe29 	bl	800c56c <Move_zhengxuzhuan>
 800c91a:	4603      	mov	r3, r0
 800c91c:	73fb      	strb	r3, [r7, #15]
	while (temp != true) {
 800c91e:	e009      	b.n	800c934 <Move_TO_jianzhi3+0x76>
		Move_zhengxuzhuan(RunSpeed, RunAcc, Zhengzhuanclk);
 800c920:	edd7 7a00 	vldr	s15, [r7]
 800c924:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c928:	ee17 2a90 	vmov	r2, s15
 800c92c:	2178      	movs	r1, #120	@ 0x78
 800c92e:	2064      	movs	r0, #100	@ 0x64
 800c930:	f7ff fe1c 	bl	800c56c <Move_zhengxuzhuan>
	while (temp != true) {
 800c934:	7bfb      	ldrb	r3, [r7, #15]
 800c936:	f083 0301 	eor.w	r3, r3, #1
 800c93a:	b2db      	uxtb	r3, r3
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d1ef      	bne.n	800c920 <Move_TO_jianzhi3+0x62>
	}
//	 Move_zhengxuzhuan(RunSpeed, RunAcc, Zhengzhuanclk);
//	 HAL_Delay(yanshi);
}
 800c940:	bf00      	nop
 800c942:	bf00      	nop
 800c944:	3710      	adds	r7, #16
 800c946:	46bd      	mov	sp, r7
 800c948:	bd80      	pop	{r7, pc}

0800c94a <Move_TO_fanyuanliaoqu>:
void Move_TO_fanyuanliaoqu(float Backclk) //物料区
{
 800c94a:	b580      	push	{r7, lr}
 800c94c:	b084      	sub	sp, #16
 800c94e:	af00      	add	r7, sp, #0
 800c950:	ed87 0a01 	vstr	s0, [r7, #4]
	bool temp = Move_Back(RunSpeed, RunAcc, Backclk);
 800c954:	edd7 7a01 	vldr	s15, [r7, #4]
 800c958:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c95c:	ee17 2a90 	vmov	r2, s15
 800c960:	2178      	movs	r1, #120	@ 0x78
 800c962:	2064      	movs	r0, #100	@ 0x64
 800c964:	f7ff fce8 	bl	800c338 <Move_Back>
 800c968:	4603      	mov	r3, r0
 800c96a:	73fb      	strb	r3, [r7, #15]
	while (temp != true) {
 800c96c:	e009      	b.n	800c982 <Move_TO_fanyuanliaoqu+0x38>
		Move_Back(RunSpeed, RunAcc, Backclk);
 800c96e:	edd7 7a01 	vldr	s15, [r7, #4]
 800c972:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c976:	ee17 2a90 	vmov	r2, s15
 800c97a:	2178      	movs	r1, #120	@ 0x78
 800c97c:	2064      	movs	r0, #100	@ 0x64
 800c97e:	f7ff fcdb 	bl	800c338 <Move_Back>
	while (temp != true) {
 800c982:	7bfb      	ldrb	r3, [r7, #15]
 800c984:	f083 0301 	eor.w	r3, r3, #1
 800c988:	b2db      	uxtb	r3, r3
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d1ef      	bne.n	800c96e <Move_TO_fanyuanliaoqu+0x24>
	}
	// Move_Back(RunSpeed, RunAcc, Lineclk);
	// HAL_Delay(20000);
}
 800c98e:	bf00      	nop
 800c990:	bf00      	nop
 800c992:	3710      	adds	r7, #16
 800c994:	46bd      	mov	sp, r7
 800c996:	bd80      	pop	{r7, pc}

0800c998 <Move_Action_Nopid_Left_Ctrl>:
// 		Move_Line(100, 100, ABS(Y_NOW - y_goal) * 13.8);
// 		HAL_Delay(yanshi);
// 	}
// }
//这个函数是爪子朝向左边时，也就是在原料区进行ACTION调整的
void Move_Action_Nopid_Left_Ctrl(float x_goal, float y_goal) {
 800c998:	b580      	push	{r7, lr}
 800c99a:	b084      	sub	sp, #16
 800c99c:	af00      	add	r7, sp, #0
 800c99e:	ed87 0a01 	vstr	s0, [r7, #4]
 800c9a2:	edc7 0a00 	vstr	s1, [r7]
	while (1) {

		if ((X_NOW - x_goal) < 0) {
 800c9a6:	4bce      	ldr	r3, [pc, #824]	@ (800cce0 <Move_Action_Nopid_Left_Ctrl+0x348>)
 800c9a8:	ed93 7a00 	vldr	s14, [r3]
 800c9ac:	edd7 7a01 	vldr	s15, [r7, #4]
 800c9b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c9b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c9b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9bc:	d561      	bpl.n	800ca82 <Move_Action_Nopid_Left_Ctrl+0xea>
			bool temp = Move_Left(Action_Speed, Action_Acc,
					ABS(X_NOW - x_goal) * 13.8);
 800c9be:	4bc8      	ldr	r3, [pc, #800]	@ (800cce0 <Move_Action_Nopid_Left_Ctrl+0x348>)
 800c9c0:	ed93 7a00 	vldr	s14, [r3]
 800c9c4:	edd7 7a01 	vldr	s15, [r7, #4]
 800c9c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c9cc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c9d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9d4:	dd07      	ble.n	800c9e6 <Move_Action_Nopid_Left_Ctrl+0x4e>
 800c9d6:	4bc2      	ldr	r3, [pc, #776]	@ (800cce0 <Move_Action_Nopid_Left_Ctrl+0x348>)
 800c9d8:	ed93 7a00 	vldr	s14, [r3]
 800c9dc:	edd7 7a01 	vldr	s15, [r7, #4]
 800c9e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c9e4:	e008      	b.n	800c9f8 <Move_Action_Nopid_Left_Ctrl+0x60>
 800c9e6:	4bbe      	ldr	r3, [pc, #760]	@ (800cce0 <Move_Action_Nopid_Left_Ctrl+0x348>)
 800c9e8:	ed93 7a00 	vldr	s14, [r3]
 800c9ec:	edd7 7a01 	vldr	s15, [r7, #4]
 800c9f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c9f4:	eef1 7a67 	vneg.f32	s15, s15
 800c9f8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800c9fc:	ed9f 6bb6 	vldr	d6, [pc, #728]	@ 800ccd8 <Move_Action_Nopid_Left_Ctrl+0x340>
 800ca00:	ee27 7b06 	vmul.f64	d7, d7, d6
			bool temp = Move_Left(Action_Speed, Action_Acc,
 800ca04:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800ca08:	ee17 2a90 	vmov	r2, s15
 800ca0c:	2164      	movs	r1, #100	@ 0x64
 800ca0e:	2064      	movs	r0, #100	@ 0x64
 800ca10:	f7ff fc34 	bl	800c27c <Move_Left>
 800ca14:	4603      	mov	r3, r0
 800ca16:	73fb      	strb	r3, [r7, #15]
			while (temp != true) {
 800ca18:	e02c      	b.n	800ca74 <Move_Action_Nopid_Left_Ctrl+0xdc>
				temp = Move_Left(Action_Speed, Action_Acc,
						ABS(X_NOW - x_goal) * 13.8);
 800ca1a:	4bb1      	ldr	r3, [pc, #708]	@ (800cce0 <Move_Action_Nopid_Left_Ctrl+0x348>)
 800ca1c:	ed93 7a00 	vldr	s14, [r3]
 800ca20:	edd7 7a01 	vldr	s15, [r7, #4]
 800ca24:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ca28:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ca2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca30:	dd07      	ble.n	800ca42 <Move_Action_Nopid_Left_Ctrl+0xaa>
 800ca32:	4bab      	ldr	r3, [pc, #684]	@ (800cce0 <Move_Action_Nopid_Left_Ctrl+0x348>)
 800ca34:	ed93 7a00 	vldr	s14, [r3]
 800ca38:	edd7 7a01 	vldr	s15, [r7, #4]
 800ca3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ca40:	e008      	b.n	800ca54 <Move_Action_Nopid_Left_Ctrl+0xbc>
 800ca42:	4ba7      	ldr	r3, [pc, #668]	@ (800cce0 <Move_Action_Nopid_Left_Ctrl+0x348>)
 800ca44:	ed93 7a00 	vldr	s14, [r3]
 800ca48:	edd7 7a01 	vldr	s15, [r7, #4]
 800ca4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ca50:	eef1 7a67 	vneg.f32	s15, s15
 800ca54:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800ca58:	ed9f 6b9f 	vldr	d6, [pc, #636]	@ 800ccd8 <Move_Action_Nopid_Left_Ctrl+0x340>
 800ca5c:	ee27 7b06 	vmul.f64	d7, d7, d6
				temp = Move_Left(Action_Speed, Action_Acc,
 800ca60:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800ca64:	ee17 2a90 	vmov	r2, s15
 800ca68:	2164      	movs	r1, #100	@ 0x64
 800ca6a:	2064      	movs	r0, #100	@ 0x64
 800ca6c:	f7ff fc06 	bl	800c27c <Move_Left>
 800ca70:	4603      	mov	r3, r0
 800ca72:	73fb      	strb	r3, [r7, #15]
			while (temp != true) {
 800ca74:	7bfb      	ldrb	r3, [r7, #15]
 800ca76:	f083 0301 	eor.w	r3, r3, #1
 800ca7a:	b2db      	uxtb	r3, r3
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d1cc      	bne.n	800ca1a <Move_Action_Nopid_Left_Ctrl+0x82>
 800ca80:	e060      	b.n	800cb44 <Move_Action_Nopid_Left_Ctrl+0x1ac>
			}
		} else {
			bool temp = Move_Right(Action_Speed, Action_Acc,
					ABS(X_NOW - x_goal) * 13.8);
 800ca82:	4b97      	ldr	r3, [pc, #604]	@ (800cce0 <Move_Action_Nopid_Left_Ctrl+0x348>)
 800ca84:	ed93 7a00 	vldr	s14, [r3]
 800ca88:	edd7 7a01 	vldr	s15, [r7, #4]
 800ca8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ca90:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ca94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca98:	dd07      	ble.n	800caaa <Move_Action_Nopid_Left_Ctrl+0x112>
 800ca9a:	4b91      	ldr	r3, [pc, #580]	@ (800cce0 <Move_Action_Nopid_Left_Ctrl+0x348>)
 800ca9c:	ed93 7a00 	vldr	s14, [r3]
 800caa0:	edd7 7a01 	vldr	s15, [r7, #4]
 800caa4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800caa8:	e008      	b.n	800cabc <Move_Action_Nopid_Left_Ctrl+0x124>
 800caaa:	4b8d      	ldr	r3, [pc, #564]	@ (800cce0 <Move_Action_Nopid_Left_Ctrl+0x348>)
 800caac:	ed93 7a00 	vldr	s14, [r3]
 800cab0:	edd7 7a01 	vldr	s15, [r7, #4]
 800cab4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cab8:	eef1 7a67 	vneg.f32	s15, s15
 800cabc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800cac0:	ed9f 6b85 	vldr	d6, [pc, #532]	@ 800ccd8 <Move_Action_Nopid_Left_Ctrl+0x340>
 800cac4:	ee27 7b06 	vmul.f64	d7, d7, d6
			bool temp = Move_Right(Action_Speed, Action_Acc,
 800cac8:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800cacc:	ee17 2a90 	vmov	r2, s15
 800cad0:	2164      	movs	r1, #100	@ 0x64
 800cad2:	2064      	movs	r0, #100	@ 0x64
 800cad4:	f7ff fcec 	bl	800c4b0 <Move_Right>
 800cad8:	4603      	mov	r3, r0
 800cada:	73bb      	strb	r3, [r7, #14]
			while (temp != true) {
 800cadc:	e02c      	b.n	800cb38 <Move_Action_Nopid_Left_Ctrl+0x1a0>
				temp = Move_Right(Action_Speed, Action_Acc,
						ABS(X_NOW - x_goal) * 13.8);
 800cade:	4b80      	ldr	r3, [pc, #512]	@ (800cce0 <Move_Action_Nopid_Left_Ctrl+0x348>)
 800cae0:	ed93 7a00 	vldr	s14, [r3]
 800cae4:	edd7 7a01 	vldr	s15, [r7, #4]
 800cae8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800caec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800caf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800caf4:	dd07      	ble.n	800cb06 <Move_Action_Nopid_Left_Ctrl+0x16e>
 800caf6:	4b7a      	ldr	r3, [pc, #488]	@ (800cce0 <Move_Action_Nopid_Left_Ctrl+0x348>)
 800caf8:	ed93 7a00 	vldr	s14, [r3]
 800cafc:	edd7 7a01 	vldr	s15, [r7, #4]
 800cb00:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cb04:	e008      	b.n	800cb18 <Move_Action_Nopid_Left_Ctrl+0x180>
 800cb06:	4b76      	ldr	r3, [pc, #472]	@ (800cce0 <Move_Action_Nopid_Left_Ctrl+0x348>)
 800cb08:	ed93 7a00 	vldr	s14, [r3]
 800cb0c:	edd7 7a01 	vldr	s15, [r7, #4]
 800cb10:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cb14:	eef1 7a67 	vneg.f32	s15, s15
 800cb18:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800cb1c:	ed9f 6b6e 	vldr	d6, [pc, #440]	@ 800ccd8 <Move_Action_Nopid_Left_Ctrl+0x340>
 800cb20:	ee27 7b06 	vmul.f64	d7, d7, d6
				temp = Move_Right(Action_Speed, Action_Acc,
 800cb24:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800cb28:	ee17 2a90 	vmov	r2, s15
 800cb2c:	2164      	movs	r1, #100	@ 0x64
 800cb2e:	2064      	movs	r0, #100	@ 0x64
 800cb30:	f7ff fcbe 	bl	800c4b0 <Move_Right>
 800cb34:	4603      	mov	r3, r0
 800cb36:	73bb      	strb	r3, [r7, #14]
			while (temp != true) {
 800cb38:	7bbb      	ldrb	r3, [r7, #14]
 800cb3a:	f083 0301 	eor.w	r3, r3, #1
 800cb3e:	b2db      	uxtb	r3, r3
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d1cc      	bne.n	800cade <Move_Action_Nopid_Left_Ctrl+0x146>
			}

			// Move_Right(100, 100, ABS(X_NOW - x_goal) * 13.8);
			// HAL_Delay(yanshi);
		}
		if (Y_NOW - y_goal < 0) {
 800cb44:	4b67      	ldr	r3, [pc, #412]	@ (800cce4 <Move_Action_Nopid_Left_Ctrl+0x34c>)
 800cb46:	edd3 7a00 	vldr	s15, [r3]
 800cb4a:	eeb1 7a67 	vneg.f32	s14, s15
 800cb4e:	edd7 7a00 	vldr	s15, [r7]
 800cb52:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cb56:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cb5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb5e:	d56d      	bpl.n	800cc3c <Move_Action_Nopid_Left_Ctrl+0x2a4>
			bool temp = Move_Line(Action_Speed, Action_Acc,
					ABS(Y_NOW - y_goal) * 13.8);
 800cb60:	4b60      	ldr	r3, [pc, #384]	@ (800cce4 <Move_Action_Nopid_Left_Ctrl+0x34c>)
 800cb62:	edd3 7a00 	vldr	s15, [r3]
 800cb66:	eeb1 7a67 	vneg.f32	s14, s15
 800cb6a:	edd7 7a00 	vldr	s15, [r7]
 800cb6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cb72:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cb76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb7a:	dd09      	ble.n	800cb90 <Move_Action_Nopid_Left_Ctrl+0x1f8>
 800cb7c:	4b59      	ldr	r3, [pc, #356]	@ (800cce4 <Move_Action_Nopid_Left_Ctrl+0x34c>)
 800cb7e:	edd3 7a00 	vldr	s15, [r3]
 800cb82:	eeb1 7a67 	vneg.f32	s14, s15
 800cb86:	edd7 7a00 	vldr	s15, [r7]
 800cb8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cb8e:	e00a      	b.n	800cba6 <Move_Action_Nopid_Left_Ctrl+0x20e>
 800cb90:	4b54      	ldr	r3, [pc, #336]	@ (800cce4 <Move_Action_Nopid_Left_Ctrl+0x34c>)
 800cb92:	edd3 7a00 	vldr	s15, [r3]
 800cb96:	eeb1 7a67 	vneg.f32	s14, s15
 800cb9a:	edd7 7a00 	vldr	s15, [r7]
 800cb9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cba2:	eef1 7a67 	vneg.f32	s15, s15
 800cba6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800cbaa:	ed9f 6b4b 	vldr	d6, [pc, #300]	@ 800ccd8 <Move_Action_Nopid_Left_Ctrl+0x340>
 800cbae:	ee27 7b06 	vmul.f64	d7, d7, d6
			bool temp = Move_Line(Action_Speed, Action_Acc,
 800cbb2:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800cbb6:	ee17 2a90 	vmov	r2, s15
 800cbba:	2164      	movs	r1, #100	@ 0x64
 800cbbc:	2064      	movs	r0, #100	@ 0x64
 800cbbe:	f7ff faff 	bl	800c1c0 <Move_Line>
 800cbc2:	4603      	mov	r3, r0
 800cbc4:	737b      	strb	r3, [r7, #13]
			while (temp != true) {
 800cbc6:	e032      	b.n	800cc2e <Move_Action_Nopid_Left_Ctrl+0x296>
				temp = Move_Line(Action_Speed, Action_Acc,
						ABS(Y_NOW - y_goal) * 13.8);
 800cbc8:	4b46      	ldr	r3, [pc, #280]	@ (800cce4 <Move_Action_Nopid_Left_Ctrl+0x34c>)
 800cbca:	edd3 7a00 	vldr	s15, [r3]
 800cbce:	eeb1 7a67 	vneg.f32	s14, s15
 800cbd2:	edd7 7a00 	vldr	s15, [r7]
 800cbd6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cbda:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cbde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbe2:	dd09      	ble.n	800cbf8 <Move_Action_Nopid_Left_Ctrl+0x260>
 800cbe4:	4b3f      	ldr	r3, [pc, #252]	@ (800cce4 <Move_Action_Nopid_Left_Ctrl+0x34c>)
 800cbe6:	edd3 7a00 	vldr	s15, [r3]
 800cbea:	eeb1 7a67 	vneg.f32	s14, s15
 800cbee:	edd7 7a00 	vldr	s15, [r7]
 800cbf2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cbf6:	e00a      	b.n	800cc0e <Move_Action_Nopid_Left_Ctrl+0x276>
 800cbf8:	4b3a      	ldr	r3, [pc, #232]	@ (800cce4 <Move_Action_Nopid_Left_Ctrl+0x34c>)
 800cbfa:	edd3 7a00 	vldr	s15, [r3]
 800cbfe:	eeb1 7a67 	vneg.f32	s14, s15
 800cc02:	edd7 7a00 	vldr	s15, [r7]
 800cc06:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cc0a:	eef1 7a67 	vneg.f32	s15, s15
 800cc0e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800cc12:	ed9f 6b31 	vldr	d6, [pc, #196]	@ 800ccd8 <Move_Action_Nopid_Left_Ctrl+0x340>
 800cc16:	ee27 7b06 	vmul.f64	d7, d7, d6
				temp = Move_Line(Action_Speed, Action_Acc,
 800cc1a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800cc1e:	ee17 2a90 	vmov	r2, s15
 800cc22:	2164      	movs	r1, #100	@ 0x64
 800cc24:	2064      	movs	r0, #100	@ 0x64
 800cc26:	f7ff facb 	bl	800c1c0 <Move_Line>
 800cc2a:	4603      	mov	r3, r0
 800cc2c:	737b      	strb	r3, [r7, #13]
			while (temp != true) {
 800cc2e:	7b7b      	ldrb	r3, [r7, #13]
 800cc30:	f083 0301 	eor.w	r3, r3, #1
 800cc34:	b2db      	uxtb	r3, r3
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d1c6      	bne.n	800cbc8 <Move_Action_Nopid_Left_Ctrl+0x230>
 800cc3a:	e076      	b.n	800cd2a <Move_Action_Nopid_Left_Ctrl+0x392>
			}
			// Move_Line(100, 100, ABS(Y_NOW - y_goal) * 13.8);
			// HAL_Delay(yanshi);
		} else {
			bool temp = Move_Back(Action_Speed, Action_Acc,
					ABS(Y_NOW - y_goal) * 13.8);
 800cc3c:	4b29      	ldr	r3, [pc, #164]	@ (800cce4 <Move_Action_Nopid_Left_Ctrl+0x34c>)
 800cc3e:	edd3 7a00 	vldr	s15, [r3]
 800cc42:	eeb1 7a67 	vneg.f32	s14, s15
 800cc46:	edd7 7a00 	vldr	s15, [r7]
 800cc4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cc4e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cc52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc56:	dd09      	ble.n	800cc6c <Move_Action_Nopid_Left_Ctrl+0x2d4>
 800cc58:	4b22      	ldr	r3, [pc, #136]	@ (800cce4 <Move_Action_Nopid_Left_Ctrl+0x34c>)
 800cc5a:	edd3 7a00 	vldr	s15, [r3]
 800cc5e:	eeb1 7a67 	vneg.f32	s14, s15
 800cc62:	edd7 7a00 	vldr	s15, [r7]
 800cc66:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cc6a:	e00a      	b.n	800cc82 <Move_Action_Nopid_Left_Ctrl+0x2ea>
 800cc6c:	4b1d      	ldr	r3, [pc, #116]	@ (800cce4 <Move_Action_Nopid_Left_Ctrl+0x34c>)
 800cc6e:	edd3 7a00 	vldr	s15, [r3]
 800cc72:	eeb1 7a67 	vneg.f32	s14, s15
 800cc76:	edd7 7a00 	vldr	s15, [r7]
 800cc7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cc7e:	eef1 7a67 	vneg.f32	s15, s15
 800cc82:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800cc86:	ed9f 6b14 	vldr	d6, [pc, #80]	@ 800ccd8 <Move_Action_Nopid_Left_Ctrl+0x340>
 800cc8a:	ee27 7b06 	vmul.f64	d7, d7, d6
			bool temp = Move_Back(Action_Speed, Action_Acc,
 800cc8e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800cc92:	ee17 2a90 	vmov	r2, s15
 800cc96:	2164      	movs	r1, #100	@ 0x64
 800cc98:	2064      	movs	r0, #100	@ 0x64
 800cc9a:	f7ff fb4d 	bl	800c338 <Move_Back>
 800cc9e:	4603      	mov	r3, r0
 800cca0:	733b      	strb	r3, [r7, #12]
			while (temp != true) {
 800cca2:	e03c      	b.n	800cd1e <Move_Action_Nopid_Left_Ctrl+0x386>
				temp = Move_Back(Action_Speed, Action_Acc,
						ABS(Y_NOW - y_goal) * 13.8);
 800cca4:	4b0f      	ldr	r3, [pc, #60]	@ (800cce4 <Move_Action_Nopid_Left_Ctrl+0x34c>)
 800cca6:	edd3 7a00 	vldr	s15, [r3]
 800ccaa:	eeb1 7a67 	vneg.f32	s14, s15
 800ccae:	edd7 7a00 	vldr	s15, [r7]
 800ccb2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ccb6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ccba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ccbe:	dd13      	ble.n	800cce8 <Move_Action_Nopid_Left_Ctrl+0x350>
 800ccc0:	4b08      	ldr	r3, [pc, #32]	@ (800cce4 <Move_Action_Nopid_Left_Ctrl+0x34c>)
 800ccc2:	edd3 7a00 	vldr	s15, [r3]
 800ccc6:	eeb1 7a67 	vneg.f32	s14, s15
 800ccca:	edd7 7a00 	vldr	s15, [r7]
 800ccce:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ccd2:	e014      	b.n	800ccfe <Move_Action_Nopid_Left_Ctrl+0x366>
 800ccd4:	f3af 8000 	nop.w
 800ccd8:	9999999a 	.word	0x9999999a
 800ccdc:	402b9999 	.word	0x402b9999
 800cce0:	24000af8 	.word	0x24000af8
 800cce4:	24000afc 	.word	0x24000afc
 800cce8:	4b49      	ldr	r3, [pc, #292]	@ (800ce10 <Move_Action_Nopid_Left_Ctrl+0x478>)
 800ccea:	edd3 7a00 	vldr	s15, [r3]
 800ccee:	eeb1 7a67 	vneg.f32	s14, s15
 800ccf2:	edd7 7a00 	vldr	s15, [r7]
 800ccf6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ccfa:	eef1 7a67 	vneg.f32	s15, s15
 800ccfe:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800cd02:	ed9f 6b41 	vldr	d6, [pc, #260]	@ 800ce08 <Move_Action_Nopid_Left_Ctrl+0x470>
 800cd06:	ee27 7b06 	vmul.f64	d7, d7, d6
				temp = Move_Back(Action_Speed, Action_Acc,
 800cd0a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800cd0e:	ee17 2a90 	vmov	r2, s15
 800cd12:	2164      	movs	r1, #100	@ 0x64
 800cd14:	2064      	movs	r0, #100	@ 0x64
 800cd16:	f7ff fb0f 	bl	800c338 <Move_Back>
 800cd1a:	4603      	mov	r3, r0
 800cd1c:	733b      	strb	r3, [r7, #12]
			while (temp != true) {
 800cd1e:	7b3b      	ldrb	r3, [r7, #12]
 800cd20:	f083 0301 	eor.w	r3, r3, #1
 800cd24:	b2db      	uxtb	r3, r3
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d1bc      	bne.n	800cca4 <Move_Action_Nopid_Left_Ctrl+0x30c>
			}
			// Move_Back(100, 100, ABS(Y_NOW - y_goal) * 13.8);
			// HAL_Delay(yanshi);
		}
		if ( ABS(X_NOW - x_goal) < 2 && ABS(Y_NOW - y_goal) < 2) {
 800cd2a:	4b3a      	ldr	r3, [pc, #232]	@ (800ce14 <Move_Action_Nopid_Left_Ctrl+0x47c>)
 800cd2c:	ed93 7a00 	vldr	s14, [r3]
 800cd30:	edd7 7a01 	vldr	s15, [r7, #4]
 800cd34:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cd38:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cd3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd40:	dd11      	ble.n	800cd66 <Move_Action_Nopid_Left_Ctrl+0x3ce>
 800cd42:	4b34      	ldr	r3, [pc, #208]	@ (800ce14 <Move_Action_Nopid_Left_Ctrl+0x47c>)
 800cd44:	ed93 7a00 	vldr	s14, [r3]
 800cd48:	edd7 7a01 	vldr	s15, [r7, #4]
 800cd4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cd50:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800cd54:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cd58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd5c:	bf4c      	ite	mi
 800cd5e:	2301      	movmi	r3, #1
 800cd60:	2300      	movpl	r3, #0
 800cd62:	b2db      	uxtb	r3, r3
 800cd64:	e010      	b.n	800cd88 <Move_Action_Nopid_Left_Ctrl+0x3f0>
 800cd66:	4b2b      	ldr	r3, [pc, #172]	@ (800ce14 <Move_Action_Nopid_Left_Ctrl+0x47c>)
 800cd68:	ed93 7a00 	vldr	s14, [r3]
 800cd6c:	edd7 7a01 	vldr	s15, [r7, #4]
 800cd70:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cd74:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800cd78:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cd7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd80:	bfcc      	ite	gt
 800cd82:	2301      	movgt	r3, #1
 800cd84:	2300      	movle	r3, #0
 800cd86:	b2db      	uxtb	r3, r3
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	f43f ae0c 	beq.w	800c9a6 <Move_Action_Nopid_Left_Ctrl+0xe>
 800cd8e:	4b20      	ldr	r3, [pc, #128]	@ (800ce10 <Move_Action_Nopid_Left_Ctrl+0x478>)
 800cd90:	edd3 7a00 	vldr	s15, [r3]
 800cd94:	eeb1 7a67 	vneg.f32	s14, s15
 800cd98:	edd7 7a00 	vldr	s15, [r7]
 800cd9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cda0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cda4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cda8:	dd13      	ble.n	800cdd2 <Move_Action_Nopid_Left_Ctrl+0x43a>
 800cdaa:	4b19      	ldr	r3, [pc, #100]	@ (800ce10 <Move_Action_Nopid_Left_Ctrl+0x478>)
 800cdac:	edd3 7a00 	vldr	s15, [r3]
 800cdb0:	eeb1 7a67 	vneg.f32	s14, s15
 800cdb4:	edd7 7a00 	vldr	s15, [r7]
 800cdb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cdbc:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800cdc0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cdc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdc8:	bf4c      	ite	mi
 800cdca:	2301      	movmi	r3, #1
 800cdcc:	2300      	movpl	r3, #0
 800cdce:	b2db      	uxtb	r3, r3
 800cdd0:	e012      	b.n	800cdf8 <Move_Action_Nopid_Left_Ctrl+0x460>
 800cdd2:	4b0f      	ldr	r3, [pc, #60]	@ (800ce10 <Move_Action_Nopid_Left_Ctrl+0x478>)
 800cdd4:	edd3 7a00 	vldr	s15, [r3]
 800cdd8:	eeb1 7a67 	vneg.f32	s14, s15
 800cddc:	edd7 7a00 	vldr	s15, [r7]
 800cde0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cde4:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800cde8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cdec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdf0:	bfcc      	ite	gt
 800cdf2:	2301      	movgt	r3, #1
 800cdf4:	2300      	movle	r3, #0
 800cdf6:	b2db      	uxtb	r3, r3
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d100      	bne.n	800cdfe <Move_Action_Nopid_Left_Ctrl+0x466>
		if ((X_NOW - x_goal) < 0) {
 800cdfc:	e5d3      	b.n	800c9a6 <Move_Action_Nopid_Left_Ctrl+0xe>
			break; /* 到达目标 */
 800cdfe:	bf00      	nop
		}
	}
}
 800ce00:	bf00      	nop
 800ce02:	3710      	adds	r7, #16
 800ce04:	46bd      	mov	sp, r7
 800ce06:	bd80      	pop	{r7, pc}
 800ce08:	9999999a 	.word	0x9999999a
 800ce0c:	402b9999 	.word	0x402b9999
 800ce10:	24000afc 	.word	0x24000afc
 800ce14:	24000af8 	.word	0x24000af8

0800ce18 <Move_Action_Nopid_Forward_Ctrl>:
//这个函数是爪子朝向前方时，第一个十字和粗加工区进行ACTION调整
void Move_Action_Nopid_Forward_Ctrl(float x_goal, float y_goal) {
 800ce18:	b580      	push	{r7, lr}
 800ce1a:	b084      	sub	sp, #16
 800ce1c:	af00      	add	r7, sp, #0
 800ce1e:	ed87 0a01 	vstr	s0, [r7, #4]
 800ce22:	edc7 0a00 	vstr	s1, [r7]
	//ACTION调整
	while (1) {

		if ((X_NOW - x_goal) < 0) {
 800ce26:	4bd0      	ldr	r3, [pc, #832]	@ (800d168 <Move_Action_Nopid_Forward_Ctrl+0x350>)
 800ce28:	ed93 7a00 	vldr	s14, [r3]
 800ce2c:	edd7 7a01 	vldr	s15, [r7, #4]
 800ce30:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ce34:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ce38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce3c:	d567      	bpl.n	800cf0e <Move_Action_Nopid_Forward_Ctrl+0xf6>
			bool temp = Move_Line(Action_Speed, Action_Acc,
					ABS(X_NOW - x_goal) * 13.8);
 800ce3e:	4bca      	ldr	r3, [pc, #808]	@ (800d168 <Move_Action_Nopid_Forward_Ctrl+0x350>)
 800ce40:	ed93 7a00 	vldr	s14, [r3]
 800ce44:	edd7 7a01 	vldr	s15, [r7, #4]
 800ce48:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ce4c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ce50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce54:	dd07      	ble.n	800ce66 <Move_Action_Nopid_Forward_Ctrl+0x4e>
 800ce56:	4bc4      	ldr	r3, [pc, #784]	@ (800d168 <Move_Action_Nopid_Forward_Ctrl+0x350>)
 800ce58:	ed93 7a00 	vldr	s14, [r3]
 800ce5c:	edd7 7a01 	vldr	s15, [r7, #4]
 800ce60:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ce64:	e008      	b.n	800ce78 <Move_Action_Nopid_Forward_Ctrl+0x60>
 800ce66:	4bc0      	ldr	r3, [pc, #768]	@ (800d168 <Move_Action_Nopid_Forward_Ctrl+0x350>)
 800ce68:	ed93 7a00 	vldr	s14, [r3]
 800ce6c:	edd7 7a01 	vldr	s15, [r7, #4]
 800ce70:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ce74:	eef1 7a67 	vneg.f32	s15, s15
 800ce78:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800ce7c:	ed9f 6bb8 	vldr	d6, [pc, #736]	@ 800d160 <Move_Action_Nopid_Forward_Ctrl+0x348>
 800ce80:	ee27 7b06 	vmul.f64	d7, d7, d6
			bool temp = Move_Line(Action_Speed, Action_Acc,
 800ce84:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800ce88:	ee17 2a90 	vmov	r2, s15
 800ce8c:	2164      	movs	r1, #100	@ 0x64
 800ce8e:	2064      	movs	r0, #100	@ 0x64
 800ce90:	f7ff f996 	bl	800c1c0 <Move_Line>
 800ce94:	4603      	mov	r3, r0
 800ce96:	73fb      	strb	r3, [r7, #15]
			while (temp != true) {
 800ce98:	e032      	b.n	800cf00 <Move_Action_Nopid_Forward_Ctrl+0xe8>
				temp = Move_Line(Action_Speed, Action_Acc,
						ABS(Y_NOW - y_goal) * 13.8);
 800ce9a:	4bb4      	ldr	r3, [pc, #720]	@ (800d16c <Move_Action_Nopid_Forward_Ctrl+0x354>)
 800ce9c:	edd3 7a00 	vldr	s15, [r3]
 800cea0:	eeb1 7a67 	vneg.f32	s14, s15
 800cea4:	edd7 7a00 	vldr	s15, [r7]
 800cea8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ceac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ceb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ceb4:	dd09      	ble.n	800ceca <Move_Action_Nopid_Forward_Ctrl+0xb2>
 800ceb6:	4bad      	ldr	r3, [pc, #692]	@ (800d16c <Move_Action_Nopid_Forward_Ctrl+0x354>)
 800ceb8:	edd3 7a00 	vldr	s15, [r3]
 800cebc:	eeb1 7a67 	vneg.f32	s14, s15
 800cec0:	edd7 7a00 	vldr	s15, [r7]
 800cec4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cec8:	e00a      	b.n	800cee0 <Move_Action_Nopid_Forward_Ctrl+0xc8>
 800ceca:	4ba8      	ldr	r3, [pc, #672]	@ (800d16c <Move_Action_Nopid_Forward_Ctrl+0x354>)
 800cecc:	edd3 7a00 	vldr	s15, [r3]
 800ced0:	eeb1 7a67 	vneg.f32	s14, s15
 800ced4:	edd7 7a00 	vldr	s15, [r7]
 800ced8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cedc:	eef1 7a67 	vneg.f32	s15, s15
 800cee0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800cee4:	ed9f 6b9e 	vldr	d6, [pc, #632]	@ 800d160 <Move_Action_Nopid_Forward_Ctrl+0x348>
 800cee8:	ee27 7b06 	vmul.f64	d7, d7, d6
				temp = Move_Line(Action_Speed, Action_Acc,
 800ceec:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800cef0:	ee17 2a90 	vmov	r2, s15
 800cef4:	2164      	movs	r1, #100	@ 0x64
 800cef6:	2064      	movs	r0, #100	@ 0x64
 800cef8:	f7ff f962 	bl	800c1c0 <Move_Line>
 800cefc:	4603      	mov	r3, r0
 800cefe:	73fb      	strb	r3, [r7, #15]
			while (temp != true) {
 800cf00:	7bfb      	ldrb	r3, [r7, #15]
 800cf02:	f083 0301 	eor.w	r3, r3, #1
 800cf06:	b2db      	uxtb	r3, r3
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	d1c6      	bne.n	800ce9a <Move_Action_Nopid_Forward_Ctrl+0x82>
 800cf0c:	e060      	b.n	800cfd0 <Move_Action_Nopid_Forward_Ctrl+0x1b8>
			}
			// Move_Line(100, 100, ABS(X_NOW - x_goal) * 13.8);
			// HAL_Delay(yanshi);
		} else {
			bool temp = Move_Back(Action_Speed, Action_Acc,
					ABS(X_NOW - x_goal) * 13.8);
 800cf0e:	4b96      	ldr	r3, [pc, #600]	@ (800d168 <Move_Action_Nopid_Forward_Ctrl+0x350>)
 800cf10:	ed93 7a00 	vldr	s14, [r3]
 800cf14:	edd7 7a01 	vldr	s15, [r7, #4]
 800cf18:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cf1c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cf20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf24:	dd07      	ble.n	800cf36 <Move_Action_Nopid_Forward_Ctrl+0x11e>
 800cf26:	4b90      	ldr	r3, [pc, #576]	@ (800d168 <Move_Action_Nopid_Forward_Ctrl+0x350>)
 800cf28:	ed93 7a00 	vldr	s14, [r3]
 800cf2c:	edd7 7a01 	vldr	s15, [r7, #4]
 800cf30:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cf34:	e008      	b.n	800cf48 <Move_Action_Nopid_Forward_Ctrl+0x130>
 800cf36:	4b8c      	ldr	r3, [pc, #560]	@ (800d168 <Move_Action_Nopid_Forward_Ctrl+0x350>)
 800cf38:	ed93 7a00 	vldr	s14, [r3]
 800cf3c:	edd7 7a01 	vldr	s15, [r7, #4]
 800cf40:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cf44:	eef1 7a67 	vneg.f32	s15, s15
 800cf48:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800cf4c:	ed9f 6b84 	vldr	d6, [pc, #528]	@ 800d160 <Move_Action_Nopid_Forward_Ctrl+0x348>
 800cf50:	ee27 7b06 	vmul.f64	d7, d7, d6
			bool temp = Move_Back(Action_Speed, Action_Acc,
 800cf54:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800cf58:	ee17 2a90 	vmov	r2, s15
 800cf5c:	2164      	movs	r1, #100	@ 0x64
 800cf5e:	2064      	movs	r0, #100	@ 0x64
 800cf60:	f7ff f9ea 	bl	800c338 <Move_Back>
 800cf64:	4603      	mov	r3, r0
 800cf66:	73bb      	strb	r3, [r7, #14]
			while (temp != true) {
 800cf68:	e02c      	b.n	800cfc4 <Move_Action_Nopid_Forward_Ctrl+0x1ac>
				temp = Move_Back(Action_Speed, Action_Acc,
						ABS(X_NOW - x_goal) * 13.8);
 800cf6a:	4b7f      	ldr	r3, [pc, #508]	@ (800d168 <Move_Action_Nopid_Forward_Ctrl+0x350>)
 800cf6c:	ed93 7a00 	vldr	s14, [r3]
 800cf70:	edd7 7a01 	vldr	s15, [r7, #4]
 800cf74:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cf78:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cf7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf80:	dd07      	ble.n	800cf92 <Move_Action_Nopid_Forward_Ctrl+0x17a>
 800cf82:	4b79      	ldr	r3, [pc, #484]	@ (800d168 <Move_Action_Nopid_Forward_Ctrl+0x350>)
 800cf84:	ed93 7a00 	vldr	s14, [r3]
 800cf88:	edd7 7a01 	vldr	s15, [r7, #4]
 800cf8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cf90:	e008      	b.n	800cfa4 <Move_Action_Nopid_Forward_Ctrl+0x18c>
 800cf92:	4b75      	ldr	r3, [pc, #468]	@ (800d168 <Move_Action_Nopid_Forward_Ctrl+0x350>)
 800cf94:	ed93 7a00 	vldr	s14, [r3]
 800cf98:	edd7 7a01 	vldr	s15, [r7, #4]
 800cf9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cfa0:	eef1 7a67 	vneg.f32	s15, s15
 800cfa4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800cfa8:	ed9f 6b6d 	vldr	d6, [pc, #436]	@ 800d160 <Move_Action_Nopid_Forward_Ctrl+0x348>
 800cfac:	ee27 7b06 	vmul.f64	d7, d7, d6
				temp = Move_Back(Action_Speed, Action_Acc,
 800cfb0:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800cfb4:	ee17 2a90 	vmov	r2, s15
 800cfb8:	2164      	movs	r1, #100	@ 0x64
 800cfba:	2064      	movs	r0, #100	@ 0x64
 800cfbc:	f7ff f9bc 	bl	800c338 <Move_Back>
 800cfc0:	4603      	mov	r3, r0
 800cfc2:	73bb      	strb	r3, [r7, #14]
			while (temp != true) {
 800cfc4:	7bbb      	ldrb	r3, [r7, #14]
 800cfc6:	f083 0301 	eor.w	r3, r3, #1
 800cfca:	b2db      	uxtb	r3, r3
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d1cc      	bne.n	800cf6a <Move_Action_Nopid_Forward_Ctrl+0x152>
			}
			// Move_Back(100, 100, ABS(X_NOW - x_goal) * 13.8);
			// HAL_Delay(yanshi);
		}
		if ((Y_NOW - y_goal) < 0) {
 800cfd0:	4b66      	ldr	r3, [pc, #408]	@ (800d16c <Move_Action_Nopid_Forward_Ctrl+0x354>)
 800cfd2:	edd3 7a00 	vldr	s15, [r3]
 800cfd6:	eeb1 7a67 	vneg.f32	s14, s15
 800cfda:	edd7 7a00 	vldr	s15, [r7]
 800cfde:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cfe2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cfe6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cfea:	d56d      	bpl.n	800d0c8 <Move_Action_Nopid_Forward_Ctrl+0x2b0>
			bool temp = Move_Right(Action_Speed, Action_Acc,
					ABS(Y_NOW - y_goal) * 13.8);
 800cfec:	4b5f      	ldr	r3, [pc, #380]	@ (800d16c <Move_Action_Nopid_Forward_Ctrl+0x354>)
 800cfee:	edd3 7a00 	vldr	s15, [r3]
 800cff2:	eeb1 7a67 	vneg.f32	s14, s15
 800cff6:	edd7 7a00 	vldr	s15, [r7]
 800cffa:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cffe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d002:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d006:	dd09      	ble.n	800d01c <Move_Action_Nopid_Forward_Ctrl+0x204>
 800d008:	4b58      	ldr	r3, [pc, #352]	@ (800d16c <Move_Action_Nopid_Forward_Ctrl+0x354>)
 800d00a:	edd3 7a00 	vldr	s15, [r3]
 800d00e:	eeb1 7a67 	vneg.f32	s14, s15
 800d012:	edd7 7a00 	vldr	s15, [r7]
 800d016:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d01a:	e00a      	b.n	800d032 <Move_Action_Nopid_Forward_Ctrl+0x21a>
 800d01c:	4b53      	ldr	r3, [pc, #332]	@ (800d16c <Move_Action_Nopid_Forward_Ctrl+0x354>)
 800d01e:	edd3 7a00 	vldr	s15, [r3]
 800d022:	eeb1 7a67 	vneg.f32	s14, s15
 800d026:	edd7 7a00 	vldr	s15, [r7]
 800d02a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d02e:	eef1 7a67 	vneg.f32	s15, s15
 800d032:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d036:	ed9f 6b4a 	vldr	d6, [pc, #296]	@ 800d160 <Move_Action_Nopid_Forward_Ctrl+0x348>
 800d03a:	ee27 7b06 	vmul.f64	d7, d7, d6
			bool temp = Move_Right(Action_Speed, Action_Acc,
 800d03e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800d042:	ee17 2a90 	vmov	r2, s15
 800d046:	2164      	movs	r1, #100	@ 0x64
 800d048:	2064      	movs	r0, #100	@ 0x64
 800d04a:	f7ff fa31 	bl	800c4b0 <Move_Right>
 800d04e:	4603      	mov	r3, r0
 800d050:	737b      	strb	r3, [r7, #13]
			while (temp != true) {
 800d052:	e032      	b.n	800d0ba <Move_Action_Nopid_Forward_Ctrl+0x2a2>
				temp = Move_Right(Action_Speed, Action_Acc,
						ABS(Y_NOW - y_goal) * 13.8);
 800d054:	4b45      	ldr	r3, [pc, #276]	@ (800d16c <Move_Action_Nopid_Forward_Ctrl+0x354>)
 800d056:	edd3 7a00 	vldr	s15, [r3]
 800d05a:	eeb1 7a67 	vneg.f32	s14, s15
 800d05e:	edd7 7a00 	vldr	s15, [r7]
 800d062:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d066:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d06a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d06e:	dd09      	ble.n	800d084 <Move_Action_Nopid_Forward_Ctrl+0x26c>
 800d070:	4b3e      	ldr	r3, [pc, #248]	@ (800d16c <Move_Action_Nopid_Forward_Ctrl+0x354>)
 800d072:	edd3 7a00 	vldr	s15, [r3]
 800d076:	eeb1 7a67 	vneg.f32	s14, s15
 800d07a:	edd7 7a00 	vldr	s15, [r7]
 800d07e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d082:	e00a      	b.n	800d09a <Move_Action_Nopid_Forward_Ctrl+0x282>
 800d084:	4b39      	ldr	r3, [pc, #228]	@ (800d16c <Move_Action_Nopid_Forward_Ctrl+0x354>)
 800d086:	edd3 7a00 	vldr	s15, [r3]
 800d08a:	eeb1 7a67 	vneg.f32	s14, s15
 800d08e:	edd7 7a00 	vldr	s15, [r7]
 800d092:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d096:	eef1 7a67 	vneg.f32	s15, s15
 800d09a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d09e:	ed9f 6b30 	vldr	d6, [pc, #192]	@ 800d160 <Move_Action_Nopid_Forward_Ctrl+0x348>
 800d0a2:	ee27 7b06 	vmul.f64	d7, d7, d6
				temp = Move_Right(Action_Speed, Action_Acc,
 800d0a6:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800d0aa:	ee17 2a90 	vmov	r2, s15
 800d0ae:	2164      	movs	r1, #100	@ 0x64
 800d0b0:	2064      	movs	r0, #100	@ 0x64
 800d0b2:	f7ff f9fd 	bl	800c4b0 <Move_Right>
 800d0b6:	4603      	mov	r3, r0
 800d0b8:	737b      	strb	r3, [r7, #13]
			while (temp != true) {
 800d0ba:	7b7b      	ldrb	r3, [r7, #13]
 800d0bc:	f083 0301 	eor.w	r3, r3, #1
 800d0c0:	b2db      	uxtb	r3, r3
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d1c6      	bne.n	800d054 <Move_Action_Nopid_Forward_Ctrl+0x23c>
 800d0c6:	e074      	b.n	800d1b2 <Move_Action_Nopid_Forward_Ctrl+0x39a>
			}
			// Move_Right(100, 100, ABS(Y_NOW - y_goal) * 13.8);
			// HAL_Delay(yanshi);
		} else {
			bool temp = Move_Left(Action_Speed, Action_Acc,
					ABS(Y_NOW - y_goal) * 13.8);
 800d0c8:	4b28      	ldr	r3, [pc, #160]	@ (800d16c <Move_Action_Nopid_Forward_Ctrl+0x354>)
 800d0ca:	edd3 7a00 	vldr	s15, [r3]
 800d0ce:	eeb1 7a67 	vneg.f32	s14, s15
 800d0d2:	edd7 7a00 	vldr	s15, [r7]
 800d0d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d0da:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d0de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0e2:	dd09      	ble.n	800d0f8 <Move_Action_Nopid_Forward_Ctrl+0x2e0>
 800d0e4:	4b21      	ldr	r3, [pc, #132]	@ (800d16c <Move_Action_Nopid_Forward_Ctrl+0x354>)
 800d0e6:	edd3 7a00 	vldr	s15, [r3]
 800d0ea:	eeb1 7a67 	vneg.f32	s14, s15
 800d0ee:	edd7 7a00 	vldr	s15, [r7]
 800d0f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d0f6:	e00a      	b.n	800d10e <Move_Action_Nopid_Forward_Ctrl+0x2f6>
 800d0f8:	4b1c      	ldr	r3, [pc, #112]	@ (800d16c <Move_Action_Nopid_Forward_Ctrl+0x354>)
 800d0fa:	edd3 7a00 	vldr	s15, [r3]
 800d0fe:	eeb1 7a67 	vneg.f32	s14, s15
 800d102:	edd7 7a00 	vldr	s15, [r7]
 800d106:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d10a:	eef1 7a67 	vneg.f32	s15, s15
 800d10e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d112:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 800d160 <Move_Action_Nopid_Forward_Ctrl+0x348>
 800d116:	ee27 7b06 	vmul.f64	d7, d7, d6
			bool temp = Move_Left(Action_Speed, Action_Acc,
 800d11a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800d11e:	ee17 2a90 	vmov	r2, s15
 800d122:	2164      	movs	r1, #100	@ 0x64
 800d124:	2064      	movs	r0, #100	@ 0x64
 800d126:	f7ff f8a9 	bl	800c27c <Move_Left>
 800d12a:	4603      	mov	r3, r0
 800d12c:	733b      	strb	r3, [r7, #12]
			while (temp != true) {
 800d12e:	e03a      	b.n	800d1a6 <Move_Action_Nopid_Forward_Ctrl+0x38e>
				temp = Move_Left(Action_Speed, Action_Acc,
						ABS(Y_NOW - y_goal) * 13.8);
 800d130:	4b0e      	ldr	r3, [pc, #56]	@ (800d16c <Move_Action_Nopid_Forward_Ctrl+0x354>)
 800d132:	edd3 7a00 	vldr	s15, [r3]
 800d136:	eeb1 7a67 	vneg.f32	s14, s15
 800d13a:	edd7 7a00 	vldr	s15, [r7]
 800d13e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d142:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d146:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d14a:	dd11      	ble.n	800d170 <Move_Action_Nopid_Forward_Ctrl+0x358>
 800d14c:	4b07      	ldr	r3, [pc, #28]	@ (800d16c <Move_Action_Nopid_Forward_Ctrl+0x354>)
 800d14e:	edd3 7a00 	vldr	s15, [r3]
 800d152:	eeb1 7a67 	vneg.f32	s14, s15
 800d156:	edd7 7a00 	vldr	s15, [r7]
 800d15a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d15e:	e012      	b.n	800d186 <Move_Action_Nopid_Forward_Ctrl+0x36e>
 800d160:	9999999a 	.word	0x9999999a
 800d164:	402b9999 	.word	0x402b9999
 800d168:	24000af8 	.word	0x24000af8
 800d16c:	24000afc 	.word	0x24000afc
 800d170:	4b49      	ldr	r3, [pc, #292]	@ (800d298 <Move_Action_Nopid_Forward_Ctrl+0x480>)
 800d172:	edd3 7a00 	vldr	s15, [r3]
 800d176:	eeb1 7a67 	vneg.f32	s14, s15
 800d17a:	edd7 7a00 	vldr	s15, [r7]
 800d17e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d182:	eef1 7a67 	vneg.f32	s15, s15
 800d186:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d18a:	ed9f 6b41 	vldr	d6, [pc, #260]	@ 800d290 <Move_Action_Nopid_Forward_Ctrl+0x478>
 800d18e:	ee27 7b06 	vmul.f64	d7, d7, d6
				temp = Move_Left(Action_Speed, Action_Acc,
 800d192:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800d196:	ee17 2a90 	vmov	r2, s15
 800d19a:	2164      	movs	r1, #100	@ 0x64
 800d19c:	2064      	movs	r0, #100	@ 0x64
 800d19e:	f7ff f86d 	bl	800c27c <Move_Left>
 800d1a2:	4603      	mov	r3, r0
 800d1a4:	733b      	strb	r3, [r7, #12]
			while (temp != true) {
 800d1a6:	7b3b      	ldrb	r3, [r7, #12]
 800d1a8:	f083 0301 	eor.w	r3, r3, #1
 800d1ac:	b2db      	uxtb	r3, r3
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d1be      	bne.n	800d130 <Move_Action_Nopid_Forward_Ctrl+0x318>
			}
			// Move_Left(100, 100, ABS(Y_NOW - y_goal) * 13.8);
			// HAL_Delay(yanshi);
		}
		if ( ABS(X_NOW - x_goal) < 5 && ABS(Y_NOW - y_goal) < 5) {
 800d1b2:	4b3a      	ldr	r3, [pc, #232]	@ (800d29c <Move_Action_Nopid_Forward_Ctrl+0x484>)
 800d1b4:	ed93 7a00 	vldr	s14, [r3]
 800d1b8:	edd7 7a01 	vldr	s15, [r7, #4]
 800d1bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d1c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d1c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1c8:	dd11      	ble.n	800d1ee <Move_Action_Nopid_Forward_Ctrl+0x3d6>
 800d1ca:	4b34      	ldr	r3, [pc, #208]	@ (800d29c <Move_Action_Nopid_Forward_Ctrl+0x484>)
 800d1cc:	ed93 7a00 	vldr	s14, [r3]
 800d1d0:	edd7 7a01 	vldr	s15, [r7, #4]
 800d1d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d1d8:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800d1dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d1e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1e4:	bf4c      	ite	mi
 800d1e6:	2301      	movmi	r3, #1
 800d1e8:	2300      	movpl	r3, #0
 800d1ea:	b2db      	uxtb	r3, r3
 800d1ec:	e010      	b.n	800d210 <Move_Action_Nopid_Forward_Ctrl+0x3f8>
 800d1ee:	4b2b      	ldr	r3, [pc, #172]	@ (800d29c <Move_Action_Nopid_Forward_Ctrl+0x484>)
 800d1f0:	ed93 7a00 	vldr	s14, [r3]
 800d1f4:	edd7 7a01 	vldr	s15, [r7, #4]
 800d1f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d1fc:	eeb9 7a04 	vmov.f32	s14, #148	@ 0xc0a00000 -5.0
 800d200:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d204:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d208:	bfcc      	ite	gt
 800d20a:	2301      	movgt	r3, #1
 800d20c:	2300      	movle	r3, #0
 800d20e:	b2db      	uxtb	r3, r3
 800d210:	2b00      	cmp	r3, #0
 800d212:	f43f ae08 	beq.w	800ce26 <Move_Action_Nopid_Forward_Ctrl+0xe>
 800d216:	4b20      	ldr	r3, [pc, #128]	@ (800d298 <Move_Action_Nopid_Forward_Ctrl+0x480>)
 800d218:	edd3 7a00 	vldr	s15, [r3]
 800d21c:	eeb1 7a67 	vneg.f32	s14, s15
 800d220:	edd7 7a00 	vldr	s15, [r7]
 800d224:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d228:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d22c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d230:	dd13      	ble.n	800d25a <Move_Action_Nopid_Forward_Ctrl+0x442>
 800d232:	4b19      	ldr	r3, [pc, #100]	@ (800d298 <Move_Action_Nopid_Forward_Ctrl+0x480>)
 800d234:	edd3 7a00 	vldr	s15, [r3]
 800d238:	eeb1 7a67 	vneg.f32	s14, s15
 800d23c:	edd7 7a00 	vldr	s15, [r7]
 800d240:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d244:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800d248:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d24c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d250:	bf4c      	ite	mi
 800d252:	2301      	movmi	r3, #1
 800d254:	2300      	movpl	r3, #0
 800d256:	b2db      	uxtb	r3, r3
 800d258:	e012      	b.n	800d280 <Move_Action_Nopid_Forward_Ctrl+0x468>
 800d25a:	4b0f      	ldr	r3, [pc, #60]	@ (800d298 <Move_Action_Nopid_Forward_Ctrl+0x480>)
 800d25c:	edd3 7a00 	vldr	s15, [r3]
 800d260:	eeb1 7a67 	vneg.f32	s14, s15
 800d264:	edd7 7a00 	vldr	s15, [r7]
 800d268:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d26c:	eeb9 7a04 	vmov.f32	s14, #148	@ 0xc0a00000 -5.0
 800d270:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d278:	bfcc      	ite	gt
 800d27a:	2301      	movgt	r3, #1
 800d27c:	2300      	movle	r3, #0
 800d27e:	b2db      	uxtb	r3, r3
 800d280:	2b00      	cmp	r3, #0
 800d282:	d100      	bne.n	800d286 <Move_Action_Nopid_Forward_Ctrl+0x46e>
		if ((X_NOW - x_goal) < 0) {
 800d284:	e5cf      	b.n	800ce26 <Move_Action_Nopid_Forward_Ctrl+0xe>
			break; /* 到达目标 */
 800d286:	bf00      	nop
		}
	}
}
 800d288:	bf00      	nop
 800d28a:	3710      	adds	r7, #16
 800d28c:	46bd      	mov	sp, r7
 800d28e:	bd80      	pop	{r7, pc}
 800d290:	9999999a 	.word	0x9999999a
 800d294:	402b9999 	.word	0x402b9999
 800d298:	24000afc 	.word	0x24000afc
 800d29c:	24000af8 	.word	0x24000af8

0800d2a0 <Move_Action_Nopid_Right_Ctrl>:

void Move_Action_Nopid_Right_Ctrl(float x_goal, float y_goal) {
 800d2a0:	b580      	push	{r7, lr}
 800d2a2:	b084      	sub	sp, #16
 800d2a4:	af00      	add	r7, sp, #0
 800d2a6:	ed87 0a01 	vstr	s0, [r7, #4]
 800d2aa:	edc7 0a00 	vstr	s1, [r7]
	while (1) {
		if ((X_NOW - x_goal) < 0) {
 800d2ae:	4bce      	ldr	r3, [pc, #824]	@ (800d5e8 <Move_Action_Nopid_Right_Ctrl+0x348>)
 800d2b0:	ed93 7a00 	vldr	s14, [r3]
 800d2b4:	edd7 7a01 	vldr	s15, [r7, #4]
 800d2b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d2bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d2c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2c4:	d561      	bpl.n	800d38a <Move_Action_Nopid_Right_Ctrl+0xea>
			bool temp = Move_Right(Action_Speed, Action_Acc,
					ABS(X_NOW - x_goal) * 13.8);
 800d2c6:	4bc8      	ldr	r3, [pc, #800]	@ (800d5e8 <Move_Action_Nopid_Right_Ctrl+0x348>)
 800d2c8:	ed93 7a00 	vldr	s14, [r3]
 800d2cc:	edd7 7a01 	vldr	s15, [r7, #4]
 800d2d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d2d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d2d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2dc:	dd07      	ble.n	800d2ee <Move_Action_Nopid_Right_Ctrl+0x4e>
 800d2de:	4bc2      	ldr	r3, [pc, #776]	@ (800d5e8 <Move_Action_Nopid_Right_Ctrl+0x348>)
 800d2e0:	ed93 7a00 	vldr	s14, [r3]
 800d2e4:	edd7 7a01 	vldr	s15, [r7, #4]
 800d2e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d2ec:	e008      	b.n	800d300 <Move_Action_Nopid_Right_Ctrl+0x60>
 800d2ee:	4bbe      	ldr	r3, [pc, #760]	@ (800d5e8 <Move_Action_Nopid_Right_Ctrl+0x348>)
 800d2f0:	ed93 7a00 	vldr	s14, [r3]
 800d2f4:	edd7 7a01 	vldr	s15, [r7, #4]
 800d2f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d2fc:	eef1 7a67 	vneg.f32	s15, s15
 800d300:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d304:	ed9f 6bb6 	vldr	d6, [pc, #728]	@ 800d5e0 <Move_Action_Nopid_Right_Ctrl+0x340>
 800d308:	ee27 7b06 	vmul.f64	d7, d7, d6
			bool temp = Move_Right(Action_Speed, Action_Acc,
 800d30c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800d310:	ee17 2a90 	vmov	r2, s15
 800d314:	2164      	movs	r1, #100	@ 0x64
 800d316:	2064      	movs	r0, #100	@ 0x64
 800d318:	f7ff f8ca 	bl	800c4b0 <Move_Right>
 800d31c:	4603      	mov	r3, r0
 800d31e:	73fb      	strb	r3, [r7, #15]
			while (temp != true) {
 800d320:	e02c      	b.n	800d37c <Move_Action_Nopid_Right_Ctrl+0xdc>
				temp = Move_Right(Action_Speed, Action_Acc,
						ABS(X_NOW - x_goal) * 13.8);
 800d322:	4bb1      	ldr	r3, [pc, #708]	@ (800d5e8 <Move_Action_Nopid_Right_Ctrl+0x348>)
 800d324:	ed93 7a00 	vldr	s14, [r3]
 800d328:	edd7 7a01 	vldr	s15, [r7, #4]
 800d32c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d330:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d338:	dd07      	ble.n	800d34a <Move_Action_Nopid_Right_Ctrl+0xaa>
 800d33a:	4bab      	ldr	r3, [pc, #684]	@ (800d5e8 <Move_Action_Nopid_Right_Ctrl+0x348>)
 800d33c:	ed93 7a00 	vldr	s14, [r3]
 800d340:	edd7 7a01 	vldr	s15, [r7, #4]
 800d344:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d348:	e008      	b.n	800d35c <Move_Action_Nopid_Right_Ctrl+0xbc>
 800d34a:	4ba7      	ldr	r3, [pc, #668]	@ (800d5e8 <Move_Action_Nopid_Right_Ctrl+0x348>)
 800d34c:	ed93 7a00 	vldr	s14, [r3]
 800d350:	edd7 7a01 	vldr	s15, [r7, #4]
 800d354:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d358:	eef1 7a67 	vneg.f32	s15, s15
 800d35c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d360:	ed9f 6b9f 	vldr	d6, [pc, #636]	@ 800d5e0 <Move_Action_Nopid_Right_Ctrl+0x340>
 800d364:	ee27 7b06 	vmul.f64	d7, d7, d6
				temp = Move_Right(Action_Speed, Action_Acc,
 800d368:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800d36c:	ee17 2a90 	vmov	r2, s15
 800d370:	2164      	movs	r1, #100	@ 0x64
 800d372:	2064      	movs	r0, #100	@ 0x64
 800d374:	f7ff f89c 	bl	800c4b0 <Move_Right>
 800d378:	4603      	mov	r3, r0
 800d37a:	73fb      	strb	r3, [r7, #15]
			while (temp != true) {
 800d37c:	7bfb      	ldrb	r3, [r7, #15]
 800d37e:	f083 0301 	eor.w	r3, r3, #1
 800d382:	b2db      	uxtb	r3, r3
 800d384:	2b00      	cmp	r3, #0
 800d386:	d1cc      	bne.n	800d322 <Move_Action_Nopid_Right_Ctrl+0x82>
 800d388:	e060      	b.n	800d44c <Move_Action_Nopid_Right_Ctrl+0x1ac>
			}
			// Move_Right(100, 100, ABS(X_NOW - x_goal) * 13.8);
			// HAL_Delay(yanshi);
		} else {
			bool temp = Move_Left(Action_Speed, Action_Acc,
					ABS(X_NOW - x_goal) * 13.8);
 800d38a:	4b97      	ldr	r3, [pc, #604]	@ (800d5e8 <Move_Action_Nopid_Right_Ctrl+0x348>)
 800d38c:	ed93 7a00 	vldr	s14, [r3]
 800d390:	edd7 7a01 	vldr	s15, [r7, #4]
 800d394:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d398:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d39c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3a0:	dd07      	ble.n	800d3b2 <Move_Action_Nopid_Right_Ctrl+0x112>
 800d3a2:	4b91      	ldr	r3, [pc, #580]	@ (800d5e8 <Move_Action_Nopid_Right_Ctrl+0x348>)
 800d3a4:	ed93 7a00 	vldr	s14, [r3]
 800d3a8:	edd7 7a01 	vldr	s15, [r7, #4]
 800d3ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d3b0:	e008      	b.n	800d3c4 <Move_Action_Nopid_Right_Ctrl+0x124>
 800d3b2:	4b8d      	ldr	r3, [pc, #564]	@ (800d5e8 <Move_Action_Nopid_Right_Ctrl+0x348>)
 800d3b4:	ed93 7a00 	vldr	s14, [r3]
 800d3b8:	edd7 7a01 	vldr	s15, [r7, #4]
 800d3bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d3c0:	eef1 7a67 	vneg.f32	s15, s15
 800d3c4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d3c8:	ed9f 6b85 	vldr	d6, [pc, #532]	@ 800d5e0 <Move_Action_Nopid_Right_Ctrl+0x340>
 800d3cc:	ee27 7b06 	vmul.f64	d7, d7, d6
			bool temp = Move_Left(Action_Speed, Action_Acc,
 800d3d0:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800d3d4:	ee17 2a90 	vmov	r2, s15
 800d3d8:	2164      	movs	r1, #100	@ 0x64
 800d3da:	2064      	movs	r0, #100	@ 0x64
 800d3dc:	f7fe ff4e 	bl	800c27c <Move_Left>
 800d3e0:	4603      	mov	r3, r0
 800d3e2:	73bb      	strb	r3, [r7, #14]
			while (temp != true) {
 800d3e4:	e02c      	b.n	800d440 <Move_Action_Nopid_Right_Ctrl+0x1a0>
				temp = Move_Left(Action_Speed, Action_Acc,
						ABS(X_NOW - x_goal) * 13.8);
 800d3e6:	4b80      	ldr	r3, [pc, #512]	@ (800d5e8 <Move_Action_Nopid_Right_Ctrl+0x348>)
 800d3e8:	ed93 7a00 	vldr	s14, [r3]
 800d3ec:	edd7 7a01 	vldr	s15, [r7, #4]
 800d3f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d3f4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d3f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3fc:	dd07      	ble.n	800d40e <Move_Action_Nopid_Right_Ctrl+0x16e>
 800d3fe:	4b7a      	ldr	r3, [pc, #488]	@ (800d5e8 <Move_Action_Nopid_Right_Ctrl+0x348>)
 800d400:	ed93 7a00 	vldr	s14, [r3]
 800d404:	edd7 7a01 	vldr	s15, [r7, #4]
 800d408:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d40c:	e008      	b.n	800d420 <Move_Action_Nopid_Right_Ctrl+0x180>
 800d40e:	4b76      	ldr	r3, [pc, #472]	@ (800d5e8 <Move_Action_Nopid_Right_Ctrl+0x348>)
 800d410:	ed93 7a00 	vldr	s14, [r3]
 800d414:	edd7 7a01 	vldr	s15, [r7, #4]
 800d418:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d41c:	eef1 7a67 	vneg.f32	s15, s15
 800d420:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d424:	ed9f 6b6e 	vldr	d6, [pc, #440]	@ 800d5e0 <Move_Action_Nopid_Right_Ctrl+0x340>
 800d428:	ee27 7b06 	vmul.f64	d7, d7, d6
				temp = Move_Left(Action_Speed, Action_Acc,
 800d42c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800d430:	ee17 2a90 	vmov	r2, s15
 800d434:	2164      	movs	r1, #100	@ 0x64
 800d436:	2064      	movs	r0, #100	@ 0x64
 800d438:	f7fe ff20 	bl	800c27c <Move_Left>
 800d43c:	4603      	mov	r3, r0
 800d43e:	73bb      	strb	r3, [r7, #14]
			while (temp != true) {
 800d440:	7bbb      	ldrb	r3, [r7, #14]
 800d442:	f083 0301 	eor.w	r3, r3, #1
 800d446:	b2db      	uxtb	r3, r3
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d1cc      	bne.n	800d3e6 <Move_Action_Nopid_Right_Ctrl+0x146>
			}
			// Move_Left(100, 100, ABS(X_NOW - x_goal) * 13.8);
			// HAL_Delay(yanshi);
		}
		if ((Y_NOW - y_goal) < 0) {
 800d44c:	4b67      	ldr	r3, [pc, #412]	@ (800d5ec <Move_Action_Nopid_Right_Ctrl+0x34c>)
 800d44e:	edd3 7a00 	vldr	s15, [r3]
 800d452:	eeb1 7a67 	vneg.f32	s14, s15
 800d456:	edd7 7a00 	vldr	s15, [r7]
 800d45a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d45e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d462:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d466:	d56d      	bpl.n	800d544 <Move_Action_Nopid_Right_Ctrl+0x2a4>
			bool temp = Move_Back(Action_Speed, Action_Acc,
					ABS(Y_NOW - y_goal) * 13.8);
 800d468:	4b60      	ldr	r3, [pc, #384]	@ (800d5ec <Move_Action_Nopid_Right_Ctrl+0x34c>)
 800d46a:	edd3 7a00 	vldr	s15, [r3]
 800d46e:	eeb1 7a67 	vneg.f32	s14, s15
 800d472:	edd7 7a00 	vldr	s15, [r7]
 800d476:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d47a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d47e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d482:	dd09      	ble.n	800d498 <Move_Action_Nopid_Right_Ctrl+0x1f8>
 800d484:	4b59      	ldr	r3, [pc, #356]	@ (800d5ec <Move_Action_Nopid_Right_Ctrl+0x34c>)
 800d486:	edd3 7a00 	vldr	s15, [r3]
 800d48a:	eeb1 7a67 	vneg.f32	s14, s15
 800d48e:	edd7 7a00 	vldr	s15, [r7]
 800d492:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d496:	e00a      	b.n	800d4ae <Move_Action_Nopid_Right_Ctrl+0x20e>
 800d498:	4b54      	ldr	r3, [pc, #336]	@ (800d5ec <Move_Action_Nopid_Right_Ctrl+0x34c>)
 800d49a:	edd3 7a00 	vldr	s15, [r3]
 800d49e:	eeb1 7a67 	vneg.f32	s14, s15
 800d4a2:	edd7 7a00 	vldr	s15, [r7]
 800d4a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d4aa:	eef1 7a67 	vneg.f32	s15, s15
 800d4ae:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d4b2:	ed9f 6b4b 	vldr	d6, [pc, #300]	@ 800d5e0 <Move_Action_Nopid_Right_Ctrl+0x340>
 800d4b6:	ee27 7b06 	vmul.f64	d7, d7, d6
			bool temp = Move_Back(Action_Speed, Action_Acc,
 800d4ba:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800d4be:	ee17 2a90 	vmov	r2, s15
 800d4c2:	2164      	movs	r1, #100	@ 0x64
 800d4c4:	2064      	movs	r0, #100	@ 0x64
 800d4c6:	f7fe ff37 	bl	800c338 <Move_Back>
 800d4ca:	4603      	mov	r3, r0
 800d4cc:	737b      	strb	r3, [r7, #13]
			while (temp != true) {
 800d4ce:	e032      	b.n	800d536 <Move_Action_Nopid_Right_Ctrl+0x296>
				temp = Move_Back(Action_Speed, Action_Acc,
						ABS(Y_NOW - y_goal) * 13.8);
 800d4d0:	4b46      	ldr	r3, [pc, #280]	@ (800d5ec <Move_Action_Nopid_Right_Ctrl+0x34c>)
 800d4d2:	edd3 7a00 	vldr	s15, [r3]
 800d4d6:	eeb1 7a67 	vneg.f32	s14, s15
 800d4da:	edd7 7a00 	vldr	s15, [r7]
 800d4de:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d4e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d4e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4ea:	dd09      	ble.n	800d500 <Move_Action_Nopid_Right_Ctrl+0x260>
 800d4ec:	4b3f      	ldr	r3, [pc, #252]	@ (800d5ec <Move_Action_Nopid_Right_Ctrl+0x34c>)
 800d4ee:	edd3 7a00 	vldr	s15, [r3]
 800d4f2:	eeb1 7a67 	vneg.f32	s14, s15
 800d4f6:	edd7 7a00 	vldr	s15, [r7]
 800d4fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d4fe:	e00a      	b.n	800d516 <Move_Action_Nopid_Right_Ctrl+0x276>
 800d500:	4b3a      	ldr	r3, [pc, #232]	@ (800d5ec <Move_Action_Nopid_Right_Ctrl+0x34c>)
 800d502:	edd3 7a00 	vldr	s15, [r3]
 800d506:	eeb1 7a67 	vneg.f32	s14, s15
 800d50a:	edd7 7a00 	vldr	s15, [r7]
 800d50e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d512:	eef1 7a67 	vneg.f32	s15, s15
 800d516:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d51a:	ed9f 6b31 	vldr	d6, [pc, #196]	@ 800d5e0 <Move_Action_Nopid_Right_Ctrl+0x340>
 800d51e:	ee27 7b06 	vmul.f64	d7, d7, d6
				temp = Move_Back(Action_Speed, Action_Acc,
 800d522:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800d526:	ee17 2a90 	vmov	r2, s15
 800d52a:	2164      	movs	r1, #100	@ 0x64
 800d52c:	2064      	movs	r0, #100	@ 0x64
 800d52e:	f7fe ff03 	bl	800c338 <Move_Back>
 800d532:	4603      	mov	r3, r0
 800d534:	737b      	strb	r3, [r7, #13]
			while (temp != true) {
 800d536:	7b7b      	ldrb	r3, [r7, #13]
 800d538:	f083 0301 	eor.w	r3, r3, #1
 800d53c:	b2db      	uxtb	r3, r3
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d1c6      	bne.n	800d4d0 <Move_Action_Nopid_Right_Ctrl+0x230>
 800d542:	e076      	b.n	800d632 <Move_Action_Nopid_Right_Ctrl+0x392>
			}
			// Move_Back(100, 100, ABS(Y_NOW - y_goal) * 13.8);
			// HAL_Delay(yanshi);
		} else {
			bool temp = Move_Line(Action_Speed, Action_Acc,
					ABS(Y_NOW - y_goal) * 13.8);
 800d544:	4b29      	ldr	r3, [pc, #164]	@ (800d5ec <Move_Action_Nopid_Right_Ctrl+0x34c>)
 800d546:	edd3 7a00 	vldr	s15, [r3]
 800d54a:	eeb1 7a67 	vneg.f32	s14, s15
 800d54e:	edd7 7a00 	vldr	s15, [r7]
 800d552:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d556:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d55a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d55e:	dd09      	ble.n	800d574 <Move_Action_Nopid_Right_Ctrl+0x2d4>
 800d560:	4b22      	ldr	r3, [pc, #136]	@ (800d5ec <Move_Action_Nopid_Right_Ctrl+0x34c>)
 800d562:	edd3 7a00 	vldr	s15, [r3]
 800d566:	eeb1 7a67 	vneg.f32	s14, s15
 800d56a:	edd7 7a00 	vldr	s15, [r7]
 800d56e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d572:	e00a      	b.n	800d58a <Move_Action_Nopid_Right_Ctrl+0x2ea>
 800d574:	4b1d      	ldr	r3, [pc, #116]	@ (800d5ec <Move_Action_Nopid_Right_Ctrl+0x34c>)
 800d576:	edd3 7a00 	vldr	s15, [r3]
 800d57a:	eeb1 7a67 	vneg.f32	s14, s15
 800d57e:	edd7 7a00 	vldr	s15, [r7]
 800d582:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d586:	eef1 7a67 	vneg.f32	s15, s15
 800d58a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d58e:	ed9f 6b14 	vldr	d6, [pc, #80]	@ 800d5e0 <Move_Action_Nopid_Right_Ctrl+0x340>
 800d592:	ee27 7b06 	vmul.f64	d7, d7, d6
			bool temp = Move_Line(Action_Speed, Action_Acc,
 800d596:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800d59a:	ee17 2a90 	vmov	r2, s15
 800d59e:	2164      	movs	r1, #100	@ 0x64
 800d5a0:	2064      	movs	r0, #100	@ 0x64
 800d5a2:	f7fe fe0d 	bl	800c1c0 <Move_Line>
 800d5a6:	4603      	mov	r3, r0
 800d5a8:	733b      	strb	r3, [r7, #12]
			while (temp != true) {
 800d5aa:	e03c      	b.n	800d626 <Move_Action_Nopid_Right_Ctrl+0x386>
				temp = Move_Line(Action_Speed, Action_Acc,
						ABS(Y_NOW - y_goal) * 13.8);
 800d5ac:	4b0f      	ldr	r3, [pc, #60]	@ (800d5ec <Move_Action_Nopid_Right_Ctrl+0x34c>)
 800d5ae:	edd3 7a00 	vldr	s15, [r3]
 800d5b2:	eeb1 7a67 	vneg.f32	s14, s15
 800d5b6:	edd7 7a00 	vldr	s15, [r7]
 800d5ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d5be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d5c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5c6:	dd13      	ble.n	800d5f0 <Move_Action_Nopid_Right_Ctrl+0x350>
 800d5c8:	4b08      	ldr	r3, [pc, #32]	@ (800d5ec <Move_Action_Nopid_Right_Ctrl+0x34c>)
 800d5ca:	edd3 7a00 	vldr	s15, [r3]
 800d5ce:	eeb1 7a67 	vneg.f32	s14, s15
 800d5d2:	edd7 7a00 	vldr	s15, [r7]
 800d5d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d5da:	e014      	b.n	800d606 <Move_Action_Nopid_Right_Ctrl+0x366>
 800d5dc:	f3af 8000 	nop.w
 800d5e0:	9999999a 	.word	0x9999999a
 800d5e4:	402b9999 	.word	0x402b9999
 800d5e8:	24000af8 	.word	0x24000af8
 800d5ec:	24000afc 	.word	0x24000afc
 800d5f0:	4b49      	ldr	r3, [pc, #292]	@ (800d718 <Move_Action_Nopid_Right_Ctrl+0x478>)
 800d5f2:	edd3 7a00 	vldr	s15, [r3]
 800d5f6:	eeb1 7a67 	vneg.f32	s14, s15
 800d5fa:	edd7 7a00 	vldr	s15, [r7]
 800d5fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d602:	eef1 7a67 	vneg.f32	s15, s15
 800d606:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d60a:	ed9f 6b41 	vldr	d6, [pc, #260]	@ 800d710 <Move_Action_Nopid_Right_Ctrl+0x470>
 800d60e:	ee27 7b06 	vmul.f64	d7, d7, d6
				temp = Move_Line(Action_Speed, Action_Acc,
 800d612:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800d616:	ee17 2a90 	vmov	r2, s15
 800d61a:	2164      	movs	r1, #100	@ 0x64
 800d61c:	2064      	movs	r0, #100	@ 0x64
 800d61e:	f7fe fdcf 	bl	800c1c0 <Move_Line>
 800d622:	4603      	mov	r3, r0
 800d624:	733b      	strb	r3, [r7, #12]
			while (temp != true) {
 800d626:	7b3b      	ldrb	r3, [r7, #12]
 800d628:	f083 0301 	eor.w	r3, r3, #1
 800d62c:	b2db      	uxtb	r3, r3
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d1bc      	bne.n	800d5ac <Move_Action_Nopid_Right_Ctrl+0x30c>
			}
			// Move_Line(100, 100, ABS(Y_NOW - y_goal) * 13.8);
			// HAL_Delay(yanshi);
		}
		if ( ABS(X_NOW - x_goal) < 5 && ABS(Y_NOW - y_goal) < 5) {
 800d632:	4b3a      	ldr	r3, [pc, #232]	@ (800d71c <Move_Action_Nopid_Right_Ctrl+0x47c>)
 800d634:	ed93 7a00 	vldr	s14, [r3]
 800d638:	edd7 7a01 	vldr	s15, [r7, #4]
 800d63c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d640:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d644:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d648:	dd11      	ble.n	800d66e <Move_Action_Nopid_Right_Ctrl+0x3ce>
 800d64a:	4b34      	ldr	r3, [pc, #208]	@ (800d71c <Move_Action_Nopid_Right_Ctrl+0x47c>)
 800d64c:	ed93 7a00 	vldr	s14, [r3]
 800d650:	edd7 7a01 	vldr	s15, [r7, #4]
 800d654:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d658:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800d65c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d664:	bf4c      	ite	mi
 800d666:	2301      	movmi	r3, #1
 800d668:	2300      	movpl	r3, #0
 800d66a:	b2db      	uxtb	r3, r3
 800d66c:	e010      	b.n	800d690 <Move_Action_Nopid_Right_Ctrl+0x3f0>
 800d66e:	4b2b      	ldr	r3, [pc, #172]	@ (800d71c <Move_Action_Nopid_Right_Ctrl+0x47c>)
 800d670:	ed93 7a00 	vldr	s14, [r3]
 800d674:	edd7 7a01 	vldr	s15, [r7, #4]
 800d678:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d67c:	eeb9 7a04 	vmov.f32	s14, #148	@ 0xc0a00000 -5.0
 800d680:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d688:	bfcc      	ite	gt
 800d68a:	2301      	movgt	r3, #1
 800d68c:	2300      	movle	r3, #0
 800d68e:	b2db      	uxtb	r3, r3
 800d690:	2b00      	cmp	r3, #0
 800d692:	f43f ae0c 	beq.w	800d2ae <Move_Action_Nopid_Right_Ctrl+0xe>
 800d696:	4b20      	ldr	r3, [pc, #128]	@ (800d718 <Move_Action_Nopid_Right_Ctrl+0x478>)
 800d698:	edd3 7a00 	vldr	s15, [r3]
 800d69c:	eeb1 7a67 	vneg.f32	s14, s15
 800d6a0:	edd7 7a00 	vldr	s15, [r7]
 800d6a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d6a8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d6ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6b0:	dd13      	ble.n	800d6da <Move_Action_Nopid_Right_Ctrl+0x43a>
 800d6b2:	4b19      	ldr	r3, [pc, #100]	@ (800d718 <Move_Action_Nopid_Right_Ctrl+0x478>)
 800d6b4:	edd3 7a00 	vldr	s15, [r3]
 800d6b8:	eeb1 7a67 	vneg.f32	s14, s15
 800d6bc:	edd7 7a00 	vldr	s15, [r7]
 800d6c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d6c4:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800d6c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d6cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6d0:	bf4c      	ite	mi
 800d6d2:	2301      	movmi	r3, #1
 800d6d4:	2300      	movpl	r3, #0
 800d6d6:	b2db      	uxtb	r3, r3
 800d6d8:	e012      	b.n	800d700 <Move_Action_Nopid_Right_Ctrl+0x460>
 800d6da:	4b0f      	ldr	r3, [pc, #60]	@ (800d718 <Move_Action_Nopid_Right_Ctrl+0x478>)
 800d6dc:	edd3 7a00 	vldr	s15, [r3]
 800d6e0:	eeb1 7a67 	vneg.f32	s14, s15
 800d6e4:	edd7 7a00 	vldr	s15, [r7]
 800d6e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d6ec:	eeb9 7a04 	vmov.f32	s14, #148	@ 0xc0a00000 -5.0
 800d6f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d6f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6f8:	bfcc      	ite	gt
 800d6fa:	2301      	movgt	r3, #1
 800d6fc:	2300      	movle	r3, #0
 800d6fe:	b2db      	uxtb	r3, r3
 800d700:	2b00      	cmp	r3, #0
 800d702:	d100      	bne.n	800d706 <Move_Action_Nopid_Right_Ctrl+0x466>
		if ((X_NOW - x_goal) < 0) {
 800d704:	e5d3      	b.n	800d2ae <Move_Action_Nopid_Right_Ctrl+0xe>
			break; /* 到达目标 */
 800d706:	bf00      	nop
		}
	}
}
 800d708:	bf00      	nop
 800d70a:	3710      	adds	r7, #16
 800d70c:	46bd      	mov	sp, r7
 800d70e:	bd80      	pop	{r7, pc}
 800d710:	9999999a 	.word	0x9999999a
 800d714:	402b9999 	.word	0x402b9999
 800d718:	24000afc 	.word	0x24000afc
 800d71c:	24000af8 	.word	0x24000af8

0800d720 <Move_Tx_Pid_Ctrl>:

/* Tx姿态调整 */
//
uint16_t time_tx = 0;
void Move_Tx_Pid_Ctrl(float TX_X_Goal, float TX_Y_Goal) {
 800d720:	b580      	push	{r7, lr}
 800d722:	b084      	sub	sp, #16
 800d724:	af00      	add	r7, sp, #0
 800d726:	ed87 0a01 	vstr	s0, [r7, #4]
 800d72a:	edc7 0a00 	vstr	s1, [r7]

	while (1) {
		if (TX_Y_out >= 0) {
 800d72e:	4b9e      	ldr	r3, [pc, #632]	@ (800d9a8 <Move_Tx_Pid_Ctrl+0x288>)
 800d730:	edd3 7a00 	vldr	s15, [r3]
 800d734:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d73c:	db29      	blt.n	800d792 <Move_Tx_Pid_Ctrl+0x72>
			bool temp = Move_Right(100, 120, TX_Y_out * 5);
 800d73e:	4b9a      	ldr	r3, [pc, #616]	@ (800d9a8 <Move_Tx_Pid_Ctrl+0x288>)
 800d740:	edd3 7a00 	vldr	s15, [r3]
 800d744:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800d748:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d74c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d750:	ee17 2a90 	vmov	r2, s15
 800d754:	2178      	movs	r1, #120	@ 0x78
 800d756:	2064      	movs	r0, #100	@ 0x64
 800d758:	f7fe feaa 	bl	800c4b0 <Move_Right>
 800d75c:	4603      	mov	r3, r0
 800d75e:	73fb      	strb	r3, [r7, #15]
			while (temp != true) {
 800d760:	e010      	b.n	800d784 <Move_Tx_Pid_Ctrl+0x64>
				temp = Move_Right(100, 120, TX_Y_out * 5);
 800d762:	4b91      	ldr	r3, [pc, #580]	@ (800d9a8 <Move_Tx_Pid_Ctrl+0x288>)
 800d764:	edd3 7a00 	vldr	s15, [r3]
 800d768:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800d76c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d770:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d774:	ee17 2a90 	vmov	r2, s15
 800d778:	2178      	movs	r1, #120	@ 0x78
 800d77a:	2064      	movs	r0, #100	@ 0x64
 800d77c:	f7fe fe98 	bl	800c4b0 <Move_Right>
 800d780:	4603      	mov	r3, r0
 800d782:	73fb      	strb	r3, [r7, #15]
			while (temp != true) {
 800d784:	7bfb      	ldrb	r3, [r7, #15]
 800d786:	f083 0301 	eor.w	r3, r3, #1
 800d78a:	b2db      	uxtb	r3, r3
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d1e8      	bne.n	800d762 <Move_Tx_Pid_Ctrl+0x42>
 800d790:	e02c      	b.n	800d7ec <Move_Tx_Pid_Ctrl+0xcc>
			}
			// Move_Right(80, 80, TX_Y_out * 5);
			// HAL_Delay(5);
		} else {
			bool temp = Move_Left(100, 120, -TX_Y_out * 5);
 800d792:	4b85      	ldr	r3, [pc, #532]	@ (800d9a8 <Move_Tx_Pid_Ctrl+0x288>)
 800d794:	edd3 7a00 	vldr	s15, [r3]
 800d798:	eef1 7a67 	vneg.f32	s15, s15
 800d79c:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800d7a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d7a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d7a8:	ee17 2a90 	vmov	r2, s15
 800d7ac:	2178      	movs	r1, #120	@ 0x78
 800d7ae:	2064      	movs	r0, #100	@ 0x64
 800d7b0:	f7fe fd64 	bl	800c27c <Move_Left>
 800d7b4:	4603      	mov	r3, r0
 800d7b6:	73bb      	strb	r3, [r7, #14]
			while (temp != true) {
 800d7b8:	e012      	b.n	800d7e0 <Move_Tx_Pid_Ctrl+0xc0>
				temp = Move_Left(100, 120, -TX_Y_out * 5);
 800d7ba:	4b7b      	ldr	r3, [pc, #492]	@ (800d9a8 <Move_Tx_Pid_Ctrl+0x288>)
 800d7bc:	edd3 7a00 	vldr	s15, [r3]
 800d7c0:	eef1 7a67 	vneg.f32	s15, s15
 800d7c4:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800d7c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d7cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d7d0:	ee17 2a90 	vmov	r2, s15
 800d7d4:	2178      	movs	r1, #120	@ 0x78
 800d7d6:	2064      	movs	r0, #100	@ 0x64
 800d7d8:	f7fe fd50 	bl	800c27c <Move_Left>
 800d7dc:	4603      	mov	r3, r0
 800d7de:	73bb      	strb	r3, [r7, #14]
			while (temp != true) {
 800d7e0:	7bbb      	ldrb	r3, [r7, #14]
 800d7e2:	f083 0301 	eor.w	r3, r3, #1
 800d7e6:	b2db      	uxtb	r3, r3
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d1e6      	bne.n	800d7ba <Move_Tx_Pid_Ctrl+0x9a>
			}
			// Move_Left(80, 80, -TX_Y_out * 5);
			// HAL_Delay(5);
		}

		if (TX_X_out >= 0) {
 800d7ec:	4b6f      	ldr	r3, [pc, #444]	@ (800d9ac <Move_Tx_Pid_Ctrl+0x28c>)
 800d7ee:	edd3 7a00 	vldr	s15, [r3]
 800d7f2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d7f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7fa:	db29      	blt.n	800d850 <Move_Tx_Pid_Ctrl+0x130>
			bool temp = Move_Back(100, 120, TX_X_out * 5);
 800d7fc:	4b6b      	ldr	r3, [pc, #428]	@ (800d9ac <Move_Tx_Pid_Ctrl+0x28c>)
 800d7fe:	edd3 7a00 	vldr	s15, [r3]
 800d802:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800d806:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d80a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d80e:	ee17 2a90 	vmov	r2, s15
 800d812:	2178      	movs	r1, #120	@ 0x78
 800d814:	2064      	movs	r0, #100	@ 0x64
 800d816:	f7fe fd8f 	bl	800c338 <Move_Back>
 800d81a:	4603      	mov	r3, r0
 800d81c:	737b      	strb	r3, [r7, #13]
			while (temp != true) {
 800d81e:	e010      	b.n	800d842 <Move_Tx_Pid_Ctrl+0x122>
				temp = Move_Back(100, 120, TX_X_out * 5);
 800d820:	4b62      	ldr	r3, [pc, #392]	@ (800d9ac <Move_Tx_Pid_Ctrl+0x28c>)
 800d822:	edd3 7a00 	vldr	s15, [r3]
 800d826:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800d82a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d82e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d832:	ee17 2a90 	vmov	r2, s15
 800d836:	2178      	movs	r1, #120	@ 0x78
 800d838:	2064      	movs	r0, #100	@ 0x64
 800d83a:	f7fe fd7d 	bl	800c338 <Move_Back>
 800d83e:	4603      	mov	r3, r0
 800d840:	737b      	strb	r3, [r7, #13]
			while (temp != true) {
 800d842:	7b7b      	ldrb	r3, [r7, #13]
 800d844:	f083 0301 	eor.w	r3, r3, #1
 800d848:	b2db      	uxtb	r3, r3
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d1e8      	bne.n	800d820 <Move_Tx_Pid_Ctrl+0x100>
 800d84e:	e02c      	b.n	800d8aa <Move_Tx_Pid_Ctrl+0x18a>
			}
			// Move_Back(80, 80, TX_X_out * 5);
			// HAL_Delay(5);
		} else {
			bool temp = Move_Line(100, 120, -TX_X_out * 5);
 800d850:	4b56      	ldr	r3, [pc, #344]	@ (800d9ac <Move_Tx_Pid_Ctrl+0x28c>)
 800d852:	edd3 7a00 	vldr	s15, [r3]
 800d856:	eef1 7a67 	vneg.f32	s15, s15
 800d85a:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800d85e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d862:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d866:	ee17 2a90 	vmov	r2, s15
 800d86a:	2178      	movs	r1, #120	@ 0x78
 800d86c:	2064      	movs	r0, #100	@ 0x64
 800d86e:	f7fe fca7 	bl	800c1c0 <Move_Line>
 800d872:	4603      	mov	r3, r0
 800d874:	733b      	strb	r3, [r7, #12]
			while (temp != true) {
 800d876:	e012      	b.n	800d89e <Move_Tx_Pid_Ctrl+0x17e>
				temp = Move_Line(100, 120, -TX_X_out * 5);
 800d878:	4b4c      	ldr	r3, [pc, #304]	@ (800d9ac <Move_Tx_Pid_Ctrl+0x28c>)
 800d87a:	edd3 7a00 	vldr	s15, [r3]
 800d87e:	eef1 7a67 	vneg.f32	s15, s15
 800d882:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800d886:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d88a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d88e:	ee17 2a90 	vmov	r2, s15
 800d892:	2178      	movs	r1, #120	@ 0x78
 800d894:	2064      	movs	r0, #100	@ 0x64
 800d896:	f7fe fc93 	bl	800c1c0 <Move_Line>
 800d89a:	4603      	mov	r3, r0
 800d89c:	733b      	strb	r3, [r7, #12]
			while (temp != true) {
 800d89e:	7b3b      	ldrb	r3, [r7, #12]
 800d8a0:	f083 0301 	eor.w	r3, r3, #1
 800d8a4:	b2db      	uxtb	r3, r3
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	d1e6      	bne.n	800d878 <Move_Tx_Pid_Ctrl+0x158>
			}
			// Move_Line(80, 80, -TX_X_out * 5);
			// HAL_Delay(5);
		}

		if (ABS(Tx_NOW - 311.5) < 5 && ABS(Ty_NOW -125.5) < 5) {
 800d8aa:	4b41      	ldr	r3, [pc, #260]	@ (800d9b0 <Move_Tx_Pid_Ctrl+0x290>)
 800d8ac:	edd3 7a00 	vldr	s15, [r3]
 800d8b0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d8b4:	ed9f 6b38 	vldr	d6, [pc, #224]	@ 800d998 <Move_Tx_Pid_Ctrl+0x278>
 800d8b8:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d8bc:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800d8c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8c4:	dd13      	ble.n	800d8ee <Move_Tx_Pid_Ctrl+0x1ce>
 800d8c6:	4b3a      	ldr	r3, [pc, #232]	@ (800d9b0 <Move_Tx_Pid_Ctrl+0x290>)
 800d8c8:	edd3 7a00 	vldr	s15, [r3]
 800d8cc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d8d0:	ed9f 6b31 	vldr	d6, [pc, #196]	@ 800d998 <Move_Tx_Pid_Ctrl+0x278>
 800d8d4:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d8d8:	eeb1 6b04 	vmov.f64	d6, #20	@ 0x40a00000  5.0
 800d8dc:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d8e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8e4:	bf4c      	ite	mi
 800d8e6:	2301      	movmi	r3, #1
 800d8e8:	2300      	movpl	r3, #0
 800d8ea:	b2db      	uxtb	r3, r3
 800d8ec:	e012      	b.n	800d914 <Move_Tx_Pid_Ctrl+0x1f4>
 800d8ee:	4b30      	ldr	r3, [pc, #192]	@ (800d9b0 <Move_Tx_Pid_Ctrl+0x290>)
 800d8f0:	edd3 7a00 	vldr	s15, [r3]
 800d8f4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d8f8:	ed9f 6b27 	vldr	d6, [pc, #156]	@ 800d998 <Move_Tx_Pid_Ctrl+0x278>
 800d8fc:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d900:	eeb9 6b04 	vmov.f64	d6, #148	@ 0xc0a00000 -5.0
 800d904:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d908:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d90c:	bfcc      	ite	gt
 800d90e:	2301      	movgt	r3, #1
 800d910:	2300      	movle	r3, #0
 800d912:	b2db      	uxtb	r3, r3
 800d914:	2b00      	cmp	r3, #0
 800d916:	f43f af0a 	beq.w	800d72e <Move_Tx_Pid_Ctrl+0xe>
 800d91a:	4b26      	ldr	r3, [pc, #152]	@ (800d9b4 <Move_Tx_Pid_Ctrl+0x294>)
 800d91c:	edd3 7a00 	vldr	s15, [r3]
 800d920:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d924:	ed9f 6b1e 	vldr	d6, [pc, #120]	@ 800d9a0 <Move_Tx_Pid_Ctrl+0x280>
 800d928:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d92c:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800d930:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d934:	dd13      	ble.n	800d95e <Move_Tx_Pid_Ctrl+0x23e>
 800d936:	4b1f      	ldr	r3, [pc, #124]	@ (800d9b4 <Move_Tx_Pid_Ctrl+0x294>)
 800d938:	edd3 7a00 	vldr	s15, [r3]
 800d93c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d940:	ed9f 6b17 	vldr	d6, [pc, #92]	@ 800d9a0 <Move_Tx_Pid_Ctrl+0x280>
 800d944:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d948:	eeb1 6b04 	vmov.f64	d6, #20	@ 0x40a00000  5.0
 800d94c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d954:	bf4c      	ite	mi
 800d956:	2301      	movmi	r3, #1
 800d958:	2300      	movpl	r3, #0
 800d95a:	b2db      	uxtb	r3, r3
 800d95c:	e012      	b.n	800d984 <Move_Tx_Pid_Ctrl+0x264>
 800d95e:	4b15      	ldr	r3, [pc, #84]	@ (800d9b4 <Move_Tx_Pid_Ctrl+0x294>)
 800d960:	edd3 7a00 	vldr	s15, [r3]
 800d964:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800d968:	ed9f 6b0d 	vldr	d6, [pc, #52]	@ 800d9a0 <Move_Tx_Pid_Ctrl+0x280>
 800d96c:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d970:	eeb9 6b04 	vmov.f64	d6, #148	@ 0xc0a00000 -5.0
 800d974:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d978:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d97c:	bfcc      	ite	gt
 800d97e:	2301      	movgt	r3, #1
 800d980:	2300      	movle	r3, #0
 800d982:	b2db      	uxtb	r3, r3
 800d984:	2b00      	cmp	r3, #0
 800d986:	d100      	bne.n	800d98a <Move_Tx_Pid_Ctrl+0x26a>
		if (TX_Y_out >= 0) {
 800d988:	e6d1      	b.n	800d72e <Move_Tx_Pid_Ctrl+0xe>
			break;
 800d98a:	bf00      	nop
		// {time_tx=0;
		// 	break;
		// }
	}

}
 800d98c:	bf00      	nop
 800d98e:	3710      	adds	r7, #16
 800d990:	46bd      	mov	sp, r7
 800d992:	bd80      	pop	{r7, pc}
 800d994:	f3af 8000 	nop.w
 800d998:	00000000 	.word	0x00000000
 800d99c:	40737800 	.word	0x40737800
 800d9a0:	00000000 	.word	0x00000000
 800d9a4:	405f6000 	.word	0x405f6000
 800d9a8:	24000c24 	.word	0x24000c24
 800d9ac:	24000c20 	.word	0x24000c20
 800d9b0:	24000478 	.word	0x24000478
 800d9b4:	2400047c 	.word	0x2400047c

0800d9b8 <Host2SCS>:
}

//1个16位数拆分为2个8位数
//DataL为低位，DataH为高位
void Host2SCS(uint8_t *DataL, uint8_t *DataH, int Data)
{
 800d9b8:	b480      	push	{r7}
 800d9ba:	b085      	sub	sp, #20
 800d9bc:	af00      	add	r7, sp, #0
 800d9be:	60f8      	str	r0, [r7, #12]
 800d9c0:	60b9      	str	r1, [r7, #8]
 800d9c2:	607a      	str	r2, [r7, #4]
	if (End)
 800d9c4:	4b0e      	ldr	r3, [pc, #56]	@ (800da00 <Host2SCS+0x48>)
 800d9c6:	781b      	ldrb	r3, [r3, #0]
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d009      	beq.n	800d9e0 <Host2SCS+0x28>
	{
		*DataL = (Data >> 8);
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	121b      	asrs	r3, r3, #8
 800d9d0:	b2da      	uxtb	r2, r3
 800d9d2:	68fb      	ldr	r3, [r7, #12]
 800d9d4:	701a      	strb	r2, [r3, #0]
		*DataH = (Data & 0xff);
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	b2da      	uxtb	r2, r3
 800d9da:	68bb      	ldr	r3, [r7, #8]
 800d9dc:	701a      	strb	r2, [r3, #0]
	else
	{
		*DataH = (Data >> 8);
		*DataL = (Data & 0xff);
	}
}
 800d9de:	e008      	b.n	800d9f2 <Host2SCS+0x3a>
		*DataH = (Data >> 8);
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	121b      	asrs	r3, r3, #8
 800d9e4:	b2da      	uxtb	r2, r3
 800d9e6:	68bb      	ldr	r3, [r7, #8]
 800d9e8:	701a      	strb	r2, [r3, #0]
		*DataL = (Data & 0xff);
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	b2da      	uxtb	r2, r3
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	701a      	strb	r2, [r3, #0]
}
 800d9f2:	bf00      	nop
 800d9f4:	3714      	adds	r7, #20
 800d9f6:	46bd      	mov	sp, r7
 800d9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9fc:	4770      	bx	lr
 800d9fe:	bf00      	nop
 800da00:	24000c32 	.word	0x24000c32

0800da04 <writeBuf>:
	return Data;
}

void writeBuf(uint8_t ID, uint8_t MemAddr, uint8_t *nDat, uint8_t nLen,
		uint8_t Fun)
{
 800da04:	b580      	push	{r7, lr}
 800da06:	b086      	sub	sp, #24
 800da08:	af00      	add	r7, sp, #0
 800da0a:	603a      	str	r2, [r7, #0]
 800da0c:	461a      	mov	r2, r3
 800da0e:	4603      	mov	r3, r0
 800da10:	71fb      	strb	r3, [r7, #7]
 800da12:	460b      	mov	r3, r1
 800da14:	71bb      	strb	r3, [r7, #6]
 800da16:	4613      	mov	r3, r2
 800da18:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	uint8_t msgLen = 2;
 800da1a:	2302      	movs	r3, #2
 800da1c:	75bb      	strb	r3, [r7, #22]
	uint8_t bBuf[6];
	uint8_t CheckSum = 0;
 800da1e:	2300      	movs	r3, #0
 800da20:	73fb      	strb	r3, [r7, #15]
	bBuf[0] = 0xff;
 800da22:	23ff      	movs	r3, #255	@ 0xff
 800da24:	743b      	strb	r3, [r7, #16]
	bBuf[1] = 0xff;
 800da26:	23ff      	movs	r3, #255	@ 0xff
 800da28:	747b      	strb	r3, [r7, #17]
	bBuf[2] = ID;
 800da2a:	79fb      	ldrb	r3, [r7, #7]
 800da2c:	74bb      	strb	r3, [r7, #18]
	bBuf[4] = Fun;
 800da2e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800da32:	753b      	strb	r3, [r7, #20]
	if (nDat)
 800da34:	683b      	ldr	r3, [r7, #0]
 800da36:	2b00      	cmp	r3, #0
 800da38:	d010      	beq.n	800da5c <writeBuf+0x58>
	{
		msgLen += nLen + 1;
 800da3a:	797a      	ldrb	r2, [r7, #5]
 800da3c:	7dbb      	ldrb	r3, [r7, #22]
 800da3e:	4413      	add	r3, r2
 800da40:	b2db      	uxtb	r3, r3
 800da42:	3301      	adds	r3, #1
 800da44:	75bb      	strb	r3, [r7, #22]
		bBuf[3] = msgLen;
 800da46:	7dbb      	ldrb	r3, [r7, #22]
 800da48:	74fb      	strb	r3, [r7, #19]
		bBuf[5] = MemAddr;
 800da4a:	79bb      	ldrb	r3, [r7, #6]
 800da4c:	757b      	strb	r3, [r7, #21]
		writeSCS(bBuf, 6);
 800da4e:	f107 0310 	add.w	r3, r7, #16
 800da52:	2106      	movs	r1, #6
 800da54:	4618      	mov	r0, r3
 800da56:	f000 f99b 	bl	800dd90 <writeSCS>
 800da5a:	e007      	b.n	800da6c <writeBuf+0x68>

	}
	else
	{
		bBuf[3] = msgLen;
 800da5c:	7dbb      	ldrb	r3, [r7, #22]
 800da5e:	74fb      	strb	r3, [r7, #19]
		writeSCS(bBuf, 5);
 800da60:	f107 0310 	add.w	r3, r7, #16
 800da64:	2105      	movs	r1, #5
 800da66:	4618      	mov	r0, r3
 800da68:	f000 f992 	bl	800dd90 <writeSCS>
	}
	CheckSum = ID + msgLen + Fun + MemAddr;
 800da6c:	79fa      	ldrb	r2, [r7, #7]
 800da6e:	7dbb      	ldrb	r3, [r7, #22]
 800da70:	4413      	add	r3, r2
 800da72:	b2da      	uxtb	r2, r3
 800da74:	f897 3020 	ldrb.w	r3, [r7, #32]
 800da78:	4413      	add	r3, r2
 800da7a:	b2da      	uxtb	r2, r3
 800da7c:	79bb      	ldrb	r3, [r7, #6]
 800da7e:	4413      	add	r3, r2
 800da80:	b2db      	uxtb	r3, r3
 800da82:	73fb      	strb	r3, [r7, #15]
	if (nDat)
 800da84:	683b      	ldr	r3, [r7, #0]
 800da86:	2b00      	cmp	r3, #0
 800da88:	d016      	beq.n	800dab8 <writeBuf+0xb4>
	{
		for (i = 0; i < nLen; i++)
 800da8a:	2300      	movs	r3, #0
 800da8c:	75fb      	strb	r3, [r7, #23]
 800da8e:	e00a      	b.n	800daa6 <writeBuf+0xa2>
		{
			CheckSum += nDat[i];
 800da90:	7dfb      	ldrb	r3, [r7, #23]
 800da92:	683a      	ldr	r2, [r7, #0]
 800da94:	4413      	add	r3, r2
 800da96:	781a      	ldrb	r2, [r3, #0]
 800da98:	7bfb      	ldrb	r3, [r7, #15]
 800da9a:	4413      	add	r3, r2
 800da9c:	b2db      	uxtb	r3, r3
 800da9e:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < nLen; i++)
 800daa0:	7dfb      	ldrb	r3, [r7, #23]
 800daa2:	3301      	adds	r3, #1
 800daa4:	75fb      	strb	r3, [r7, #23]
 800daa6:	7dfa      	ldrb	r2, [r7, #23]
 800daa8:	797b      	ldrb	r3, [r7, #5]
 800daaa:	429a      	cmp	r2, r3
 800daac:	d3f0      	bcc.n	800da90 <writeBuf+0x8c>
		}
		writeSCS(nDat, nLen);
 800daae:	797b      	ldrb	r3, [r7, #5]
 800dab0:	4619      	mov	r1, r3
 800dab2:	6838      	ldr	r0, [r7, #0]
 800dab4:	f000 f96c 	bl	800dd90 <writeSCS>
	}
	CheckSum = ~CheckSum;
 800dab8:	7bfb      	ldrb	r3, [r7, #15]
 800daba:	43db      	mvns	r3, r3
 800dabc:	b2db      	uxtb	r3, r3
 800dabe:	73fb      	strb	r3, [r7, #15]
	writeSCS(&CheckSum, 1);
 800dac0:	f107 030f 	add.w	r3, r7, #15
 800dac4:	2101      	movs	r1, #1
 800dac6:	4618      	mov	r0, r3
 800dac8:	f000 f962 	bl	800dd90 <writeSCS>
}
 800dacc:	bf00      	nop
 800dace:	3718      	adds	r7, #24
 800dad0:	46bd      	mov	sp, r7
 800dad2:	bd80      	pop	{r7, pc}

0800dad4 <genWrite>:

//普通写指令
//舵机ID，MemAddr内存表地址，写入数据，写入长度
int genWrite(uint8_t ID, uint8_t MemAddr, uint8_t *nDat, uint8_t nLen)
{
 800dad4:	b580      	push	{r7, lr}
 800dad6:	b084      	sub	sp, #16
 800dad8:	af02      	add	r7, sp, #8
 800dada:	603a      	str	r2, [r7, #0]
 800dadc:	461a      	mov	r2, r3
 800dade:	4603      	mov	r3, r0
 800dae0:	71fb      	strb	r3, [r7, #7]
 800dae2:	460b      	mov	r3, r1
 800dae4:	71bb      	strb	r3, [r7, #6]
 800dae6:	4613      	mov	r3, r2
 800dae8:	717b      	strb	r3, [r7, #5]
	rFlushSCS();
 800daea:	f000 f990 	bl	800de0e <rFlushSCS>
	writeBuf(ID, MemAddr, nDat, nLen, INST_WRITE);
 800daee:	797b      	ldrb	r3, [r7, #5]
 800daf0:	79b9      	ldrb	r1, [r7, #6]
 800daf2:	79f8      	ldrb	r0, [r7, #7]
 800daf4:	2203      	movs	r2, #3
 800daf6:	9200      	str	r2, [sp, #0]
 800daf8:	683a      	ldr	r2, [r7, #0]
 800dafa:	f7ff ff83 	bl	800da04 <writeBuf>
	wFlushSCS();
 800dafe:	f000 f98d 	bl	800de1c <wFlushSCS>
	return Ack(ID);
 800db02:	79fb      	ldrb	r3, [r7, #7]
 800db04:	4618      	mov	r0, r3
 800db06:	f000 f8b9 	bl	800dc7c <Ack>
 800db0a:	4603      	mov	r3, r0
}
 800db0c:	4618      	mov	r0, r3
 800db0e:	3708      	adds	r7, #8
 800db10:	46bd      	mov	sp, r7
 800db12:	bd80      	pop	{r7, pc}

0800db14 <Read>:
}

//读指令
//舵机ID，MemAddr内存表地址，返回数据nData，数据长度nLen
int Read(uint8_t ID, uint8_t MemAddr, uint8_t *nData, uint8_t nLen)
{
 800db14:	b580      	push	{r7, lr}
 800db16:	b088      	sub	sp, #32
 800db18:	af02      	add	r7, sp, #8
 800db1a:	603a      	str	r2, [r7, #0]
 800db1c:	461a      	mov	r2, r3
 800db1e:	4603      	mov	r3, r0
 800db20:	71fb      	strb	r3, [r7, #7]
 800db22:	460b      	mov	r3, r1
 800db24:	71bb      	strb	r3, [r7, #6]
 800db26:	4613      	mov	r3, r2
 800db28:	717b      	strb	r3, [r7, #5]
	int Size;
	uint8_t bBuf[4];
	uint8_t calSum;
	uint8_t i;
	rFlushSCS();
 800db2a:	f000 f970 	bl	800de0e <rFlushSCS>
	writeBuf(ID, MemAddr, &nLen, 1, INST_READ);
 800db2e:	1d7a      	adds	r2, r7, #5
 800db30:	79b9      	ldrb	r1, [r7, #6]
 800db32:	79f8      	ldrb	r0, [r7, #7]
 800db34:	2302      	movs	r3, #2
 800db36:	9300      	str	r3, [sp, #0]
 800db38:	2301      	movs	r3, #1
 800db3a:	f7ff ff63 	bl	800da04 <writeBuf>
	wFlushSCS();
 800db3e:	f000 f96d 	bl	800de1c <wFlushSCS>
	if (!checkHead())
 800db42:	f000 f872 	bl	800dc2a <checkHead>
 800db46:	4603      	mov	r3, r0
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d101      	bne.n	800db50 <Read+0x3c>
	{
		return 0;
 800db4c:	2300      	movs	r3, #0
 800db4e:	e04b      	b.n	800dbe8 <Read+0xd4>
	}
	Error = 0;
 800db50:	4b27      	ldr	r3, [pc, #156]	@ (800dbf0 <Read+0xdc>)
 800db52:	2200      	movs	r2, #0
 800db54:	701a      	strb	r2, [r3, #0]
	if (readSCS(bBuf, 3) != 3)
 800db56:	f107 030c 	add.w	r3, r7, #12
 800db5a:	2103      	movs	r1, #3
 800db5c:	4618      	mov	r0, r3
 800db5e:	f000 f903 	bl	800dd68 <readSCS>
 800db62:	4603      	mov	r3, r0
 800db64:	2b03      	cmp	r3, #3
 800db66:	d001      	beq.n	800db6c <Read+0x58>
	{
		return 0;
 800db68:	2300      	movs	r3, #0
 800db6a:	e03d      	b.n	800dbe8 <Read+0xd4>
	}
	Size = readSCS(nData, nLen);
 800db6c:	797b      	ldrb	r3, [r7, #5]
 800db6e:	4619      	mov	r1, r3
 800db70:	6838      	ldr	r0, [r7, #0]
 800db72:	f000 f8f9 	bl	800dd68 <readSCS>
 800db76:	6138      	str	r0, [r7, #16]
	if (Size != nLen)
 800db78:	797b      	ldrb	r3, [r7, #5]
 800db7a:	461a      	mov	r2, r3
 800db7c:	693b      	ldr	r3, [r7, #16]
 800db7e:	4293      	cmp	r3, r2
 800db80:	d001      	beq.n	800db86 <Read+0x72>
	{
		return 0;
 800db82:	2300      	movs	r3, #0
 800db84:	e030      	b.n	800dbe8 <Read+0xd4>
	}
	if (readSCS(bBuf + 3, 1) != 1)
 800db86:	f107 030c 	add.w	r3, r7, #12
 800db8a:	3303      	adds	r3, #3
 800db8c:	2101      	movs	r1, #1
 800db8e:	4618      	mov	r0, r3
 800db90:	f000 f8ea 	bl	800dd68 <readSCS>
 800db94:	4603      	mov	r3, r0
 800db96:	2b01      	cmp	r3, #1
 800db98:	d001      	beq.n	800db9e <Read+0x8a>
	{
		return 0;
 800db9a:	2300      	movs	r3, #0
 800db9c:	e024      	b.n	800dbe8 <Read+0xd4>
	}
	calSum = bBuf[0] + bBuf[1] + bBuf[2];
 800db9e:	7b3a      	ldrb	r2, [r7, #12]
 800dba0:	7b7b      	ldrb	r3, [r7, #13]
 800dba2:	4413      	add	r3, r2
 800dba4:	b2da      	uxtb	r2, r3
 800dba6:	7bbb      	ldrb	r3, [r7, #14]
 800dba8:	4413      	add	r3, r2
 800dbaa:	75fb      	strb	r3, [r7, #23]
	for (i = 0; i < Size; i++)
 800dbac:	2300      	movs	r3, #0
 800dbae:	75bb      	strb	r3, [r7, #22]
 800dbb0:	e009      	b.n	800dbc6 <Read+0xb2>
	{
		calSum += nData[i];
 800dbb2:	7dbb      	ldrb	r3, [r7, #22]
 800dbb4:	683a      	ldr	r2, [r7, #0]
 800dbb6:	4413      	add	r3, r2
 800dbb8:	781a      	ldrb	r2, [r3, #0]
 800dbba:	7dfb      	ldrb	r3, [r7, #23]
 800dbbc:	4413      	add	r3, r2
 800dbbe:	75fb      	strb	r3, [r7, #23]
	for (i = 0; i < Size; i++)
 800dbc0:	7dbb      	ldrb	r3, [r7, #22]
 800dbc2:	3301      	adds	r3, #1
 800dbc4:	75bb      	strb	r3, [r7, #22]
 800dbc6:	7dbb      	ldrb	r3, [r7, #22]
 800dbc8:	693a      	ldr	r2, [r7, #16]
 800dbca:	429a      	cmp	r2, r3
 800dbcc:	dcf1      	bgt.n	800dbb2 <Read+0x9e>
	}
	calSum = ~calSum;
 800dbce:	7dfb      	ldrb	r3, [r7, #23]
 800dbd0:	43db      	mvns	r3, r3
 800dbd2:	75fb      	strb	r3, [r7, #23]
	if (calSum != bBuf[3])
 800dbd4:	7bfb      	ldrb	r3, [r7, #15]
 800dbd6:	7dfa      	ldrb	r2, [r7, #23]
 800dbd8:	429a      	cmp	r2, r3
 800dbda:	d001      	beq.n	800dbe0 <Read+0xcc>
	{
		return 0;
 800dbdc:	2300      	movs	r3, #0
 800dbde:	e003      	b.n	800dbe8 <Read+0xd4>
	}
	Error = bBuf[2];
 800dbe0:	7bba      	ldrb	r2, [r7, #14]
 800dbe2:	4b03      	ldr	r3, [pc, #12]	@ (800dbf0 <Read+0xdc>)
 800dbe4:	701a      	strb	r2, [r3, #0]
	return Size;
 800dbe6:	693b      	ldr	r3, [r7, #16]
}
 800dbe8:	4618      	mov	r0, r3
 800dbea:	3718      	adds	r7, #24
 800dbec:	46bd      	mov	sp, r7
 800dbee:	bd80      	pop	{r7, pc}
 800dbf0:	24000c33 	.word	0x24000c33

0800dbf4 <readByte>:

//读1字节，超时返回-1
int readByte(uint8_t ID, uint8_t MemAddr)
{
 800dbf4:	b580      	push	{r7, lr}
 800dbf6:	b084      	sub	sp, #16
 800dbf8:	af00      	add	r7, sp, #0
 800dbfa:	4603      	mov	r3, r0
 800dbfc:	460a      	mov	r2, r1
 800dbfe:	71fb      	strb	r3, [r7, #7]
 800dc00:	4613      	mov	r3, r2
 800dc02:	71bb      	strb	r3, [r7, #6]
	uint8_t bDat;
	int Size = Read(ID, MemAddr, &bDat, 1);
 800dc04:	f107 020b 	add.w	r2, r7, #11
 800dc08:	79b9      	ldrb	r1, [r7, #6]
 800dc0a:	79f8      	ldrb	r0, [r7, #7]
 800dc0c:	2301      	movs	r3, #1
 800dc0e:	f7ff ff81 	bl	800db14 <Read>
 800dc12:	60f8      	str	r0, [r7, #12]
	if (Size != 1)
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	2b01      	cmp	r3, #1
 800dc18:	d002      	beq.n	800dc20 <readByte+0x2c>
	{
		return -1;
 800dc1a:	f04f 33ff 	mov.w	r3, #4294967295
 800dc1e:	e000      	b.n	800dc22 <readByte+0x2e>
	}
	else
	{
		return bDat;
 800dc20:	7afb      	ldrb	r3, [r7, #11]
	}
}
 800dc22:	4618      	mov	r0, r3
 800dc24:	3710      	adds	r7, #16
 800dc26:	46bd      	mov	sp, r7
 800dc28:	bd80      	pop	{r7, pc}

0800dc2a <checkHead>:
	Error = bBuf[2];
	return bBuf[0];
}

int checkHead(void)
{
 800dc2a:	b580      	push	{r7, lr}
 800dc2c:	b082      	sub	sp, #8
 800dc2e:	af00      	add	r7, sp, #0
	uint8_t bDat;
	uint8_t bBuf[2] =
 800dc30:	2300      	movs	r3, #0
 800dc32:	80bb      	strh	r3, [r7, #4]
	{ 0, 0 };
	uint8_t Cnt = 0;
 800dc34:	2300      	movs	r3, #0
 800dc36:	71fb      	strb	r3, [r7, #7]
	while (1)
	{
		if (!readSCS(&bDat, 1))
 800dc38:	1dbb      	adds	r3, r7, #6
 800dc3a:	2101      	movs	r1, #1
 800dc3c:	4618      	mov	r0, r3
 800dc3e:	f000 f893 	bl	800dd68 <readSCS>
 800dc42:	4603      	mov	r3, r0
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	d101      	bne.n	800dc4c <checkHead+0x22>
		{
			return 0;
 800dc48:	2300      	movs	r3, #0
 800dc4a:	e013      	b.n	800dc74 <checkHead+0x4a>
		}
		bBuf[1] = bBuf[0];
 800dc4c:	793b      	ldrb	r3, [r7, #4]
 800dc4e:	717b      	strb	r3, [r7, #5]
		bBuf[0] = bDat;
 800dc50:	79bb      	ldrb	r3, [r7, #6]
 800dc52:	713b      	strb	r3, [r7, #4]
		if (bBuf[0] == 0xff && bBuf[1] == 0xff)
 800dc54:	793b      	ldrb	r3, [r7, #4]
 800dc56:	2bff      	cmp	r3, #255	@ 0xff
 800dc58:	d102      	bne.n	800dc60 <checkHead+0x36>
 800dc5a:	797b      	ldrb	r3, [r7, #5]
 800dc5c:	2bff      	cmp	r3, #255	@ 0xff
 800dc5e:	d007      	beq.n	800dc70 <checkHead+0x46>
		{
			break;
		}
		Cnt++;
 800dc60:	79fb      	ldrb	r3, [r7, #7]
 800dc62:	3301      	adds	r3, #1
 800dc64:	71fb      	strb	r3, [r7, #7]
		if (Cnt > 10)
 800dc66:	79fb      	ldrb	r3, [r7, #7]
 800dc68:	2b0a      	cmp	r3, #10
 800dc6a:	d9e5      	bls.n	800dc38 <checkHead+0xe>
		{
			return 0;
 800dc6c:	2300      	movs	r3, #0
 800dc6e:	e001      	b.n	800dc74 <checkHead+0x4a>
			break;
 800dc70:	bf00      	nop
		}
	}
	return 1;
 800dc72:	2301      	movs	r3, #1
}
 800dc74:	4618      	mov	r0, r3
 800dc76:	3708      	adds	r7, #8
 800dc78:	46bd      	mov	sp, r7
 800dc7a:	bd80      	pop	{r7, pc}

0800dc7c <Ack>:

//指令应答
int Ack(uint8_t ID)
{
 800dc7c:	b580      	push	{r7, lr}
 800dc7e:	b084      	sub	sp, #16
 800dc80:	af00      	add	r7, sp, #0
 800dc82:	4603      	mov	r3, r0
 800dc84:	71fb      	strb	r3, [r7, #7]
	uint8_t bBuf[4];
	uint8_t calSum;
	Error = 0;
 800dc86:	4b1f      	ldr	r3, [pc, #124]	@ (800dd04 <Ack+0x88>)
 800dc88:	2200      	movs	r2, #0
 800dc8a:	701a      	strb	r2, [r3, #0]
	if (ID != 0xfe && Level)
 800dc8c:	79fb      	ldrb	r3, [r7, #7]
 800dc8e:	2bfe      	cmp	r3, #254	@ 0xfe
 800dc90:	d032      	beq.n	800dcf8 <Ack+0x7c>
 800dc92:	4b1d      	ldr	r3, [pc, #116]	@ (800dd08 <Ack+0x8c>)
 800dc94:	781b      	ldrb	r3, [r3, #0]
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	d02e      	beq.n	800dcf8 <Ack+0x7c>
	{
		if (!checkHead())
 800dc9a:	f7ff ffc6 	bl	800dc2a <checkHead>
 800dc9e:	4603      	mov	r3, r0
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d101      	bne.n	800dca8 <Ack+0x2c>
		{
			return 0;
 800dca4:	2300      	movs	r3, #0
 800dca6:	e028      	b.n	800dcfa <Ack+0x7e>
		}
		if (readSCS(bBuf, 4) != 4)
 800dca8:	f107 0308 	add.w	r3, r7, #8
 800dcac:	2104      	movs	r1, #4
 800dcae:	4618      	mov	r0, r3
 800dcb0:	f000 f85a 	bl	800dd68 <readSCS>
 800dcb4:	4603      	mov	r3, r0
 800dcb6:	2b04      	cmp	r3, #4
 800dcb8:	d001      	beq.n	800dcbe <Ack+0x42>
		{
			return 0;
 800dcba:	2300      	movs	r3, #0
 800dcbc:	e01d      	b.n	800dcfa <Ack+0x7e>
		}
		if (bBuf[0] != ID)
 800dcbe:	7a3b      	ldrb	r3, [r7, #8]
 800dcc0:	79fa      	ldrb	r2, [r7, #7]
 800dcc2:	429a      	cmp	r2, r3
 800dcc4:	d001      	beq.n	800dcca <Ack+0x4e>
		{
			return 0;
 800dcc6:	2300      	movs	r3, #0
 800dcc8:	e017      	b.n	800dcfa <Ack+0x7e>
		}
		if (bBuf[1] != 2)
 800dcca:	7a7b      	ldrb	r3, [r7, #9]
 800dccc:	2b02      	cmp	r3, #2
 800dcce:	d001      	beq.n	800dcd4 <Ack+0x58>
		{
			return 0;
 800dcd0:	2300      	movs	r3, #0
 800dcd2:	e012      	b.n	800dcfa <Ack+0x7e>
		}
		calSum = ~(bBuf[0] + bBuf[1] + bBuf[2]);
 800dcd4:	7a3a      	ldrb	r2, [r7, #8]
 800dcd6:	7a7b      	ldrb	r3, [r7, #9]
 800dcd8:	4413      	add	r3, r2
 800dcda:	b2da      	uxtb	r2, r3
 800dcdc:	7abb      	ldrb	r3, [r7, #10]
 800dcde:	4413      	add	r3, r2
 800dce0:	b2db      	uxtb	r3, r3
 800dce2:	43db      	mvns	r3, r3
 800dce4:	73fb      	strb	r3, [r7, #15]
		if (calSum != bBuf[3])
 800dce6:	7afb      	ldrb	r3, [r7, #11]
 800dce8:	7bfa      	ldrb	r2, [r7, #15]
 800dcea:	429a      	cmp	r2, r3
 800dcec:	d001      	beq.n	800dcf2 <Ack+0x76>
		{
			return 0;
 800dcee:	2300      	movs	r3, #0
 800dcf0:	e003      	b.n	800dcfa <Ack+0x7e>
		}
		Error = bBuf[2];
 800dcf2:	7aba      	ldrb	r2, [r7, #10]
 800dcf4:	4b03      	ldr	r3, [pc, #12]	@ (800dd04 <Ack+0x88>)
 800dcf6:	701a      	strb	r2, [r3, #0]
	}
	return 1;
 800dcf8:	2301      	movs	r3, #1
}
 800dcfa:	4618      	mov	r0, r3
 800dcfc:	3710      	adds	r7, #16
 800dcfe:	46bd      	mov	sp, r7
 800dd00:	bd80      	pop	{r7, pc}
 800dd02:	bf00      	nop
 800dd04:	24000c33 	.word	0x24000c33
 800dd08:	24000068 	.word	0x24000068

0800dd0c <Uart_Send>:
#include "stm32h7xx_hal.h"
#include "SCS_Uart.h"
#include "usart.h"

void Uart_Send(uint8_t *buf, uint16_t len)
{
 800dd0c:	b580      	push	{r7, lr}
 800dd0e:	b082      	sub	sp, #8
 800dd10:	af00      	add	r7, sp, #0
 800dd12:	6078      	str	r0, [r7, #4]
 800dd14:	460b      	mov	r3, r1
 800dd16:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart6, buf, len, HAL_MAX_DELAY);
 800dd18:	887a      	ldrh	r2, [r7, #2]
 800dd1a:	f04f 33ff 	mov.w	r3, #4294967295
 800dd1e:	6879      	ldr	r1, [r7, #4]
 800dd20:	4803      	ldr	r0, [pc, #12]	@ (800dd30 <Uart_Send+0x24>)
 800dd22:	f7fa fe0b 	bl	800893c <HAL_UART_Transmit>
}
 800dd26:	bf00      	nop
 800dd28:	3708      	adds	r7, #8
 800dd2a:	46bd      	mov	sp, r7
 800dd2c:	bd80      	pop	{r7, pc}
 800dd2e:	bf00      	nop
 800dd30:	240009cc 	.word	0x240009cc

0800dd34 <Uart_Read>:

int16_t Uart_Read(uint8_t *buf, uint16_t len, uint32_t timeout)
{
 800dd34:	b580      	push	{r7, lr}
 800dd36:	b084      	sub	sp, #16
 800dd38:	af00      	add	r7, sp, #0
 800dd3a:	60f8      	str	r0, [r7, #12]
 800dd3c:	460b      	mov	r3, r1
 800dd3e:	607a      	str	r2, [r7, #4]
 800dd40:	817b      	strh	r3, [r7, #10]
	if (HAL_UART_Receive(&huart6, buf, len, timeout) == HAL_OK)
 800dd42:	897a      	ldrh	r2, [r7, #10]
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	68f9      	ldr	r1, [r7, #12]
 800dd48:	4806      	ldr	r0, [pc, #24]	@ (800dd64 <Uart_Read+0x30>)
 800dd4a:	f7fa fe85 	bl	8008a58 <HAL_UART_Receive>
 800dd4e:	4603      	mov	r3, r0
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	d102      	bne.n	800dd5a <Uart_Read+0x26>
	{
		return len;
 800dd54:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800dd58:	e000      	b.n	800dd5c <Uart_Read+0x28>
	}
	else
	{
		return 0;
 800dd5a:	2300      	movs	r3, #0
	}
}
 800dd5c:	4618      	mov	r0, r3
 800dd5e:	3710      	adds	r7, #16
 800dd60:	46bd      	mov	sp, r7
 800dd62:	bd80      	pop	{r7, pc}
 800dd64:	240009cc 	.word	0x240009cc

0800dd68 <readSCS>:
uint8_t wBuf[128];
uint8_t wLen = 0;

//UART 接收数据接口
int readSCS(unsigned char *nDat, int nLen)
{
 800dd68:	b580      	push	{r7, lr}
 800dd6a:	b082      	sub	sp, #8
 800dd6c:	af00      	add	r7, sp, #0
 800dd6e:	6078      	str	r0, [r7, #4]
 800dd70:	6039      	str	r1, [r7, #0]
	return Uart_Read(nDat, nLen, IOTimeOut);
 800dd72:	683b      	ldr	r3, [r7, #0]
 800dd74:	b29b      	uxth	r3, r3
 800dd76:	4a05      	ldr	r2, [pc, #20]	@ (800dd8c <readSCS+0x24>)
 800dd78:	6812      	ldr	r2, [r2, #0]
 800dd7a:	4619      	mov	r1, r3
 800dd7c:	6878      	ldr	r0, [r7, #4]
 800dd7e:	f7ff ffd9 	bl	800dd34 <Uart_Read>
 800dd82:	4603      	mov	r3, r0
}
 800dd84:	4618      	mov	r0, r3
 800dd86:	3708      	adds	r7, #8
 800dd88:	46bd      	mov	sp, r7
 800dd8a:	bd80      	pop	{r7, pc}
 800dd8c:	2400006c 	.word	0x2400006c

0800dd90 <writeSCS>:

//UART 发送数据接口
int writeSCS(unsigned char *nDat, int nLen)
{
 800dd90:	b480      	push	{r7}
 800dd92:	b083      	sub	sp, #12
 800dd94:	af00      	add	r7, sp, #0
 800dd96:	6078      	str	r0, [r7, #4]
 800dd98:	6039      	str	r1, [r7, #0]
	while (nLen--)
 800dd9a:	e014      	b.n	800ddc6 <writeSCS+0x36>
	{
		if (wLen < sizeof(wBuf))
 800dd9c:	4b10      	ldr	r3, [pc, #64]	@ (800dde0 <writeSCS+0x50>)
 800dd9e:	781b      	ldrb	r3, [r3, #0]
 800dda0:	b25b      	sxtb	r3, r3
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	db0f      	blt.n	800ddc6 <writeSCS+0x36>
		{
			wBuf[wLen] = *nDat;
 800dda6:	4b0e      	ldr	r3, [pc, #56]	@ (800dde0 <writeSCS+0x50>)
 800dda8:	781b      	ldrb	r3, [r3, #0]
 800ddaa:	461a      	mov	r2, r3
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	7819      	ldrb	r1, [r3, #0]
 800ddb0:	4b0c      	ldr	r3, [pc, #48]	@ (800dde4 <writeSCS+0x54>)
 800ddb2:	5499      	strb	r1, [r3, r2]
			wLen++;
 800ddb4:	4b0a      	ldr	r3, [pc, #40]	@ (800dde0 <writeSCS+0x50>)
 800ddb6:	781b      	ldrb	r3, [r3, #0]
 800ddb8:	3301      	adds	r3, #1
 800ddba:	b2da      	uxtb	r2, r3
 800ddbc:	4b08      	ldr	r3, [pc, #32]	@ (800dde0 <writeSCS+0x50>)
 800ddbe:	701a      	strb	r2, [r3, #0]
			nDat++;
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	3301      	adds	r3, #1
 800ddc4:	607b      	str	r3, [r7, #4]
	while (nLen--)
 800ddc6:	683b      	ldr	r3, [r7, #0]
 800ddc8:	1e5a      	subs	r2, r3, #1
 800ddca:	603a      	str	r2, [r7, #0]
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d1e5      	bne.n	800dd9c <writeSCS+0xc>
		}
	}
	return wLen;
 800ddd0:	4b03      	ldr	r3, [pc, #12]	@ (800dde0 <writeSCS+0x50>)
 800ddd2:	781b      	ldrb	r3, [r3, #0]
}
 800ddd4:	4618      	mov	r0, r3
 800ddd6:	370c      	adds	r7, #12
 800ddd8:	46bd      	mov	sp, r7
 800ddda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddde:	4770      	bx	lr
 800dde0:	24000cb4 	.word	0x24000cb4
 800dde4:	24000c34 	.word	0x24000c34

0800dde8 <nopDelay>:
	return wLen;
}

//等待舵机总线切换(约8us)
void nopDelay(void)
{
 800dde8:	b480      	push	{r7}
 800ddea:	b083      	sub	sp, #12
 800ddec:	af00      	add	r7, sp, #0
	uint16_t i = 500;
 800ddee:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800ddf2:	80fb      	strh	r3, [r7, #6]
	while (i--)
 800ddf4:	bf00      	nop
 800ddf6:	88fb      	ldrh	r3, [r7, #6]
 800ddf8:	1e5a      	subs	r2, r3, #1
 800ddfa:	80fa      	strh	r2, [r7, #6]
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d1fa      	bne.n	800ddf6 <nopDelay+0xe>
		;
}
 800de00:	bf00      	nop
 800de02:	bf00      	nop
 800de04:	370c      	adds	r7, #12
 800de06:	46bd      	mov	sp, r7
 800de08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de0c:	4770      	bx	lr

0800de0e <rFlushSCS>:

//接收缓冲区刷新
void rFlushSCS()
{
 800de0e:	b580      	push	{r7, lr}
 800de10:	af00      	add	r7, sp, #0
	nopDelay();
 800de12:	f7ff ffe9 	bl	800dde8 <nopDelay>
}
 800de16:	bf00      	nop
 800de18:	bd80      	pop	{r7, pc}
	...

0800de1c <wFlushSCS>:

//发送缓冲区刷新
void wFlushSCS()
{
 800de1c:	b580      	push	{r7, lr}
 800de1e:	af00      	add	r7, sp, #0
	if (wLen)
 800de20:	4b07      	ldr	r3, [pc, #28]	@ (800de40 <wFlushSCS+0x24>)
 800de22:	781b      	ldrb	r3, [r3, #0]
 800de24:	2b00      	cmp	r3, #0
 800de26:	d008      	beq.n	800de3a <wFlushSCS+0x1e>
	{
		Uart_Send(wBuf, wLen);
 800de28:	4b05      	ldr	r3, [pc, #20]	@ (800de40 <wFlushSCS+0x24>)
 800de2a:	781b      	ldrb	r3, [r3, #0]
 800de2c:	4619      	mov	r1, r3
 800de2e:	4805      	ldr	r0, [pc, #20]	@ (800de44 <wFlushSCS+0x28>)
 800de30:	f7ff ff6c 	bl	800dd0c <Uart_Send>
		wLen = 0;
 800de34:	4b02      	ldr	r3, [pc, #8]	@ (800de40 <wFlushSCS+0x24>)
 800de36:	2200      	movs	r2, #0
 800de38:	701a      	strb	r2, [r3, #0]
	}
}
 800de3a:	bf00      	nop
 800de3c:	bd80      	pop	{r7, pc}
 800de3e:	bf00      	nop
 800de40:	24000cb4 	.word	0x24000cb4
 800de44:	24000c34 	.word	0x24000c34

0800de48 <WritePosEx>:
{
	return Err;
}

int WritePosEx(uint8_t ID, int16_t Position, uint16_t Speed, uint8_t ACC)
{
 800de48:	b590      	push	{r4, r7, lr}
 800de4a:	b085      	sub	sp, #20
 800de4c:	af00      	add	r7, sp, #0
 800de4e:	4604      	mov	r4, r0
 800de50:	4608      	mov	r0, r1
 800de52:	4611      	mov	r1, r2
 800de54:	461a      	mov	r2, r3
 800de56:	4623      	mov	r3, r4
 800de58:	71fb      	strb	r3, [r7, #7]
 800de5a:	4603      	mov	r3, r0
 800de5c:	80bb      	strh	r3, [r7, #4]
 800de5e:	460b      	mov	r3, r1
 800de60:	807b      	strh	r3, [r7, #2]
 800de62:	4613      	mov	r3, r2
 800de64:	71bb      	strb	r3, [r7, #6]
	uint8_t bBuf[7];
	if (Position < 0)
 800de66:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	da09      	bge.n	800de82 <WritePosEx+0x3a>
	{
		Position = -Position;
 800de6e:	88bb      	ldrh	r3, [r7, #4]
 800de70:	425b      	negs	r3, r3
 800de72:	b29b      	uxth	r3, r3
 800de74:	80bb      	strh	r3, [r7, #4]
		Position |= (1 << 15);
 800de76:	88bb      	ldrh	r3, [r7, #4]
 800de78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800de7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800de80:	80bb      	strh	r3, [r7, #4]
	}

	bBuf[0] = ACC;
 800de82:	79bb      	ldrb	r3, [r7, #6]
 800de84:	723b      	strb	r3, [r7, #8]
	Host2SCS(bBuf + 1, bBuf + 2, Position);
 800de86:	f107 0308 	add.w	r3, r7, #8
 800de8a:	3301      	adds	r3, #1
 800de8c:	f107 0108 	add.w	r1, r7, #8
 800de90:	3102      	adds	r1, #2
 800de92:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800de96:	4618      	mov	r0, r3
 800de98:	f7ff fd8e 	bl	800d9b8 <Host2SCS>
	Host2SCS(bBuf + 3, bBuf + 4, 0);
 800de9c:	f107 0308 	add.w	r3, r7, #8
 800dea0:	3303      	adds	r3, #3
 800dea2:	f107 0108 	add.w	r1, r7, #8
 800dea6:	3104      	adds	r1, #4
 800dea8:	2200      	movs	r2, #0
 800deaa:	4618      	mov	r0, r3
 800deac:	f7ff fd84 	bl	800d9b8 <Host2SCS>
	Host2SCS(bBuf + 5, bBuf + 6, Speed);
 800deb0:	f107 0308 	add.w	r3, r7, #8
 800deb4:	3305      	adds	r3, #5
 800deb6:	f107 0108 	add.w	r1, r7, #8
 800deba:	3106      	adds	r1, #6
 800debc:	887a      	ldrh	r2, [r7, #2]
 800debe:	4618      	mov	r0, r3
 800dec0:	f7ff fd7a 	bl	800d9b8 <Host2SCS>

	return genWrite(ID, SMS_STS_ACC, bBuf, 7);
 800dec4:	f107 0208 	add.w	r2, r7, #8
 800dec8:	79f8      	ldrb	r0, [r7, #7]
 800deca:	2307      	movs	r3, #7
 800decc:	2129      	movs	r1, #41	@ 0x29
 800dece:	f7ff fe01 	bl	800dad4 <genWrite>
 800ded2:	4603      	mov	r3, r0
}
 800ded4:	4618      	mov	r0, r3
 800ded6:	3714      	adds	r7, #20
 800ded8:	46bd      	mov	sp, r7
 800deda:	bd90      	pop	{r4, r7, pc}

0800dedc <ReadMove>:
	}
	return Temper;
}

int ReadMove(int ID)
{
 800dedc:	b580      	push	{r7, lr}
 800dede:	b084      	sub	sp, #16
 800dee0:	af00      	add	r7, sp, #0
 800dee2:	6078      	str	r0, [r7, #4]
	int Move = -1;
 800dee4:	f04f 33ff 	mov.w	r3, #4294967295
 800dee8:	60fb      	str	r3, [r7, #12]
	if (ID == -1)
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800def0:	d103      	bne.n	800defa <ReadMove+0x1e>
	{
		Move = Mem[SMS_STS_MOVING - SMS_STS_PRESENT_POSITION_L];
 800def2:	4b0d      	ldr	r3, [pc, #52]	@ (800df28 <ReadMove+0x4c>)
 800def4:	7a9b      	ldrb	r3, [r3, #10]
 800def6:	60fb      	str	r3, [r7, #12]
 800def8:	e010      	b.n	800df1c <ReadMove+0x40>
	}
	else
	{
		Err = 0;
 800defa:	4b0c      	ldr	r3, [pc, #48]	@ (800df2c <ReadMove+0x50>)
 800defc:	2200      	movs	r2, #0
 800defe:	601a      	str	r2, [r3, #0]
		Move = readByte(ID, SMS_STS_MOVING);
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	b2db      	uxtb	r3, r3
 800df04:	2142      	movs	r1, #66	@ 0x42
 800df06:	4618      	mov	r0, r3
 800df08:	f7ff fe74 	bl	800dbf4 <readByte>
 800df0c:	60f8      	str	r0, [r7, #12]
		if (Move == -1)
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df14:	d102      	bne.n	800df1c <ReadMove+0x40>
		{
			Err = 1;
 800df16:	4b05      	ldr	r3, [pc, #20]	@ (800df2c <ReadMove+0x50>)
 800df18:	2201      	movs	r2, #1
 800df1a:	601a      	str	r2, [r3, #0]
		}
	}
	return Move;
 800df1c:	68fb      	ldr	r3, [r7, #12]
}
 800df1e:	4618      	mov	r0, r3
 800df20:	3710      	adds	r7, #16
 800df22:	46bd      	mov	sp, r7
 800df24:	bd80      	pop	{r7, pc}
 800df26:	bf00      	nop
 800df28:	24000cb8 	.word	0x24000cb8
 800df2c:	24000cc8 	.word	0x24000cc8

0800df30 <Action_Show>:
extern float x;
extern float y;
extern int colour;
extern char Point_Flag;

void Action_Show(void) {
 800df30:	b580      	push	{r7, lr}
 800df32:	af00      	add	r7, sp, #0
	sprintf(Z_str, "%.2f", zangle);
 800df34:	4b30      	ldr	r3, [pc, #192]	@ (800dff8 <Action_Show+0xc8>)
 800df36:	edd3 7a00 	vldr	s15, [r3]
 800df3a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800df3e:	ec53 2b17 	vmov	r2, r3, d7
 800df42:	492e      	ldr	r1, [pc, #184]	@ (800dffc <Action_Show+0xcc>)
 800df44:	482e      	ldr	r0, [pc, #184]	@ (800e000 <Action_Show+0xd0>)
 800df46:	f002 f815 	bl	800ff74 <siprintf>
	sprintf(X_srt, "%.2f", pos_x);
 800df4a:	4b2e      	ldr	r3, [pc, #184]	@ (800e004 <Action_Show+0xd4>)
 800df4c:	edd3 7a00 	vldr	s15, [r3]
 800df50:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800df54:	ec53 2b17 	vmov	r2, r3, d7
 800df58:	4928      	ldr	r1, [pc, #160]	@ (800dffc <Action_Show+0xcc>)
 800df5a:	482b      	ldr	r0, [pc, #172]	@ (800e008 <Action_Show+0xd8>)
 800df5c:	f002 f80a 	bl	800ff74 <siprintf>
	sprintf(Y_srt, "%.2f", pos_y);
 800df60:	4b2a      	ldr	r3, [pc, #168]	@ (800e00c <Action_Show+0xdc>)
 800df62:	edd3 7a00 	vldr	s15, [r3]
 800df66:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800df6a:	ec53 2b17 	vmov	r2, r3, d7
 800df6e:	4923      	ldr	r1, [pc, #140]	@ (800dffc <Action_Show+0xcc>)
 800df70:	4827      	ldr	r0, [pc, #156]	@ (800e010 <Action_Show+0xe0>)
 800df72:	f001 ffff 	bl	800ff74 <siprintf>
	HAL_UART_Transmit(&huart4, (uint8_t*) "Z_Angle.txt=\"",
 800df76:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800df7a:	220d      	movs	r2, #13
 800df7c:	4925      	ldr	r1, [pc, #148]	@ (800e014 <Action_Show+0xe4>)
 800df7e:	4826      	ldr	r0, [pc, #152]	@ (800e018 <Action_Show+0xe8>)
 800df80:	f7fa fcdc 	bl	800893c <HAL_UART_Transmit>
			sizeof("Z_Angle.txt=\"") - 1, 0xffff);
	HAL_UART_Transmit(&huart4, (uint8_t*) Z_str, sizeof(X_srt) - 1, 0xffff);
 800df84:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800df88:	2213      	movs	r2, #19
 800df8a:	491d      	ldr	r1, [pc, #116]	@ (800e000 <Action_Show+0xd0>)
 800df8c:	4822      	ldr	r0, [pc, #136]	@ (800e018 <Action_Show+0xe8>)
 800df8e:	f7fa fcd5 	bl	800893c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart4, (uint8_t*) "\"\xff\xff\xff",
 800df92:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800df96:	2204      	movs	r2, #4
 800df98:	4920      	ldr	r1, [pc, #128]	@ (800e01c <Action_Show+0xec>)
 800df9a:	481f      	ldr	r0, [pc, #124]	@ (800e018 <Action_Show+0xe8>)
 800df9c:	f7fa fcce 	bl	800893c <HAL_UART_Transmit>
			sizeof("\"\xff\xff\xff") - 1, 0xffff);

	HAL_UART_Transmit(&huart4, (uint8_t*) "X_Point.txt=\"",
 800dfa0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800dfa4:	220d      	movs	r2, #13
 800dfa6:	491e      	ldr	r1, [pc, #120]	@ (800e020 <Action_Show+0xf0>)
 800dfa8:	481b      	ldr	r0, [pc, #108]	@ (800e018 <Action_Show+0xe8>)
 800dfaa:	f7fa fcc7 	bl	800893c <HAL_UART_Transmit>
			sizeof("X_Point.txt=\"") - 1, 0xffff);
	HAL_UART_Transmit(&huart4, (uint8_t*) X_srt, sizeof(X_srt) - 1, 0xffff);
 800dfae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800dfb2:	2213      	movs	r2, #19
 800dfb4:	4914      	ldr	r1, [pc, #80]	@ (800e008 <Action_Show+0xd8>)
 800dfb6:	4818      	ldr	r0, [pc, #96]	@ (800e018 <Action_Show+0xe8>)
 800dfb8:	f7fa fcc0 	bl	800893c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart4, (uint8_t*) "\"\xff\xff\xff",
 800dfbc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800dfc0:	2204      	movs	r2, #4
 800dfc2:	4916      	ldr	r1, [pc, #88]	@ (800e01c <Action_Show+0xec>)
 800dfc4:	4814      	ldr	r0, [pc, #80]	@ (800e018 <Action_Show+0xe8>)
 800dfc6:	f7fa fcb9 	bl	800893c <HAL_UART_Transmit>
			sizeof("\"\xff\xff\xff") - 1, 0xffff);

	HAL_UART_Transmit(&huart4, (uint8_t*) "Y_Point.txt=\"",
 800dfca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800dfce:	220d      	movs	r2, #13
 800dfd0:	4914      	ldr	r1, [pc, #80]	@ (800e024 <Action_Show+0xf4>)
 800dfd2:	4811      	ldr	r0, [pc, #68]	@ (800e018 <Action_Show+0xe8>)
 800dfd4:	f7fa fcb2 	bl	800893c <HAL_UART_Transmit>
			sizeof("Y_Point.txt=\"") - 1, 0xffff);
	HAL_UART_Transmit(&huart4, (uint8_t*) Y_srt, sizeof(X_srt) - 1, 0xffff);
 800dfd8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800dfdc:	2213      	movs	r2, #19
 800dfde:	490c      	ldr	r1, [pc, #48]	@ (800e010 <Action_Show+0xe0>)
 800dfe0:	480d      	ldr	r0, [pc, #52]	@ (800e018 <Action_Show+0xe8>)
 800dfe2:	f7fa fcab 	bl	800893c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart4, (uint8_t*) "\"\xff\xff\xff",
 800dfe6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800dfea:	2204      	movs	r2, #4
 800dfec:	490b      	ldr	r1, [pc, #44]	@ (800e01c <Action_Show+0xec>)
 800dfee:	480a      	ldr	r0, [pc, #40]	@ (800e018 <Action_Show+0xe8>)
 800dff0:	f7fa fca4 	bl	800893c <HAL_UART_Transmit>
			sizeof("\"\xff\xff\xff") - 1, 0xffff);
}
 800dff4:	bf00      	nop
 800dff6:	bd80      	pop	{r7, pc}
 800dff8:	24000b00 	.word	0x24000b00
 800dffc:	0801328c 	.word	0x0801328c
 800e000:	24000ccc 	.word	0x24000ccc
 800e004:	24000af8 	.word	0x24000af8
 800e008:	24000cd4 	.word	0x24000cd4
 800e00c:	24000afc 	.word	0x24000afc
 800e010:	24000ce8 	.word	0x24000ce8
 800e014:	08013294 	.word	0x08013294
 800e018:	240005c0 	.word	0x240005c0
 800e01c:	080132a4 	.word	0x080132a4
 800e020:	080132ac 	.word	0x080132ac
 800e024:	080132bc 	.word	0x080132bc

0800e028 <QR_Show>:
extern int QR_data[6];
void QR_Show(void) {
 800e028:	b580      	push	{r7, lr}
 800e02a:	b082      	sub	sp, #8
 800e02c:	af00      	add	r7, sp, #0
	for (int i = 0; i < 6; i++) {
 800e02e:	2300      	movs	r3, #0
 800e030:	607b      	str	r3, [r7, #4]
 800e032:	e00d      	b.n	800e050 <QR_Show+0x28>
		sprintf(&Y_pid[i], "%d", QR_data[i]);
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	4a14      	ldr	r2, [pc, #80]	@ (800e088 <QR_Show+0x60>)
 800e038:	1898      	adds	r0, r3, r2
 800e03a:	4a14      	ldr	r2, [pc, #80]	@ (800e08c <QR_Show+0x64>)
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e042:	461a      	mov	r2, r3
 800e044:	4912      	ldr	r1, [pc, #72]	@ (800e090 <QR_Show+0x68>)
 800e046:	f001 ff95 	bl	800ff74 <siprintf>
	for (int i = 0; i < 6; i++) {
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	3301      	adds	r3, #1
 800e04e:	607b      	str	r3, [r7, #4]
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	2b05      	cmp	r3, #5
 800e054:	ddee      	ble.n	800e034 <QR_Show+0xc>
	}
	HAL_UART_Transmit(&huart4, (uint8_t*) "QR.txt=\"", sizeof("QR.txt=\"") - 1,
 800e056:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e05a:	2208      	movs	r2, #8
 800e05c:	490d      	ldr	r1, [pc, #52]	@ (800e094 <QR_Show+0x6c>)
 800e05e:	480e      	ldr	r0, [pc, #56]	@ (800e098 <QR_Show+0x70>)
 800e060:	f7fa fc6c 	bl	800893c <HAL_UART_Transmit>
			0xffff);
	HAL_UART_Transmit(&huart4, (uint8_t*) Y_pid, sizeof(Y_pid) - 1, 0xffff);
 800e064:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e068:	2213      	movs	r2, #19
 800e06a:	4907      	ldr	r1, [pc, #28]	@ (800e088 <QR_Show+0x60>)
 800e06c:	480a      	ldr	r0, [pc, #40]	@ (800e098 <QR_Show+0x70>)
 800e06e:	f7fa fc65 	bl	800893c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart4, (uint8_t*) "\"\xff\xff\xff",
 800e072:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e076:	2204      	movs	r2, #4
 800e078:	4908      	ldr	r1, [pc, #32]	@ (800e09c <QR_Show+0x74>)
 800e07a:	4807      	ldr	r0, [pc, #28]	@ (800e098 <QR_Show+0x70>)
 800e07c:	f7fa fc5e 	bl	800893c <HAL_UART_Transmit>
	 HAL_UART_Transmit(&huart4, (uint8_t*) QR_data, sizeof(QR_data) - 1, 0xffff);
	 HAL_UART_Transmit(&huart4, (uint8_t*) "\"\xff\xff\xff",
	 sizeof("\"\xff\xff\xff") - 1, 0xffff);
	 */

}
 800e080:	bf00      	nop
 800e082:	3708      	adds	r7, #8
 800e084:	46bd      	mov	sp, r7
 800e086:	bd80      	pop	{r7, pc}
 800e088:	24000cfc 	.word	0x24000cfc
 800e08c:	24000000 	.word	0x24000000
 800e090:	080132cc 	.word	0x080132cc
 800e094:	080132d0 	.word	0x080132d0
 800e098:	240005c0 	.word	0x240005c0
 800e09c:	080132a4 	.word	0x080132a4

0800e0a0 <Point_Show>:
// 抓取过程标志位，值为目标颜色
extern char Match_Flag;
// 抓取计算稳定性标志位，0为识别有故障,1为正常计算
extern char Check_flag;
// TODO：屏幕缺失字符"+",暂时判断为编码格式问题，需要通过串口助手确定编码格式
void Point_Show(void) {
 800e0a0:	b580      	push	{r7, lr}
 800e0a2:	af00      	add	r7, sp, #0
	if(Point_Flag == 0)
 800e0a4:	4b36      	ldr	r3, [pc, #216]	@ (800e180 <Point_Show+0xe0>)
 800e0a6:	781b      	ldrb	r3, [r3, #0]
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	d066      	beq.n	800e17a <Point_Show+0xda>
	{
//		TX2点位数据还未接收，结束该函数
		return ;
	}
	Point_Flag = 0;
 800e0ac:	4b34      	ldr	r3, [pc, #208]	@ (800e180 <Point_Show+0xe0>)
 800e0ae:	2200      	movs	r2, #0
 800e0b0:	701a      	strb	r2, [r3, #0]
//	在抓取过程中,进行颜色校验，如果颜色与抓取目标颜色不同，则放弃该帧数据，并传递放弃稳定性计算标志位
	if(Match_Flag != colour)
 800e0b2:	4b34      	ldr	r3, [pc, #208]	@ (800e184 <Point_Show+0xe4>)
 800e0b4:	781b      	ldrb	r3, [r3, #0]
 800e0b6:	461a      	mov	r2, r3
 800e0b8:	4b33      	ldr	r3, [pc, #204]	@ (800e188 <Point_Show+0xe8>)
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	429a      	cmp	r2, r3
 800e0be:	d003      	beq.n	800e0c8 <Point_Show+0x28>
		Check_flag = 0;
 800e0c0:	4b32      	ldr	r3, [pc, #200]	@ (800e18c <Point_Show+0xec>)
 800e0c2:	2200      	movs	r2, #0
 800e0c4:	701a      	strb	r2, [r3, #0]
 800e0c6:	e002      	b.n	800e0ce <Point_Show+0x2e>
	else
		Check_flag = 1;
 800e0c8:	4b30      	ldr	r3, [pc, #192]	@ (800e18c <Point_Show+0xec>)
 800e0ca:	2201      	movs	r2, #1
 800e0cc:	701a      	strb	r2, [r3, #0]
	sprintf(TX2_X_Point, "%.2f", x);
 800e0ce:	4b30      	ldr	r3, [pc, #192]	@ (800e190 <Point_Show+0xf0>)
 800e0d0:	edd3 7a00 	vldr	s15, [r3]
 800e0d4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800e0d8:	ec53 2b17 	vmov	r2, r3, d7
 800e0dc:	492d      	ldr	r1, [pc, #180]	@ (800e194 <Point_Show+0xf4>)
 800e0de:	482e      	ldr	r0, [pc, #184]	@ (800e198 <Point_Show+0xf8>)
 800e0e0:	f001 ff48 	bl	800ff74 <siprintf>
	sprintf(TX2_Y_Point, "%.2f", y);
 800e0e4:	4b2d      	ldr	r3, [pc, #180]	@ (800e19c <Point_Show+0xfc>)
 800e0e6:	edd3 7a00 	vldr	s15, [r3]
 800e0ea:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800e0ee:	ec53 2b17 	vmov	r2, r3, d7
 800e0f2:	4928      	ldr	r1, [pc, #160]	@ (800e194 <Point_Show+0xf4>)
 800e0f4:	482a      	ldr	r0, [pc, #168]	@ (800e1a0 <Point_Show+0x100>)
 800e0f6:	f001 ff3d 	bl	800ff74 <siprintf>
	sprintf(TX2_Color, "%d", colour);
 800e0fa:	4b23      	ldr	r3, [pc, #140]	@ (800e188 <Point_Show+0xe8>)
 800e0fc:	681b      	ldr	r3, [r3, #0]
 800e0fe:	461a      	mov	r2, r3
 800e100:	4928      	ldr	r1, [pc, #160]	@ (800e1a4 <Point_Show+0x104>)
 800e102:	4829      	ldr	r0, [pc, #164]	@ (800e1a8 <Point_Show+0x108>)
 800e104:	f001 ff36 	bl	800ff74 <siprintf>
//	开始发送一帧点位数据
	HAL_UART_Transmit(&huart4, (uint8_t*) "Point.txt=\"",sizeof("Point.txt=\"") - 1, 0xffff);
 800e108:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e10c:	220b      	movs	r2, #11
 800e10e:	4927      	ldr	r1, [pc, #156]	@ (800e1ac <Point_Show+0x10c>)
 800e110:	4827      	ldr	r0, [pc, #156]	@ (800e1b0 <Point_Show+0x110>)
 800e112:	f7fa fc13 	bl	800893c <HAL_UART_Transmit>

	HAL_UART_Transmit(&huart4, (uint8_t*) TX2_X_Point, sizeof(TX2_X_Point) - 2, 0xffff);
 800e116:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e11a:	2206      	movs	r2, #6
 800e11c:	491e      	ldr	r1, [pc, #120]	@ (800e198 <Point_Show+0xf8>)
 800e11e:	4824      	ldr	r0, [pc, #144]	@ (800e1b0 <Point_Show+0x110>)
 800e120:	f7fa fc0c 	bl	800893c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart4, (uint8_t*) "+", sizeof("+")-2, 0xffff);
 800e124:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e128:	2200      	movs	r2, #0
 800e12a:	4922      	ldr	r1, [pc, #136]	@ (800e1b4 <Point_Show+0x114>)
 800e12c:	4820      	ldr	r0, [pc, #128]	@ (800e1b0 <Point_Show+0x110>)
 800e12e:	f7fa fc05 	bl	800893c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart4, (uint8_t*) TX2_Y_Point, sizeof(TX2_Y_Point) - 1, 0xffff);
 800e132:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e136:	2207      	movs	r2, #7
 800e138:	4919      	ldr	r1, [pc, #100]	@ (800e1a0 <Point_Show+0x100>)
 800e13a:	481d      	ldr	r0, [pc, #116]	@ (800e1b0 <Point_Show+0x110>)
 800e13c:	f7fa fbfe 	bl	800893c <HAL_UART_Transmit>
//	结束发送一帧点位数据
	HAL_UART_Transmit(&huart4, (uint8_t*) "\"\xff\xff\xff",sizeof("\"\xff\xff\xff") - 1, 0xffff);
 800e140:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e144:	2204      	movs	r2, #4
 800e146:	491c      	ldr	r1, [pc, #112]	@ (800e1b8 <Point_Show+0x118>)
 800e148:	4819      	ldr	r0, [pc, #100]	@ (800e1b0 <Point_Show+0x110>)
 800e14a:	f7fa fbf7 	bl	800893c <HAL_UART_Transmit>

//	开始发送一帧颜色数据
	HAL_UART_Transmit(&huart4, (uint8_t*) "Color.txt=\"",sizeof("Color.txt=\"") - 1, 0xffff);
 800e14e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e152:	220b      	movs	r2, #11
 800e154:	4919      	ldr	r1, [pc, #100]	@ (800e1bc <Point_Show+0x11c>)
 800e156:	4816      	ldr	r0, [pc, #88]	@ (800e1b0 <Point_Show+0x110>)
 800e158:	f7fa fbf0 	bl	800893c <HAL_UART_Transmit>

	HAL_UART_Transmit(&huart4, (uint8_t*) TX2_Color, sizeof(TX2_Color)-1 , 0xffff);
 800e15c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e160:	2201      	movs	r2, #1
 800e162:	4911      	ldr	r1, [pc, #68]	@ (800e1a8 <Point_Show+0x108>)
 800e164:	4812      	ldr	r0, [pc, #72]	@ (800e1b0 <Point_Show+0x110>)
 800e166:	f7fa fbe9 	bl	800893c <HAL_UART_Transmit>

//	结束发送一帧颜色数据
	HAL_UART_Transmit(&huart4, (uint8_t*) "\"\xff\xff\xff",sizeof("\"\xff\xff\xff") - 1, 0xffff);
 800e16a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e16e:	2204      	movs	r2, #4
 800e170:	4911      	ldr	r1, [pc, #68]	@ (800e1b8 <Point_Show+0x118>)
 800e172:	480f      	ldr	r0, [pc, #60]	@ (800e1b0 <Point_Show+0x110>)
 800e174:	f7fa fbe2 	bl	800893c <HAL_UART_Transmit>
 800e178:	e000      	b.n	800e17c <Point_Show+0xdc>
		return ;
 800e17a:	bf00      	nop
}
 800e17c:	bd80      	pop	{r7, pc}
 800e17e:	bf00      	nop
 800e180:	24000480 	.word	0x24000480
 800e184:	24000488 	.word	0x24000488
 800e188:	24000484 	.word	0x24000484
 800e18c:	24000489 	.word	0x24000489
 800e190:	24000478 	.word	0x24000478
 800e194:	0801328c 	.word	0x0801328c
 800e198:	24000d10 	.word	0x24000d10
 800e19c:	2400047c 	.word	0x2400047c
 800e1a0:	24000d18 	.word	0x24000d18
 800e1a4:	080132cc 	.word	0x080132cc
 800e1a8:	24000d20 	.word	0x24000d20
 800e1ac:	080132dc 	.word	0x080132dc
 800e1b0:	240005c0 	.word	0x240005c0
 800e1b4:	080132e8 	.word	0x080132e8
 800e1b8:	080132a4 	.word	0x080132a4
 800e1bc:	080132ec 	.word	0x080132ec

0800e1c0 <Check_Flag>:

void Check_Flag(uint8_t rec) {
 800e1c0:	b480      	push	{r7}
 800e1c2:	b083      	sub	sp, #12
 800e1c4:	af00      	add	r7, sp, #0
 800e1c6:	4603      	mov	r3, r0
 800e1c8:	71fb      	strb	r3, [r7, #7]
	static uint8_t ch;
	static uint8_t count = 0;

	ch = rec;
 800e1ca:	4a45      	ldr	r2, [pc, #276]	@ (800e2e0 <Check_Flag+0x120>)
 800e1cc:	79fb      	ldrb	r3, [r7, #7]
 800e1ce:	7013      	strb	r3, [r2, #0]

	switch (count) {
 800e1d0:	4b44      	ldr	r3, [pc, #272]	@ (800e2e4 <Check_Flag+0x124>)
 800e1d2:	781b      	ldrb	r3, [r3, #0]
 800e1d4:	2b05      	cmp	r3, #5
 800e1d6:	d876      	bhi.n	800e2c6 <Check_Flag+0x106>
 800e1d8:	a201      	add	r2, pc, #4	@ (adr r2, 800e1e0 <Check_Flag+0x20>)
 800e1da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1de:	bf00      	nop
 800e1e0:	0800e1f9 	.word	0x0800e1f9
 800e1e4:	0800e231 	.word	0x0800e231
 800e1e8:	0800e257 	.word	0x0800e257
 800e1ec:	0800e275 	.word	0x0800e275
 800e1f0:	0800e293 	.word	0x0800e293
 800e1f4:	0800e2b1 	.word	0x0800e2b1
	case 0:
		if (ch == 'G')
 800e1f8:	4b39      	ldr	r3, [pc, #228]	@ (800e2e0 <Check_Flag+0x120>)
 800e1fa:	781b      	ldrb	r3, [r3, #0]
 800e1fc:	2b47      	cmp	r3, #71	@ 0x47
 800e1fe:	d103      	bne.n	800e208 <Check_Flag+0x48>
			count = 1;
 800e200:	4b38      	ldr	r3, [pc, #224]	@ (800e2e4 <Check_Flag+0x124>)
 800e202:	2201      	movs	r2, #1
 800e204:	701a      	strb	r2, [r3, #0]
			count = 2;
		else if (ch == 'M')
			count = 4;
		else
			count = 0;
		break;
 800e206:	e065      	b.n	800e2d4 <Check_Flag+0x114>
		else if (ch == 'R')
 800e208:	4b35      	ldr	r3, [pc, #212]	@ (800e2e0 <Check_Flag+0x120>)
 800e20a:	781b      	ldrb	r3, [r3, #0]
 800e20c:	2b52      	cmp	r3, #82	@ 0x52
 800e20e:	d103      	bne.n	800e218 <Check_Flag+0x58>
			count = 2;
 800e210:	4b34      	ldr	r3, [pc, #208]	@ (800e2e4 <Check_Flag+0x124>)
 800e212:	2202      	movs	r2, #2
 800e214:	701a      	strb	r2, [r3, #0]
		break;
 800e216:	e05d      	b.n	800e2d4 <Check_Flag+0x114>
		else if (ch == 'M')
 800e218:	4b31      	ldr	r3, [pc, #196]	@ (800e2e0 <Check_Flag+0x120>)
 800e21a:	781b      	ldrb	r3, [r3, #0]
 800e21c:	2b4d      	cmp	r3, #77	@ 0x4d
 800e21e:	d103      	bne.n	800e228 <Check_Flag+0x68>
			count = 4;
 800e220:	4b30      	ldr	r3, [pc, #192]	@ (800e2e4 <Check_Flag+0x124>)
 800e222:	2204      	movs	r2, #4
 800e224:	701a      	strb	r2, [r3, #0]
		break;
 800e226:	e055      	b.n	800e2d4 <Check_Flag+0x114>
			count = 0;
 800e228:	4b2e      	ldr	r3, [pc, #184]	@ (800e2e4 <Check_Flag+0x124>)
 800e22a:	2200      	movs	r2, #0
 800e22c:	701a      	strb	r2, [r3, #0]
		break;
 800e22e:	e051      	b.n	800e2d4 <Check_Flag+0x114>
	case 1:
		if (ch == 'o') {
 800e230:	4b2b      	ldr	r3, [pc, #172]	@ (800e2e0 <Check_Flag+0x120>)
 800e232:	781b      	ldrb	r3, [r3, #0]
 800e234:	2b6f      	cmp	r3, #111	@ 0x6f
 800e236:	d106      	bne.n	800e246 <Check_Flag+0x86>
			System_Flag = 1;
 800e238:	4b2b      	ldr	r3, [pc, #172]	@ (800e2e8 <Check_Flag+0x128>)
 800e23a:	2201      	movs	r2, #1
 800e23c:	701a      	strb	r2, [r3, #0]
			count = 0;
 800e23e:	4b29      	ldr	r3, [pc, #164]	@ (800e2e4 <Check_Flag+0x124>)
 800e240:	2200      	movs	r2, #0
 800e242:	701a      	strb	r2, [r3, #0]
		} else if (ch == 'G')
			;
		else
			count = 0;
		break;
 800e244:	e043      	b.n	800e2ce <Check_Flag+0x10e>
		} else if (ch == 'G')
 800e246:	4b26      	ldr	r3, [pc, #152]	@ (800e2e0 <Check_Flag+0x120>)
 800e248:	781b      	ldrb	r3, [r3, #0]
 800e24a:	2b47      	cmp	r3, #71	@ 0x47
 800e24c:	d03f      	beq.n	800e2ce <Check_Flag+0x10e>
			count = 0;
 800e24e:	4b25      	ldr	r3, [pc, #148]	@ (800e2e4 <Check_Flag+0x124>)
 800e250:	2200      	movs	r2, #0
 800e252:	701a      	strb	r2, [r3, #0]
		break;
 800e254:	e03b      	b.n	800e2ce <Check_Flag+0x10e>
	case 2:
//		此处用于判断是否进入准备模式，调整车身姿态
		if (ch == 'e')
 800e256:	4b22      	ldr	r3, [pc, #136]	@ (800e2e0 <Check_Flag+0x120>)
 800e258:	781b      	ldrb	r3, [r3, #0]
 800e25a:	2b65      	cmp	r3, #101	@ 0x65
 800e25c:	d106      	bne.n	800e26c <Check_Flag+0xac>
			count++;
 800e25e:	4b21      	ldr	r3, [pc, #132]	@ (800e2e4 <Check_Flag+0x124>)
 800e260:	781b      	ldrb	r3, [r3, #0]
 800e262:	3301      	adds	r3, #1
 800e264:	b2da      	uxtb	r2, r3
 800e266:	4b1f      	ldr	r3, [pc, #124]	@ (800e2e4 <Check_Flag+0x124>)
 800e268:	701a      	strb	r2, [r3, #0]
		else
			count = 0;
		break;
 800e26a:	e033      	b.n	800e2d4 <Check_Flag+0x114>
			count = 0;
 800e26c:	4b1d      	ldr	r3, [pc, #116]	@ (800e2e4 <Check_Flag+0x124>)
 800e26e:	2200      	movs	r2, #0
 800e270:	701a      	strb	r2, [r3, #0]
		break;
 800e272:	e02f      	b.n	800e2d4 <Check_Flag+0x114>
	case 3:
		if (ch == 'a') {
 800e274:	4b1a      	ldr	r3, [pc, #104]	@ (800e2e0 <Check_Flag+0x120>)
 800e276:	781b      	ldrb	r3, [r3, #0]
 800e278:	2b61      	cmp	r3, #97	@ 0x61
 800e27a:	d106      	bne.n	800e28a <Check_Flag+0xca>
			Ready_Flag = 1;
 800e27c:	4b1b      	ldr	r3, [pc, #108]	@ (800e2ec <Check_Flag+0x12c>)
 800e27e:	2201      	movs	r2, #1
 800e280:	701a      	strb	r2, [r3, #0]
			count = 0;
 800e282:	4b18      	ldr	r3, [pc, #96]	@ (800e2e4 <Check_Flag+0x124>)
 800e284:	2200      	movs	r2, #0
 800e286:	701a      	strb	r2, [r3, #0]
		} else
			count = 0;
		break;
 800e288:	e024      	b.n	800e2d4 <Check_Flag+0x114>
			count = 0;
 800e28a:	4b16      	ldr	r3, [pc, #88]	@ (800e2e4 <Check_Flag+0x124>)
 800e28c:	2200      	movs	r2, #0
 800e28e:	701a      	strb	r2, [r3, #0]
		break;
 800e290:	e020      	b.n	800e2d4 <Check_Flag+0x114>
	case 4:
		if (ch == 'a')
 800e292:	4b13      	ldr	r3, [pc, #76]	@ (800e2e0 <Check_Flag+0x120>)
 800e294:	781b      	ldrb	r3, [r3, #0]
 800e296:	2b61      	cmp	r3, #97	@ 0x61
 800e298:	d106      	bne.n	800e2a8 <Check_Flag+0xe8>
			count++;
 800e29a:	4b12      	ldr	r3, [pc, #72]	@ (800e2e4 <Check_Flag+0x124>)
 800e29c:	781b      	ldrb	r3, [r3, #0]
 800e29e:	3301      	adds	r3, #1
 800e2a0:	b2da      	uxtb	r2, r3
 800e2a2:	4b10      	ldr	r3, [pc, #64]	@ (800e2e4 <Check_Flag+0x124>)
 800e2a4:	701a      	strb	r2, [r3, #0]
		else
			count = 0;
		break;
 800e2a6:	e015      	b.n	800e2d4 <Check_Flag+0x114>
			count = 0;
 800e2a8:	4b0e      	ldr	r3, [pc, #56]	@ (800e2e4 <Check_Flag+0x124>)
 800e2aa:	2200      	movs	r2, #0
 800e2ac:	701a      	strb	r2, [r3, #0]
		break;
 800e2ae:	e011      	b.n	800e2d4 <Check_Flag+0x114>
	case 5:
		if (ch == 't') {
 800e2b0:	4b0b      	ldr	r3, [pc, #44]	@ (800e2e0 <Check_Flag+0x120>)
 800e2b2:	781b      	ldrb	r3, [r3, #0]
 800e2b4:	2b74      	cmp	r3, #116	@ 0x74
 800e2b6:	d10c      	bne.n	800e2d2 <Check_Flag+0x112>
			System_Flag = 1;
 800e2b8:	4b0b      	ldr	r3, [pc, #44]	@ (800e2e8 <Check_Flag+0x128>)
 800e2ba:	2201      	movs	r2, #1
 800e2bc:	701a      	strb	r2, [r3, #0]
			count = 0;
 800e2be:	4b09      	ldr	r3, [pc, #36]	@ (800e2e4 <Check_Flag+0x124>)
 800e2c0:	2200      	movs	r2, #0
 800e2c2:	701a      	strb	r2, [r3, #0]
		}
		break;
 800e2c4:	e005      	b.n	800e2d2 <Check_Flag+0x112>
	default:
		count = 0;
 800e2c6:	4b07      	ldr	r3, [pc, #28]	@ (800e2e4 <Check_Flag+0x124>)
 800e2c8:	2200      	movs	r2, #0
 800e2ca:	701a      	strb	r2, [r3, #0]
		break;
 800e2cc:	e002      	b.n	800e2d4 <Check_Flag+0x114>
		break;
 800e2ce:	bf00      	nop
 800e2d0:	e000      	b.n	800e2d4 <Check_Flag+0x114>
		break;
 800e2d2:	bf00      	nop
	}

}
 800e2d4:	bf00      	nop
 800e2d6:	370c      	adds	r7, #12
 800e2d8:	46bd      	mov	sp, r7
 800e2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2de:	4770      	bx	lr
 800e2e0:	24000d24 	.word	0x24000d24
 800e2e4:	24000d25 	.word	0x24000d25
 800e2e8:	24000d22 	.word	0x24000d22
 800e2ec:	24000d23 	.word	0x24000d23

0800e2f0 <Check_Status>:
	首先，在步进电机上电以后，需要进行调零，找到一个零位用来确定后面一切操作的参考点，因此5号步进电机设置为上电回零
	但是在比赛过程中，要求车身及其垂直投影部分在未发车前全部处于发车区域，这就要求爪子在发车前是在车体内侧的，同时爪子不能处于太高处，否则违规
	因此在Check_Status()函数用于在回零操作已完成后进行调整，以满足发车条件，
*/
uint8_t Check_Status(void)
{
 800e2f0:	b580      	push	{r7, lr}
 800e2f2:	af00      	add	r7, sp, #0
//  首先控制步进电机,回到零点
	Drop_Location_jiang(200, 120, 0);
 800e2f4:	2200      	movs	r2, #0
 800e2f6:	2178      	movs	r1, #120	@ 0x78
 800e2f8:	20c8      	movs	r0, #200	@ 0xc8
 800e2fa:	f7fe f995 	bl	800c628 <Drop_Location_jiang>
	Move_Arm(1, 50, 300);
 800e2fe:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800e302:	2132      	movs	r1, #50	@ 0x32
 800e304:	2001      	movs	r0, #1
 800e306:	f7fd f96d 	bl	800b5e4 <Move_Arm>
//  6号舵机900
	Move_Arm(6, 900, 300);
 800e30a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800e30e:	f44f 7161 	mov.w	r1, #900	@ 0x384
 800e312:	2006      	movs	r0, #6
 800e314:	f7fd f966 	bl	800b5e4 <Move_Arm>
//  旋转物料结构的支撑舵机
	FT_Servo_Zero(0);
 800e318:	2000      	movs	r0, #0
 800e31a:	f000 f849 	bl	800e3b0 <FT_Servo_Zero>
//  旋转爪子结构的支撑舵机
	FT_Servo_Zero(1);
 800e31e:	2001      	movs	r0, #1
 800e320:	f000 f846 	bl	800e3b0 <FT_Servo_Zero>
//  步进电机下降,将位置调整为最最低点
	Drop_Location_jiang(200, 120, 9000);
 800e324:	f242 3228 	movw	r2, #9000	@ 0x2328
 800e328:	2178      	movs	r1, #120	@ 0x78
 800e32a:	20c8      	movs	r0, #200	@ 0xc8
 800e32c:	f7fe f97c 	bl	800c628 <Drop_Location_jiang>
	return 1;
 800e330:	2301      	movs	r3, #1
}
 800e332:	4618      	mov	r0, r3
 800e334:	bd80      	pop	{r7, pc}

0800e336 <Roll_Status>:

uint8_t Roll_Status(void)
{
 800e336:	b580      	push	{r7, lr}
 800e338:	af00      	add	r7, sp, #0
//  首先控制步进电机,回到零点
	Drop_Location_jiang(200, 120, 0);
 800e33a:	2200      	movs	r2, #0
 800e33c:	2178      	movs	r1, #120	@ 0x78
 800e33e:	20c8      	movs	r0, #200	@ 0xc8
 800e340:	f7fe f972 	bl	800c628 <Drop_Location_jiang>
	Move_Arm(1, 50, 300);
 800e344:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800e348:	2132      	movs	r1, #50	@ 0x32
 800e34a:	2001      	movs	r0, #1
 800e34c:	f7fd f94a 	bl	800b5e4 <Move_Arm>
//  6号舵机900
	Move_Arm(6, 900, 300);
 800e350:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800e354:	f44f 7161 	mov.w	r1, #900	@ 0x384
 800e358:	2006      	movs	r0, #6
 800e35a:	f7fd f943 	bl	800b5e4 <Move_Arm>
//  旋转物料结构的支撑舵机
	FT_Servo_Zero(0);
 800e35e:	2000      	movs	r0, #0
 800e360:	f000 f826 	bl	800e3b0 <FT_Servo_Zero>
//  旋转爪子结构的支撑舵机
	FT_Servo_Zero(1);
 800e364:	2001      	movs	r0, #1
 800e366:	f000 f823 	bl	800e3b0 <FT_Servo_Zero>
//  步进电机下降,将位置调整为最最低点
	Drop_Location_jiang(200, 120, 7000);
 800e36a:	f641 3258 	movw	r2, #7000	@ 0x1b58
 800e36e:	2178      	movs	r1, #120	@ 0x78
 800e370:	20c8      	movs	r0, #200	@ 0xc8
 800e372:	f7fe f959 	bl	800c628 <Drop_Location_jiang>
//	Choke_Flag = false;
	return 1;
 800e376:	2301      	movs	r3, #1
}
 800e378:	4618      	mov	r0, r3
 800e37a:	bd80      	pop	{r7, pc}

0800e37c <put_Status>:

uint8_t put_Status(void)
{
 800e37c:	b580      	push	{r7, lr}
 800e37e:	af00      	add	r7, sp, #0
	//爪子提升, 开始识别(函数实现为阻塞, 速度略慢)
	Drop_Location_jiang(200, 120, 1000);
 800e380:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800e384:	2178      	movs	r1, #120	@ 0x78
 800e386:	20c8      	movs	r0, #200	@ 0xc8
 800e388:	f7fe f94e 	bl	800c628 <Drop_Location_jiang>
	//	将舵机向外转动
	FT_Servo_Orth();
 800e38c:	f000 f82e 	bl	800e3ec <FT_Servo_Orth>
    //步进电机下降
	Drop_Location_jiang(200, 120, 12000);
 800e390:	f642 62e0 	movw	r2, #12000	@ 0x2ee0
 800e394:	2178      	movs	r1, #120	@ 0x78
 800e396:	20c8      	movs	r0, #200	@ 0xc8
 800e398:	f7fe f946 	bl	800c628 <Drop_Location_jiang>
    //爪子张开
	Move_Arm(1, 500, 300);
 800e39c:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800e3a0:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800e3a4:	2001      	movs	r0, #1
 800e3a6:	f7fd f91d 	bl	800b5e4 <Move_Arm>
}
 800e3aa:	bf00      	nop
 800e3ac:	4618      	mov	r0, r3
 800e3ae:	bd80      	pop	{r7, pc}

0800e3b0 <FT_Servo_Zero>:

// 将目标舵机回零
uint8_t FT_Servo_Zero(uint8_t Number)
{
 800e3b0:	b580      	push	{r7, lr}
 800e3b2:	b082      	sub	sp, #8
 800e3b4:	af00      	add	r7, sp, #0
 800e3b6:	4603      	mov	r3, r0
 800e3b8:	71fb      	strb	r3, [r7, #7]
	if(Number == 0)
 800e3ba:	79fb      	ldrb	r3, [r7, #7]
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	d106      	bne.n	800e3ce <FT_Servo_Zero+0x1e>
		WritePosEx(0, 0, 0, 0);
 800e3c0:	2300      	movs	r3, #0
 800e3c2:	2200      	movs	r2, #0
 800e3c4:	2100      	movs	r1, #0
 800e3c6:	2000      	movs	r0, #0
 800e3c8:	f7ff fd3e 	bl	800de48 <WritePosEx>
 800e3cc:	e009      	b.n	800e3e2 <FT_Servo_Zero+0x32>
	else if (Number == 1)
 800e3ce:	79fb      	ldrb	r3, [r7, #7]
 800e3d0:	2b01      	cmp	r3, #1
 800e3d2:	d106      	bne.n	800e3e2 <FT_Servo_Zero+0x32>
		WritePosEx(1, 1020, 0, 0);
 800e3d4:	2300      	movs	r3, #0
 800e3d6:	2200      	movs	r2, #0
 800e3d8:	f44f 717f 	mov.w	r1, #1020	@ 0x3fc
 800e3dc:	2001      	movs	r0, #1
 800e3de:	f7ff fd33 	bl	800de48 <WritePosEx>
	return 1;
 800e3e2:	2301      	movs	r3, #1
}
 800e3e4:	4618      	mov	r0, r3
 800e3e6:	3708      	adds	r7, #8
 800e3e8:	46bd      	mov	sp, r7
 800e3ea:	bd80      	pop	{r7, pc}

0800e3ec <FT_Servo_Orth>:

// 将爪子处飞特舵机调整为向外，正交于车身
uint8_t FT_Servo_Orth(void)
{
 800e3ec:	b580      	push	{r7, lr}
 800e3ee:	af00      	add	r7, sp, #0
	WritePosEx(1, 3087, 0, 0);
 800e3f0:	2300      	movs	r3, #0
 800e3f2:	2200      	movs	r2, #0
 800e3f4:	f640 410f 	movw	r1, #3087	@ 0xc0f
 800e3f8:	2001      	movs	r0, #1
 800e3fa:	f7ff fd25 	bl	800de48 <WritePosEx>
	return 1;
 800e3fe:	2301      	movs	r3, #1
}
 800e400:	4618      	mov	r0, r3
 800e402:	bd80      	pop	{r7, pc}

0800e404 <FT_Servo_Put>:

// 物料摆放
uint8_t FT_Servo_Put(uint8_t Servo_ID, uint8_t Pub_Number)
{
 800e404:	b580      	push	{r7, lr}
 800e406:	b082      	sub	sp, #8
 800e408:	af00      	add	r7, sp, #0
 800e40a:	4603      	mov	r3, r0
 800e40c:	460a      	mov	r2, r1
 800e40e:	71fb      	strb	r3, [r7, #7]
 800e410:	4613      	mov	r3, r2
 800e412:	71bb      	strb	r3, [r7, #6]
	if(Servo_ID == 0)
 800e414:	79fb      	ldrb	r3, [r7, #7]
 800e416:	2b00      	cmp	r3, #0
 800e418:	d121      	bne.n	800e45e <FT_Servo_Put+0x5a>
	{
		switch (Pub_Number)
 800e41a:	79bb      	ldrb	r3, [r7, #6]
 800e41c:	2b03      	cmp	r3, #3
 800e41e:	d016      	beq.n	800e44e <FT_Servo_Put+0x4a>
 800e420:	2b03      	cmp	r3, #3
 800e422:	dc26      	bgt.n	800e472 <FT_Servo_Put+0x6e>
 800e424:	2b01      	cmp	r3, #1
 800e426:	d002      	beq.n	800e42e <FT_Servo_Put+0x2a>
 800e428:	2b02      	cmp	r3, #2
 800e42a:	d008      	beq.n	800e43e <FT_Servo_Put+0x3a>
 800e42c:	e021      	b.n	800e472 <FT_Servo_Put+0x6e>
		{
			case 1:WritePosEx(0, 1180, 0, 0);break;
 800e42e:	2300      	movs	r3, #0
 800e430:	2200      	movs	r2, #0
 800e432:	f240 419c 	movw	r1, #1180	@ 0x49c
 800e436:	2000      	movs	r0, #0
 800e438:	f7ff fd06 	bl	800de48 <WritePosEx>
 800e43c:	e019      	b.n	800e472 <FT_Servo_Put+0x6e>
			case 2:WritePosEx(0, 2245, 0, 0);break;
 800e43e:	2300      	movs	r3, #0
 800e440:	2200      	movs	r2, #0
 800e442:	f640 01c5 	movw	r1, #2245	@ 0x8c5
 800e446:	2000      	movs	r0, #0
 800e448:	f7ff fcfe 	bl	800de48 <WritePosEx>
 800e44c:	e011      	b.n	800e472 <FT_Servo_Put+0x6e>
			case 3:WritePosEx(0, 3292, 0, 0);break;
 800e44e:	2300      	movs	r3, #0
 800e450:	2200      	movs	r2, #0
 800e452:	f640 41dc 	movw	r1, #3292	@ 0xcdc
 800e456:	2000      	movs	r0, #0
 800e458:	f7ff fcf6 	bl	800de48 <WritePosEx>
 800e45c:	e009      	b.n	800e472 <FT_Servo_Put+0x6e>
		}
	}
	else if (Servo_ID == 1)
 800e45e:	79fb      	ldrb	r3, [r7, #7]
 800e460:	2b01      	cmp	r3, #1
 800e462:	d106      	bne.n	800e472 <FT_Servo_Put+0x6e>
	{
		WritePosEx(1, 1716, 0, 0);
 800e464:	2300      	movs	r3, #0
 800e466:	2200      	movs	r2, #0
 800e468:	f240 61b4 	movw	r1, #1716	@ 0x6b4
 800e46c:	2001      	movs	r0, #1
 800e46e:	f7ff fceb 	bl	800de48 <WritePosEx>
	}
	while(ReadMove(Servo_ID))
 800e472:	bf00      	nop
 800e474:	79fb      	ldrb	r3, [r7, #7]
 800e476:	4618      	mov	r0, r3
 800e478:	f7ff fd30 	bl	800dedc <ReadMove>
 800e47c:	4603      	mov	r3, r0
 800e47e:	2b00      	cmp	r3, #0
 800e480:	d1f8      	bne.n	800e474 <FT_Servo_Put+0x70>
	{
		;
	}
	return 1;
 800e482:	2301      	movs	r3, #1
}
 800e484:	4618      	mov	r0, r3
 800e486:	3708      	adds	r7, #8
 800e488:	46bd      	mov	sp, r7
 800e48a:	bd80      	pop	{r7, pc}

0800e48c <malloc>:
 800e48c:	4b02      	ldr	r3, [pc, #8]	@ (800e498 <malloc+0xc>)
 800e48e:	4601      	mov	r1, r0
 800e490:	6818      	ldr	r0, [r3, #0]
 800e492:	f000 b825 	b.w	800e4e0 <_malloc_r>
 800e496:	bf00      	nop
 800e498:	240001e8 	.word	0x240001e8

0800e49c <sbrk_aligned>:
 800e49c:	b570      	push	{r4, r5, r6, lr}
 800e49e:	4e0f      	ldr	r6, [pc, #60]	@ (800e4dc <sbrk_aligned+0x40>)
 800e4a0:	460c      	mov	r4, r1
 800e4a2:	6831      	ldr	r1, [r6, #0]
 800e4a4:	4605      	mov	r5, r0
 800e4a6:	b911      	cbnz	r1, 800e4ae <sbrk_aligned+0x12>
 800e4a8:	f001 fe52 	bl	8010150 <_sbrk_r>
 800e4ac:	6030      	str	r0, [r6, #0]
 800e4ae:	4621      	mov	r1, r4
 800e4b0:	4628      	mov	r0, r5
 800e4b2:	f001 fe4d 	bl	8010150 <_sbrk_r>
 800e4b6:	1c43      	adds	r3, r0, #1
 800e4b8:	d103      	bne.n	800e4c2 <sbrk_aligned+0x26>
 800e4ba:	f04f 34ff 	mov.w	r4, #4294967295
 800e4be:	4620      	mov	r0, r4
 800e4c0:	bd70      	pop	{r4, r5, r6, pc}
 800e4c2:	1cc4      	adds	r4, r0, #3
 800e4c4:	f024 0403 	bic.w	r4, r4, #3
 800e4c8:	42a0      	cmp	r0, r4
 800e4ca:	d0f8      	beq.n	800e4be <sbrk_aligned+0x22>
 800e4cc:	1a21      	subs	r1, r4, r0
 800e4ce:	4628      	mov	r0, r5
 800e4d0:	f001 fe3e 	bl	8010150 <_sbrk_r>
 800e4d4:	3001      	adds	r0, #1
 800e4d6:	d1f2      	bne.n	800e4be <sbrk_aligned+0x22>
 800e4d8:	e7ef      	b.n	800e4ba <sbrk_aligned+0x1e>
 800e4da:	bf00      	nop
 800e4dc:	24000d28 	.word	0x24000d28

0800e4e0 <_malloc_r>:
 800e4e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e4e4:	1ccd      	adds	r5, r1, #3
 800e4e6:	f025 0503 	bic.w	r5, r5, #3
 800e4ea:	3508      	adds	r5, #8
 800e4ec:	2d0c      	cmp	r5, #12
 800e4ee:	bf38      	it	cc
 800e4f0:	250c      	movcc	r5, #12
 800e4f2:	2d00      	cmp	r5, #0
 800e4f4:	4606      	mov	r6, r0
 800e4f6:	db01      	blt.n	800e4fc <_malloc_r+0x1c>
 800e4f8:	42a9      	cmp	r1, r5
 800e4fa:	d904      	bls.n	800e506 <_malloc_r+0x26>
 800e4fc:	230c      	movs	r3, #12
 800e4fe:	6033      	str	r3, [r6, #0]
 800e500:	2000      	movs	r0, #0
 800e502:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e506:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e5dc <_malloc_r+0xfc>
 800e50a:	f000 f869 	bl	800e5e0 <__malloc_lock>
 800e50e:	f8d8 3000 	ldr.w	r3, [r8]
 800e512:	461c      	mov	r4, r3
 800e514:	bb44      	cbnz	r4, 800e568 <_malloc_r+0x88>
 800e516:	4629      	mov	r1, r5
 800e518:	4630      	mov	r0, r6
 800e51a:	f7ff ffbf 	bl	800e49c <sbrk_aligned>
 800e51e:	1c43      	adds	r3, r0, #1
 800e520:	4604      	mov	r4, r0
 800e522:	d158      	bne.n	800e5d6 <_malloc_r+0xf6>
 800e524:	f8d8 4000 	ldr.w	r4, [r8]
 800e528:	4627      	mov	r7, r4
 800e52a:	2f00      	cmp	r7, #0
 800e52c:	d143      	bne.n	800e5b6 <_malloc_r+0xd6>
 800e52e:	2c00      	cmp	r4, #0
 800e530:	d04b      	beq.n	800e5ca <_malloc_r+0xea>
 800e532:	6823      	ldr	r3, [r4, #0]
 800e534:	4639      	mov	r1, r7
 800e536:	4630      	mov	r0, r6
 800e538:	eb04 0903 	add.w	r9, r4, r3
 800e53c:	f001 fe08 	bl	8010150 <_sbrk_r>
 800e540:	4581      	cmp	r9, r0
 800e542:	d142      	bne.n	800e5ca <_malloc_r+0xea>
 800e544:	6821      	ldr	r1, [r4, #0]
 800e546:	1a6d      	subs	r5, r5, r1
 800e548:	4629      	mov	r1, r5
 800e54a:	4630      	mov	r0, r6
 800e54c:	f7ff ffa6 	bl	800e49c <sbrk_aligned>
 800e550:	3001      	adds	r0, #1
 800e552:	d03a      	beq.n	800e5ca <_malloc_r+0xea>
 800e554:	6823      	ldr	r3, [r4, #0]
 800e556:	442b      	add	r3, r5
 800e558:	6023      	str	r3, [r4, #0]
 800e55a:	f8d8 3000 	ldr.w	r3, [r8]
 800e55e:	685a      	ldr	r2, [r3, #4]
 800e560:	bb62      	cbnz	r2, 800e5bc <_malloc_r+0xdc>
 800e562:	f8c8 7000 	str.w	r7, [r8]
 800e566:	e00f      	b.n	800e588 <_malloc_r+0xa8>
 800e568:	6822      	ldr	r2, [r4, #0]
 800e56a:	1b52      	subs	r2, r2, r5
 800e56c:	d420      	bmi.n	800e5b0 <_malloc_r+0xd0>
 800e56e:	2a0b      	cmp	r2, #11
 800e570:	d917      	bls.n	800e5a2 <_malloc_r+0xc2>
 800e572:	1961      	adds	r1, r4, r5
 800e574:	42a3      	cmp	r3, r4
 800e576:	6025      	str	r5, [r4, #0]
 800e578:	bf18      	it	ne
 800e57a:	6059      	strne	r1, [r3, #4]
 800e57c:	6863      	ldr	r3, [r4, #4]
 800e57e:	bf08      	it	eq
 800e580:	f8c8 1000 	streq.w	r1, [r8]
 800e584:	5162      	str	r2, [r4, r5]
 800e586:	604b      	str	r3, [r1, #4]
 800e588:	4630      	mov	r0, r6
 800e58a:	f000 f82f 	bl	800e5ec <__malloc_unlock>
 800e58e:	f104 000b 	add.w	r0, r4, #11
 800e592:	1d23      	adds	r3, r4, #4
 800e594:	f020 0007 	bic.w	r0, r0, #7
 800e598:	1ac2      	subs	r2, r0, r3
 800e59a:	bf1c      	itt	ne
 800e59c:	1a1b      	subne	r3, r3, r0
 800e59e:	50a3      	strne	r3, [r4, r2]
 800e5a0:	e7af      	b.n	800e502 <_malloc_r+0x22>
 800e5a2:	6862      	ldr	r2, [r4, #4]
 800e5a4:	42a3      	cmp	r3, r4
 800e5a6:	bf0c      	ite	eq
 800e5a8:	f8c8 2000 	streq.w	r2, [r8]
 800e5ac:	605a      	strne	r2, [r3, #4]
 800e5ae:	e7eb      	b.n	800e588 <_malloc_r+0xa8>
 800e5b0:	4623      	mov	r3, r4
 800e5b2:	6864      	ldr	r4, [r4, #4]
 800e5b4:	e7ae      	b.n	800e514 <_malloc_r+0x34>
 800e5b6:	463c      	mov	r4, r7
 800e5b8:	687f      	ldr	r7, [r7, #4]
 800e5ba:	e7b6      	b.n	800e52a <_malloc_r+0x4a>
 800e5bc:	461a      	mov	r2, r3
 800e5be:	685b      	ldr	r3, [r3, #4]
 800e5c0:	42a3      	cmp	r3, r4
 800e5c2:	d1fb      	bne.n	800e5bc <_malloc_r+0xdc>
 800e5c4:	2300      	movs	r3, #0
 800e5c6:	6053      	str	r3, [r2, #4]
 800e5c8:	e7de      	b.n	800e588 <_malloc_r+0xa8>
 800e5ca:	230c      	movs	r3, #12
 800e5cc:	6033      	str	r3, [r6, #0]
 800e5ce:	4630      	mov	r0, r6
 800e5d0:	f000 f80c 	bl	800e5ec <__malloc_unlock>
 800e5d4:	e794      	b.n	800e500 <_malloc_r+0x20>
 800e5d6:	6005      	str	r5, [r0, #0]
 800e5d8:	e7d6      	b.n	800e588 <_malloc_r+0xa8>
 800e5da:	bf00      	nop
 800e5dc:	24000d2c 	.word	0x24000d2c

0800e5e0 <__malloc_lock>:
 800e5e0:	4801      	ldr	r0, [pc, #4]	@ (800e5e8 <__malloc_lock+0x8>)
 800e5e2:	f001 be02 	b.w	80101ea <__retarget_lock_acquire_recursive>
 800e5e6:	bf00      	nop
 800e5e8:	24000e70 	.word	0x24000e70

0800e5ec <__malloc_unlock>:
 800e5ec:	4801      	ldr	r0, [pc, #4]	@ (800e5f4 <__malloc_unlock+0x8>)
 800e5ee:	f001 bdfd 	b.w	80101ec <__retarget_lock_release_recursive>
 800e5f2:	bf00      	nop
 800e5f4:	24000e70 	.word	0x24000e70

0800e5f8 <sulp>:
 800e5f8:	b570      	push	{r4, r5, r6, lr}
 800e5fa:	4604      	mov	r4, r0
 800e5fc:	460d      	mov	r5, r1
 800e5fe:	4616      	mov	r6, r2
 800e600:	ec45 4b10 	vmov	d0, r4, r5
 800e604:	f003 fafc 	bl	8011c00 <__ulp>
 800e608:	b17e      	cbz	r6, 800e62a <sulp+0x32>
 800e60a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e60e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e612:	2b00      	cmp	r3, #0
 800e614:	dd09      	ble.n	800e62a <sulp+0x32>
 800e616:	051b      	lsls	r3, r3, #20
 800e618:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800e61c:	2000      	movs	r0, #0
 800e61e:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800e622:	ec41 0b17 	vmov	d7, r0, r1
 800e626:	ee20 0b07 	vmul.f64	d0, d0, d7
 800e62a:	bd70      	pop	{r4, r5, r6, pc}
 800e62c:	0000      	movs	r0, r0
	...

0800e630 <_strtod_l>:
 800e630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e634:	ed2d 8b0a 	vpush	{d8-d12}
 800e638:	b097      	sub	sp, #92	@ 0x5c
 800e63a:	4688      	mov	r8, r1
 800e63c:	920e      	str	r2, [sp, #56]	@ 0x38
 800e63e:	2200      	movs	r2, #0
 800e640:	9212      	str	r2, [sp, #72]	@ 0x48
 800e642:	9005      	str	r0, [sp, #20]
 800e644:	f04f 0a00 	mov.w	sl, #0
 800e648:	f04f 0b00 	mov.w	fp, #0
 800e64c:	460a      	mov	r2, r1
 800e64e:	9211      	str	r2, [sp, #68]	@ 0x44
 800e650:	7811      	ldrb	r1, [r2, #0]
 800e652:	292b      	cmp	r1, #43	@ 0x2b
 800e654:	d04c      	beq.n	800e6f0 <_strtod_l+0xc0>
 800e656:	d839      	bhi.n	800e6cc <_strtod_l+0x9c>
 800e658:	290d      	cmp	r1, #13
 800e65a:	d833      	bhi.n	800e6c4 <_strtod_l+0x94>
 800e65c:	2908      	cmp	r1, #8
 800e65e:	d833      	bhi.n	800e6c8 <_strtod_l+0x98>
 800e660:	2900      	cmp	r1, #0
 800e662:	d03c      	beq.n	800e6de <_strtod_l+0xae>
 800e664:	2200      	movs	r2, #0
 800e666:	9208      	str	r2, [sp, #32]
 800e668:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800e66a:	782a      	ldrb	r2, [r5, #0]
 800e66c:	2a30      	cmp	r2, #48	@ 0x30
 800e66e:	f040 80b5 	bne.w	800e7dc <_strtod_l+0x1ac>
 800e672:	786a      	ldrb	r2, [r5, #1]
 800e674:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e678:	2a58      	cmp	r2, #88	@ 0x58
 800e67a:	d170      	bne.n	800e75e <_strtod_l+0x12e>
 800e67c:	9302      	str	r3, [sp, #8]
 800e67e:	9b08      	ldr	r3, [sp, #32]
 800e680:	9301      	str	r3, [sp, #4]
 800e682:	ab12      	add	r3, sp, #72	@ 0x48
 800e684:	9300      	str	r3, [sp, #0]
 800e686:	4a8b      	ldr	r2, [pc, #556]	@ (800e8b4 <_strtod_l+0x284>)
 800e688:	9805      	ldr	r0, [sp, #20]
 800e68a:	ab13      	add	r3, sp, #76	@ 0x4c
 800e68c:	a911      	add	r1, sp, #68	@ 0x44
 800e68e:	f002 fc5f 	bl	8010f50 <__gethex>
 800e692:	f010 060f 	ands.w	r6, r0, #15
 800e696:	4604      	mov	r4, r0
 800e698:	d005      	beq.n	800e6a6 <_strtod_l+0x76>
 800e69a:	2e06      	cmp	r6, #6
 800e69c:	d12a      	bne.n	800e6f4 <_strtod_l+0xc4>
 800e69e:	3501      	adds	r5, #1
 800e6a0:	2300      	movs	r3, #0
 800e6a2:	9511      	str	r5, [sp, #68]	@ 0x44
 800e6a4:	9308      	str	r3, [sp, #32]
 800e6a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	f040 852f 	bne.w	800f10c <_strtod_l+0xadc>
 800e6ae:	9b08      	ldr	r3, [sp, #32]
 800e6b0:	ec4b ab10 	vmov	d0, sl, fp
 800e6b4:	b1cb      	cbz	r3, 800e6ea <_strtod_l+0xba>
 800e6b6:	eeb1 0b40 	vneg.f64	d0, d0
 800e6ba:	b017      	add	sp, #92	@ 0x5c
 800e6bc:	ecbd 8b0a 	vpop	{d8-d12}
 800e6c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6c4:	2920      	cmp	r1, #32
 800e6c6:	d1cd      	bne.n	800e664 <_strtod_l+0x34>
 800e6c8:	3201      	adds	r2, #1
 800e6ca:	e7c0      	b.n	800e64e <_strtod_l+0x1e>
 800e6cc:	292d      	cmp	r1, #45	@ 0x2d
 800e6ce:	d1c9      	bne.n	800e664 <_strtod_l+0x34>
 800e6d0:	2101      	movs	r1, #1
 800e6d2:	9108      	str	r1, [sp, #32]
 800e6d4:	1c51      	adds	r1, r2, #1
 800e6d6:	9111      	str	r1, [sp, #68]	@ 0x44
 800e6d8:	7852      	ldrb	r2, [r2, #1]
 800e6da:	2a00      	cmp	r2, #0
 800e6dc:	d1c4      	bne.n	800e668 <_strtod_l+0x38>
 800e6de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e6e0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	f040 850f 	bne.w	800f108 <_strtod_l+0xad8>
 800e6ea:	ec4b ab10 	vmov	d0, sl, fp
 800e6ee:	e7e4      	b.n	800e6ba <_strtod_l+0x8a>
 800e6f0:	2100      	movs	r1, #0
 800e6f2:	e7ee      	b.n	800e6d2 <_strtod_l+0xa2>
 800e6f4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e6f6:	b13a      	cbz	r2, 800e708 <_strtod_l+0xd8>
 800e6f8:	2135      	movs	r1, #53	@ 0x35
 800e6fa:	a814      	add	r0, sp, #80	@ 0x50
 800e6fc:	f003 fb77 	bl	8011dee <__copybits>
 800e700:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800e702:	9805      	ldr	r0, [sp, #20]
 800e704:	f002 ff48 	bl	8011598 <_Bfree>
 800e708:	1e73      	subs	r3, r6, #1
 800e70a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800e70c:	2b04      	cmp	r3, #4
 800e70e:	d806      	bhi.n	800e71e <_strtod_l+0xee>
 800e710:	e8df f003 	tbb	[pc, r3]
 800e714:	201d0314 	.word	0x201d0314
 800e718:	14          	.byte	0x14
 800e719:	00          	.byte	0x00
 800e71a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800e71e:	05e3      	lsls	r3, r4, #23
 800e720:	bf48      	it	mi
 800e722:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800e726:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e72a:	0d1b      	lsrs	r3, r3, #20
 800e72c:	051b      	lsls	r3, r3, #20
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d1b9      	bne.n	800e6a6 <_strtod_l+0x76>
 800e732:	f001 fd2f 	bl	8010194 <__errno>
 800e736:	2322      	movs	r3, #34	@ 0x22
 800e738:	6003      	str	r3, [r0, #0]
 800e73a:	e7b4      	b.n	800e6a6 <_strtod_l+0x76>
 800e73c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800e740:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800e744:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800e748:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e74c:	e7e7      	b.n	800e71e <_strtod_l+0xee>
 800e74e:	f8df b16c 	ldr.w	fp, [pc, #364]	@ 800e8bc <_strtod_l+0x28c>
 800e752:	e7e4      	b.n	800e71e <_strtod_l+0xee>
 800e754:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800e758:	f04f 3aff 	mov.w	sl, #4294967295
 800e75c:	e7df      	b.n	800e71e <_strtod_l+0xee>
 800e75e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e760:	1c5a      	adds	r2, r3, #1
 800e762:	9211      	str	r2, [sp, #68]	@ 0x44
 800e764:	785b      	ldrb	r3, [r3, #1]
 800e766:	2b30      	cmp	r3, #48	@ 0x30
 800e768:	d0f9      	beq.n	800e75e <_strtod_l+0x12e>
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d09b      	beq.n	800e6a6 <_strtod_l+0x76>
 800e76e:	2301      	movs	r3, #1
 800e770:	2600      	movs	r6, #0
 800e772:	9307      	str	r3, [sp, #28]
 800e774:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e776:	930a      	str	r3, [sp, #40]	@ 0x28
 800e778:	46b1      	mov	r9, r6
 800e77a:	4635      	mov	r5, r6
 800e77c:	220a      	movs	r2, #10
 800e77e:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800e780:	7804      	ldrb	r4, [r0, #0]
 800e782:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800e786:	b2d9      	uxtb	r1, r3
 800e788:	2909      	cmp	r1, #9
 800e78a:	d929      	bls.n	800e7e0 <_strtod_l+0x1b0>
 800e78c:	494a      	ldr	r1, [pc, #296]	@ (800e8b8 <_strtod_l+0x288>)
 800e78e:	2201      	movs	r2, #1
 800e790:	f001 fc94 	bl	80100bc <strncmp>
 800e794:	b378      	cbz	r0, 800e7f6 <_strtod_l+0x1c6>
 800e796:	2000      	movs	r0, #0
 800e798:	4622      	mov	r2, r4
 800e79a:	462b      	mov	r3, r5
 800e79c:	4607      	mov	r7, r0
 800e79e:	9006      	str	r0, [sp, #24]
 800e7a0:	2a65      	cmp	r2, #101	@ 0x65
 800e7a2:	d001      	beq.n	800e7a8 <_strtod_l+0x178>
 800e7a4:	2a45      	cmp	r2, #69	@ 0x45
 800e7a6:	d117      	bne.n	800e7d8 <_strtod_l+0x1a8>
 800e7a8:	b91b      	cbnz	r3, 800e7b2 <_strtod_l+0x182>
 800e7aa:	9b07      	ldr	r3, [sp, #28]
 800e7ac:	4303      	orrs	r3, r0
 800e7ae:	d096      	beq.n	800e6de <_strtod_l+0xae>
 800e7b0:	2300      	movs	r3, #0
 800e7b2:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800e7b6:	f108 0201 	add.w	r2, r8, #1
 800e7ba:	9211      	str	r2, [sp, #68]	@ 0x44
 800e7bc:	f898 2001 	ldrb.w	r2, [r8, #1]
 800e7c0:	2a2b      	cmp	r2, #43	@ 0x2b
 800e7c2:	d06b      	beq.n	800e89c <_strtod_l+0x26c>
 800e7c4:	2a2d      	cmp	r2, #45	@ 0x2d
 800e7c6:	d071      	beq.n	800e8ac <_strtod_l+0x27c>
 800e7c8:	f04f 0e00 	mov.w	lr, #0
 800e7cc:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800e7d0:	2c09      	cmp	r4, #9
 800e7d2:	d979      	bls.n	800e8c8 <_strtod_l+0x298>
 800e7d4:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800e7d8:	2400      	movs	r4, #0
 800e7da:	e094      	b.n	800e906 <_strtod_l+0x2d6>
 800e7dc:	2300      	movs	r3, #0
 800e7de:	e7c7      	b.n	800e770 <_strtod_l+0x140>
 800e7e0:	2d08      	cmp	r5, #8
 800e7e2:	f100 0001 	add.w	r0, r0, #1
 800e7e6:	bfd4      	ite	le
 800e7e8:	fb02 3909 	mlale	r9, r2, r9, r3
 800e7ec:	fb02 3606 	mlagt	r6, r2, r6, r3
 800e7f0:	3501      	adds	r5, #1
 800e7f2:	9011      	str	r0, [sp, #68]	@ 0x44
 800e7f4:	e7c3      	b.n	800e77e <_strtod_l+0x14e>
 800e7f6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e7f8:	1c5a      	adds	r2, r3, #1
 800e7fa:	9211      	str	r2, [sp, #68]	@ 0x44
 800e7fc:	785a      	ldrb	r2, [r3, #1]
 800e7fe:	b375      	cbz	r5, 800e85e <_strtod_l+0x22e>
 800e800:	4607      	mov	r7, r0
 800e802:	462b      	mov	r3, r5
 800e804:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800e808:	2909      	cmp	r1, #9
 800e80a:	d913      	bls.n	800e834 <_strtod_l+0x204>
 800e80c:	2101      	movs	r1, #1
 800e80e:	9106      	str	r1, [sp, #24]
 800e810:	e7c6      	b.n	800e7a0 <_strtod_l+0x170>
 800e812:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e814:	1c5a      	adds	r2, r3, #1
 800e816:	9211      	str	r2, [sp, #68]	@ 0x44
 800e818:	785a      	ldrb	r2, [r3, #1]
 800e81a:	3001      	adds	r0, #1
 800e81c:	2a30      	cmp	r2, #48	@ 0x30
 800e81e:	d0f8      	beq.n	800e812 <_strtod_l+0x1e2>
 800e820:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800e824:	2b08      	cmp	r3, #8
 800e826:	f200 8476 	bhi.w	800f116 <_strtod_l+0xae6>
 800e82a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e82c:	930a      	str	r3, [sp, #40]	@ 0x28
 800e82e:	4607      	mov	r7, r0
 800e830:	2000      	movs	r0, #0
 800e832:	4603      	mov	r3, r0
 800e834:	3a30      	subs	r2, #48	@ 0x30
 800e836:	f100 0101 	add.w	r1, r0, #1
 800e83a:	d023      	beq.n	800e884 <_strtod_l+0x254>
 800e83c:	440f      	add	r7, r1
 800e83e:	eb00 0c03 	add.w	ip, r0, r3
 800e842:	4619      	mov	r1, r3
 800e844:	240a      	movs	r4, #10
 800e846:	4561      	cmp	r1, ip
 800e848:	d10b      	bne.n	800e862 <_strtod_l+0x232>
 800e84a:	1c5c      	adds	r4, r3, #1
 800e84c:	4403      	add	r3, r0
 800e84e:	2b08      	cmp	r3, #8
 800e850:	4404      	add	r4, r0
 800e852:	dc11      	bgt.n	800e878 <_strtod_l+0x248>
 800e854:	230a      	movs	r3, #10
 800e856:	fb03 2909 	mla	r9, r3, r9, r2
 800e85a:	2100      	movs	r1, #0
 800e85c:	e013      	b.n	800e886 <_strtod_l+0x256>
 800e85e:	4628      	mov	r0, r5
 800e860:	e7dc      	b.n	800e81c <_strtod_l+0x1ec>
 800e862:	2908      	cmp	r1, #8
 800e864:	f101 0101 	add.w	r1, r1, #1
 800e868:	dc02      	bgt.n	800e870 <_strtod_l+0x240>
 800e86a:	fb04 f909 	mul.w	r9, r4, r9
 800e86e:	e7ea      	b.n	800e846 <_strtod_l+0x216>
 800e870:	2910      	cmp	r1, #16
 800e872:	bfd8      	it	le
 800e874:	4366      	mulle	r6, r4
 800e876:	e7e6      	b.n	800e846 <_strtod_l+0x216>
 800e878:	2b0f      	cmp	r3, #15
 800e87a:	dcee      	bgt.n	800e85a <_strtod_l+0x22a>
 800e87c:	230a      	movs	r3, #10
 800e87e:	fb03 2606 	mla	r6, r3, r6, r2
 800e882:	e7ea      	b.n	800e85a <_strtod_l+0x22a>
 800e884:	461c      	mov	r4, r3
 800e886:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e888:	1c5a      	adds	r2, r3, #1
 800e88a:	9211      	str	r2, [sp, #68]	@ 0x44
 800e88c:	785a      	ldrb	r2, [r3, #1]
 800e88e:	4608      	mov	r0, r1
 800e890:	4623      	mov	r3, r4
 800e892:	e7b7      	b.n	800e804 <_strtod_l+0x1d4>
 800e894:	2301      	movs	r3, #1
 800e896:	2700      	movs	r7, #0
 800e898:	9306      	str	r3, [sp, #24]
 800e89a:	e786      	b.n	800e7aa <_strtod_l+0x17a>
 800e89c:	f04f 0e00 	mov.w	lr, #0
 800e8a0:	f108 0202 	add.w	r2, r8, #2
 800e8a4:	9211      	str	r2, [sp, #68]	@ 0x44
 800e8a6:	f898 2002 	ldrb.w	r2, [r8, #2]
 800e8aa:	e78f      	b.n	800e7cc <_strtod_l+0x19c>
 800e8ac:	f04f 0e01 	mov.w	lr, #1
 800e8b0:	e7f6      	b.n	800e8a0 <_strtod_l+0x270>
 800e8b2:	bf00      	nop
 800e8b4:	08013364 	.word	0x08013364
 800e8b8:	0801334c 	.word	0x0801334c
 800e8bc:	7ff00000 	.word	0x7ff00000
 800e8c0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e8c2:	1c54      	adds	r4, r2, #1
 800e8c4:	9411      	str	r4, [sp, #68]	@ 0x44
 800e8c6:	7852      	ldrb	r2, [r2, #1]
 800e8c8:	2a30      	cmp	r2, #48	@ 0x30
 800e8ca:	d0f9      	beq.n	800e8c0 <_strtod_l+0x290>
 800e8cc:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800e8d0:	2c08      	cmp	r4, #8
 800e8d2:	d881      	bhi.n	800e7d8 <_strtod_l+0x1a8>
 800e8d4:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800e8d8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e8da:	9209      	str	r2, [sp, #36]	@ 0x24
 800e8dc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e8de:	1c51      	adds	r1, r2, #1
 800e8e0:	9111      	str	r1, [sp, #68]	@ 0x44
 800e8e2:	7852      	ldrb	r2, [r2, #1]
 800e8e4:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800e8e8:	2c09      	cmp	r4, #9
 800e8ea:	d938      	bls.n	800e95e <_strtod_l+0x32e>
 800e8ec:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800e8ee:	1b0c      	subs	r4, r1, r4
 800e8f0:	2c08      	cmp	r4, #8
 800e8f2:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800e8f6:	dc02      	bgt.n	800e8fe <_strtod_l+0x2ce>
 800e8f8:	4564      	cmp	r4, ip
 800e8fa:	bfa8      	it	ge
 800e8fc:	4664      	movge	r4, ip
 800e8fe:	f1be 0f00 	cmp.w	lr, #0
 800e902:	d000      	beq.n	800e906 <_strtod_l+0x2d6>
 800e904:	4264      	negs	r4, r4
 800e906:	2b00      	cmp	r3, #0
 800e908:	d14e      	bne.n	800e9a8 <_strtod_l+0x378>
 800e90a:	9b07      	ldr	r3, [sp, #28]
 800e90c:	4318      	orrs	r0, r3
 800e90e:	f47f aeca 	bne.w	800e6a6 <_strtod_l+0x76>
 800e912:	9b06      	ldr	r3, [sp, #24]
 800e914:	2b00      	cmp	r3, #0
 800e916:	f47f aee2 	bne.w	800e6de <_strtod_l+0xae>
 800e91a:	2a69      	cmp	r2, #105	@ 0x69
 800e91c:	d027      	beq.n	800e96e <_strtod_l+0x33e>
 800e91e:	dc24      	bgt.n	800e96a <_strtod_l+0x33a>
 800e920:	2a49      	cmp	r2, #73	@ 0x49
 800e922:	d024      	beq.n	800e96e <_strtod_l+0x33e>
 800e924:	2a4e      	cmp	r2, #78	@ 0x4e
 800e926:	f47f aeda 	bne.w	800e6de <_strtod_l+0xae>
 800e92a:	4997      	ldr	r1, [pc, #604]	@ (800eb88 <_strtod_l+0x558>)
 800e92c:	a811      	add	r0, sp, #68	@ 0x44
 800e92e:	f002 fd31 	bl	8011394 <__match>
 800e932:	2800      	cmp	r0, #0
 800e934:	f43f aed3 	beq.w	800e6de <_strtod_l+0xae>
 800e938:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e93a:	781b      	ldrb	r3, [r3, #0]
 800e93c:	2b28      	cmp	r3, #40	@ 0x28
 800e93e:	d12d      	bne.n	800e99c <_strtod_l+0x36c>
 800e940:	4992      	ldr	r1, [pc, #584]	@ (800eb8c <_strtod_l+0x55c>)
 800e942:	aa14      	add	r2, sp, #80	@ 0x50
 800e944:	a811      	add	r0, sp, #68	@ 0x44
 800e946:	f002 fd39 	bl	80113bc <__hexnan>
 800e94a:	2805      	cmp	r0, #5
 800e94c:	d126      	bne.n	800e99c <_strtod_l+0x36c>
 800e94e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e950:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800e954:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800e958:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800e95c:	e6a3      	b.n	800e6a6 <_strtod_l+0x76>
 800e95e:	240a      	movs	r4, #10
 800e960:	fb04 2c0c 	mla	ip, r4, ip, r2
 800e964:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800e968:	e7b8      	b.n	800e8dc <_strtod_l+0x2ac>
 800e96a:	2a6e      	cmp	r2, #110	@ 0x6e
 800e96c:	e7db      	b.n	800e926 <_strtod_l+0x2f6>
 800e96e:	4988      	ldr	r1, [pc, #544]	@ (800eb90 <_strtod_l+0x560>)
 800e970:	a811      	add	r0, sp, #68	@ 0x44
 800e972:	f002 fd0f 	bl	8011394 <__match>
 800e976:	2800      	cmp	r0, #0
 800e978:	f43f aeb1 	beq.w	800e6de <_strtod_l+0xae>
 800e97c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e97e:	4985      	ldr	r1, [pc, #532]	@ (800eb94 <_strtod_l+0x564>)
 800e980:	3b01      	subs	r3, #1
 800e982:	a811      	add	r0, sp, #68	@ 0x44
 800e984:	9311      	str	r3, [sp, #68]	@ 0x44
 800e986:	f002 fd05 	bl	8011394 <__match>
 800e98a:	b910      	cbnz	r0, 800e992 <_strtod_l+0x362>
 800e98c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e98e:	3301      	adds	r3, #1
 800e990:	9311      	str	r3, [sp, #68]	@ 0x44
 800e992:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800eba8 <_strtod_l+0x578>
 800e996:	f04f 0a00 	mov.w	sl, #0
 800e99a:	e684      	b.n	800e6a6 <_strtod_l+0x76>
 800e99c:	487e      	ldr	r0, [pc, #504]	@ (800eb98 <_strtod_l+0x568>)
 800e99e:	f001 fc37 	bl	8010210 <nan>
 800e9a2:	ec5b ab10 	vmov	sl, fp, d0
 800e9a6:	e67e      	b.n	800e6a6 <_strtod_l+0x76>
 800e9a8:	ee07 9a90 	vmov	s15, r9
 800e9ac:	1be2      	subs	r2, r4, r7
 800e9ae:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800e9b2:	2d00      	cmp	r5, #0
 800e9b4:	bf08      	it	eq
 800e9b6:	461d      	moveq	r5, r3
 800e9b8:	2b10      	cmp	r3, #16
 800e9ba:	9209      	str	r2, [sp, #36]	@ 0x24
 800e9bc:	461a      	mov	r2, r3
 800e9be:	bfa8      	it	ge
 800e9c0:	2210      	movge	r2, #16
 800e9c2:	2b09      	cmp	r3, #9
 800e9c4:	ec5b ab17 	vmov	sl, fp, d7
 800e9c8:	dc15      	bgt.n	800e9f6 <_strtod_l+0x3c6>
 800e9ca:	1be1      	subs	r1, r4, r7
 800e9cc:	2900      	cmp	r1, #0
 800e9ce:	f43f ae6a 	beq.w	800e6a6 <_strtod_l+0x76>
 800e9d2:	eba4 0107 	sub.w	r1, r4, r7
 800e9d6:	dd72      	ble.n	800eabe <_strtod_l+0x48e>
 800e9d8:	2916      	cmp	r1, #22
 800e9da:	dc59      	bgt.n	800ea90 <_strtod_l+0x460>
 800e9dc:	4b6f      	ldr	r3, [pc, #444]	@ (800eb9c <_strtod_l+0x56c>)
 800e9de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e9e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e9e4:	ed93 7b00 	vldr	d7, [r3]
 800e9e8:	ec4b ab16 	vmov	d6, sl, fp
 800e9ec:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e9f0:	ec5b ab17 	vmov	sl, fp, d7
 800e9f4:	e657      	b.n	800e6a6 <_strtod_l+0x76>
 800e9f6:	4969      	ldr	r1, [pc, #420]	@ (800eb9c <_strtod_l+0x56c>)
 800e9f8:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800e9fc:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800ea00:	ee06 6a90 	vmov	s13, r6
 800ea04:	2b0f      	cmp	r3, #15
 800ea06:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800ea0a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800ea0e:	ec5b ab16 	vmov	sl, fp, d6
 800ea12:	ddda      	ble.n	800e9ca <_strtod_l+0x39a>
 800ea14:	1a9a      	subs	r2, r3, r2
 800ea16:	1be1      	subs	r1, r4, r7
 800ea18:	440a      	add	r2, r1
 800ea1a:	2a00      	cmp	r2, #0
 800ea1c:	f340 8094 	ble.w	800eb48 <_strtod_l+0x518>
 800ea20:	f012 000f 	ands.w	r0, r2, #15
 800ea24:	d00a      	beq.n	800ea3c <_strtod_l+0x40c>
 800ea26:	495d      	ldr	r1, [pc, #372]	@ (800eb9c <_strtod_l+0x56c>)
 800ea28:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800ea2c:	ed91 7b00 	vldr	d7, [r1]
 800ea30:	ec4b ab16 	vmov	d6, sl, fp
 800ea34:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ea38:	ec5b ab17 	vmov	sl, fp, d7
 800ea3c:	f032 020f 	bics.w	r2, r2, #15
 800ea40:	d073      	beq.n	800eb2a <_strtod_l+0x4fa>
 800ea42:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800ea46:	dd47      	ble.n	800ead8 <_strtod_l+0x4a8>
 800ea48:	2400      	movs	r4, #0
 800ea4a:	4625      	mov	r5, r4
 800ea4c:	9407      	str	r4, [sp, #28]
 800ea4e:	4626      	mov	r6, r4
 800ea50:	9a05      	ldr	r2, [sp, #20]
 800ea52:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800eba8 <_strtod_l+0x578>
 800ea56:	2322      	movs	r3, #34	@ 0x22
 800ea58:	6013      	str	r3, [r2, #0]
 800ea5a:	f04f 0a00 	mov.w	sl, #0
 800ea5e:	9b07      	ldr	r3, [sp, #28]
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	f43f ae20 	beq.w	800e6a6 <_strtod_l+0x76>
 800ea66:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ea68:	9805      	ldr	r0, [sp, #20]
 800ea6a:	f002 fd95 	bl	8011598 <_Bfree>
 800ea6e:	9805      	ldr	r0, [sp, #20]
 800ea70:	4631      	mov	r1, r6
 800ea72:	f002 fd91 	bl	8011598 <_Bfree>
 800ea76:	9805      	ldr	r0, [sp, #20]
 800ea78:	4629      	mov	r1, r5
 800ea7a:	f002 fd8d 	bl	8011598 <_Bfree>
 800ea7e:	9907      	ldr	r1, [sp, #28]
 800ea80:	9805      	ldr	r0, [sp, #20]
 800ea82:	f002 fd89 	bl	8011598 <_Bfree>
 800ea86:	9805      	ldr	r0, [sp, #20]
 800ea88:	4621      	mov	r1, r4
 800ea8a:	f002 fd85 	bl	8011598 <_Bfree>
 800ea8e:	e60a      	b.n	800e6a6 <_strtod_l+0x76>
 800ea90:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800ea94:	1be0      	subs	r0, r4, r7
 800ea96:	4281      	cmp	r1, r0
 800ea98:	dbbc      	blt.n	800ea14 <_strtod_l+0x3e4>
 800ea9a:	4a40      	ldr	r2, [pc, #256]	@ (800eb9c <_strtod_l+0x56c>)
 800ea9c:	f1c3 030f 	rsb	r3, r3, #15
 800eaa0:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800eaa4:	ed91 7b00 	vldr	d7, [r1]
 800eaa8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800eaaa:	ec4b ab16 	vmov	d6, sl, fp
 800eaae:	1acb      	subs	r3, r1, r3
 800eab0:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800eab4:	ee27 7b06 	vmul.f64	d7, d7, d6
 800eab8:	ed92 6b00 	vldr	d6, [r2]
 800eabc:	e796      	b.n	800e9ec <_strtod_l+0x3bc>
 800eabe:	3116      	adds	r1, #22
 800eac0:	dba8      	blt.n	800ea14 <_strtod_l+0x3e4>
 800eac2:	4b36      	ldr	r3, [pc, #216]	@ (800eb9c <_strtod_l+0x56c>)
 800eac4:	1b3c      	subs	r4, r7, r4
 800eac6:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800eaca:	ed94 7b00 	vldr	d7, [r4]
 800eace:	ec4b ab16 	vmov	d6, sl, fp
 800ead2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800ead6:	e78b      	b.n	800e9f0 <_strtod_l+0x3c0>
 800ead8:	2000      	movs	r0, #0
 800eada:	ec4b ab17 	vmov	d7, sl, fp
 800eade:	4e30      	ldr	r6, [pc, #192]	@ (800eba0 <_strtod_l+0x570>)
 800eae0:	1112      	asrs	r2, r2, #4
 800eae2:	4601      	mov	r1, r0
 800eae4:	2a01      	cmp	r2, #1
 800eae6:	dc23      	bgt.n	800eb30 <_strtod_l+0x500>
 800eae8:	b108      	cbz	r0, 800eaee <_strtod_l+0x4be>
 800eaea:	ec5b ab17 	vmov	sl, fp, d7
 800eaee:	4a2c      	ldr	r2, [pc, #176]	@ (800eba0 <_strtod_l+0x570>)
 800eaf0:	482c      	ldr	r0, [pc, #176]	@ (800eba4 <_strtod_l+0x574>)
 800eaf2:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800eaf6:	ed92 7b00 	vldr	d7, [r2]
 800eafa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800eafe:	ec4b ab16 	vmov	d6, sl, fp
 800eb02:	4a29      	ldr	r2, [pc, #164]	@ (800eba8 <_strtod_l+0x578>)
 800eb04:	ee27 7b06 	vmul.f64	d7, d7, d6
 800eb08:	ee17 1a90 	vmov	r1, s15
 800eb0c:	400a      	ands	r2, r1
 800eb0e:	4282      	cmp	r2, r0
 800eb10:	ec5b ab17 	vmov	sl, fp, d7
 800eb14:	d898      	bhi.n	800ea48 <_strtod_l+0x418>
 800eb16:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800eb1a:	4282      	cmp	r2, r0
 800eb1c:	bf86      	itte	hi
 800eb1e:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800ebac <_strtod_l+0x57c>
 800eb22:	f04f 3aff 	movhi.w	sl, #4294967295
 800eb26:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800eb2a:	2200      	movs	r2, #0
 800eb2c:	9206      	str	r2, [sp, #24]
 800eb2e:	e076      	b.n	800ec1e <_strtod_l+0x5ee>
 800eb30:	f012 0f01 	tst.w	r2, #1
 800eb34:	d004      	beq.n	800eb40 <_strtod_l+0x510>
 800eb36:	ed96 6b00 	vldr	d6, [r6]
 800eb3a:	2001      	movs	r0, #1
 800eb3c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800eb40:	3101      	adds	r1, #1
 800eb42:	1052      	asrs	r2, r2, #1
 800eb44:	3608      	adds	r6, #8
 800eb46:	e7cd      	b.n	800eae4 <_strtod_l+0x4b4>
 800eb48:	d0ef      	beq.n	800eb2a <_strtod_l+0x4fa>
 800eb4a:	4252      	negs	r2, r2
 800eb4c:	f012 000f 	ands.w	r0, r2, #15
 800eb50:	d00a      	beq.n	800eb68 <_strtod_l+0x538>
 800eb52:	4912      	ldr	r1, [pc, #72]	@ (800eb9c <_strtod_l+0x56c>)
 800eb54:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800eb58:	ed91 7b00 	vldr	d7, [r1]
 800eb5c:	ec4b ab16 	vmov	d6, sl, fp
 800eb60:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800eb64:	ec5b ab17 	vmov	sl, fp, d7
 800eb68:	1112      	asrs	r2, r2, #4
 800eb6a:	d0de      	beq.n	800eb2a <_strtod_l+0x4fa>
 800eb6c:	2a1f      	cmp	r2, #31
 800eb6e:	dd1f      	ble.n	800ebb0 <_strtod_l+0x580>
 800eb70:	2400      	movs	r4, #0
 800eb72:	4625      	mov	r5, r4
 800eb74:	9407      	str	r4, [sp, #28]
 800eb76:	4626      	mov	r6, r4
 800eb78:	9a05      	ldr	r2, [sp, #20]
 800eb7a:	2322      	movs	r3, #34	@ 0x22
 800eb7c:	f04f 0a00 	mov.w	sl, #0
 800eb80:	f04f 0b00 	mov.w	fp, #0
 800eb84:	6013      	str	r3, [r2, #0]
 800eb86:	e76a      	b.n	800ea5e <_strtod_l+0x42e>
 800eb88:	080133ad 	.word	0x080133ad
 800eb8c:	08013350 	.word	0x08013350
 800eb90:	080133a5 	.word	0x080133a5
 800eb94:	080133e2 	.word	0x080133e2
 800eb98:	08013790 	.word	0x08013790
 800eb9c:	08013560 	.word	0x08013560
 800eba0:	08013538 	.word	0x08013538
 800eba4:	7ca00000 	.word	0x7ca00000
 800eba8:	7ff00000 	.word	0x7ff00000
 800ebac:	7fefffff 	.word	0x7fefffff
 800ebb0:	f012 0110 	ands.w	r1, r2, #16
 800ebb4:	bf18      	it	ne
 800ebb6:	216a      	movne	r1, #106	@ 0x6a
 800ebb8:	9106      	str	r1, [sp, #24]
 800ebba:	ec4b ab17 	vmov	d7, sl, fp
 800ebbe:	49b0      	ldr	r1, [pc, #704]	@ (800ee80 <_strtod_l+0x850>)
 800ebc0:	2000      	movs	r0, #0
 800ebc2:	07d6      	lsls	r6, r2, #31
 800ebc4:	d504      	bpl.n	800ebd0 <_strtod_l+0x5a0>
 800ebc6:	ed91 6b00 	vldr	d6, [r1]
 800ebca:	2001      	movs	r0, #1
 800ebcc:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ebd0:	1052      	asrs	r2, r2, #1
 800ebd2:	f101 0108 	add.w	r1, r1, #8
 800ebd6:	d1f4      	bne.n	800ebc2 <_strtod_l+0x592>
 800ebd8:	b108      	cbz	r0, 800ebde <_strtod_l+0x5ae>
 800ebda:	ec5b ab17 	vmov	sl, fp, d7
 800ebde:	9a06      	ldr	r2, [sp, #24]
 800ebe0:	b1b2      	cbz	r2, 800ec10 <_strtod_l+0x5e0>
 800ebe2:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800ebe6:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800ebea:	2a00      	cmp	r2, #0
 800ebec:	4658      	mov	r0, fp
 800ebee:	dd0f      	ble.n	800ec10 <_strtod_l+0x5e0>
 800ebf0:	2a1f      	cmp	r2, #31
 800ebf2:	dd55      	ble.n	800eca0 <_strtod_l+0x670>
 800ebf4:	2a34      	cmp	r2, #52	@ 0x34
 800ebf6:	bfde      	ittt	le
 800ebf8:	f04f 32ff 	movle.w	r2, #4294967295
 800ebfc:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800ec00:	408a      	lslle	r2, r1
 800ec02:	f04f 0a00 	mov.w	sl, #0
 800ec06:	bfcc      	ite	gt
 800ec08:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800ec0c:	ea02 0b00 	andle.w	fp, r2, r0
 800ec10:	ec4b ab17 	vmov	d7, sl, fp
 800ec14:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ec18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec1c:	d0a8      	beq.n	800eb70 <_strtod_l+0x540>
 800ec1e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ec20:	9805      	ldr	r0, [sp, #20]
 800ec22:	f8cd 9000 	str.w	r9, [sp]
 800ec26:	462a      	mov	r2, r5
 800ec28:	f002 fd1e 	bl	8011668 <__s2b>
 800ec2c:	9007      	str	r0, [sp, #28]
 800ec2e:	2800      	cmp	r0, #0
 800ec30:	f43f af0a 	beq.w	800ea48 <_strtod_l+0x418>
 800ec34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ec36:	1b3f      	subs	r7, r7, r4
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	bfb4      	ite	lt
 800ec3c:	463b      	movlt	r3, r7
 800ec3e:	2300      	movge	r3, #0
 800ec40:	930a      	str	r3, [sp, #40]	@ 0x28
 800ec42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ec44:	ed9f bb8a 	vldr	d11, [pc, #552]	@ 800ee70 <_strtod_l+0x840>
 800ec48:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ec4c:	2400      	movs	r4, #0
 800ec4e:	930d      	str	r3, [sp, #52]	@ 0x34
 800ec50:	4625      	mov	r5, r4
 800ec52:	9b07      	ldr	r3, [sp, #28]
 800ec54:	9805      	ldr	r0, [sp, #20]
 800ec56:	6859      	ldr	r1, [r3, #4]
 800ec58:	f002 fc5e 	bl	8011518 <_Balloc>
 800ec5c:	4606      	mov	r6, r0
 800ec5e:	2800      	cmp	r0, #0
 800ec60:	f43f aef6 	beq.w	800ea50 <_strtod_l+0x420>
 800ec64:	9b07      	ldr	r3, [sp, #28]
 800ec66:	691a      	ldr	r2, [r3, #16]
 800ec68:	ec4b ab19 	vmov	d9, sl, fp
 800ec6c:	3202      	adds	r2, #2
 800ec6e:	f103 010c 	add.w	r1, r3, #12
 800ec72:	0092      	lsls	r2, r2, #2
 800ec74:	300c      	adds	r0, #12
 800ec76:	f001 faba 	bl	80101ee <memcpy>
 800ec7a:	eeb0 0b49 	vmov.f64	d0, d9
 800ec7e:	9805      	ldr	r0, [sp, #20]
 800ec80:	aa14      	add	r2, sp, #80	@ 0x50
 800ec82:	a913      	add	r1, sp, #76	@ 0x4c
 800ec84:	f003 f82c 	bl	8011ce0 <__d2b>
 800ec88:	9012      	str	r0, [sp, #72]	@ 0x48
 800ec8a:	2800      	cmp	r0, #0
 800ec8c:	f43f aee0 	beq.w	800ea50 <_strtod_l+0x420>
 800ec90:	9805      	ldr	r0, [sp, #20]
 800ec92:	2101      	movs	r1, #1
 800ec94:	f002 fd7e 	bl	8011794 <__i2b>
 800ec98:	4605      	mov	r5, r0
 800ec9a:	b940      	cbnz	r0, 800ecae <_strtod_l+0x67e>
 800ec9c:	2500      	movs	r5, #0
 800ec9e:	e6d7      	b.n	800ea50 <_strtod_l+0x420>
 800eca0:	f04f 31ff 	mov.w	r1, #4294967295
 800eca4:	fa01 f202 	lsl.w	r2, r1, r2
 800eca8:	ea02 0a0a 	and.w	sl, r2, sl
 800ecac:	e7b0      	b.n	800ec10 <_strtod_l+0x5e0>
 800ecae:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800ecb0:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800ecb2:	2f00      	cmp	r7, #0
 800ecb4:	bfab      	itete	ge
 800ecb6:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800ecb8:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800ecba:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800ecbe:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800ecc2:	bfac      	ite	ge
 800ecc4:	eb07 0903 	addge.w	r9, r7, r3
 800ecc8:	eba3 0807 	sublt.w	r8, r3, r7
 800eccc:	9b06      	ldr	r3, [sp, #24]
 800ecce:	1aff      	subs	r7, r7, r3
 800ecd0:	4417      	add	r7, r2
 800ecd2:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800ecd6:	4a6b      	ldr	r2, [pc, #428]	@ (800ee84 <_strtod_l+0x854>)
 800ecd8:	3f01      	subs	r7, #1
 800ecda:	4297      	cmp	r7, r2
 800ecdc:	da51      	bge.n	800ed82 <_strtod_l+0x752>
 800ecde:	1bd1      	subs	r1, r2, r7
 800ece0:	291f      	cmp	r1, #31
 800ece2:	eba3 0301 	sub.w	r3, r3, r1
 800ece6:	f04f 0201 	mov.w	r2, #1
 800ecea:	dc3e      	bgt.n	800ed6a <_strtod_l+0x73a>
 800ecec:	408a      	lsls	r2, r1
 800ecee:	920c      	str	r2, [sp, #48]	@ 0x30
 800ecf0:	2200      	movs	r2, #0
 800ecf2:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ecf4:	eb09 0703 	add.w	r7, r9, r3
 800ecf8:	4498      	add	r8, r3
 800ecfa:	9b06      	ldr	r3, [sp, #24]
 800ecfc:	45b9      	cmp	r9, r7
 800ecfe:	4498      	add	r8, r3
 800ed00:	464b      	mov	r3, r9
 800ed02:	bfa8      	it	ge
 800ed04:	463b      	movge	r3, r7
 800ed06:	4543      	cmp	r3, r8
 800ed08:	bfa8      	it	ge
 800ed0a:	4643      	movge	r3, r8
 800ed0c:	2b00      	cmp	r3, #0
 800ed0e:	bfc2      	ittt	gt
 800ed10:	1aff      	subgt	r7, r7, r3
 800ed12:	eba8 0803 	subgt.w	r8, r8, r3
 800ed16:	eba9 0903 	subgt.w	r9, r9, r3
 800ed1a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ed1c:	2b00      	cmp	r3, #0
 800ed1e:	dd16      	ble.n	800ed4e <_strtod_l+0x71e>
 800ed20:	4629      	mov	r1, r5
 800ed22:	9805      	ldr	r0, [sp, #20]
 800ed24:	461a      	mov	r2, r3
 800ed26:	f002 fdf5 	bl	8011914 <__pow5mult>
 800ed2a:	4605      	mov	r5, r0
 800ed2c:	2800      	cmp	r0, #0
 800ed2e:	d0b5      	beq.n	800ec9c <_strtod_l+0x66c>
 800ed30:	4601      	mov	r1, r0
 800ed32:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ed34:	9805      	ldr	r0, [sp, #20]
 800ed36:	f002 fd43 	bl	80117c0 <__multiply>
 800ed3a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800ed3c:	2800      	cmp	r0, #0
 800ed3e:	f43f ae87 	beq.w	800ea50 <_strtod_l+0x420>
 800ed42:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ed44:	9805      	ldr	r0, [sp, #20]
 800ed46:	f002 fc27 	bl	8011598 <_Bfree>
 800ed4a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ed4c:	9312      	str	r3, [sp, #72]	@ 0x48
 800ed4e:	2f00      	cmp	r7, #0
 800ed50:	dc1b      	bgt.n	800ed8a <_strtod_l+0x75a>
 800ed52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	dd21      	ble.n	800ed9c <_strtod_l+0x76c>
 800ed58:	4631      	mov	r1, r6
 800ed5a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ed5c:	9805      	ldr	r0, [sp, #20]
 800ed5e:	f002 fdd9 	bl	8011914 <__pow5mult>
 800ed62:	4606      	mov	r6, r0
 800ed64:	b9d0      	cbnz	r0, 800ed9c <_strtod_l+0x76c>
 800ed66:	2600      	movs	r6, #0
 800ed68:	e672      	b.n	800ea50 <_strtod_l+0x420>
 800ed6a:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800ed6e:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800ed72:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800ed76:	37e2      	adds	r7, #226	@ 0xe2
 800ed78:	fa02 f107 	lsl.w	r1, r2, r7
 800ed7c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ed7e:	920c      	str	r2, [sp, #48]	@ 0x30
 800ed80:	e7b8      	b.n	800ecf4 <_strtod_l+0x6c4>
 800ed82:	2200      	movs	r2, #0
 800ed84:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ed86:	2201      	movs	r2, #1
 800ed88:	e7f9      	b.n	800ed7e <_strtod_l+0x74e>
 800ed8a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ed8c:	9805      	ldr	r0, [sp, #20]
 800ed8e:	463a      	mov	r2, r7
 800ed90:	f002 fe1a 	bl	80119c8 <__lshift>
 800ed94:	9012      	str	r0, [sp, #72]	@ 0x48
 800ed96:	2800      	cmp	r0, #0
 800ed98:	d1db      	bne.n	800ed52 <_strtod_l+0x722>
 800ed9a:	e659      	b.n	800ea50 <_strtod_l+0x420>
 800ed9c:	f1b8 0f00 	cmp.w	r8, #0
 800eda0:	dd07      	ble.n	800edb2 <_strtod_l+0x782>
 800eda2:	4631      	mov	r1, r6
 800eda4:	9805      	ldr	r0, [sp, #20]
 800eda6:	4642      	mov	r2, r8
 800eda8:	f002 fe0e 	bl	80119c8 <__lshift>
 800edac:	4606      	mov	r6, r0
 800edae:	2800      	cmp	r0, #0
 800edb0:	d0d9      	beq.n	800ed66 <_strtod_l+0x736>
 800edb2:	f1b9 0f00 	cmp.w	r9, #0
 800edb6:	dd08      	ble.n	800edca <_strtod_l+0x79a>
 800edb8:	4629      	mov	r1, r5
 800edba:	9805      	ldr	r0, [sp, #20]
 800edbc:	464a      	mov	r2, r9
 800edbe:	f002 fe03 	bl	80119c8 <__lshift>
 800edc2:	4605      	mov	r5, r0
 800edc4:	2800      	cmp	r0, #0
 800edc6:	f43f ae43 	beq.w	800ea50 <_strtod_l+0x420>
 800edca:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800edcc:	9805      	ldr	r0, [sp, #20]
 800edce:	4632      	mov	r2, r6
 800edd0:	f002 fe82 	bl	8011ad8 <__mdiff>
 800edd4:	4604      	mov	r4, r0
 800edd6:	2800      	cmp	r0, #0
 800edd8:	f43f ae3a 	beq.w	800ea50 <_strtod_l+0x420>
 800eddc:	2300      	movs	r3, #0
 800edde:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800ede2:	60c3      	str	r3, [r0, #12]
 800ede4:	4629      	mov	r1, r5
 800ede6:	f002 fe5b 	bl	8011aa0 <__mcmp>
 800edea:	2800      	cmp	r0, #0
 800edec:	da4e      	bge.n	800ee8c <_strtod_l+0x85c>
 800edee:	ea58 080a 	orrs.w	r8, r8, sl
 800edf2:	d174      	bne.n	800eede <_strtod_l+0x8ae>
 800edf4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	d170      	bne.n	800eede <_strtod_l+0x8ae>
 800edfc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ee00:	0d1b      	lsrs	r3, r3, #20
 800ee02:	051b      	lsls	r3, r3, #20
 800ee04:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ee08:	d969      	bls.n	800eede <_strtod_l+0x8ae>
 800ee0a:	6963      	ldr	r3, [r4, #20]
 800ee0c:	b913      	cbnz	r3, 800ee14 <_strtod_l+0x7e4>
 800ee0e:	6923      	ldr	r3, [r4, #16]
 800ee10:	2b01      	cmp	r3, #1
 800ee12:	dd64      	ble.n	800eede <_strtod_l+0x8ae>
 800ee14:	4621      	mov	r1, r4
 800ee16:	2201      	movs	r2, #1
 800ee18:	9805      	ldr	r0, [sp, #20]
 800ee1a:	f002 fdd5 	bl	80119c8 <__lshift>
 800ee1e:	4629      	mov	r1, r5
 800ee20:	4604      	mov	r4, r0
 800ee22:	f002 fe3d 	bl	8011aa0 <__mcmp>
 800ee26:	2800      	cmp	r0, #0
 800ee28:	dd59      	ble.n	800eede <_strtod_l+0x8ae>
 800ee2a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ee2e:	9a06      	ldr	r2, [sp, #24]
 800ee30:	0d1b      	lsrs	r3, r3, #20
 800ee32:	051b      	lsls	r3, r3, #20
 800ee34:	2a00      	cmp	r2, #0
 800ee36:	d070      	beq.n	800ef1a <_strtod_l+0x8ea>
 800ee38:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ee3c:	d86d      	bhi.n	800ef1a <_strtod_l+0x8ea>
 800ee3e:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ee42:	f67f ae99 	bls.w	800eb78 <_strtod_l+0x548>
 800ee46:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 800ee78 <_strtod_l+0x848>
 800ee4a:	ec4b ab16 	vmov	d6, sl, fp
 800ee4e:	4b0e      	ldr	r3, [pc, #56]	@ (800ee88 <_strtod_l+0x858>)
 800ee50:	ee26 7b07 	vmul.f64	d7, d6, d7
 800ee54:	ee17 2a90 	vmov	r2, s15
 800ee58:	4013      	ands	r3, r2
 800ee5a:	ec5b ab17 	vmov	sl, fp, d7
 800ee5e:	2b00      	cmp	r3, #0
 800ee60:	f47f ae01 	bne.w	800ea66 <_strtod_l+0x436>
 800ee64:	9a05      	ldr	r2, [sp, #20]
 800ee66:	2322      	movs	r3, #34	@ 0x22
 800ee68:	6013      	str	r3, [r2, #0]
 800ee6a:	e5fc      	b.n	800ea66 <_strtod_l+0x436>
 800ee6c:	f3af 8000 	nop.w
 800ee70:	ffc00000 	.word	0xffc00000
 800ee74:	41dfffff 	.word	0x41dfffff
 800ee78:	00000000 	.word	0x00000000
 800ee7c:	39500000 	.word	0x39500000
 800ee80:	08013378 	.word	0x08013378
 800ee84:	fffffc02 	.word	0xfffffc02
 800ee88:	7ff00000 	.word	0x7ff00000
 800ee8c:	46d9      	mov	r9, fp
 800ee8e:	d15d      	bne.n	800ef4c <_strtod_l+0x91c>
 800ee90:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ee94:	f1b8 0f00 	cmp.w	r8, #0
 800ee98:	d02a      	beq.n	800eef0 <_strtod_l+0x8c0>
 800ee9a:	4aab      	ldr	r2, [pc, #684]	@ (800f148 <_strtod_l+0xb18>)
 800ee9c:	4293      	cmp	r3, r2
 800ee9e:	d12a      	bne.n	800eef6 <_strtod_l+0x8c6>
 800eea0:	9b06      	ldr	r3, [sp, #24]
 800eea2:	4652      	mov	r2, sl
 800eea4:	b1fb      	cbz	r3, 800eee6 <_strtod_l+0x8b6>
 800eea6:	4ba9      	ldr	r3, [pc, #676]	@ (800f14c <_strtod_l+0xb1c>)
 800eea8:	ea0b 0303 	and.w	r3, fp, r3
 800eeac:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800eeb0:	f04f 31ff 	mov.w	r1, #4294967295
 800eeb4:	d81a      	bhi.n	800eeec <_strtod_l+0x8bc>
 800eeb6:	0d1b      	lsrs	r3, r3, #20
 800eeb8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800eebc:	fa01 f303 	lsl.w	r3, r1, r3
 800eec0:	429a      	cmp	r2, r3
 800eec2:	d118      	bne.n	800eef6 <_strtod_l+0x8c6>
 800eec4:	4ba2      	ldr	r3, [pc, #648]	@ (800f150 <_strtod_l+0xb20>)
 800eec6:	4599      	cmp	r9, r3
 800eec8:	d102      	bne.n	800eed0 <_strtod_l+0x8a0>
 800eeca:	3201      	adds	r2, #1
 800eecc:	f43f adc0 	beq.w	800ea50 <_strtod_l+0x420>
 800eed0:	4b9e      	ldr	r3, [pc, #632]	@ (800f14c <_strtod_l+0xb1c>)
 800eed2:	ea09 0303 	and.w	r3, r9, r3
 800eed6:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800eeda:	f04f 0a00 	mov.w	sl, #0
 800eede:	9b06      	ldr	r3, [sp, #24]
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	d1b0      	bne.n	800ee46 <_strtod_l+0x816>
 800eee4:	e5bf      	b.n	800ea66 <_strtod_l+0x436>
 800eee6:	f04f 33ff 	mov.w	r3, #4294967295
 800eeea:	e7e9      	b.n	800eec0 <_strtod_l+0x890>
 800eeec:	460b      	mov	r3, r1
 800eeee:	e7e7      	b.n	800eec0 <_strtod_l+0x890>
 800eef0:	ea53 030a 	orrs.w	r3, r3, sl
 800eef4:	d099      	beq.n	800ee2a <_strtod_l+0x7fa>
 800eef6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eef8:	b1c3      	cbz	r3, 800ef2c <_strtod_l+0x8fc>
 800eefa:	ea13 0f09 	tst.w	r3, r9
 800eefe:	d0ee      	beq.n	800eede <_strtod_l+0x8ae>
 800ef00:	9a06      	ldr	r2, [sp, #24]
 800ef02:	4650      	mov	r0, sl
 800ef04:	4659      	mov	r1, fp
 800ef06:	f1b8 0f00 	cmp.w	r8, #0
 800ef0a:	d013      	beq.n	800ef34 <_strtod_l+0x904>
 800ef0c:	f7ff fb74 	bl	800e5f8 <sulp>
 800ef10:	ee39 7b00 	vadd.f64	d7, d9, d0
 800ef14:	ec5b ab17 	vmov	sl, fp, d7
 800ef18:	e7e1      	b.n	800eede <_strtod_l+0x8ae>
 800ef1a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ef1e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ef22:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ef26:	f04f 3aff 	mov.w	sl, #4294967295
 800ef2a:	e7d8      	b.n	800eede <_strtod_l+0x8ae>
 800ef2c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ef2e:	ea13 0f0a 	tst.w	r3, sl
 800ef32:	e7e4      	b.n	800eefe <_strtod_l+0x8ce>
 800ef34:	f7ff fb60 	bl	800e5f8 <sulp>
 800ef38:	ee39 0b40 	vsub.f64	d0, d9, d0
 800ef3c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800ef40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef44:	ec5b ab10 	vmov	sl, fp, d0
 800ef48:	d1c9      	bne.n	800eede <_strtod_l+0x8ae>
 800ef4a:	e615      	b.n	800eb78 <_strtod_l+0x548>
 800ef4c:	4629      	mov	r1, r5
 800ef4e:	4620      	mov	r0, r4
 800ef50:	f002 ff1e 	bl	8011d90 <__ratio>
 800ef54:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800ef58:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800ef5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef60:	d85d      	bhi.n	800f01e <_strtod_l+0x9ee>
 800ef62:	f1b8 0f00 	cmp.w	r8, #0
 800ef66:	d164      	bne.n	800f032 <_strtod_l+0xa02>
 800ef68:	f1ba 0f00 	cmp.w	sl, #0
 800ef6c:	d14b      	bne.n	800f006 <_strtod_l+0x9d6>
 800ef6e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ef72:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d160      	bne.n	800f03c <_strtod_l+0xa0c>
 800ef7a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800ef7e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800ef82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef86:	d401      	bmi.n	800ef8c <_strtod_l+0x95c>
 800ef88:	ee20 8b08 	vmul.f64	d8, d0, d8
 800ef8c:	eeb1 ab48 	vneg.f64	d10, d8
 800ef90:	486e      	ldr	r0, [pc, #440]	@ (800f14c <_strtod_l+0xb1c>)
 800ef92:	4970      	ldr	r1, [pc, #448]	@ (800f154 <_strtod_l+0xb24>)
 800ef94:	ea09 0700 	and.w	r7, r9, r0
 800ef98:	428f      	cmp	r7, r1
 800ef9a:	ec53 2b1a 	vmov	r2, r3, d10
 800ef9e:	d17d      	bne.n	800f09c <_strtod_l+0xa6c>
 800efa0:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800efa4:	ec4b ab1c 	vmov	d12, sl, fp
 800efa8:	eeb0 0b4c 	vmov.f64	d0, d12
 800efac:	f002 fe28 	bl	8011c00 <__ulp>
 800efb0:	4866      	ldr	r0, [pc, #408]	@ (800f14c <_strtod_l+0xb1c>)
 800efb2:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800efb6:	ee1c 3a90 	vmov	r3, s25
 800efba:	4a67      	ldr	r2, [pc, #412]	@ (800f158 <_strtod_l+0xb28>)
 800efbc:	ea03 0100 	and.w	r1, r3, r0
 800efc0:	4291      	cmp	r1, r2
 800efc2:	ec5b ab1c 	vmov	sl, fp, d12
 800efc6:	d93c      	bls.n	800f042 <_strtod_l+0xa12>
 800efc8:	ee19 2a90 	vmov	r2, s19
 800efcc:	4b60      	ldr	r3, [pc, #384]	@ (800f150 <_strtod_l+0xb20>)
 800efce:	429a      	cmp	r2, r3
 800efd0:	d104      	bne.n	800efdc <_strtod_l+0x9ac>
 800efd2:	ee19 3a10 	vmov	r3, s18
 800efd6:	3301      	adds	r3, #1
 800efd8:	f43f ad3a 	beq.w	800ea50 <_strtod_l+0x420>
 800efdc:	f8df b170 	ldr.w	fp, [pc, #368]	@ 800f150 <_strtod_l+0xb20>
 800efe0:	f04f 3aff 	mov.w	sl, #4294967295
 800efe4:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800efe6:	9805      	ldr	r0, [sp, #20]
 800efe8:	f002 fad6 	bl	8011598 <_Bfree>
 800efec:	9805      	ldr	r0, [sp, #20]
 800efee:	4631      	mov	r1, r6
 800eff0:	f002 fad2 	bl	8011598 <_Bfree>
 800eff4:	9805      	ldr	r0, [sp, #20]
 800eff6:	4629      	mov	r1, r5
 800eff8:	f002 face 	bl	8011598 <_Bfree>
 800effc:	9805      	ldr	r0, [sp, #20]
 800effe:	4621      	mov	r1, r4
 800f000:	f002 faca 	bl	8011598 <_Bfree>
 800f004:	e625      	b.n	800ec52 <_strtod_l+0x622>
 800f006:	f1ba 0f01 	cmp.w	sl, #1
 800f00a:	d103      	bne.n	800f014 <_strtod_l+0x9e4>
 800f00c:	f1bb 0f00 	cmp.w	fp, #0
 800f010:	f43f adb2 	beq.w	800eb78 <_strtod_l+0x548>
 800f014:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800f018:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800f01c:	e7b8      	b.n	800ef90 <_strtod_l+0x960>
 800f01e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800f022:	ee20 8b08 	vmul.f64	d8, d0, d8
 800f026:	f1b8 0f00 	cmp.w	r8, #0
 800f02a:	d0af      	beq.n	800ef8c <_strtod_l+0x95c>
 800f02c:	eeb0 ab48 	vmov.f64	d10, d8
 800f030:	e7ae      	b.n	800ef90 <_strtod_l+0x960>
 800f032:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800f036:	eeb0 8b4a 	vmov.f64	d8, d10
 800f03a:	e7a9      	b.n	800ef90 <_strtod_l+0x960>
 800f03c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800f040:	e7a6      	b.n	800ef90 <_strtod_l+0x960>
 800f042:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800f046:	9b06      	ldr	r3, [sp, #24]
 800f048:	46d9      	mov	r9, fp
 800f04a:	2b00      	cmp	r3, #0
 800f04c:	d1ca      	bne.n	800efe4 <_strtod_l+0x9b4>
 800f04e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f052:	0d1b      	lsrs	r3, r3, #20
 800f054:	051b      	lsls	r3, r3, #20
 800f056:	429f      	cmp	r7, r3
 800f058:	d1c4      	bne.n	800efe4 <_strtod_l+0x9b4>
 800f05a:	ec51 0b18 	vmov	r0, r1, d8
 800f05e:	f7f1 fb83 	bl	8000768 <__aeabi_d2lz>
 800f062:	f7f1 fb3b 	bl	80006dc <__aeabi_l2d>
 800f066:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800f06a:	ec41 0b17 	vmov	d7, r0, r1
 800f06e:	ea49 090a 	orr.w	r9, r9, sl
 800f072:	ea59 0908 	orrs.w	r9, r9, r8
 800f076:	ee38 8b47 	vsub.f64	d8, d8, d7
 800f07a:	d03c      	beq.n	800f0f6 <_strtod_l+0xac6>
 800f07c:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 800f130 <_strtod_l+0xb00>
 800f080:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800f084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f088:	f53f aced 	bmi.w	800ea66 <_strtod_l+0x436>
 800f08c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800f138 <_strtod_l+0xb08>
 800f090:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800f094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f098:	dda4      	ble.n	800efe4 <_strtod_l+0x9b4>
 800f09a:	e4e4      	b.n	800ea66 <_strtod_l+0x436>
 800f09c:	9906      	ldr	r1, [sp, #24]
 800f09e:	b1e1      	cbz	r1, 800f0da <_strtod_l+0xaaa>
 800f0a0:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800f0a4:	d819      	bhi.n	800f0da <_strtod_l+0xaaa>
 800f0a6:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800f0aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f0ae:	d811      	bhi.n	800f0d4 <_strtod_l+0xaa4>
 800f0b0:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800f0b4:	ee18 3a10 	vmov	r3, s16
 800f0b8:	2b01      	cmp	r3, #1
 800f0ba:	bf38      	it	cc
 800f0bc:	2301      	movcc	r3, #1
 800f0be:	ee08 3a10 	vmov	s16, r3
 800f0c2:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800f0c6:	f1b8 0f00 	cmp.w	r8, #0
 800f0ca:	d111      	bne.n	800f0f0 <_strtod_l+0xac0>
 800f0cc:	eeb1 7b48 	vneg.f64	d7, d8
 800f0d0:	ec53 2b17 	vmov	r2, r3, d7
 800f0d4:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800f0d8:	1bcb      	subs	r3, r1, r7
 800f0da:	eeb0 0b49 	vmov.f64	d0, d9
 800f0de:	ec43 2b1a 	vmov	d10, r2, r3
 800f0e2:	f002 fd8d 	bl	8011c00 <__ulp>
 800f0e6:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800f0ea:	ec5b ab19 	vmov	sl, fp, d9
 800f0ee:	e7aa      	b.n	800f046 <_strtod_l+0xa16>
 800f0f0:	eeb0 7b48 	vmov.f64	d7, d8
 800f0f4:	e7ec      	b.n	800f0d0 <_strtod_l+0xaa0>
 800f0f6:	ed9f 7b12 	vldr	d7, [pc, #72]	@ 800f140 <_strtod_l+0xb10>
 800f0fa:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800f0fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f102:	f57f af6f 	bpl.w	800efe4 <_strtod_l+0x9b4>
 800f106:	e4ae      	b.n	800ea66 <_strtod_l+0x436>
 800f108:	2300      	movs	r3, #0
 800f10a:	9308      	str	r3, [sp, #32]
 800f10c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f10e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f110:	6013      	str	r3, [r2, #0]
 800f112:	f7ff bacc 	b.w	800e6ae <_strtod_l+0x7e>
 800f116:	2a65      	cmp	r2, #101	@ 0x65
 800f118:	f43f abbc 	beq.w	800e894 <_strtod_l+0x264>
 800f11c:	2a45      	cmp	r2, #69	@ 0x45
 800f11e:	f43f abb9 	beq.w	800e894 <_strtod_l+0x264>
 800f122:	2301      	movs	r3, #1
 800f124:	9306      	str	r3, [sp, #24]
 800f126:	f7ff bbf0 	b.w	800e90a <_strtod_l+0x2da>
 800f12a:	bf00      	nop
 800f12c:	f3af 8000 	nop.w
 800f130:	94a03595 	.word	0x94a03595
 800f134:	3fdfffff 	.word	0x3fdfffff
 800f138:	35afe535 	.word	0x35afe535
 800f13c:	3fe00000 	.word	0x3fe00000
 800f140:	94a03595 	.word	0x94a03595
 800f144:	3fcfffff 	.word	0x3fcfffff
 800f148:	000fffff 	.word	0x000fffff
 800f14c:	7ff00000 	.word	0x7ff00000
 800f150:	7fefffff 	.word	0x7fefffff
 800f154:	7fe00000 	.word	0x7fe00000
 800f158:	7c9fffff 	.word	0x7c9fffff

0800f15c <_strtod_r>:
 800f15c:	4b01      	ldr	r3, [pc, #4]	@ (800f164 <_strtod_r+0x8>)
 800f15e:	f7ff ba67 	b.w	800e630 <_strtod_l>
 800f162:	bf00      	nop
 800f164:	2400007c 	.word	0x2400007c

0800f168 <__cvt>:
 800f168:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f16a:	ed2d 8b02 	vpush	{d8}
 800f16e:	eeb0 8b40 	vmov.f64	d8, d0
 800f172:	b085      	sub	sp, #20
 800f174:	4617      	mov	r7, r2
 800f176:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800f178:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f17a:	ee18 2a90 	vmov	r2, s17
 800f17e:	f025 0520 	bic.w	r5, r5, #32
 800f182:	2a00      	cmp	r2, #0
 800f184:	bfb6      	itet	lt
 800f186:	222d      	movlt	r2, #45	@ 0x2d
 800f188:	2200      	movge	r2, #0
 800f18a:	eeb1 8b40 	vneglt.f64	d8, d0
 800f18e:	2d46      	cmp	r5, #70	@ 0x46
 800f190:	460c      	mov	r4, r1
 800f192:	701a      	strb	r2, [r3, #0]
 800f194:	d004      	beq.n	800f1a0 <__cvt+0x38>
 800f196:	2d45      	cmp	r5, #69	@ 0x45
 800f198:	d100      	bne.n	800f19c <__cvt+0x34>
 800f19a:	3401      	adds	r4, #1
 800f19c:	2102      	movs	r1, #2
 800f19e:	e000      	b.n	800f1a2 <__cvt+0x3a>
 800f1a0:	2103      	movs	r1, #3
 800f1a2:	ab03      	add	r3, sp, #12
 800f1a4:	9301      	str	r3, [sp, #4]
 800f1a6:	ab02      	add	r3, sp, #8
 800f1a8:	9300      	str	r3, [sp, #0]
 800f1aa:	4622      	mov	r2, r4
 800f1ac:	4633      	mov	r3, r6
 800f1ae:	eeb0 0b48 	vmov.f64	d0, d8
 800f1b2:	f001 f8c5 	bl	8010340 <_dtoa_r>
 800f1b6:	2d47      	cmp	r5, #71	@ 0x47
 800f1b8:	d114      	bne.n	800f1e4 <__cvt+0x7c>
 800f1ba:	07fb      	lsls	r3, r7, #31
 800f1bc:	d50a      	bpl.n	800f1d4 <__cvt+0x6c>
 800f1be:	1902      	adds	r2, r0, r4
 800f1c0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800f1c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1c8:	bf08      	it	eq
 800f1ca:	9203      	streq	r2, [sp, #12]
 800f1cc:	2130      	movs	r1, #48	@ 0x30
 800f1ce:	9b03      	ldr	r3, [sp, #12]
 800f1d0:	4293      	cmp	r3, r2
 800f1d2:	d319      	bcc.n	800f208 <__cvt+0xa0>
 800f1d4:	9b03      	ldr	r3, [sp, #12]
 800f1d6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f1d8:	1a1b      	subs	r3, r3, r0
 800f1da:	6013      	str	r3, [r2, #0]
 800f1dc:	b005      	add	sp, #20
 800f1de:	ecbd 8b02 	vpop	{d8}
 800f1e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f1e4:	2d46      	cmp	r5, #70	@ 0x46
 800f1e6:	eb00 0204 	add.w	r2, r0, r4
 800f1ea:	d1e9      	bne.n	800f1c0 <__cvt+0x58>
 800f1ec:	7803      	ldrb	r3, [r0, #0]
 800f1ee:	2b30      	cmp	r3, #48	@ 0x30
 800f1f0:	d107      	bne.n	800f202 <__cvt+0x9a>
 800f1f2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800f1f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1fa:	bf1c      	itt	ne
 800f1fc:	f1c4 0401 	rsbne	r4, r4, #1
 800f200:	6034      	strne	r4, [r6, #0]
 800f202:	6833      	ldr	r3, [r6, #0]
 800f204:	441a      	add	r2, r3
 800f206:	e7db      	b.n	800f1c0 <__cvt+0x58>
 800f208:	1c5c      	adds	r4, r3, #1
 800f20a:	9403      	str	r4, [sp, #12]
 800f20c:	7019      	strb	r1, [r3, #0]
 800f20e:	e7de      	b.n	800f1ce <__cvt+0x66>

0800f210 <__exponent>:
 800f210:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f212:	2900      	cmp	r1, #0
 800f214:	bfba      	itte	lt
 800f216:	4249      	neglt	r1, r1
 800f218:	232d      	movlt	r3, #45	@ 0x2d
 800f21a:	232b      	movge	r3, #43	@ 0x2b
 800f21c:	2909      	cmp	r1, #9
 800f21e:	7002      	strb	r2, [r0, #0]
 800f220:	7043      	strb	r3, [r0, #1]
 800f222:	dd29      	ble.n	800f278 <__exponent+0x68>
 800f224:	f10d 0307 	add.w	r3, sp, #7
 800f228:	461d      	mov	r5, r3
 800f22a:	270a      	movs	r7, #10
 800f22c:	461a      	mov	r2, r3
 800f22e:	fbb1 f6f7 	udiv	r6, r1, r7
 800f232:	fb07 1416 	mls	r4, r7, r6, r1
 800f236:	3430      	adds	r4, #48	@ 0x30
 800f238:	f802 4c01 	strb.w	r4, [r2, #-1]
 800f23c:	460c      	mov	r4, r1
 800f23e:	2c63      	cmp	r4, #99	@ 0x63
 800f240:	f103 33ff 	add.w	r3, r3, #4294967295
 800f244:	4631      	mov	r1, r6
 800f246:	dcf1      	bgt.n	800f22c <__exponent+0x1c>
 800f248:	3130      	adds	r1, #48	@ 0x30
 800f24a:	1e94      	subs	r4, r2, #2
 800f24c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800f250:	1c41      	adds	r1, r0, #1
 800f252:	4623      	mov	r3, r4
 800f254:	42ab      	cmp	r3, r5
 800f256:	d30a      	bcc.n	800f26e <__exponent+0x5e>
 800f258:	f10d 0309 	add.w	r3, sp, #9
 800f25c:	1a9b      	subs	r3, r3, r2
 800f25e:	42ac      	cmp	r4, r5
 800f260:	bf88      	it	hi
 800f262:	2300      	movhi	r3, #0
 800f264:	3302      	adds	r3, #2
 800f266:	4403      	add	r3, r0
 800f268:	1a18      	subs	r0, r3, r0
 800f26a:	b003      	add	sp, #12
 800f26c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f26e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800f272:	f801 6f01 	strb.w	r6, [r1, #1]!
 800f276:	e7ed      	b.n	800f254 <__exponent+0x44>
 800f278:	2330      	movs	r3, #48	@ 0x30
 800f27a:	3130      	adds	r1, #48	@ 0x30
 800f27c:	7083      	strb	r3, [r0, #2]
 800f27e:	70c1      	strb	r1, [r0, #3]
 800f280:	1d03      	adds	r3, r0, #4
 800f282:	e7f1      	b.n	800f268 <__exponent+0x58>
 800f284:	0000      	movs	r0, r0
	...

0800f288 <_printf_float>:
 800f288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f28c:	b08d      	sub	sp, #52	@ 0x34
 800f28e:	460c      	mov	r4, r1
 800f290:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800f294:	4616      	mov	r6, r2
 800f296:	461f      	mov	r7, r3
 800f298:	4605      	mov	r5, r0
 800f29a:	f000 ff21 	bl	80100e0 <_localeconv_r>
 800f29e:	f8d0 b000 	ldr.w	fp, [r0]
 800f2a2:	4658      	mov	r0, fp
 800f2a4:	f7f1 f884 	bl	80003b0 <strlen>
 800f2a8:	2300      	movs	r3, #0
 800f2aa:	930a      	str	r3, [sp, #40]	@ 0x28
 800f2ac:	f8d8 3000 	ldr.w	r3, [r8]
 800f2b0:	f894 9018 	ldrb.w	r9, [r4, #24]
 800f2b4:	6822      	ldr	r2, [r4, #0]
 800f2b6:	9005      	str	r0, [sp, #20]
 800f2b8:	3307      	adds	r3, #7
 800f2ba:	f023 0307 	bic.w	r3, r3, #7
 800f2be:	f103 0108 	add.w	r1, r3, #8
 800f2c2:	f8c8 1000 	str.w	r1, [r8]
 800f2c6:	ed93 0b00 	vldr	d0, [r3]
 800f2ca:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800f528 <_printf_float+0x2a0>
 800f2ce:	eeb0 7bc0 	vabs.f64	d7, d0
 800f2d2:	eeb4 7b46 	vcmp.f64	d7, d6
 800f2d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2da:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800f2de:	dd24      	ble.n	800f32a <_printf_float+0xa2>
 800f2e0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800f2e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2e8:	d502      	bpl.n	800f2f0 <_printf_float+0x68>
 800f2ea:	232d      	movs	r3, #45	@ 0x2d
 800f2ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f2f0:	498f      	ldr	r1, [pc, #572]	@ (800f530 <_printf_float+0x2a8>)
 800f2f2:	4b90      	ldr	r3, [pc, #576]	@ (800f534 <_printf_float+0x2ac>)
 800f2f4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800f2f8:	bf94      	ite	ls
 800f2fa:	4688      	movls	r8, r1
 800f2fc:	4698      	movhi	r8, r3
 800f2fe:	f022 0204 	bic.w	r2, r2, #4
 800f302:	2303      	movs	r3, #3
 800f304:	6123      	str	r3, [r4, #16]
 800f306:	6022      	str	r2, [r4, #0]
 800f308:	f04f 0a00 	mov.w	sl, #0
 800f30c:	9700      	str	r7, [sp, #0]
 800f30e:	4633      	mov	r3, r6
 800f310:	aa0b      	add	r2, sp, #44	@ 0x2c
 800f312:	4621      	mov	r1, r4
 800f314:	4628      	mov	r0, r5
 800f316:	f000 f9d1 	bl	800f6bc <_printf_common>
 800f31a:	3001      	adds	r0, #1
 800f31c:	f040 8089 	bne.w	800f432 <_printf_float+0x1aa>
 800f320:	f04f 30ff 	mov.w	r0, #4294967295
 800f324:	b00d      	add	sp, #52	@ 0x34
 800f326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f32a:	eeb4 0b40 	vcmp.f64	d0, d0
 800f32e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f332:	d709      	bvc.n	800f348 <_printf_float+0xc0>
 800f334:	ee10 3a90 	vmov	r3, s1
 800f338:	2b00      	cmp	r3, #0
 800f33a:	bfbc      	itt	lt
 800f33c:	232d      	movlt	r3, #45	@ 0x2d
 800f33e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800f342:	497d      	ldr	r1, [pc, #500]	@ (800f538 <_printf_float+0x2b0>)
 800f344:	4b7d      	ldr	r3, [pc, #500]	@ (800f53c <_printf_float+0x2b4>)
 800f346:	e7d5      	b.n	800f2f4 <_printf_float+0x6c>
 800f348:	6863      	ldr	r3, [r4, #4]
 800f34a:	1c59      	adds	r1, r3, #1
 800f34c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800f350:	d139      	bne.n	800f3c6 <_printf_float+0x13e>
 800f352:	2306      	movs	r3, #6
 800f354:	6063      	str	r3, [r4, #4]
 800f356:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800f35a:	2300      	movs	r3, #0
 800f35c:	6022      	str	r2, [r4, #0]
 800f35e:	9303      	str	r3, [sp, #12]
 800f360:	ab0a      	add	r3, sp, #40	@ 0x28
 800f362:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800f366:	ab09      	add	r3, sp, #36	@ 0x24
 800f368:	9300      	str	r3, [sp, #0]
 800f36a:	6861      	ldr	r1, [r4, #4]
 800f36c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800f370:	4628      	mov	r0, r5
 800f372:	f7ff fef9 	bl	800f168 <__cvt>
 800f376:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800f37a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f37c:	4680      	mov	r8, r0
 800f37e:	d129      	bne.n	800f3d4 <_printf_float+0x14c>
 800f380:	1cc8      	adds	r0, r1, #3
 800f382:	db02      	blt.n	800f38a <_printf_float+0x102>
 800f384:	6863      	ldr	r3, [r4, #4]
 800f386:	4299      	cmp	r1, r3
 800f388:	dd41      	ble.n	800f40e <_printf_float+0x186>
 800f38a:	f1a9 0902 	sub.w	r9, r9, #2
 800f38e:	fa5f f989 	uxtb.w	r9, r9
 800f392:	3901      	subs	r1, #1
 800f394:	464a      	mov	r2, r9
 800f396:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800f39a:	9109      	str	r1, [sp, #36]	@ 0x24
 800f39c:	f7ff ff38 	bl	800f210 <__exponent>
 800f3a0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f3a2:	1813      	adds	r3, r2, r0
 800f3a4:	2a01      	cmp	r2, #1
 800f3a6:	4682      	mov	sl, r0
 800f3a8:	6123      	str	r3, [r4, #16]
 800f3aa:	dc02      	bgt.n	800f3b2 <_printf_float+0x12a>
 800f3ac:	6822      	ldr	r2, [r4, #0]
 800f3ae:	07d2      	lsls	r2, r2, #31
 800f3b0:	d501      	bpl.n	800f3b6 <_printf_float+0x12e>
 800f3b2:	3301      	adds	r3, #1
 800f3b4:	6123      	str	r3, [r4, #16]
 800f3b6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800f3ba:	2b00      	cmp	r3, #0
 800f3bc:	d0a6      	beq.n	800f30c <_printf_float+0x84>
 800f3be:	232d      	movs	r3, #45	@ 0x2d
 800f3c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f3c4:	e7a2      	b.n	800f30c <_printf_float+0x84>
 800f3c6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800f3ca:	d1c4      	bne.n	800f356 <_printf_float+0xce>
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	d1c2      	bne.n	800f356 <_printf_float+0xce>
 800f3d0:	2301      	movs	r3, #1
 800f3d2:	e7bf      	b.n	800f354 <_printf_float+0xcc>
 800f3d4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800f3d8:	d9db      	bls.n	800f392 <_printf_float+0x10a>
 800f3da:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800f3de:	d118      	bne.n	800f412 <_printf_float+0x18a>
 800f3e0:	2900      	cmp	r1, #0
 800f3e2:	6863      	ldr	r3, [r4, #4]
 800f3e4:	dd0b      	ble.n	800f3fe <_printf_float+0x176>
 800f3e6:	6121      	str	r1, [r4, #16]
 800f3e8:	b913      	cbnz	r3, 800f3f0 <_printf_float+0x168>
 800f3ea:	6822      	ldr	r2, [r4, #0]
 800f3ec:	07d0      	lsls	r0, r2, #31
 800f3ee:	d502      	bpl.n	800f3f6 <_printf_float+0x16e>
 800f3f0:	3301      	adds	r3, #1
 800f3f2:	440b      	add	r3, r1
 800f3f4:	6123      	str	r3, [r4, #16]
 800f3f6:	65a1      	str	r1, [r4, #88]	@ 0x58
 800f3f8:	f04f 0a00 	mov.w	sl, #0
 800f3fc:	e7db      	b.n	800f3b6 <_printf_float+0x12e>
 800f3fe:	b913      	cbnz	r3, 800f406 <_printf_float+0x17e>
 800f400:	6822      	ldr	r2, [r4, #0]
 800f402:	07d2      	lsls	r2, r2, #31
 800f404:	d501      	bpl.n	800f40a <_printf_float+0x182>
 800f406:	3302      	adds	r3, #2
 800f408:	e7f4      	b.n	800f3f4 <_printf_float+0x16c>
 800f40a:	2301      	movs	r3, #1
 800f40c:	e7f2      	b.n	800f3f4 <_printf_float+0x16c>
 800f40e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800f412:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f414:	4299      	cmp	r1, r3
 800f416:	db05      	blt.n	800f424 <_printf_float+0x19c>
 800f418:	6823      	ldr	r3, [r4, #0]
 800f41a:	6121      	str	r1, [r4, #16]
 800f41c:	07d8      	lsls	r0, r3, #31
 800f41e:	d5ea      	bpl.n	800f3f6 <_printf_float+0x16e>
 800f420:	1c4b      	adds	r3, r1, #1
 800f422:	e7e7      	b.n	800f3f4 <_printf_float+0x16c>
 800f424:	2900      	cmp	r1, #0
 800f426:	bfd4      	ite	le
 800f428:	f1c1 0202 	rsble	r2, r1, #2
 800f42c:	2201      	movgt	r2, #1
 800f42e:	4413      	add	r3, r2
 800f430:	e7e0      	b.n	800f3f4 <_printf_float+0x16c>
 800f432:	6823      	ldr	r3, [r4, #0]
 800f434:	055a      	lsls	r2, r3, #21
 800f436:	d407      	bmi.n	800f448 <_printf_float+0x1c0>
 800f438:	6923      	ldr	r3, [r4, #16]
 800f43a:	4642      	mov	r2, r8
 800f43c:	4631      	mov	r1, r6
 800f43e:	4628      	mov	r0, r5
 800f440:	47b8      	blx	r7
 800f442:	3001      	adds	r0, #1
 800f444:	d12a      	bne.n	800f49c <_printf_float+0x214>
 800f446:	e76b      	b.n	800f320 <_printf_float+0x98>
 800f448:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800f44c:	f240 80e0 	bls.w	800f610 <_printf_float+0x388>
 800f450:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800f454:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f458:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f45c:	d133      	bne.n	800f4c6 <_printf_float+0x23e>
 800f45e:	4a38      	ldr	r2, [pc, #224]	@ (800f540 <_printf_float+0x2b8>)
 800f460:	2301      	movs	r3, #1
 800f462:	4631      	mov	r1, r6
 800f464:	4628      	mov	r0, r5
 800f466:	47b8      	blx	r7
 800f468:	3001      	adds	r0, #1
 800f46a:	f43f af59 	beq.w	800f320 <_printf_float+0x98>
 800f46e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800f472:	4543      	cmp	r3, r8
 800f474:	db02      	blt.n	800f47c <_printf_float+0x1f4>
 800f476:	6823      	ldr	r3, [r4, #0]
 800f478:	07d8      	lsls	r0, r3, #31
 800f47a:	d50f      	bpl.n	800f49c <_printf_float+0x214>
 800f47c:	9b05      	ldr	r3, [sp, #20]
 800f47e:	465a      	mov	r2, fp
 800f480:	4631      	mov	r1, r6
 800f482:	4628      	mov	r0, r5
 800f484:	47b8      	blx	r7
 800f486:	3001      	adds	r0, #1
 800f488:	f43f af4a 	beq.w	800f320 <_printf_float+0x98>
 800f48c:	f04f 0900 	mov.w	r9, #0
 800f490:	f108 38ff 	add.w	r8, r8, #4294967295
 800f494:	f104 0a1a 	add.w	sl, r4, #26
 800f498:	45c8      	cmp	r8, r9
 800f49a:	dc09      	bgt.n	800f4b0 <_printf_float+0x228>
 800f49c:	6823      	ldr	r3, [r4, #0]
 800f49e:	079b      	lsls	r3, r3, #30
 800f4a0:	f100 8107 	bmi.w	800f6b2 <_printf_float+0x42a>
 800f4a4:	68e0      	ldr	r0, [r4, #12]
 800f4a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f4a8:	4298      	cmp	r0, r3
 800f4aa:	bfb8      	it	lt
 800f4ac:	4618      	movlt	r0, r3
 800f4ae:	e739      	b.n	800f324 <_printf_float+0x9c>
 800f4b0:	2301      	movs	r3, #1
 800f4b2:	4652      	mov	r2, sl
 800f4b4:	4631      	mov	r1, r6
 800f4b6:	4628      	mov	r0, r5
 800f4b8:	47b8      	blx	r7
 800f4ba:	3001      	adds	r0, #1
 800f4bc:	f43f af30 	beq.w	800f320 <_printf_float+0x98>
 800f4c0:	f109 0901 	add.w	r9, r9, #1
 800f4c4:	e7e8      	b.n	800f498 <_printf_float+0x210>
 800f4c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	dc3b      	bgt.n	800f544 <_printf_float+0x2bc>
 800f4cc:	4a1c      	ldr	r2, [pc, #112]	@ (800f540 <_printf_float+0x2b8>)
 800f4ce:	2301      	movs	r3, #1
 800f4d0:	4631      	mov	r1, r6
 800f4d2:	4628      	mov	r0, r5
 800f4d4:	47b8      	blx	r7
 800f4d6:	3001      	adds	r0, #1
 800f4d8:	f43f af22 	beq.w	800f320 <_printf_float+0x98>
 800f4dc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800f4e0:	ea59 0303 	orrs.w	r3, r9, r3
 800f4e4:	d102      	bne.n	800f4ec <_printf_float+0x264>
 800f4e6:	6823      	ldr	r3, [r4, #0]
 800f4e8:	07d9      	lsls	r1, r3, #31
 800f4ea:	d5d7      	bpl.n	800f49c <_printf_float+0x214>
 800f4ec:	9b05      	ldr	r3, [sp, #20]
 800f4ee:	465a      	mov	r2, fp
 800f4f0:	4631      	mov	r1, r6
 800f4f2:	4628      	mov	r0, r5
 800f4f4:	47b8      	blx	r7
 800f4f6:	3001      	adds	r0, #1
 800f4f8:	f43f af12 	beq.w	800f320 <_printf_float+0x98>
 800f4fc:	f04f 0a00 	mov.w	sl, #0
 800f500:	f104 0b1a 	add.w	fp, r4, #26
 800f504:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f506:	425b      	negs	r3, r3
 800f508:	4553      	cmp	r3, sl
 800f50a:	dc01      	bgt.n	800f510 <_printf_float+0x288>
 800f50c:	464b      	mov	r3, r9
 800f50e:	e794      	b.n	800f43a <_printf_float+0x1b2>
 800f510:	2301      	movs	r3, #1
 800f512:	465a      	mov	r2, fp
 800f514:	4631      	mov	r1, r6
 800f516:	4628      	mov	r0, r5
 800f518:	47b8      	blx	r7
 800f51a:	3001      	adds	r0, #1
 800f51c:	f43f af00 	beq.w	800f320 <_printf_float+0x98>
 800f520:	f10a 0a01 	add.w	sl, sl, #1
 800f524:	e7ee      	b.n	800f504 <_printf_float+0x27c>
 800f526:	bf00      	nop
 800f528:	ffffffff 	.word	0xffffffff
 800f52c:	7fefffff 	.word	0x7fefffff
 800f530:	080133a0 	.word	0x080133a0
 800f534:	080133a4 	.word	0x080133a4
 800f538:	080133a8 	.word	0x080133a8
 800f53c:	080133ac 	.word	0x080133ac
 800f540:	08013750 	.word	0x08013750
 800f544:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f546:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f54a:	4553      	cmp	r3, sl
 800f54c:	bfa8      	it	ge
 800f54e:	4653      	movge	r3, sl
 800f550:	2b00      	cmp	r3, #0
 800f552:	4699      	mov	r9, r3
 800f554:	dc37      	bgt.n	800f5c6 <_printf_float+0x33e>
 800f556:	2300      	movs	r3, #0
 800f558:	9307      	str	r3, [sp, #28]
 800f55a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f55e:	f104 021a 	add.w	r2, r4, #26
 800f562:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f564:	9907      	ldr	r1, [sp, #28]
 800f566:	9306      	str	r3, [sp, #24]
 800f568:	eba3 0309 	sub.w	r3, r3, r9
 800f56c:	428b      	cmp	r3, r1
 800f56e:	dc31      	bgt.n	800f5d4 <_printf_float+0x34c>
 800f570:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f572:	459a      	cmp	sl, r3
 800f574:	dc3b      	bgt.n	800f5ee <_printf_float+0x366>
 800f576:	6823      	ldr	r3, [r4, #0]
 800f578:	07da      	lsls	r2, r3, #31
 800f57a:	d438      	bmi.n	800f5ee <_printf_float+0x366>
 800f57c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f57e:	ebaa 0903 	sub.w	r9, sl, r3
 800f582:	9b06      	ldr	r3, [sp, #24]
 800f584:	ebaa 0303 	sub.w	r3, sl, r3
 800f588:	4599      	cmp	r9, r3
 800f58a:	bfa8      	it	ge
 800f58c:	4699      	movge	r9, r3
 800f58e:	f1b9 0f00 	cmp.w	r9, #0
 800f592:	dc34      	bgt.n	800f5fe <_printf_float+0x376>
 800f594:	f04f 0800 	mov.w	r8, #0
 800f598:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f59c:	f104 0b1a 	add.w	fp, r4, #26
 800f5a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f5a2:	ebaa 0303 	sub.w	r3, sl, r3
 800f5a6:	eba3 0309 	sub.w	r3, r3, r9
 800f5aa:	4543      	cmp	r3, r8
 800f5ac:	f77f af76 	ble.w	800f49c <_printf_float+0x214>
 800f5b0:	2301      	movs	r3, #1
 800f5b2:	465a      	mov	r2, fp
 800f5b4:	4631      	mov	r1, r6
 800f5b6:	4628      	mov	r0, r5
 800f5b8:	47b8      	blx	r7
 800f5ba:	3001      	adds	r0, #1
 800f5bc:	f43f aeb0 	beq.w	800f320 <_printf_float+0x98>
 800f5c0:	f108 0801 	add.w	r8, r8, #1
 800f5c4:	e7ec      	b.n	800f5a0 <_printf_float+0x318>
 800f5c6:	4642      	mov	r2, r8
 800f5c8:	4631      	mov	r1, r6
 800f5ca:	4628      	mov	r0, r5
 800f5cc:	47b8      	blx	r7
 800f5ce:	3001      	adds	r0, #1
 800f5d0:	d1c1      	bne.n	800f556 <_printf_float+0x2ce>
 800f5d2:	e6a5      	b.n	800f320 <_printf_float+0x98>
 800f5d4:	2301      	movs	r3, #1
 800f5d6:	4631      	mov	r1, r6
 800f5d8:	4628      	mov	r0, r5
 800f5da:	9206      	str	r2, [sp, #24]
 800f5dc:	47b8      	blx	r7
 800f5de:	3001      	adds	r0, #1
 800f5e0:	f43f ae9e 	beq.w	800f320 <_printf_float+0x98>
 800f5e4:	9b07      	ldr	r3, [sp, #28]
 800f5e6:	9a06      	ldr	r2, [sp, #24]
 800f5e8:	3301      	adds	r3, #1
 800f5ea:	9307      	str	r3, [sp, #28]
 800f5ec:	e7b9      	b.n	800f562 <_printf_float+0x2da>
 800f5ee:	9b05      	ldr	r3, [sp, #20]
 800f5f0:	465a      	mov	r2, fp
 800f5f2:	4631      	mov	r1, r6
 800f5f4:	4628      	mov	r0, r5
 800f5f6:	47b8      	blx	r7
 800f5f8:	3001      	adds	r0, #1
 800f5fa:	d1bf      	bne.n	800f57c <_printf_float+0x2f4>
 800f5fc:	e690      	b.n	800f320 <_printf_float+0x98>
 800f5fe:	9a06      	ldr	r2, [sp, #24]
 800f600:	464b      	mov	r3, r9
 800f602:	4442      	add	r2, r8
 800f604:	4631      	mov	r1, r6
 800f606:	4628      	mov	r0, r5
 800f608:	47b8      	blx	r7
 800f60a:	3001      	adds	r0, #1
 800f60c:	d1c2      	bne.n	800f594 <_printf_float+0x30c>
 800f60e:	e687      	b.n	800f320 <_printf_float+0x98>
 800f610:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800f614:	f1b9 0f01 	cmp.w	r9, #1
 800f618:	dc01      	bgt.n	800f61e <_printf_float+0x396>
 800f61a:	07db      	lsls	r3, r3, #31
 800f61c:	d536      	bpl.n	800f68c <_printf_float+0x404>
 800f61e:	2301      	movs	r3, #1
 800f620:	4642      	mov	r2, r8
 800f622:	4631      	mov	r1, r6
 800f624:	4628      	mov	r0, r5
 800f626:	47b8      	blx	r7
 800f628:	3001      	adds	r0, #1
 800f62a:	f43f ae79 	beq.w	800f320 <_printf_float+0x98>
 800f62e:	9b05      	ldr	r3, [sp, #20]
 800f630:	465a      	mov	r2, fp
 800f632:	4631      	mov	r1, r6
 800f634:	4628      	mov	r0, r5
 800f636:	47b8      	blx	r7
 800f638:	3001      	adds	r0, #1
 800f63a:	f43f ae71 	beq.w	800f320 <_printf_float+0x98>
 800f63e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800f642:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f64a:	f109 39ff 	add.w	r9, r9, #4294967295
 800f64e:	d018      	beq.n	800f682 <_printf_float+0x3fa>
 800f650:	464b      	mov	r3, r9
 800f652:	f108 0201 	add.w	r2, r8, #1
 800f656:	4631      	mov	r1, r6
 800f658:	4628      	mov	r0, r5
 800f65a:	47b8      	blx	r7
 800f65c:	3001      	adds	r0, #1
 800f65e:	d10c      	bne.n	800f67a <_printf_float+0x3f2>
 800f660:	e65e      	b.n	800f320 <_printf_float+0x98>
 800f662:	2301      	movs	r3, #1
 800f664:	465a      	mov	r2, fp
 800f666:	4631      	mov	r1, r6
 800f668:	4628      	mov	r0, r5
 800f66a:	47b8      	blx	r7
 800f66c:	3001      	adds	r0, #1
 800f66e:	f43f ae57 	beq.w	800f320 <_printf_float+0x98>
 800f672:	f108 0801 	add.w	r8, r8, #1
 800f676:	45c8      	cmp	r8, r9
 800f678:	dbf3      	blt.n	800f662 <_printf_float+0x3da>
 800f67a:	4653      	mov	r3, sl
 800f67c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800f680:	e6dc      	b.n	800f43c <_printf_float+0x1b4>
 800f682:	f04f 0800 	mov.w	r8, #0
 800f686:	f104 0b1a 	add.w	fp, r4, #26
 800f68a:	e7f4      	b.n	800f676 <_printf_float+0x3ee>
 800f68c:	2301      	movs	r3, #1
 800f68e:	4642      	mov	r2, r8
 800f690:	e7e1      	b.n	800f656 <_printf_float+0x3ce>
 800f692:	2301      	movs	r3, #1
 800f694:	464a      	mov	r2, r9
 800f696:	4631      	mov	r1, r6
 800f698:	4628      	mov	r0, r5
 800f69a:	47b8      	blx	r7
 800f69c:	3001      	adds	r0, #1
 800f69e:	f43f ae3f 	beq.w	800f320 <_printf_float+0x98>
 800f6a2:	f108 0801 	add.w	r8, r8, #1
 800f6a6:	68e3      	ldr	r3, [r4, #12]
 800f6a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f6aa:	1a5b      	subs	r3, r3, r1
 800f6ac:	4543      	cmp	r3, r8
 800f6ae:	dcf0      	bgt.n	800f692 <_printf_float+0x40a>
 800f6b0:	e6f8      	b.n	800f4a4 <_printf_float+0x21c>
 800f6b2:	f04f 0800 	mov.w	r8, #0
 800f6b6:	f104 0919 	add.w	r9, r4, #25
 800f6ba:	e7f4      	b.n	800f6a6 <_printf_float+0x41e>

0800f6bc <_printf_common>:
 800f6bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f6c0:	4616      	mov	r6, r2
 800f6c2:	4698      	mov	r8, r3
 800f6c4:	688a      	ldr	r2, [r1, #8]
 800f6c6:	690b      	ldr	r3, [r1, #16]
 800f6c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f6cc:	4293      	cmp	r3, r2
 800f6ce:	bfb8      	it	lt
 800f6d0:	4613      	movlt	r3, r2
 800f6d2:	6033      	str	r3, [r6, #0]
 800f6d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f6d8:	4607      	mov	r7, r0
 800f6da:	460c      	mov	r4, r1
 800f6dc:	b10a      	cbz	r2, 800f6e2 <_printf_common+0x26>
 800f6de:	3301      	adds	r3, #1
 800f6e0:	6033      	str	r3, [r6, #0]
 800f6e2:	6823      	ldr	r3, [r4, #0]
 800f6e4:	0699      	lsls	r1, r3, #26
 800f6e6:	bf42      	ittt	mi
 800f6e8:	6833      	ldrmi	r3, [r6, #0]
 800f6ea:	3302      	addmi	r3, #2
 800f6ec:	6033      	strmi	r3, [r6, #0]
 800f6ee:	6825      	ldr	r5, [r4, #0]
 800f6f0:	f015 0506 	ands.w	r5, r5, #6
 800f6f4:	d106      	bne.n	800f704 <_printf_common+0x48>
 800f6f6:	f104 0a19 	add.w	sl, r4, #25
 800f6fa:	68e3      	ldr	r3, [r4, #12]
 800f6fc:	6832      	ldr	r2, [r6, #0]
 800f6fe:	1a9b      	subs	r3, r3, r2
 800f700:	42ab      	cmp	r3, r5
 800f702:	dc26      	bgt.n	800f752 <_printf_common+0x96>
 800f704:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f708:	6822      	ldr	r2, [r4, #0]
 800f70a:	3b00      	subs	r3, #0
 800f70c:	bf18      	it	ne
 800f70e:	2301      	movne	r3, #1
 800f710:	0692      	lsls	r2, r2, #26
 800f712:	d42b      	bmi.n	800f76c <_printf_common+0xb0>
 800f714:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f718:	4641      	mov	r1, r8
 800f71a:	4638      	mov	r0, r7
 800f71c:	47c8      	blx	r9
 800f71e:	3001      	adds	r0, #1
 800f720:	d01e      	beq.n	800f760 <_printf_common+0xa4>
 800f722:	6823      	ldr	r3, [r4, #0]
 800f724:	6922      	ldr	r2, [r4, #16]
 800f726:	f003 0306 	and.w	r3, r3, #6
 800f72a:	2b04      	cmp	r3, #4
 800f72c:	bf02      	ittt	eq
 800f72e:	68e5      	ldreq	r5, [r4, #12]
 800f730:	6833      	ldreq	r3, [r6, #0]
 800f732:	1aed      	subeq	r5, r5, r3
 800f734:	68a3      	ldr	r3, [r4, #8]
 800f736:	bf0c      	ite	eq
 800f738:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f73c:	2500      	movne	r5, #0
 800f73e:	4293      	cmp	r3, r2
 800f740:	bfc4      	itt	gt
 800f742:	1a9b      	subgt	r3, r3, r2
 800f744:	18ed      	addgt	r5, r5, r3
 800f746:	2600      	movs	r6, #0
 800f748:	341a      	adds	r4, #26
 800f74a:	42b5      	cmp	r5, r6
 800f74c:	d11a      	bne.n	800f784 <_printf_common+0xc8>
 800f74e:	2000      	movs	r0, #0
 800f750:	e008      	b.n	800f764 <_printf_common+0xa8>
 800f752:	2301      	movs	r3, #1
 800f754:	4652      	mov	r2, sl
 800f756:	4641      	mov	r1, r8
 800f758:	4638      	mov	r0, r7
 800f75a:	47c8      	blx	r9
 800f75c:	3001      	adds	r0, #1
 800f75e:	d103      	bne.n	800f768 <_printf_common+0xac>
 800f760:	f04f 30ff 	mov.w	r0, #4294967295
 800f764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f768:	3501      	adds	r5, #1
 800f76a:	e7c6      	b.n	800f6fa <_printf_common+0x3e>
 800f76c:	18e1      	adds	r1, r4, r3
 800f76e:	1c5a      	adds	r2, r3, #1
 800f770:	2030      	movs	r0, #48	@ 0x30
 800f772:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f776:	4422      	add	r2, r4
 800f778:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f77c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f780:	3302      	adds	r3, #2
 800f782:	e7c7      	b.n	800f714 <_printf_common+0x58>
 800f784:	2301      	movs	r3, #1
 800f786:	4622      	mov	r2, r4
 800f788:	4641      	mov	r1, r8
 800f78a:	4638      	mov	r0, r7
 800f78c:	47c8      	blx	r9
 800f78e:	3001      	adds	r0, #1
 800f790:	d0e6      	beq.n	800f760 <_printf_common+0xa4>
 800f792:	3601      	adds	r6, #1
 800f794:	e7d9      	b.n	800f74a <_printf_common+0x8e>
	...

0800f798 <_printf_i>:
 800f798:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f79c:	7e0f      	ldrb	r7, [r1, #24]
 800f79e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f7a0:	2f78      	cmp	r7, #120	@ 0x78
 800f7a2:	4691      	mov	r9, r2
 800f7a4:	4680      	mov	r8, r0
 800f7a6:	460c      	mov	r4, r1
 800f7a8:	469a      	mov	sl, r3
 800f7aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f7ae:	d807      	bhi.n	800f7c0 <_printf_i+0x28>
 800f7b0:	2f62      	cmp	r7, #98	@ 0x62
 800f7b2:	d80a      	bhi.n	800f7ca <_printf_i+0x32>
 800f7b4:	2f00      	cmp	r7, #0
 800f7b6:	f000 80d2 	beq.w	800f95e <_printf_i+0x1c6>
 800f7ba:	2f58      	cmp	r7, #88	@ 0x58
 800f7bc:	f000 80b9 	beq.w	800f932 <_printf_i+0x19a>
 800f7c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f7c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f7c8:	e03a      	b.n	800f840 <_printf_i+0xa8>
 800f7ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f7ce:	2b15      	cmp	r3, #21
 800f7d0:	d8f6      	bhi.n	800f7c0 <_printf_i+0x28>
 800f7d2:	a101      	add	r1, pc, #4	@ (adr r1, 800f7d8 <_printf_i+0x40>)
 800f7d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f7d8:	0800f831 	.word	0x0800f831
 800f7dc:	0800f845 	.word	0x0800f845
 800f7e0:	0800f7c1 	.word	0x0800f7c1
 800f7e4:	0800f7c1 	.word	0x0800f7c1
 800f7e8:	0800f7c1 	.word	0x0800f7c1
 800f7ec:	0800f7c1 	.word	0x0800f7c1
 800f7f0:	0800f845 	.word	0x0800f845
 800f7f4:	0800f7c1 	.word	0x0800f7c1
 800f7f8:	0800f7c1 	.word	0x0800f7c1
 800f7fc:	0800f7c1 	.word	0x0800f7c1
 800f800:	0800f7c1 	.word	0x0800f7c1
 800f804:	0800f945 	.word	0x0800f945
 800f808:	0800f86f 	.word	0x0800f86f
 800f80c:	0800f8ff 	.word	0x0800f8ff
 800f810:	0800f7c1 	.word	0x0800f7c1
 800f814:	0800f7c1 	.word	0x0800f7c1
 800f818:	0800f967 	.word	0x0800f967
 800f81c:	0800f7c1 	.word	0x0800f7c1
 800f820:	0800f86f 	.word	0x0800f86f
 800f824:	0800f7c1 	.word	0x0800f7c1
 800f828:	0800f7c1 	.word	0x0800f7c1
 800f82c:	0800f907 	.word	0x0800f907
 800f830:	6833      	ldr	r3, [r6, #0]
 800f832:	1d1a      	adds	r2, r3, #4
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	6032      	str	r2, [r6, #0]
 800f838:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f83c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f840:	2301      	movs	r3, #1
 800f842:	e09d      	b.n	800f980 <_printf_i+0x1e8>
 800f844:	6833      	ldr	r3, [r6, #0]
 800f846:	6820      	ldr	r0, [r4, #0]
 800f848:	1d19      	adds	r1, r3, #4
 800f84a:	6031      	str	r1, [r6, #0]
 800f84c:	0606      	lsls	r6, r0, #24
 800f84e:	d501      	bpl.n	800f854 <_printf_i+0xbc>
 800f850:	681d      	ldr	r5, [r3, #0]
 800f852:	e003      	b.n	800f85c <_printf_i+0xc4>
 800f854:	0645      	lsls	r5, r0, #25
 800f856:	d5fb      	bpl.n	800f850 <_printf_i+0xb8>
 800f858:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f85c:	2d00      	cmp	r5, #0
 800f85e:	da03      	bge.n	800f868 <_printf_i+0xd0>
 800f860:	232d      	movs	r3, #45	@ 0x2d
 800f862:	426d      	negs	r5, r5
 800f864:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f868:	4859      	ldr	r0, [pc, #356]	@ (800f9d0 <_printf_i+0x238>)
 800f86a:	230a      	movs	r3, #10
 800f86c:	e011      	b.n	800f892 <_printf_i+0xfa>
 800f86e:	6821      	ldr	r1, [r4, #0]
 800f870:	6833      	ldr	r3, [r6, #0]
 800f872:	0608      	lsls	r0, r1, #24
 800f874:	f853 5b04 	ldr.w	r5, [r3], #4
 800f878:	d402      	bmi.n	800f880 <_printf_i+0xe8>
 800f87a:	0649      	lsls	r1, r1, #25
 800f87c:	bf48      	it	mi
 800f87e:	b2ad      	uxthmi	r5, r5
 800f880:	2f6f      	cmp	r7, #111	@ 0x6f
 800f882:	4853      	ldr	r0, [pc, #332]	@ (800f9d0 <_printf_i+0x238>)
 800f884:	6033      	str	r3, [r6, #0]
 800f886:	bf14      	ite	ne
 800f888:	230a      	movne	r3, #10
 800f88a:	2308      	moveq	r3, #8
 800f88c:	2100      	movs	r1, #0
 800f88e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f892:	6866      	ldr	r6, [r4, #4]
 800f894:	60a6      	str	r6, [r4, #8]
 800f896:	2e00      	cmp	r6, #0
 800f898:	bfa2      	ittt	ge
 800f89a:	6821      	ldrge	r1, [r4, #0]
 800f89c:	f021 0104 	bicge.w	r1, r1, #4
 800f8a0:	6021      	strge	r1, [r4, #0]
 800f8a2:	b90d      	cbnz	r5, 800f8a8 <_printf_i+0x110>
 800f8a4:	2e00      	cmp	r6, #0
 800f8a6:	d04b      	beq.n	800f940 <_printf_i+0x1a8>
 800f8a8:	4616      	mov	r6, r2
 800f8aa:	fbb5 f1f3 	udiv	r1, r5, r3
 800f8ae:	fb03 5711 	mls	r7, r3, r1, r5
 800f8b2:	5dc7      	ldrb	r7, [r0, r7]
 800f8b4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f8b8:	462f      	mov	r7, r5
 800f8ba:	42bb      	cmp	r3, r7
 800f8bc:	460d      	mov	r5, r1
 800f8be:	d9f4      	bls.n	800f8aa <_printf_i+0x112>
 800f8c0:	2b08      	cmp	r3, #8
 800f8c2:	d10b      	bne.n	800f8dc <_printf_i+0x144>
 800f8c4:	6823      	ldr	r3, [r4, #0]
 800f8c6:	07df      	lsls	r7, r3, #31
 800f8c8:	d508      	bpl.n	800f8dc <_printf_i+0x144>
 800f8ca:	6923      	ldr	r3, [r4, #16]
 800f8cc:	6861      	ldr	r1, [r4, #4]
 800f8ce:	4299      	cmp	r1, r3
 800f8d0:	bfde      	ittt	le
 800f8d2:	2330      	movle	r3, #48	@ 0x30
 800f8d4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f8d8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f8dc:	1b92      	subs	r2, r2, r6
 800f8de:	6122      	str	r2, [r4, #16]
 800f8e0:	f8cd a000 	str.w	sl, [sp]
 800f8e4:	464b      	mov	r3, r9
 800f8e6:	aa03      	add	r2, sp, #12
 800f8e8:	4621      	mov	r1, r4
 800f8ea:	4640      	mov	r0, r8
 800f8ec:	f7ff fee6 	bl	800f6bc <_printf_common>
 800f8f0:	3001      	adds	r0, #1
 800f8f2:	d14a      	bne.n	800f98a <_printf_i+0x1f2>
 800f8f4:	f04f 30ff 	mov.w	r0, #4294967295
 800f8f8:	b004      	add	sp, #16
 800f8fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f8fe:	6823      	ldr	r3, [r4, #0]
 800f900:	f043 0320 	orr.w	r3, r3, #32
 800f904:	6023      	str	r3, [r4, #0]
 800f906:	4833      	ldr	r0, [pc, #204]	@ (800f9d4 <_printf_i+0x23c>)
 800f908:	2778      	movs	r7, #120	@ 0x78
 800f90a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f90e:	6823      	ldr	r3, [r4, #0]
 800f910:	6831      	ldr	r1, [r6, #0]
 800f912:	061f      	lsls	r7, r3, #24
 800f914:	f851 5b04 	ldr.w	r5, [r1], #4
 800f918:	d402      	bmi.n	800f920 <_printf_i+0x188>
 800f91a:	065f      	lsls	r7, r3, #25
 800f91c:	bf48      	it	mi
 800f91e:	b2ad      	uxthmi	r5, r5
 800f920:	6031      	str	r1, [r6, #0]
 800f922:	07d9      	lsls	r1, r3, #31
 800f924:	bf44      	itt	mi
 800f926:	f043 0320 	orrmi.w	r3, r3, #32
 800f92a:	6023      	strmi	r3, [r4, #0]
 800f92c:	b11d      	cbz	r5, 800f936 <_printf_i+0x19e>
 800f92e:	2310      	movs	r3, #16
 800f930:	e7ac      	b.n	800f88c <_printf_i+0xf4>
 800f932:	4827      	ldr	r0, [pc, #156]	@ (800f9d0 <_printf_i+0x238>)
 800f934:	e7e9      	b.n	800f90a <_printf_i+0x172>
 800f936:	6823      	ldr	r3, [r4, #0]
 800f938:	f023 0320 	bic.w	r3, r3, #32
 800f93c:	6023      	str	r3, [r4, #0]
 800f93e:	e7f6      	b.n	800f92e <_printf_i+0x196>
 800f940:	4616      	mov	r6, r2
 800f942:	e7bd      	b.n	800f8c0 <_printf_i+0x128>
 800f944:	6833      	ldr	r3, [r6, #0]
 800f946:	6825      	ldr	r5, [r4, #0]
 800f948:	6961      	ldr	r1, [r4, #20]
 800f94a:	1d18      	adds	r0, r3, #4
 800f94c:	6030      	str	r0, [r6, #0]
 800f94e:	062e      	lsls	r6, r5, #24
 800f950:	681b      	ldr	r3, [r3, #0]
 800f952:	d501      	bpl.n	800f958 <_printf_i+0x1c0>
 800f954:	6019      	str	r1, [r3, #0]
 800f956:	e002      	b.n	800f95e <_printf_i+0x1c6>
 800f958:	0668      	lsls	r0, r5, #25
 800f95a:	d5fb      	bpl.n	800f954 <_printf_i+0x1bc>
 800f95c:	8019      	strh	r1, [r3, #0]
 800f95e:	2300      	movs	r3, #0
 800f960:	6123      	str	r3, [r4, #16]
 800f962:	4616      	mov	r6, r2
 800f964:	e7bc      	b.n	800f8e0 <_printf_i+0x148>
 800f966:	6833      	ldr	r3, [r6, #0]
 800f968:	1d1a      	adds	r2, r3, #4
 800f96a:	6032      	str	r2, [r6, #0]
 800f96c:	681e      	ldr	r6, [r3, #0]
 800f96e:	6862      	ldr	r2, [r4, #4]
 800f970:	2100      	movs	r1, #0
 800f972:	4630      	mov	r0, r6
 800f974:	f7f0 fccc 	bl	8000310 <memchr>
 800f978:	b108      	cbz	r0, 800f97e <_printf_i+0x1e6>
 800f97a:	1b80      	subs	r0, r0, r6
 800f97c:	6060      	str	r0, [r4, #4]
 800f97e:	6863      	ldr	r3, [r4, #4]
 800f980:	6123      	str	r3, [r4, #16]
 800f982:	2300      	movs	r3, #0
 800f984:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f988:	e7aa      	b.n	800f8e0 <_printf_i+0x148>
 800f98a:	6923      	ldr	r3, [r4, #16]
 800f98c:	4632      	mov	r2, r6
 800f98e:	4649      	mov	r1, r9
 800f990:	4640      	mov	r0, r8
 800f992:	47d0      	blx	sl
 800f994:	3001      	adds	r0, #1
 800f996:	d0ad      	beq.n	800f8f4 <_printf_i+0x15c>
 800f998:	6823      	ldr	r3, [r4, #0]
 800f99a:	079b      	lsls	r3, r3, #30
 800f99c:	d413      	bmi.n	800f9c6 <_printf_i+0x22e>
 800f99e:	68e0      	ldr	r0, [r4, #12]
 800f9a0:	9b03      	ldr	r3, [sp, #12]
 800f9a2:	4298      	cmp	r0, r3
 800f9a4:	bfb8      	it	lt
 800f9a6:	4618      	movlt	r0, r3
 800f9a8:	e7a6      	b.n	800f8f8 <_printf_i+0x160>
 800f9aa:	2301      	movs	r3, #1
 800f9ac:	4632      	mov	r2, r6
 800f9ae:	4649      	mov	r1, r9
 800f9b0:	4640      	mov	r0, r8
 800f9b2:	47d0      	blx	sl
 800f9b4:	3001      	adds	r0, #1
 800f9b6:	d09d      	beq.n	800f8f4 <_printf_i+0x15c>
 800f9b8:	3501      	adds	r5, #1
 800f9ba:	68e3      	ldr	r3, [r4, #12]
 800f9bc:	9903      	ldr	r1, [sp, #12]
 800f9be:	1a5b      	subs	r3, r3, r1
 800f9c0:	42ab      	cmp	r3, r5
 800f9c2:	dcf2      	bgt.n	800f9aa <_printf_i+0x212>
 800f9c4:	e7eb      	b.n	800f99e <_printf_i+0x206>
 800f9c6:	2500      	movs	r5, #0
 800f9c8:	f104 0619 	add.w	r6, r4, #25
 800f9cc:	e7f5      	b.n	800f9ba <_printf_i+0x222>
 800f9ce:	bf00      	nop
 800f9d0:	080133b0 	.word	0x080133b0
 800f9d4:	080133c1 	.word	0x080133c1

0800f9d8 <_scanf_float>:
 800f9d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9dc:	b087      	sub	sp, #28
 800f9de:	4617      	mov	r7, r2
 800f9e0:	9303      	str	r3, [sp, #12]
 800f9e2:	688b      	ldr	r3, [r1, #8]
 800f9e4:	1e5a      	subs	r2, r3, #1
 800f9e6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800f9ea:	bf81      	itttt	hi
 800f9ec:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800f9f0:	eb03 0b05 	addhi.w	fp, r3, r5
 800f9f4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800f9f8:	608b      	strhi	r3, [r1, #8]
 800f9fa:	680b      	ldr	r3, [r1, #0]
 800f9fc:	460a      	mov	r2, r1
 800f9fe:	f04f 0500 	mov.w	r5, #0
 800fa02:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800fa06:	f842 3b1c 	str.w	r3, [r2], #28
 800fa0a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800fa0e:	4680      	mov	r8, r0
 800fa10:	460c      	mov	r4, r1
 800fa12:	bf98      	it	ls
 800fa14:	f04f 0b00 	movls.w	fp, #0
 800fa18:	9201      	str	r2, [sp, #4]
 800fa1a:	4616      	mov	r6, r2
 800fa1c:	46aa      	mov	sl, r5
 800fa1e:	46a9      	mov	r9, r5
 800fa20:	9502      	str	r5, [sp, #8]
 800fa22:	68a2      	ldr	r2, [r4, #8]
 800fa24:	b152      	cbz	r2, 800fa3c <_scanf_float+0x64>
 800fa26:	683b      	ldr	r3, [r7, #0]
 800fa28:	781b      	ldrb	r3, [r3, #0]
 800fa2a:	2b4e      	cmp	r3, #78	@ 0x4e
 800fa2c:	d864      	bhi.n	800faf8 <_scanf_float+0x120>
 800fa2e:	2b40      	cmp	r3, #64	@ 0x40
 800fa30:	d83c      	bhi.n	800faac <_scanf_float+0xd4>
 800fa32:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800fa36:	b2c8      	uxtb	r0, r1
 800fa38:	280e      	cmp	r0, #14
 800fa3a:	d93a      	bls.n	800fab2 <_scanf_float+0xda>
 800fa3c:	f1b9 0f00 	cmp.w	r9, #0
 800fa40:	d003      	beq.n	800fa4a <_scanf_float+0x72>
 800fa42:	6823      	ldr	r3, [r4, #0]
 800fa44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fa48:	6023      	str	r3, [r4, #0]
 800fa4a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fa4e:	f1ba 0f01 	cmp.w	sl, #1
 800fa52:	f200 8117 	bhi.w	800fc84 <_scanf_float+0x2ac>
 800fa56:	9b01      	ldr	r3, [sp, #4]
 800fa58:	429e      	cmp	r6, r3
 800fa5a:	f200 8108 	bhi.w	800fc6e <_scanf_float+0x296>
 800fa5e:	2001      	movs	r0, #1
 800fa60:	b007      	add	sp, #28
 800fa62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa66:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800fa6a:	2a0d      	cmp	r2, #13
 800fa6c:	d8e6      	bhi.n	800fa3c <_scanf_float+0x64>
 800fa6e:	a101      	add	r1, pc, #4	@ (adr r1, 800fa74 <_scanf_float+0x9c>)
 800fa70:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800fa74:	0800fbbb 	.word	0x0800fbbb
 800fa78:	0800fa3d 	.word	0x0800fa3d
 800fa7c:	0800fa3d 	.word	0x0800fa3d
 800fa80:	0800fa3d 	.word	0x0800fa3d
 800fa84:	0800fc1b 	.word	0x0800fc1b
 800fa88:	0800fbf3 	.word	0x0800fbf3
 800fa8c:	0800fa3d 	.word	0x0800fa3d
 800fa90:	0800fa3d 	.word	0x0800fa3d
 800fa94:	0800fbc9 	.word	0x0800fbc9
 800fa98:	0800fa3d 	.word	0x0800fa3d
 800fa9c:	0800fa3d 	.word	0x0800fa3d
 800faa0:	0800fa3d 	.word	0x0800fa3d
 800faa4:	0800fa3d 	.word	0x0800fa3d
 800faa8:	0800fb81 	.word	0x0800fb81
 800faac:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800fab0:	e7db      	b.n	800fa6a <_scanf_float+0x92>
 800fab2:	290e      	cmp	r1, #14
 800fab4:	d8c2      	bhi.n	800fa3c <_scanf_float+0x64>
 800fab6:	a001      	add	r0, pc, #4	@ (adr r0, 800fabc <_scanf_float+0xe4>)
 800fab8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800fabc:	0800fb71 	.word	0x0800fb71
 800fac0:	0800fa3d 	.word	0x0800fa3d
 800fac4:	0800fb71 	.word	0x0800fb71
 800fac8:	0800fc07 	.word	0x0800fc07
 800facc:	0800fa3d 	.word	0x0800fa3d
 800fad0:	0800fb19 	.word	0x0800fb19
 800fad4:	0800fb57 	.word	0x0800fb57
 800fad8:	0800fb57 	.word	0x0800fb57
 800fadc:	0800fb57 	.word	0x0800fb57
 800fae0:	0800fb57 	.word	0x0800fb57
 800fae4:	0800fb57 	.word	0x0800fb57
 800fae8:	0800fb57 	.word	0x0800fb57
 800faec:	0800fb57 	.word	0x0800fb57
 800faf0:	0800fb57 	.word	0x0800fb57
 800faf4:	0800fb57 	.word	0x0800fb57
 800faf8:	2b6e      	cmp	r3, #110	@ 0x6e
 800fafa:	d809      	bhi.n	800fb10 <_scanf_float+0x138>
 800fafc:	2b60      	cmp	r3, #96	@ 0x60
 800fafe:	d8b2      	bhi.n	800fa66 <_scanf_float+0x8e>
 800fb00:	2b54      	cmp	r3, #84	@ 0x54
 800fb02:	d07b      	beq.n	800fbfc <_scanf_float+0x224>
 800fb04:	2b59      	cmp	r3, #89	@ 0x59
 800fb06:	d199      	bne.n	800fa3c <_scanf_float+0x64>
 800fb08:	2d07      	cmp	r5, #7
 800fb0a:	d197      	bne.n	800fa3c <_scanf_float+0x64>
 800fb0c:	2508      	movs	r5, #8
 800fb0e:	e02c      	b.n	800fb6a <_scanf_float+0x192>
 800fb10:	2b74      	cmp	r3, #116	@ 0x74
 800fb12:	d073      	beq.n	800fbfc <_scanf_float+0x224>
 800fb14:	2b79      	cmp	r3, #121	@ 0x79
 800fb16:	e7f6      	b.n	800fb06 <_scanf_float+0x12e>
 800fb18:	6821      	ldr	r1, [r4, #0]
 800fb1a:	05c8      	lsls	r0, r1, #23
 800fb1c:	d51b      	bpl.n	800fb56 <_scanf_float+0x17e>
 800fb1e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800fb22:	6021      	str	r1, [r4, #0]
 800fb24:	f109 0901 	add.w	r9, r9, #1
 800fb28:	f1bb 0f00 	cmp.w	fp, #0
 800fb2c:	d003      	beq.n	800fb36 <_scanf_float+0x15e>
 800fb2e:	3201      	adds	r2, #1
 800fb30:	f10b 3bff 	add.w	fp, fp, #4294967295
 800fb34:	60a2      	str	r2, [r4, #8]
 800fb36:	68a3      	ldr	r3, [r4, #8]
 800fb38:	3b01      	subs	r3, #1
 800fb3a:	60a3      	str	r3, [r4, #8]
 800fb3c:	6923      	ldr	r3, [r4, #16]
 800fb3e:	3301      	adds	r3, #1
 800fb40:	6123      	str	r3, [r4, #16]
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	3b01      	subs	r3, #1
 800fb46:	2b00      	cmp	r3, #0
 800fb48:	607b      	str	r3, [r7, #4]
 800fb4a:	f340 8087 	ble.w	800fc5c <_scanf_float+0x284>
 800fb4e:	683b      	ldr	r3, [r7, #0]
 800fb50:	3301      	adds	r3, #1
 800fb52:	603b      	str	r3, [r7, #0]
 800fb54:	e765      	b.n	800fa22 <_scanf_float+0x4a>
 800fb56:	eb1a 0105 	adds.w	r1, sl, r5
 800fb5a:	f47f af6f 	bne.w	800fa3c <_scanf_float+0x64>
 800fb5e:	6822      	ldr	r2, [r4, #0]
 800fb60:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800fb64:	6022      	str	r2, [r4, #0]
 800fb66:	460d      	mov	r5, r1
 800fb68:	468a      	mov	sl, r1
 800fb6a:	f806 3b01 	strb.w	r3, [r6], #1
 800fb6e:	e7e2      	b.n	800fb36 <_scanf_float+0x15e>
 800fb70:	6822      	ldr	r2, [r4, #0]
 800fb72:	0610      	lsls	r0, r2, #24
 800fb74:	f57f af62 	bpl.w	800fa3c <_scanf_float+0x64>
 800fb78:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800fb7c:	6022      	str	r2, [r4, #0]
 800fb7e:	e7f4      	b.n	800fb6a <_scanf_float+0x192>
 800fb80:	f1ba 0f00 	cmp.w	sl, #0
 800fb84:	d10e      	bne.n	800fba4 <_scanf_float+0x1cc>
 800fb86:	f1b9 0f00 	cmp.w	r9, #0
 800fb8a:	d10e      	bne.n	800fbaa <_scanf_float+0x1d2>
 800fb8c:	6822      	ldr	r2, [r4, #0]
 800fb8e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800fb92:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800fb96:	d108      	bne.n	800fbaa <_scanf_float+0x1d2>
 800fb98:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800fb9c:	6022      	str	r2, [r4, #0]
 800fb9e:	f04f 0a01 	mov.w	sl, #1
 800fba2:	e7e2      	b.n	800fb6a <_scanf_float+0x192>
 800fba4:	f1ba 0f02 	cmp.w	sl, #2
 800fba8:	d055      	beq.n	800fc56 <_scanf_float+0x27e>
 800fbaa:	2d01      	cmp	r5, #1
 800fbac:	d002      	beq.n	800fbb4 <_scanf_float+0x1dc>
 800fbae:	2d04      	cmp	r5, #4
 800fbb0:	f47f af44 	bne.w	800fa3c <_scanf_float+0x64>
 800fbb4:	3501      	adds	r5, #1
 800fbb6:	b2ed      	uxtb	r5, r5
 800fbb8:	e7d7      	b.n	800fb6a <_scanf_float+0x192>
 800fbba:	f1ba 0f01 	cmp.w	sl, #1
 800fbbe:	f47f af3d 	bne.w	800fa3c <_scanf_float+0x64>
 800fbc2:	f04f 0a02 	mov.w	sl, #2
 800fbc6:	e7d0      	b.n	800fb6a <_scanf_float+0x192>
 800fbc8:	b97d      	cbnz	r5, 800fbea <_scanf_float+0x212>
 800fbca:	f1b9 0f00 	cmp.w	r9, #0
 800fbce:	f47f af38 	bne.w	800fa42 <_scanf_float+0x6a>
 800fbd2:	6822      	ldr	r2, [r4, #0]
 800fbd4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800fbd8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800fbdc:	f040 8101 	bne.w	800fde2 <_scanf_float+0x40a>
 800fbe0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800fbe4:	6022      	str	r2, [r4, #0]
 800fbe6:	2501      	movs	r5, #1
 800fbe8:	e7bf      	b.n	800fb6a <_scanf_float+0x192>
 800fbea:	2d03      	cmp	r5, #3
 800fbec:	d0e2      	beq.n	800fbb4 <_scanf_float+0x1dc>
 800fbee:	2d05      	cmp	r5, #5
 800fbf0:	e7de      	b.n	800fbb0 <_scanf_float+0x1d8>
 800fbf2:	2d02      	cmp	r5, #2
 800fbf4:	f47f af22 	bne.w	800fa3c <_scanf_float+0x64>
 800fbf8:	2503      	movs	r5, #3
 800fbfa:	e7b6      	b.n	800fb6a <_scanf_float+0x192>
 800fbfc:	2d06      	cmp	r5, #6
 800fbfe:	f47f af1d 	bne.w	800fa3c <_scanf_float+0x64>
 800fc02:	2507      	movs	r5, #7
 800fc04:	e7b1      	b.n	800fb6a <_scanf_float+0x192>
 800fc06:	6822      	ldr	r2, [r4, #0]
 800fc08:	0591      	lsls	r1, r2, #22
 800fc0a:	f57f af17 	bpl.w	800fa3c <_scanf_float+0x64>
 800fc0e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800fc12:	6022      	str	r2, [r4, #0]
 800fc14:	f8cd 9008 	str.w	r9, [sp, #8]
 800fc18:	e7a7      	b.n	800fb6a <_scanf_float+0x192>
 800fc1a:	6822      	ldr	r2, [r4, #0]
 800fc1c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800fc20:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800fc24:	d006      	beq.n	800fc34 <_scanf_float+0x25c>
 800fc26:	0550      	lsls	r0, r2, #21
 800fc28:	f57f af08 	bpl.w	800fa3c <_scanf_float+0x64>
 800fc2c:	f1b9 0f00 	cmp.w	r9, #0
 800fc30:	f000 80d7 	beq.w	800fde2 <_scanf_float+0x40a>
 800fc34:	0591      	lsls	r1, r2, #22
 800fc36:	bf58      	it	pl
 800fc38:	9902      	ldrpl	r1, [sp, #8]
 800fc3a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800fc3e:	bf58      	it	pl
 800fc40:	eba9 0101 	subpl.w	r1, r9, r1
 800fc44:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800fc48:	bf58      	it	pl
 800fc4a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800fc4e:	6022      	str	r2, [r4, #0]
 800fc50:	f04f 0900 	mov.w	r9, #0
 800fc54:	e789      	b.n	800fb6a <_scanf_float+0x192>
 800fc56:	f04f 0a03 	mov.w	sl, #3
 800fc5a:	e786      	b.n	800fb6a <_scanf_float+0x192>
 800fc5c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800fc60:	4639      	mov	r1, r7
 800fc62:	4640      	mov	r0, r8
 800fc64:	4798      	blx	r3
 800fc66:	2800      	cmp	r0, #0
 800fc68:	f43f aedb 	beq.w	800fa22 <_scanf_float+0x4a>
 800fc6c:	e6e6      	b.n	800fa3c <_scanf_float+0x64>
 800fc6e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800fc72:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800fc76:	463a      	mov	r2, r7
 800fc78:	4640      	mov	r0, r8
 800fc7a:	4798      	blx	r3
 800fc7c:	6923      	ldr	r3, [r4, #16]
 800fc7e:	3b01      	subs	r3, #1
 800fc80:	6123      	str	r3, [r4, #16]
 800fc82:	e6e8      	b.n	800fa56 <_scanf_float+0x7e>
 800fc84:	1e6b      	subs	r3, r5, #1
 800fc86:	2b06      	cmp	r3, #6
 800fc88:	d824      	bhi.n	800fcd4 <_scanf_float+0x2fc>
 800fc8a:	2d02      	cmp	r5, #2
 800fc8c:	d836      	bhi.n	800fcfc <_scanf_float+0x324>
 800fc8e:	9b01      	ldr	r3, [sp, #4]
 800fc90:	429e      	cmp	r6, r3
 800fc92:	f67f aee4 	bls.w	800fa5e <_scanf_float+0x86>
 800fc96:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800fc9a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800fc9e:	463a      	mov	r2, r7
 800fca0:	4640      	mov	r0, r8
 800fca2:	4798      	blx	r3
 800fca4:	6923      	ldr	r3, [r4, #16]
 800fca6:	3b01      	subs	r3, #1
 800fca8:	6123      	str	r3, [r4, #16]
 800fcaa:	e7f0      	b.n	800fc8e <_scanf_float+0x2b6>
 800fcac:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800fcb0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800fcb4:	463a      	mov	r2, r7
 800fcb6:	4640      	mov	r0, r8
 800fcb8:	4798      	blx	r3
 800fcba:	6923      	ldr	r3, [r4, #16]
 800fcbc:	3b01      	subs	r3, #1
 800fcbe:	6123      	str	r3, [r4, #16]
 800fcc0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fcc4:	fa5f fa8a 	uxtb.w	sl, sl
 800fcc8:	f1ba 0f02 	cmp.w	sl, #2
 800fccc:	d1ee      	bne.n	800fcac <_scanf_float+0x2d4>
 800fcce:	3d03      	subs	r5, #3
 800fcd0:	b2ed      	uxtb	r5, r5
 800fcd2:	1b76      	subs	r6, r6, r5
 800fcd4:	6823      	ldr	r3, [r4, #0]
 800fcd6:	05da      	lsls	r2, r3, #23
 800fcd8:	d530      	bpl.n	800fd3c <_scanf_float+0x364>
 800fcda:	055b      	lsls	r3, r3, #21
 800fcdc:	d511      	bpl.n	800fd02 <_scanf_float+0x32a>
 800fcde:	9b01      	ldr	r3, [sp, #4]
 800fce0:	429e      	cmp	r6, r3
 800fce2:	f67f aebc 	bls.w	800fa5e <_scanf_float+0x86>
 800fce6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800fcea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800fcee:	463a      	mov	r2, r7
 800fcf0:	4640      	mov	r0, r8
 800fcf2:	4798      	blx	r3
 800fcf4:	6923      	ldr	r3, [r4, #16]
 800fcf6:	3b01      	subs	r3, #1
 800fcf8:	6123      	str	r3, [r4, #16]
 800fcfa:	e7f0      	b.n	800fcde <_scanf_float+0x306>
 800fcfc:	46aa      	mov	sl, r5
 800fcfe:	46b3      	mov	fp, r6
 800fd00:	e7de      	b.n	800fcc0 <_scanf_float+0x2e8>
 800fd02:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800fd06:	6923      	ldr	r3, [r4, #16]
 800fd08:	2965      	cmp	r1, #101	@ 0x65
 800fd0a:	f103 33ff 	add.w	r3, r3, #4294967295
 800fd0e:	f106 35ff 	add.w	r5, r6, #4294967295
 800fd12:	6123      	str	r3, [r4, #16]
 800fd14:	d00c      	beq.n	800fd30 <_scanf_float+0x358>
 800fd16:	2945      	cmp	r1, #69	@ 0x45
 800fd18:	d00a      	beq.n	800fd30 <_scanf_float+0x358>
 800fd1a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800fd1e:	463a      	mov	r2, r7
 800fd20:	4640      	mov	r0, r8
 800fd22:	4798      	blx	r3
 800fd24:	6923      	ldr	r3, [r4, #16]
 800fd26:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800fd2a:	3b01      	subs	r3, #1
 800fd2c:	1eb5      	subs	r5, r6, #2
 800fd2e:	6123      	str	r3, [r4, #16]
 800fd30:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800fd34:	463a      	mov	r2, r7
 800fd36:	4640      	mov	r0, r8
 800fd38:	4798      	blx	r3
 800fd3a:	462e      	mov	r6, r5
 800fd3c:	6822      	ldr	r2, [r4, #0]
 800fd3e:	f012 0210 	ands.w	r2, r2, #16
 800fd42:	d001      	beq.n	800fd48 <_scanf_float+0x370>
 800fd44:	2000      	movs	r0, #0
 800fd46:	e68b      	b.n	800fa60 <_scanf_float+0x88>
 800fd48:	7032      	strb	r2, [r6, #0]
 800fd4a:	6823      	ldr	r3, [r4, #0]
 800fd4c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800fd50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800fd54:	d11a      	bne.n	800fd8c <_scanf_float+0x3b4>
 800fd56:	9b02      	ldr	r3, [sp, #8]
 800fd58:	454b      	cmp	r3, r9
 800fd5a:	eba3 0209 	sub.w	r2, r3, r9
 800fd5e:	d121      	bne.n	800fda4 <_scanf_float+0x3cc>
 800fd60:	9901      	ldr	r1, [sp, #4]
 800fd62:	2200      	movs	r2, #0
 800fd64:	4640      	mov	r0, r8
 800fd66:	f7ff f9f9 	bl	800f15c <_strtod_r>
 800fd6a:	9b03      	ldr	r3, [sp, #12]
 800fd6c:	6821      	ldr	r1, [r4, #0]
 800fd6e:	681b      	ldr	r3, [r3, #0]
 800fd70:	f011 0f02 	tst.w	r1, #2
 800fd74:	f103 0204 	add.w	r2, r3, #4
 800fd78:	d01f      	beq.n	800fdba <_scanf_float+0x3e2>
 800fd7a:	9903      	ldr	r1, [sp, #12]
 800fd7c:	600a      	str	r2, [r1, #0]
 800fd7e:	681b      	ldr	r3, [r3, #0]
 800fd80:	ed83 0b00 	vstr	d0, [r3]
 800fd84:	68e3      	ldr	r3, [r4, #12]
 800fd86:	3301      	adds	r3, #1
 800fd88:	60e3      	str	r3, [r4, #12]
 800fd8a:	e7db      	b.n	800fd44 <_scanf_float+0x36c>
 800fd8c:	9b04      	ldr	r3, [sp, #16]
 800fd8e:	2b00      	cmp	r3, #0
 800fd90:	d0e6      	beq.n	800fd60 <_scanf_float+0x388>
 800fd92:	9905      	ldr	r1, [sp, #20]
 800fd94:	230a      	movs	r3, #10
 800fd96:	3101      	adds	r1, #1
 800fd98:	4640      	mov	r0, r8
 800fd9a:	f002 f8e7 	bl	8011f6c <_strtol_r>
 800fd9e:	9b04      	ldr	r3, [sp, #16]
 800fda0:	9e05      	ldr	r6, [sp, #20]
 800fda2:	1ac2      	subs	r2, r0, r3
 800fda4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800fda8:	429e      	cmp	r6, r3
 800fdaa:	bf28      	it	cs
 800fdac:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800fdb0:	490d      	ldr	r1, [pc, #52]	@ (800fde8 <_scanf_float+0x410>)
 800fdb2:	4630      	mov	r0, r6
 800fdb4:	f000 f8de 	bl	800ff74 <siprintf>
 800fdb8:	e7d2      	b.n	800fd60 <_scanf_float+0x388>
 800fdba:	f011 0f04 	tst.w	r1, #4
 800fdbe:	9903      	ldr	r1, [sp, #12]
 800fdc0:	600a      	str	r2, [r1, #0]
 800fdc2:	d1dc      	bne.n	800fd7e <_scanf_float+0x3a6>
 800fdc4:	eeb4 0b40 	vcmp.f64	d0, d0
 800fdc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fdcc:	681d      	ldr	r5, [r3, #0]
 800fdce:	d705      	bvc.n	800fddc <_scanf_float+0x404>
 800fdd0:	4806      	ldr	r0, [pc, #24]	@ (800fdec <_scanf_float+0x414>)
 800fdd2:	f000 fa25 	bl	8010220 <nanf>
 800fdd6:	ed85 0a00 	vstr	s0, [r5]
 800fdda:	e7d3      	b.n	800fd84 <_scanf_float+0x3ac>
 800fddc:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800fde0:	e7f9      	b.n	800fdd6 <_scanf_float+0x3fe>
 800fde2:	f04f 0900 	mov.w	r9, #0
 800fde6:	e630      	b.n	800fa4a <_scanf_float+0x72>
 800fde8:	080133d2 	.word	0x080133d2
 800fdec:	08013790 	.word	0x08013790

0800fdf0 <std>:
 800fdf0:	2300      	movs	r3, #0
 800fdf2:	b510      	push	{r4, lr}
 800fdf4:	4604      	mov	r4, r0
 800fdf6:	e9c0 3300 	strd	r3, r3, [r0]
 800fdfa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fdfe:	6083      	str	r3, [r0, #8]
 800fe00:	8181      	strh	r1, [r0, #12]
 800fe02:	6643      	str	r3, [r0, #100]	@ 0x64
 800fe04:	81c2      	strh	r2, [r0, #14]
 800fe06:	6183      	str	r3, [r0, #24]
 800fe08:	4619      	mov	r1, r3
 800fe0a:	2208      	movs	r2, #8
 800fe0c:	305c      	adds	r0, #92	@ 0x5c
 800fe0e:	f000 f940 	bl	8010092 <memset>
 800fe12:	4b0d      	ldr	r3, [pc, #52]	@ (800fe48 <std+0x58>)
 800fe14:	6263      	str	r3, [r4, #36]	@ 0x24
 800fe16:	4b0d      	ldr	r3, [pc, #52]	@ (800fe4c <std+0x5c>)
 800fe18:	62a3      	str	r3, [r4, #40]	@ 0x28
 800fe1a:	4b0d      	ldr	r3, [pc, #52]	@ (800fe50 <std+0x60>)
 800fe1c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800fe1e:	4b0d      	ldr	r3, [pc, #52]	@ (800fe54 <std+0x64>)
 800fe20:	6323      	str	r3, [r4, #48]	@ 0x30
 800fe22:	4b0d      	ldr	r3, [pc, #52]	@ (800fe58 <std+0x68>)
 800fe24:	6224      	str	r4, [r4, #32]
 800fe26:	429c      	cmp	r4, r3
 800fe28:	d006      	beq.n	800fe38 <std+0x48>
 800fe2a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800fe2e:	4294      	cmp	r4, r2
 800fe30:	d002      	beq.n	800fe38 <std+0x48>
 800fe32:	33d0      	adds	r3, #208	@ 0xd0
 800fe34:	429c      	cmp	r4, r3
 800fe36:	d105      	bne.n	800fe44 <std+0x54>
 800fe38:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800fe3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fe40:	f000 b9d2 	b.w	80101e8 <__retarget_lock_init_recursive>
 800fe44:	bd10      	pop	{r4, pc}
 800fe46:	bf00      	nop
 800fe48:	08010009 	.word	0x08010009
 800fe4c:	0801002f 	.word	0x0801002f
 800fe50:	08010067 	.word	0x08010067
 800fe54:	0801008b 	.word	0x0801008b
 800fe58:	24000d30 	.word	0x24000d30

0800fe5c <stdio_exit_handler>:
 800fe5c:	4a02      	ldr	r2, [pc, #8]	@ (800fe68 <stdio_exit_handler+0xc>)
 800fe5e:	4903      	ldr	r1, [pc, #12]	@ (800fe6c <stdio_exit_handler+0x10>)
 800fe60:	4803      	ldr	r0, [pc, #12]	@ (800fe70 <stdio_exit_handler+0x14>)
 800fe62:	f000 b869 	b.w	800ff38 <_fwalk_sglue>
 800fe66:	bf00      	nop
 800fe68:	24000070 	.word	0x24000070
 800fe6c:	08012975 	.word	0x08012975
 800fe70:	240001ec 	.word	0x240001ec

0800fe74 <cleanup_stdio>:
 800fe74:	6841      	ldr	r1, [r0, #4]
 800fe76:	4b0c      	ldr	r3, [pc, #48]	@ (800fea8 <cleanup_stdio+0x34>)
 800fe78:	4299      	cmp	r1, r3
 800fe7a:	b510      	push	{r4, lr}
 800fe7c:	4604      	mov	r4, r0
 800fe7e:	d001      	beq.n	800fe84 <cleanup_stdio+0x10>
 800fe80:	f002 fd78 	bl	8012974 <_fflush_r>
 800fe84:	68a1      	ldr	r1, [r4, #8]
 800fe86:	4b09      	ldr	r3, [pc, #36]	@ (800feac <cleanup_stdio+0x38>)
 800fe88:	4299      	cmp	r1, r3
 800fe8a:	d002      	beq.n	800fe92 <cleanup_stdio+0x1e>
 800fe8c:	4620      	mov	r0, r4
 800fe8e:	f002 fd71 	bl	8012974 <_fflush_r>
 800fe92:	68e1      	ldr	r1, [r4, #12]
 800fe94:	4b06      	ldr	r3, [pc, #24]	@ (800feb0 <cleanup_stdio+0x3c>)
 800fe96:	4299      	cmp	r1, r3
 800fe98:	d004      	beq.n	800fea4 <cleanup_stdio+0x30>
 800fe9a:	4620      	mov	r0, r4
 800fe9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fea0:	f002 bd68 	b.w	8012974 <_fflush_r>
 800fea4:	bd10      	pop	{r4, pc}
 800fea6:	bf00      	nop
 800fea8:	24000d30 	.word	0x24000d30
 800feac:	24000d98 	.word	0x24000d98
 800feb0:	24000e00 	.word	0x24000e00

0800feb4 <global_stdio_init.part.0>:
 800feb4:	b510      	push	{r4, lr}
 800feb6:	4b0b      	ldr	r3, [pc, #44]	@ (800fee4 <global_stdio_init.part.0+0x30>)
 800feb8:	4c0b      	ldr	r4, [pc, #44]	@ (800fee8 <global_stdio_init.part.0+0x34>)
 800feba:	4a0c      	ldr	r2, [pc, #48]	@ (800feec <global_stdio_init.part.0+0x38>)
 800febc:	601a      	str	r2, [r3, #0]
 800febe:	4620      	mov	r0, r4
 800fec0:	2200      	movs	r2, #0
 800fec2:	2104      	movs	r1, #4
 800fec4:	f7ff ff94 	bl	800fdf0 <std>
 800fec8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800fecc:	2201      	movs	r2, #1
 800fece:	2109      	movs	r1, #9
 800fed0:	f7ff ff8e 	bl	800fdf0 <std>
 800fed4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800fed8:	2202      	movs	r2, #2
 800feda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fede:	2112      	movs	r1, #18
 800fee0:	f7ff bf86 	b.w	800fdf0 <std>
 800fee4:	24000e68 	.word	0x24000e68
 800fee8:	24000d30 	.word	0x24000d30
 800feec:	0800fe5d 	.word	0x0800fe5d

0800fef0 <__sfp_lock_acquire>:
 800fef0:	4801      	ldr	r0, [pc, #4]	@ (800fef8 <__sfp_lock_acquire+0x8>)
 800fef2:	f000 b97a 	b.w	80101ea <__retarget_lock_acquire_recursive>
 800fef6:	bf00      	nop
 800fef8:	24000e71 	.word	0x24000e71

0800fefc <__sfp_lock_release>:
 800fefc:	4801      	ldr	r0, [pc, #4]	@ (800ff04 <__sfp_lock_release+0x8>)
 800fefe:	f000 b975 	b.w	80101ec <__retarget_lock_release_recursive>
 800ff02:	bf00      	nop
 800ff04:	24000e71 	.word	0x24000e71

0800ff08 <__sinit>:
 800ff08:	b510      	push	{r4, lr}
 800ff0a:	4604      	mov	r4, r0
 800ff0c:	f7ff fff0 	bl	800fef0 <__sfp_lock_acquire>
 800ff10:	6a23      	ldr	r3, [r4, #32]
 800ff12:	b11b      	cbz	r3, 800ff1c <__sinit+0x14>
 800ff14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ff18:	f7ff bff0 	b.w	800fefc <__sfp_lock_release>
 800ff1c:	4b04      	ldr	r3, [pc, #16]	@ (800ff30 <__sinit+0x28>)
 800ff1e:	6223      	str	r3, [r4, #32]
 800ff20:	4b04      	ldr	r3, [pc, #16]	@ (800ff34 <__sinit+0x2c>)
 800ff22:	681b      	ldr	r3, [r3, #0]
 800ff24:	2b00      	cmp	r3, #0
 800ff26:	d1f5      	bne.n	800ff14 <__sinit+0xc>
 800ff28:	f7ff ffc4 	bl	800feb4 <global_stdio_init.part.0>
 800ff2c:	e7f2      	b.n	800ff14 <__sinit+0xc>
 800ff2e:	bf00      	nop
 800ff30:	0800fe75 	.word	0x0800fe75
 800ff34:	24000e68 	.word	0x24000e68

0800ff38 <_fwalk_sglue>:
 800ff38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ff3c:	4607      	mov	r7, r0
 800ff3e:	4688      	mov	r8, r1
 800ff40:	4614      	mov	r4, r2
 800ff42:	2600      	movs	r6, #0
 800ff44:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ff48:	f1b9 0901 	subs.w	r9, r9, #1
 800ff4c:	d505      	bpl.n	800ff5a <_fwalk_sglue+0x22>
 800ff4e:	6824      	ldr	r4, [r4, #0]
 800ff50:	2c00      	cmp	r4, #0
 800ff52:	d1f7      	bne.n	800ff44 <_fwalk_sglue+0xc>
 800ff54:	4630      	mov	r0, r6
 800ff56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ff5a:	89ab      	ldrh	r3, [r5, #12]
 800ff5c:	2b01      	cmp	r3, #1
 800ff5e:	d907      	bls.n	800ff70 <_fwalk_sglue+0x38>
 800ff60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ff64:	3301      	adds	r3, #1
 800ff66:	d003      	beq.n	800ff70 <_fwalk_sglue+0x38>
 800ff68:	4629      	mov	r1, r5
 800ff6a:	4638      	mov	r0, r7
 800ff6c:	47c0      	blx	r8
 800ff6e:	4306      	orrs	r6, r0
 800ff70:	3568      	adds	r5, #104	@ 0x68
 800ff72:	e7e9      	b.n	800ff48 <_fwalk_sglue+0x10>

0800ff74 <siprintf>:
 800ff74:	b40e      	push	{r1, r2, r3}
 800ff76:	b500      	push	{lr}
 800ff78:	b09c      	sub	sp, #112	@ 0x70
 800ff7a:	ab1d      	add	r3, sp, #116	@ 0x74
 800ff7c:	9002      	str	r0, [sp, #8]
 800ff7e:	9006      	str	r0, [sp, #24]
 800ff80:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ff84:	4809      	ldr	r0, [pc, #36]	@ (800ffac <siprintf+0x38>)
 800ff86:	9107      	str	r1, [sp, #28]
 800ff88:	9104      	str	r1, [sp, #16]
 800ff8a:	4909      	ldr	r1, [pc, #36]	@ (800ffb0 <siprintf+0x3c>)
 800ff8c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ff90:	9105      	str	r1, [sp, #20]
 800ff92:	6800      	ldr	r0, [r0, #0]
 800ff94:	9301      	str	r3, [sp, #4]
 800ff96:	a902      	add	r1, sp, #8
 800ff98:	f002 f852 	bl	8012040 <_svfiprintf_r>
 800ff9c:	9b02      	ldr	r3, [sp, #8]
 800ff9e:	2200      	movs	r2, #0
 800ffa0:	701a      	strb	r2, [r3, #0]
 800ffa2:	b01c      	add	sp, #112	@ 0x70
 800ffa4:	f85d eb04 	ldr.w	lr, [sp], #4
 800ffa8:	b003      	add	sp, #12
 800ffaa:	4770      	bx	lr
 800ffac:	240001e8 	.word	0x240001e8
 800ffb0:	ffff0208 	.word	0xffff0208

0800ffb4 <siscanf>:
 800ffb4:	b40e      	push	{r1, r2, r3}
 800ffb6:	b530      	push	{r4, r5, lr}
 800ffb8:	b09c      	sub	sp, #112	@ 0x70
 800ffba:	ac1f      	add	r4, sp, #124	@ 0x7c
 800ffbc:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800ffc0:	f854 5b04 	ldr.w	r5, [r4], #4
 800ffc4:	f8ad 2014 	strh.w	r2, [sp, #20]
 800ffc8:	9002      	str	r0, [sp, #8]
 800ffca:	9006      	str	r0, [sp, #24]
 800ffcc:	f7f0 f9f0 	bl	80003b0 <strlen>
 800ffd0:	4b0b      	ldr	r3, [pc, #44]	@ (8010000 <siscanf+0x4c>)
 800ffd2:	9003      	str	r0, [sp, #12]
 800ffd4:	9007      	str	r0, [sp, #28]
 800ffd6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ffd8:	480a      	ldr	r0, [pc, #40]	@ (8010004 <siscanf+0x50>)
 800ffda:	9401      	str	r4, [sp, #4]
 800ffdc:	2300      	movs	r3, #0
 800ffde:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ffe0:	9314      	str	r3, [sp, #80]	@ 0x50
 800ffe2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ffe6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ffea:	462a      	mov	r2, r5
 800ffec:	4623      	mov	r3, r4
 800ffee:	a902      	add	r1, sp, #8
 800fff0:	6800      	ldr	r0, [r0, #0]
 800fff2:	f002 f979 	bl	80122e8 <__ssvfiscanf_r>
 800fff6:	b01c      	add	sp, #112	@ 0x70
 800fff8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fffc:	b003      	add	sp, #12
 800fffe:	4770      	bx	lr
 8010000:	0801002b 	.word	0x0801002b
 8010004:	240001e8 	.word	0x240001e8

08010008 <__sread>:
 8010008:	b510      	push	{r4, lr}
 801000a:	460c      	mov	r4, r1
 801000c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010010:	f000 f88c 	bl	801012c <_read_r>
 8010014:	2800      	cmp	r0, #0
 8010016:	bfab      	itete	ge
 8010018:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801001a:	89a3      	ldrhlt	r3, [r4, #12]
 801001c:	181b      	addge	r3, r3, r0
 801001e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8010022:	bfac      	ite	ge
 8010024:	6563      	strge	r3, [r4, #84]	@ 0x54
 8010026:	81a3      	strhlt	r3, [r4, #12]
 8010028:	bd10      	pop	{r4, pc}

0801002a <__seofread>:
 801002a:	2000      	movs	r0, #0
 801002c:	4770      	bx	lr

0801002e <__swrite>:
 801002e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010032:	461f      	mov	r7, r3
 8010034:	898b      	ldrh	r3, [r1, #12]
 8010036:	05db      	lsls	r3, r3, #23
 8010038:	4605      	mov	r5, r0
 801003a:	460c      	mov	r4, r1
 801003c:	4616      	mov	r6, r2
 801003e:	d505      	bpl.n	801004c <__swrite+0x1e>
 8010040:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010044:	2302      	movs	r3, #2
 8010046:	2200      	movs	r2, #0
 8010048:	f000 f85e 	bl	8010108 <_lseek_r>
 801004c:	89a3      	ldrh	r3, [r4, #12]
 801004e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010052:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010056:	81a3      	strh	r3, [r4, #12]
 8010058:	4632      	mov	r2, r6
 801005a:	463b      	mov	r3, r7
 801005c:	4628      	mov	r0, r5
 801005e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010062:	f000 b885 	b.w	8010170 <_write_r>

08010066 <__sseek>:
 8010066:	b510      	push	{r4, lr}
 8010068:	460c      	mov	r4, r1
 801006a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801006e:	f000 f84b 	bl	8010108 <_lseek_r>
 8010072:	1c43      	adds	r3, r0, #1
 8010074:	89a3      	ldrh	r3, [r4, #12]
 8010076:	bf15      	itete	ne
 8010078:	6560      	strne	r0, [r4, #84]	@ 0x54
 801007a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801007e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8010082:	81a3      	strheq	r3, [r4, #12]
 8010084:	bf18      	it	ne
 8010086:	81a3      	strhne	r3, [r4, #12]
 8010088:	bd10      	pop	{r4, pc}

0801008a <__sclose>:
 801008a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801008e:	f000 b82b 	b.w	80100e8 <_close_r>

08010092 <memset>:
 8010092:	4402      	add	r2, r0
 8010094:	4603      	mov	r3, r0
 8010096:	4293      	cmp	r3, r2
 8010098:	d100      	bne.n	801009c <memset+0xa>
 801009a:	4770      	bx	lr
 801009c:	f803 1b01 	strb.w	r1, [r3], #1
 80100a0:	e7f9      	b.n	8010096 <memset+0x4>

080100a2 <strchr>:
 80100a2:	b2c9      	uxtb	r1, r1
 80100a4:	4603      	mov	r3, r0
 80100a6:	4618      	mov	r0, r3
 80100a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80100ac:	b112      	cbz	r2, 80100b4 <strchr+0x12>
 80100ae:	428a      	cmp	r2, r1
 80100b0:	d1f9      	bne.n	80100a6 <strchr+0x4>
 80100b2:	4770      	bx	lr
 80100b4:	2900      	cmp	r1, #0
 80100b6:	bf18      	it	ne
 80100b8:	2000      	movne	r0, #0
 80100ba:	4770      	bx	lr

080100bc <strncmp>:
 80100bc:	b510      	push	{r4, lr}
 80100be:	b16a      	cbz	r2, 80100dc <strncmp+0x20>
 80100c0:	3901      	subs	r1, #1
 80100c2:	1884      	adds	r4, r0, r2
 80100c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80100c8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80100cc:	429a      	cmp	r2, r3
 80100ce:	d103      	bne.n	80100d8 <strncmp+0x1c>
 80100d0:	42a0      	cmp	r0, r4
 80100d2:	d001      	beq.n	80100d8 <strncmp+0x1c>
 80100d4:	2a00      	cmp	r2, #0
 80100d6:	d1f5      	bne.n	80100c4 <strncmp+0x8>
 80100d8:	1ad0      	subs	r0, r2, r3
 80100da:	bd10      	pop	{r4, pc}
 80100dc:	4610      	mov	r0, r2
 80100de:	e7fc      	b.n	80100da <strncmp+0x1e>

080100e0 <_localeconv_r>:
 80100e0:	4800      	ldr	r0, [pc, #0]	@ (80100e4 <_localeconv_r+0x4>)
 80100e2:	4770      	bx	lr
 80100e4:	2400016c 	.word	0x2400016c

080100e8 <_close_r>:
 80100e8:	b538      	push	{r3, r4, r5, lr}
 80100ea:	4d06      	ldr	r5, [pc, #24]	@ (8010104 <_close_r+0x1c>)
 80100ec:	2300      	movs	r3, #0
 80100ee:	4604      	mov	r4, r0
 80100f0:	4608      	mov	r0, r1
 80100f2:	602b      	str	r3, [r5, #0]
 80100f4:	f7f1 fcb0 	bl	8001a58 <_close>
 80100f8:	1c43      	adds	r3, r0, #1
 80100fa:	d102      	bne.n	8010102 <_close_r+0x1a>
 80100fc:	682b      	ldr	r3, [r5, #0]
 80100fe:	b103      	cbz	r3, 8010102 <_close_r+0x1a>
 8010100:	6023      	str	r3, [r4, #0]
 8010102:	bd38      	pop	{r3, r4, r5, pc}
 8010104:	24000e6c 	.word	0x24000e6c

08010108 <_lseek_r>:
 8010108:	b538      	push	{r3, r4, r5, lr}
 801010a:	4d07      	ldr	r5, [pc, #28]	@ (8010128 <_lseek_r+0x20>)
 801010c:	4604      	mov	r4, r0
 801010e:	4608      	mov	r0, r1
 8010110:	4611      	mov	r1, r2
 8010112:	2200      	movs	r2, #0
 8010114:	602a      	str	r2, [r5, #0]
 8010116:	461a      	mov	r2, r3
 8010118:	f7f1 fcc5 	bl	8001aa6 <_lseek>
 801011c:	1c43      	adds	r3, r0, #1
 801011e:	d102      	bne.n	8010126 <_lseek_r+0x1e>
 8010120:	682b      	ldr	r3, [r5, #0]
 8010122:	b103      	cbz	r3, 8010126 <_lseek_r+0x1e>
 8010124:	6023      	str	r3, [r4, #0]
 8010126:	bd38      	pop	{r3, r4, r5, pc}
 8010128:	24000e6c 	.word	0x24000e6c

0801012c <_read_r>:
 801012c:	b538      	push	{r3, r4, r5, lr}
 801012e:	4d07      	ldr	r5, [pc, #28]	@ (801014c <_read_r+0x20>)
 8010130:	4604      	mov	r4, r0
 8010132:	4608      	mov	r0, r1
 8010134:	4611      	mov	r1, r2
 8010136:	2200      	movs	r2, #0
 8010138:	602a      	str	r2, [r5, #0]
 801013a:	461a      	mov	r2, r3
 801013c:	f7f1 fc53 	bl	80019e6 <_read>
 8010140:	1c43      	adds	r3, r0, #1
 8010142:	d102      	bne.n	801014a <_read_r+0x1e>
 8010144:	682b      	ldr	r3, [r5, #0]
 8010146:	b103      	cbz	r3, 801014a <_read_r+0x1e>
 8010148:	6023      	str	r3, [r4, #0]
 801014a:	bd38      	pop	{r3, r4, r5, pc}
 801014c:	24000e6c 	.word	0x24000e6c

08010150 <_sbrk_r>:
 8010150:	b538      	push	{r3, r4, r5, lr}
 8010152:	4d06      	ldr	r5, [pc, #24]	@ (801016c <_sbrk_r+0x1c>)
 8010154:	2300      	movs	r3, #0
 8010156:	4604      	mov	r4, r0
 8010158:	4608      	mov	r0, r1
 801015a:	602b      	str	r3, [r5, #0]
 801015c:	f7f1 fcb0 	bl	8001ac0 <_sbrk>
 8010160:	1c43      	adds	r3, r0, #1
 8010162:	d102      	bne.n	801016a <_sbrk_r+0x1a>
 8010164:	682b      	ldr	r3, [r5, #0]
 8010166:	b103      	cbz	r3, 801016a <_sbrk_r+0x1a>
 8010168:	6023      	str	r3, [r4, #0]
 801016a:	bd38      	pop	{r3, r4, r5, pc}
 801016c:	24000e6c 	.word	0x24000e6c

08010170 <_write_r>:
 8010170:	b538      	push	{r3, r4, r5, lr}
 8010172:	4d07      	ldr	r5, [pc, #28]	@ (8010190 <_write_r+0x20>)
 8010174:	4604      	mov	r4, r0
 8010176:	4608      	mov	r0, r1
 8010178:	4611      	mov	r1, r2
 801017a:	2200      	movs	r2, #0
 801017c:	602a      	str	r2, [r5, #0]
 801017e:	461a      	mov	r2, r3
 8010180:	f7f1 fc4e 	bl	8001a20 <_write>
 8010184:	1c43      	adds	r3, r0, #1
 8010186:	d102      	bne.n	801018e <_write_r+0x1e>
 8010188:	682b      	ldr	r3, [r5, #0]
 801018a:	b103      	cbz	r3, 801018e <_write_r+0x1e>
 801018c:	6023      	str	r3, [r4, #0]
 801018e:	bd38      	pop	{r3, r4, r5, pc}
 8010190:	24000e6c 	.word	0x24000e6c

08010194 <__errno>:
 8010194:	4b01      	ldr	r3, [pc, #4]	@ (801019c <__errno+0x8>)
 8010196:	6818      	ldr	r0, [r3, #0]
 8010198:	4770      	bx	lr
 801019a:	bf00      	nop
 801019c:	240001e8 	.word	0x240001e8

080101a0 <__libc_init_array>:
 80101a0:	b570      	push	{r4, r5, r6, lr}
 80101a2:	4d0d      	ldr	r5, [pc, #52]	@ (80101d8 <__libc_init_array+0x38>)
 80101a4:	4c0d      	ldr	r4, [pc, #52]	@ (80101dc <__libc_init_array+0x3c>)
 80101a6:	1b64      	subs	r4, r4, r5
 80101a8:	10a4      	asrs	r4, r4, #2
 80101aa:	2600      	movs	r6, #0
 80101ac:	42a6      	cmp	r6, r4
 80101ae:	d109      	bne.n	80101c4 <__libc_init_array+0x24>
 80101b0:	4d0b      	ldr	r5, [pc, #44]	@ (80101e0 <__libc_init_array+0x40>)
 80101b2:	4c0c      	ldr	r4, [pc, #48]	@ (80101e4 <__libc_init_array+0x44>)
 80101b4:	f003 f822 	bl	80131fc <_init>
 80101b8:	1b64      	subs	r4, r4, r5
 80101ba:	10a4      	asrs	r4, r4, #2
 80101bc:	2600      	movs	r6, #0
 80101be:	42a6      	cmp	r6, r4
 80101c0:	d105      	bne.n	80101ce <__libc_init_array+0x2e>
 80101c2:	bd70      	pop	{r4, r5, r6, pc}
 80101c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80101c8:	4798      	blx	r3
 80101ca:	3601      	adds	r6, #1
 80101cc:	e7ee      	b.n	80101ac <__libc_init_array+0xc>
 80101ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80101d2:	4798      	blx	r3
 80101d4:	3601      	adds	r6, #1
 80101d6:	e7f2      	b.n	80101be <__libc_init_array+0x1e>
 80101d8:	0801379c 	.word	0x0801379c
 80101dc:	0801379c 	.word	0x0801379c
 80101e0:	0801379c 	.word	0x0801379c
 80101e4:	080137a0 	.word	0x080137a0

080101e8 <__retarget_lock_init_recursive>:
 80101e8:	4770      	bx	lr

080101ea <__retarget_lock_acquire_recursive>:
 80101ea:	4770      	bx	lr

080101ec <__retarget_lock_release_recursive>:
 80101ec:	4770      	bx	lr

080101ee <memcpy>:
 80101ee:	440a      	add	r2, r1
 80101f0:	4291      	cmp	r1, r2
 80101f2:	f100 33ff 	add.w	r3, r0, #4294967295
 80101f6:	d100      	bne.n	80101fa <memcpy+0xc>
 80101f8:	4770      	bx	lr
 80101fa:	b510      	push	{r4, lr}
 80101fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010200:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010204:	4291      	cmp	r1, r2
 8010206:	d1f9      	bne.n	80101fc <memcpy+0xe>
 8010208:	bd10      	pop	{r4, pc}
 801020a:	0000      	movs	r0, r0
 801020c:	0000      	movs	r0, r0
	...

08010210 <nan>:
 8010210:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010218 <nan+0x8>
 8010214:	4770      	bx	lr
 8010216:	bf00      	nop
 8010218:	00000000 	.word	0x00000000
 801021c:	7ff80000 	.word	0x7ff80000

08010220 <nanf>:
 8010220:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8010228 <nanf+0x8>
 8010224:	4770      	bx	lr
 8010226:	bf00      	nop
 8010228:	7fc00000 	.word	0x7fc00000

0801022c <quorem>:
 801022c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010230:	6903      	ldr	r3, [r0, #16]
 8010232:	690c      	ldr	r4, [r1, #16]
 8010234:	42a3      	cmp	r3, r4
 8010236:	4607      	mov	r7, r0
 8010238:	db7e      	blt.n	8010338 <quorem+0x10c>
 801023a:	3c01      	subs	r4, #1
 801023c:	f101 0814 	add.w	r8, r1, #20
 8010240:	00a3      	lsls	r3, r4, #2
 8010242:	f100 0514 	add.w	r5, r0, #20
 8010246:	9300      	str	r3, [sp, #0]
 8010248:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801024c:	9301      	str	r3, [sp, #4]
 801024e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010252:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010256:	3301      	adds	r3, #1
 8010258:	429a      	cmp	r2, r3
 801025a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801025e:	fbb2 f6f3 	udiv	r6, r2, r3
 8010262:	d32e      	bcc.n	80102c2 <quorem+0x96>
 8010264:	f04f 0a00 	mov.w	sl, #0
 8010268:	46c4      	mov	ip, r8
 801026a:	46ae      	mov	lr, r5
 801026c:	46d3      	mov	fp, sl
 801026e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010272:	b298      	uxth	r0, r3
 8010274:	fb06 a000 	mla	r0, r6, r0, sl
 8010278:	0c02      	lsrs	r2, r0, #16
 801027a:	0c1b      	lsrs	r3, r3, #16
 801027c:	fb06 2303 	mla	r3, r6, r3, r2
 8010280:	f8de 2000 	ldr.w	r2, [lr]
 8010284:	b280      	uxth	r0, r0
 8010286:	b292      	uxth	r2, r2
 8010288:	1a12      	subs	r2, r2, r0
 801028a:	445a      	add	r2, fp
 801028c:	f8de 0000 	ldr.w	r0, [lr]
 8010290:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010294:	b29b      	uxth	r3, r3
 8010296:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801029a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801029e:	b292      	uxth	r2, r2
 80102a0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80102a4:	45e1      	cmp	r9, ip
 80102a6:	f84e 2b04 	str.w	r2, [lr], #4
 80102aa:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80102ae:	d2de      	bcs.n	801026e <quorem+0x42>
 80102b0:	9b00      	ldr	r3, [sp, #0]
 80102b2:	58eb      	ldr	r3, [r5, r3]
 80102b4:	b92b      	cbnz	r3, 80102c2 <quorem+0x96>
 80102b6:	9b01      	ldr	r3, [sp, #4]
 80102b8:	3b04      	subs	r3, #4
 80102ba:	429d      	cmp	r5, r3
 80102bc:	461a      	mov	r2, r3
 80102be:	d32f      	bcc.n	8010320 <quorem+0xf4>
 80102c0:	613c      	str	r4, [r7, #16]
 80102c2:	4638      	mov	r0, r7
 80102c4:	f001 fbec 	bl	8011aa0 <__mcmp>
 80102c8:	2800      	cmp	r0, #0
 80102ca:	db25      	blt.n	8010318 <quorem+0xec>
 80102cc:	4629      	mov	r1, r5
 80102ce:	2000      	movs	r0, #0
 80102d0:	f858 2b04 	ldr.w	r2, [r8], #4
 80102d4:	f8d1 c000 	ldr.w	ip, [r1]
 80102d8:	fa1f fe82 	uxth.w	lr, r2
 80102dc:	fa1f f38c 	uxth.w	r3, ip
 80102e0:	eba3 030e 	sub.w	r3, r3, lr
 80102e4:	4403      	add	r3, r0
 80102e6:	0c12      	lsrs	r2, r2, #16
 80102e8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80102ec:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80102f0:	b29b      	uxth	r3, r3
 80102f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80102f6:	45c1      	cmp	r9, r8
 80102f8:	f841 3b04 	str.w	r3, [r1], #4
 80102fc:	ea4f 4022 	mov.w	r0, r2, asr #16
 8010300:	d2e6      	bcs.n	80102d0 <quorem+0xa4>
 8010302:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010306:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801030a:	b922      	cbnz	r2, 8010316 <quorem+0xea>
 801030c:	3b04      	subs	r3, #4
 801030e:	429d      	cmp	r5, r3
 8010310:	461a      	mov	r2, r3
 8010312:	d30b      	bcc.n	801032c <quorem+0x100>
 8010314:	613c      	str	r4, [r7, #16]
 8010316:	3601      	adds	r6, #1
 8010318:	4630      	mov	r0, r6
 801031a:	b003      	add	sp, #12
 801031c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010320:	6812      	ldr	r2, [r2, #0]
 8010322:	3b04      	subs	r3, #4
 8010324:	2a00      	cmp	r2, #0
 8010326:	d1cb      	bne.n	80102c0 <quorem+0x94>
 8010328:	3c01      	subs	r4, #1
 801032a:	e7c6      	b.n	80102ba <quorem+0x8e>
 801032c:	6812      	ldr	r2, [r2, #0]
 801032e:	3b04      	subs	r3, #4
 8010330:	2a00      	cmp	r2, #0
 8010332:	d1ef      	bne.n	8010314 <quorem+0xe8>
 8010334:	3c01      	subs	r4, #1
 8010336:	e7ea      	b.n	801030e <quorem+0xe2>
 8010338:	2000      	movs	r0, #0
 801033a:	e7ee      	b.n	801031a <quorem+0xee>
 801033c:	0000      	movs	r0, r0
	...

08010340 <_dtoa_r>:
 8010340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010344:	ed2d 8b02 	vpush	{d8}
 8010348:	69c7      	ldr	r7, [r0, #28]
 801034a:	b091      	sub	sp, #68	@ 0x44
 801034c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8010350:	ec55 4b10 	vmov	r4, r5, d0
 8010354:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8010356:	9107      	str	r1, [sp, #28]
 8010358:	4681      	mov	r9, r0
 801035a:	9209      	str	r2, [sp, #36]	@ 0x24
 801035c:	930d      	str	r3, [sp, #52]	@ 0x34
 801035e:	b97f      	cbnz	r7, 8010380 <_dtoa_r+0x40>
 8010360:	2010      	movs	r0, #16
 8010362:	f7fe f893 	bl	800e48c <malloc>
 8010366:	4602      	mov	r2, r0
 8010368:	f8c9 001c 	str.w	r0, [r9, #28]
 801036c:	b920      	cbnz	r0, 8010378 <_dtoa_r+0x38>
 801036e:	4ba0      	ldr	r3, [pc, #640]	@ (80105f0 <_dtoa_r+0x2b0>)
 8010370:	21ef      	movs	r1, #239	@ 0xef
 8010372:	48a0      	ldr	r0, [pc, #640]	@ (80105f4 <_dtoa_r+0x2b4>)
 8010374:	f002 fbb4 	bl	8012ae0 <__assert_func>
 8010378:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801037c:	6007      	str	r7, [r0, #0]
 801037e:	60c7      	str	r7, [r0, #12]
 8010380:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010384:	6819      	ldr	r1, [r3, #0]
 8010386:	b159      	cbz	r1, 80103a0 <_dtoa_r+0x60>
 8010388:	685a      	ldr	r2, [r3, #4]
 801038a:	604a      	str	r2, [r1, #4]
 801038c:	2301      	movs	r3, #1
 801038e:	4093      	lsls	r3, r2
 8010390:	608b      	str	r3, [r1, #8]
 8010392:	4648      	mov	r0, r9
 8010394:	f001 f900 	bl	8011598 <_Bfree>
 8010398:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801039c:	2200      	movs	r2, #0
 801039e:	601a      	str	r2, [r3, #0]
 80103a0:	1e2b      	subs	r3, r5, #0
 80103a2:	bfbb      	ittet	lt
 80103a4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80103a8:	9303      	strlt	r3, [sp, #12]
 80103aa:	2300      	movge	r3, #0
 80103ac:	2201      	movlt	r2, #1
 80103ae:	bfac      	ite	ge
 80103b0:	6033      	strge	r3, [r6, #0]
 80103b2:	6032      	strlt	r2, [r6, #0]
 80103b4:	4b90      	ldr	r3, [pc, #576]	@ (80105f8 <_dtoa_r+0x2b8>)
 80103b6:	9e03      	ldr	r6, [sp, #12]
 80103b8:	43b3      	bics	r3, r6
 80103ba:	d110      	bne.n	80103de <_dtoa_r+0x9e>
 80103bc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80103be:	f242 730f 	movw	r3, #9999	@ 0x270f
 80103c2:	6013      	str	r3, [r2, #0]
 80103c4:	f3c6 0313 	ubfx	r3, r6, #0, #20
 80103c8:	4323      	orrs	r3, r4
 80103ca:	f000 84de 	beq.w	8010d8a <_dtoa_r+0xa4a>
 80103ce:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80103d0:	4f8a      	ldr	r7, [pc, #552]	@ (80105fc <_dtoa_r+0x2bc>)
 80103d2:	2b00      	cmp	r3, #0
 80103d4:	f000 84e0 	beq.w	8010d98 <_dtoa_r+0xa58>
 80103d8:	1cfb      	adds	r3, r7, #3
 80103da:	f000 bcdb 	b.w	8010d94 <_dtoa_r+0xa54>
 80103de:	ed9d 8b02 	vldr	d8, [sp, #8]
 80103e2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80103e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103ea:	d10a      	bne.n	8010402 <_dtoa_r+0xc2>
 80103ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80103ee:	2301      	movs	r3, #1
 80103f0:	6013      	str	r3, [r2, #0]
 80103f2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80103f4:	b113      	cbz	r3, 80103fc <_dtoa_r+0xbc>
 80103f6:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80103f8:	4b81      	ldr	r3, [pc, #516]	@ (8010600 <_dtoa_r+0x2c0>)
 80103fa:	6013      	str	r3, [r2, #0]
 80103fc:	4f81      	ldr	r7, [pc, #516]	@ (8010604 <_dtoa_r+0x2c4>)
 80103fe:	f000 bccb 	b.w	8010d98 <_dtoa_r+0xa58>
 8010402:	aa0e      	add	r2, sp, #56	@ 0x38
 8010404:	a90f      	add	r1, sp, #60	@ 0x3c
 8010406:	4648      	mov	r0, r9
 8010408:	eeb0 0b48 	vmov.f64	d0, d8
 801040c:	f001 fc68 	bl	8011ce0 <__d2b>
 8010410:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8010414:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010416:	9001      	str	r0, [sp, #4]
 8010418:	2b00      	cmp	r3, #0
 801041a:	d045      	beq.n	80104a8 <_dtoa_r+0x168>
 801041c:	eeb0 7b48 	vmov.f64	d7, d8
 8010420:	ee18 1a90 	vmov	r1, s17
 8010424:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8010428:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801042c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8010430:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8010434:	2500      	movs	r5, #0
 8010436:	ee07 1a90 	vmov	s15, r1
 801043a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 801043e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80105d8 <_dtoa_r+0x298>
 8010442:	ee37 7b46 	vsub.f64	d7, d7, d6
 8010446:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 80105e0 <_dtoa_r+0x2a0>
 801044a:	eea7 6b05 	vfma.f64	d6, d7, d5
 801044e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80105e8 <_dtoa_r+0x2a8>
 8010452:	ee07 3a90 	vmov	s15, r3
 8010456:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801045a:	eeb0 7b46 	vmov.f64	d7, d6
 801045e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8010462:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8010466:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801046a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801046e:	ee16 8a90 	vmov	r8, s13
 8010472:	d508      	bpl.n	8010486 <_dtoa_r+0x146>
 8010474:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8010478:	eeb4 6b47 	vcmp.f64	d6, d7
 801047c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010480:	bf18      	it	ne
 8010482:	f108 38ff 	addne.w	r8, r8, #4294967295
 8010486:	f1b8 0f16 	cmp.w	r8, #22
 801048a:	d82b      	bhi.n	80104e4 <_dtoa_r+0x1a4>
 801048c:	495e      	ldr	r1, [pc, #376]	@ (8010608 <_dtoa_r+0x2c8>)
 801048e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8010492:	ed91 7b00 	vldr	d7, [r1]
 8010496:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801049a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801049e:	d501      	bpl.n	80104a4 <_dtoa_r+0x164>
 80104a0:	f108 38ff 	add.w	r8, r8, #4294967295
 80104a4:	2100      	movs	r1, #0
 80104a6:	e01e      	b.n	80104e6 <_dtoa_r+0x1a6>
 80104a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80104aa:	4413      	add	r3, r2
 80104ac:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 80104b0:	2920      	cmp	r1, #32
 80104b2:	bfc1      	itttt	gt
 80104b4:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 80104b8:	408e      	lslgt	r6, r1
 80104ba:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 80104be:	fa24 f101 	lsrgt.w	r1, r4, r1
 80104c2:	bfd6      	itet	le
 80104c4:	f1c1 0120 	rsble	r1, r1, #32
 80104c8:	4331      	orrgt	r1, r6
 80104ca:	fa04 f101 	lslle.w	r1, r4, r1
 80104ce:	ee07 1a90 	vmov	s15, r1
 80104d2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80104d6:	3b01      	subs	r3, #1
 80104d8:	ee17 1a90 	vmov	r1, s15
 80104dc:	2501      	movs	r5, #1
 80104de:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 80104e2:	e7a8      	b.n	8010436 <_dtoa_r+0xf6>
 80104e4:	2101      	movs	r1, #1
 80104e6:	1ad2      	subs	r2, r2, r3
 80104e8:	1e53      	subs	r3, r2, #1
 80104ea:	9306      	str	r3, [sp, #24]
 80104ec:	bf45      	ittet	mi
 80104ee:	f1c2 0301 	rsbmi	r3, r2, #1
 80104f2:	9305      	strmi	r3, [sp, #20]
 80104f4:	2300      	movpl	r3, #0
 80104f6:	2300      	movmi	r3, #0
 80104f8:	bf4c      	ite	mi
 80104fa:	9306      	strmi	r3, [sp, #24]
 80104fc:	9305      	strpl	r3, [sp, #20]
 80104fe:	f1b8 0f00 	cmp.w	r8, #0
 8010502:	910c      	str	r1, [sp, #48]	@ 0x30
 8010504:	db18      	blt.n	8010538 <_dtoa_r+0x1f8>
 8010506:	9b06      	ldr	r3, [sp, #24]
 8010508:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801050c:	4443      	add	r3, r8
 801050e:	9306      	str	r3, [sp, #24]
 8010510:	2300      	movs	r3, #0
 8010512:	9a07      	ldr	r2, [sp, #28]
 8010514:	2a09      	cmp	r2, #9
 8010516:	d849      	bhi.n	80105ac <_dtoa_r+0x26c>
 8010518:	2a05      	cmp	r2, #5
 801051a:	bfc4      	itt	gt
 801051c:	3a04      	subgt	r2, #4
 801051e:	9207      	strgt	r2, [sp, #28]
 8010520:	9a07      	ldr	r2, [sp, #28]
 8010522:	f1a2 0202 	sub.w	r2, r2, #2
 8010526:	bfcc      	ite	gt
 8010528:	2400      	movgt	r4, #0
 801052a:	2401      	movle	r4, #1
 801052c:	2a03      	cmp	r2, #3
 801052e:	d848      	bhi.n	80105c2 <_dtoa_r+0x282>
 8010530:	e8df f002 	tbb	[pc, r2]
 8010534:	3a2c2e0b 	.word	0x3a2c2e0b
 8010538:	9b05      	ldr	r3, [sp, #20]
 801053a:	2200      	movs	r2, #0
 801053c:	eba3 0308 	sub.w	r3, r3, r8
 8010540:	9305      	str	r3, [sp, #20]
 8010542:	920a      	str	r2, [sp, #40]	@ 0x28
 8010544:	f1c8 0300 	rsb	r3, r8, #0
 8010548:	e7e3      	b.n	8010512 <_dtoa_r+0x1d2>
 801054a:	2200      	movs	r2, #0
 801054c:	9208      	str	r2, [sp, #32]
 801054e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010550:	2a00      	cmp	r2, #0
 8010552:	dc39      	bgt.n	80105c8 <_dtoa_r+0x288>
 8010554:	f04f 0b01 	mov.w	fp, #1
 8010558:	46da      	mov	sl, fp
 801055a:	465a      	mov	r2, fp
 801055c:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8010560:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8010564:	2100      	movs	r1, #0
 8010566:	2004      	movs	r0, #4
 8010568:	f100 0614 	add.w	r6, r0, #20
 801056c:	4296      	cmp	r6, r2
 801056e:	d930      	bls.n	80105d2 <_dtoa_r+0x292>
 8010570:	6079      	str	r1, [r7, #4]
 8010572:	4648      	mov	r0, r9
 8010574:	9304      	str	r3, [sp, #16]
 8010576:	f000 ffcf 	bl	8011518 <_Balloc>
 801057a:	9b04      	ldr	r3, [sp, #16]
 801057c:	4607      	mov	r7, r0
 801057e:	2800      	cmp	r0, #0
 8010580:	d146      	bne.n	8010610 <_dtoa_r+0x2d0>
 8010582:	4b22      	ldr	r3, [pc, #136]	@ (801060c <_dtoa_r+0x2cc>)
 8010584:	4602      	mov	r2, r0
 8010586:	f240 11af 	movw	r1, #431	@ 0x1af
 801058a:	e6f2      	b.n	8010372 <_dtoa_r+0x32>
 801058c:	2201      	movs	r2, #1
 801058e:	e7dd      	b.n	801054c <_dtoa_r+0x20c>
 8010590:	2200      	movs	r2, #0
 8010592:	9208      	str	r2, [sp, #32]
 8010594:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010596:	eb08 0b02 	add.w	fp, r8, r2
 801059a:	f10b 0a01 	add.w	sl, fp, #1
 801059e:	4652      	mov	r2, sl
 80105a0:	2a01      	cmp	r2, #1
 80105a2:	bfb8      	it	lt
 80105a4:	2201      	movlt	r2, #1
 80105a6:	e7db      	b.n	8010560 <_dtoa_r+0x220>
 80105a8:	2201      	movs	r2, #1
 80105aa:	e7f2      	b.n	8010592 <_dtoa_r+0x252>
 80105ac:	2401      	movs	r4, #1
 80105ae:	2200      	movs	r2, #0
 80105b0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80105b4:	f04f 3bff 	mov.w	fp, #4294967295
 80105b8:	2100      	movs	r1, #0
 80105ba:	46da      	mov	sl, fp
 80105bc:	2212      	movs	r2, #18
 80105be:	9109      	str	r1, [sp, #36]	@ 0x24
 80105c0:	e7ce      	b.n	8010560 <_dtoa_r+0x220>
 80105c2:	2201      	movs	r2, #1
 80105c4:	9208      	str	r2, [sp, #32]
 80105c6:	e7f5      	b.n	80105b4 <_dtoa_r+0x274>
 80105c8:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 80105cc:	46da      	mov	sl, fp
 80105ce:	465a      	mov	r2, fp
 80105d0:	e7c6      	b.n	8010560 <_dtoa_r+0x220>
 80105d2:	3101      	adds	r1, #1
 80105d4:	0040      	lsls	r0, r0, #1
 80105d6:	e7c7      	b.n	8010568 <_dtoa_r+0x228>
 80105d8:	636f4361 	.word	0x636f4361
 80105dc:	3fd287a7 	.word	0x3fd287a7
 80105e0:	8b60c8b3 	.word	0x8b60c8b3
 80105e4:	3fc68a28 	.word	0x3fc68a28
 80105e8:	509f79fb 	.word	0x509f79fb
 80105ec:	3fd34413 	.word	0x3fd34413
 80105f0:	080133ec 	.word	0x080133ec
 80105f4:	08013403 	.word	0x08013403
 80105f8:	7ff00000 	.word	0x7ff00000
 80105fc:	080133e8 	.word	0x080133e8
 8010600:	08013751 	.word	0x08013751
 8010604:	08013750 	.word	0x08013750
 8010608:	08013560 	.word	0x08013560
 801060c:	0801345b 	.word	0x0801345b
 8010610:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8010614:	f1ba 0f0e 	cmp.w	sl, #14
 8010618:	6010      	str	r0, [r2, #0]
 801061a:	d86f      	bhi.n	80106fc <_dtoa_r+0x3bc>
 801061c:	2c00      	cmp	r4, #0
 801061e:	d06d      	beq.n	80106fc <_dtoa_r+0x3bc>
 8010620:	f1b8 0f00 	cmp.w	r8, #0
 8010624:	f340 80c2 	ble.w	80107ac <_dtoa_r+0x46c>
 8010628:	4aca      	ldr	r2, [pc, #808]	@ (8010954 <_dtoa_r+0x614>)
 801062a:	f008 010f 	and.w	r1, r8, #15
 801062e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8010632:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8010636:	ed92 7b00 	vldr	d7, [r2]
 801063a:	ea4f 1128 	mov.w	r1, r8, asr #4
 801063e:	f000 80a9 	beq.w	8010794 <_dtoa_r+0x454>
 8010642:	4ac5      	ldr	r2, [pc, #788]	@ (8010958 <_dtoa_r+0x618>)
 8010644:	ed92 6b08 	vldr	d6, [r2, #32]
 8010648:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801064c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8010650:	f001 010f 	and.w	r1, r1, #15
 8010654:	2203      	movs	r2, #3
 8010656:	48c0      	ldr	r0, [pc, #768]	@ (8010958 <_dtoa_r+0x618>)
 8010658:	2900      	cmp	r1, #0
 801065a:	f040 809d 	bne.w	8010798 <_dtoa_r+0x458>
 801065e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8010662:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8010666:	ed8d 7b02 	vstr	d7, [sp, #8]
 801066a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801066c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010670:	2900      	cmp	r1, #0
 8010672:	f000 80c1 	beq.w	80107f8 <_dtoa_r+0x4b8>
 8010676:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801067a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801067e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010682:	f140 80b9 	bpl.w	80107f8 <_dtoa_r+0x4b8>
 8010686:	f1ba 0f00 	cmp.w	sl, #0
 801068a:	f000 80b5 	beq.w	80107f8 <_dtoa_r+0x4b8>
 801068e:	f1bb 0f00 	cmp.w	fp, #0
 8010692:	dd31      	ble.n	80106f8 <_dtoa_r+0x3b8>
 8010694:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8010698:	ee27 7b06 	vmul.f64	d7, d7, d6
 801069c:	ed8d 7b02 	vstr	d7, [sp, #8]
 80106a0:	f108 31ff 	add.w	r1, r8, #4294967295
 80106a4:	9104      	str	r1, [sp, #16]
 80106a6:	3201      	adds	r2, #1
 80106a8:	465c      	mov	r4, fp
 80106aa:	ed9d 6b02 	vldr	d6, [sp, #8]
 80106ae:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 80106b2:	ee07 2a90 	vmov	s15, r2
 80106b6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80106ba:	eea7 5b06 	vfma.f64	d5, d7, d6
 80106be:	ee15 2a90 	vmov	r2, s11
 80106c2:	ec51 0b15 	vmov	r0, r1, d5
 80106c6:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 80106ca:	2c00      	cmp	r4, #0
 80106cc:	f040 8098 	bne.w	8010800 <_dtoa_r+0x4c0>
 80106d0:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80106d4:	ee36 6b47 	vsub.f64	d6, d6, d7
 80106d8:	ec41 0b17 	vmov	d7, r0, r1
 80106dc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80106e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106e4:	f300 8261 	bgt.w	8010baa <_dtoa_r+0x86a>
 80106e8:	eeb1 7b47 	vneg.f64	d7, d7
 80106ec:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80106f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106f4:	f100 80f5 	bmi.w	80108e2 <_dtoa_r+0x5a2>
 80106f8:	ed8d 8b02 	vstr	d8, [sp, #8]
 80106fc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80106fe:	2a00      	cmp	r2, #0
 8010700:	f2c0 812c 	blt.w	801095c <_dtoa_r+0x61c>
 8010704:	f1b8 0f0e 	cmp.w	r8, #14
 8010708:	f300 8128 	bgt.w	801095c <_dtoa_r+0x61c>
 801070c:	4b91      	ldr	r3, [pc, #580]	@ (8010954 <_dtoa_r+0x614>)
 801070e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8010712:	ed93 6b00 	vldr	d6, [r3]
 8010716:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010718:	2b00      	cmp	r3, #0
 801071a:	da03      	bge.n	8010724 <_dtoa_r+0x3e4>
 801071c:	f1ba 0f00 	cmp.w	sl, #0
 8010720:	f340 80d2 	ble.w	80108c8 <_dtoa_r+0x588>
 8010724:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8010728:	ed9d 7b02 	vldr	d7, [sp, #8]
 801072c:	463e      	mov	r6, r7
 801072e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8010732:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8010736:	ee15 3a10 	vmov	r3, s10
 801073a:	3330      	adds	r3, #48	@ 0x30
 801073c:	f806 3b01 	strb.w	r3, [r6], #1
 8010740:	1bf3      	subs	r3, r6, r7
 8010742:	459a      	cmp	sl, r3
 8010744:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8010748:	eea3 7b46 	vfms.f64	d7, d3, d6
 801074c:	f040 80f8 	bne.w	8010940 <_dtoa_r+0x600>
 8010750:	ee37 7b07 	vadd.f64	d7, d7, d7
 8010754:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8010758:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801075c:	f300 80dd 	bgt.w	801091a <_dtoa_r+0x5da>
 8010760:	eeb4 7b46 	vcmp.f64	d7, d6
 8010764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010768:	d104      	bne.n	8010774 <_dtoa_r+0x434>
 801076a:	ee15 3a10 	vmov	r3, s10
 801076e:	07db      	lsls	r3, r3, #31
 8010770:	f100 80d3 	bmi.w	801091a <_dtoa_r+0x5da>
 8010774:	9901      	ldr	r1, [sp, #4]
 8010776:	4648      	mov	r0, r9
 8010778:	f000 ff0e 	bl	8011598 <_Bfree>
 801077c:	2300      	movs	r3, #0
 801077e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010780:	7033      	strb	r3, [r6, #0]
 8010782:	f108 0301 	add.w	r3, r8, #1
 8010786:	6013      	str	r3, [r2, #0]
 8010788:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801078a:	2b00      	cmp	r3, #0
 801078c:	f000 8304 	beq.w	8010d98 <_dtoa_r+0xa58>
 8010790:	601e      	str	r6, [r3, #0]
 8010792:	e301      	b.n	8010d98 <_dtoa_r+0xa58>
 8010794:	2202      	movs	r2, #2
 8010796:	e75e      	b.n	8010656 <_dtoa_r+0x316>
 8010798:	07cc      	lsls	r4, r1, #31
 801079a:	d504      	bpl.n	80107a6 <_dtoa_r+0x466>
 801079c:	ed90 6b00 	vldr	d6, [r0]
 80107a0:	3201      	adds	r2, #1
 80107a2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80107a6:	1049      	asrs	r1, r1, #1
 80107a8:	3008      	adds	r0, #8
 80107aa:	e755      	b.n	8010658 <_dtoa_r+0x318>
 80107ac:	d022      	beq.n	80107f4 <_dtoa_r+0x4b4>
 80107ae:	f1c8 0100 	rsb	r1, r8, #0
 80107b2:	4a68      	ldr	r2, [pc, #416]	@ (8010954 <_dtoa_r+0x614>)
 80107b4:	f001 000f 	and.w	r0, r1, #15
 80107b8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80107bc:	ed92 7b00 	vldr	d7, [r2]
 80107c0:	ee28 7b07 	vmul.f64	d7, d8, d7
 80107c4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80107c8:	4863      	ldr	r0, [pc, #396]	@ (8010958 <_dtoa_r+0x618>)
 80107ca:	1109      	asrs	r1, r1, #4
 80107cc:	2400      	movs	r4, #0
 80107ce:	2202      	movs	r2, #2
 80107d0:	b929      	cbnz	r1, 80107de <_dtoa_r+0x49e>
 80107d2:	2c00      	cmp	r4, #0
 80107d4:	f43f af49 	beq.w	801066a <_dtoa_r+0x32a>
 80107d8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80107dc:	e745      	b.n	801066a <_dtoa_r+0x32a>
 80107de:	07ce      	lsls	r6, r1, #31
 80107e0:	d505      	bpl.n	80107ee <_dtoa_r+0x4ae>
 80107e2:	ed90 6b00 	vldr	d6, [r0]
 80107e6:	3201      	adds	r2, #1
 80107e8:	2401      	movs	r4, #1
 80107ea:	ee27 7b06 	vmul.f64	d7, d7, d6
 80107ee:	1049      	asrs	r1, r1, #1
 80107f0:	3008      	adds	r0, #8
 80107f2:	e7ed      	b.n	80107d0 <_dtoa_r+0x490>
 80107f4:	2202      	movs	r2, #2
 80107f6:	e738      	b.n	801066a <_dtoa_r+0x32a>
 80107f8:	f8cd 8010 	str.w	r8, [sp, #16]
 80107fc:	4654      	mov	r4, sl
 80107fe:	e754      	b.n	80106aa <_dtoa_r+0x36a>
 8010800:	4a54      	ldr	r2, [pc, #336]	@ (8010954 <_dtoa_r+0x614>)
 8010802:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8010806:	ed12 4b02 	vldr	d4, [r2, #-8]
 801080a:	9a08      	ldr	r2, [sp, #32]
 801080c:	ec41 0b17 	vmov	d7, r0, r1
 8010810:	443c      	add	r4, r7
 8010812:	b34a      	cbz	r2, 8010868 <_dtoa_r+0x528>
 8010814:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8010818:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 801081c:	463e      	mov	r6, r7
 801081e:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8010822:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8010826:	ee35 7b47 	vsub.f64	d7, d5, d7
 801082a:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801082e:	ee14 2a90 	vmov	r2, s9
 8010832:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8010836:	3230      	adds	r2, #48	@ 0x30
 8010838:	ee36 6b45 	vsub.f64	d6, d6, d5
 801083c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8010840:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010844:	f806 2b01 	strb.w	r2, [r6], #1
 8010848:	d438      	bmi.n	80108bc <_dtoa_r+0x57c>
 801084a:	ee32 5b46 	vsub.f64	d5, d2, d6
 801084e:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8010852:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010856:	d462      	bmi.n	801091e <_dtoa_r+0x5de>
 8010858:	42a6      	cmp	r6, r4
 801085a:	f43f af4d 	beq.w	80106f8 <_dtoa_r+0x3b8>
 801085e:	ee27 7b03 	vmul.f64	d7, d7, d3
 8010862:	ee26 6b03 	vmul.f64	d6, d6, d3
 8010866:	e7e0      	b.n	801082a <_dtoa_r+0x4ea>
 8010868:	4621      	mov	r1, r4
 801086a:	463e      	mov	r6, r7
 801086c:	ee27 7b04 	vmul.f64	d7, d7, d4
 8010870:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8010874:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8010878:	ee14 2a90 	vmov	r2, s9
 801087c:	3230      	adds	r2, #48	@ 0x30
 801087e:	f806 2b01 	strb.w	r2, [r6], #1
 8010882:	42a6      	cmp	r6, r4
 8010884:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8010888:	ee36 6b45 	vsub.f64	d6, d6, d5
 801088c:	d119      	bne.n	80108c2 <_dtoa_r+0x582>
 801088e:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8010892:	ee37 4b05 	vadd.f64	d4, d7, d5
 8010896:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801089a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801089e:	dc3e      	bgt.n	801091e <_dtoa_r+0x5de>
 80108a0:	ee35 5b47 	vsub.f64	d5, d5, d7
 80108a4:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80108a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108ac:	f57f af24 	bpl.w	80106f8 <_dtoa_r+0x3b8>
 80108b0:	460e      	mov	r6, r1
 80108b2:	3901      	subs	r1, #1
 80108b4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80108b8:	2b30      	cmp	r3, #48	@ 0x30
 80108ba:	d0f9      	beq.n	80108b0 <_dtoa_r+0x570>
 80108bc:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80108c0:	e758      	b.n	8010774 <_dtoa_r+0x434>
 80108c2:	ee26 6b03 	vmul.f64	d6, d6, d3
 80108c6:	e7d5      	b.n	8010874 <_dtoa_r+0x534>
 80108c8:	d10b      	bne.n	80108e2 <_dtoa_r+0x5a2>
 80108ca:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80108ce:	ee26 6b07 	vmul.f64	d6, d6, d7
 80108d2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80108d6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80108da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108de:	f2c0 8161 	blt.w	8010ba4 <_dtoa_r+0x864>
 80108e2:	2400      	movs	r4, #0
 80108e4:	4625      	mov	r5, r4
 80108e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80108e8:	43db      	mvns	r3, r3
 80108ea:	9304      	str	r3, [sp, #16]
 80108ec:	463e      	mov	r6, r7
 80108ee:	f04f 0800 	mov.w	r8, #0
 80108f2:	4621      	mov	r1, r4
 80108f4:	4648      	mov	r0, r9
 80108f6:	f000 fe4f 	bl	8011598 <_Bfree>
 80108fa:	2d00      	cmp	r5, #0
 80108fc:	d0de      	beq.n	80108bc <_dtoa_r+0x57c>
 80108fe:	f1b8 0f00 	cmp.w	r8, #0
 8010902:	d005      	beq.n	8010910 <_dtoa_r+0x5d0>
 8010904:	45a8      	cmp	r8, r5
 8010906:	d003      	beq.n	8010910 <_dtoa_r+0x5d0>
 8010908:	4641      	mov	r1, r8
 801090a:	4648      	mov	r0, r9
 801090c:	f000 fe44 	bl	8011598 <_Bfree>
 8010910:	4629      	mov	r1, r5
 8010912:	4648      	mov	r0, r9
 8010914:	f000 fe40 	bl	8011598 <_Bfree>
 8010918:	e7d0      	b.n	80108bc <_dtoa_r+0x57c>
 801091a:	f8cd 8010 	str.w	r8, [sp, #16]
 801091e:	4633      	mov	r3, r6
 8010920:	461e      	mov	r6, r3
 8010922:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010926:	2a39      	cmp	r2, #57	@ 0x39
 8010928:	d106      	bne.n	8010938 <_dtoa_r+0x5f8>
 801092a:	429f      	cmp	r7, r3
 801092c:	d1f8      	bne.n	8010920 <_dtoa_r+0x5e0>
 801092e:	9a04      	ldr	r2, [sp, #16]
 8010930:	3201      	adds	r2, #1
 8010932:	9204      	str	r2, [sp, #16]
 8010934:	2230      	movs	r2, #48	@ 0x30
 8010936:	703a      	strb	r2, [r7, #0]
 8010938:	781a      	ldrb	r2, [r3, #0]
 801093a:	3201      	adds	r2, #1
 801093c:	701a      	strb	r2, [r3, #0]
 801093e:	e7bd      	b.n	80108bc <_dtoa_r+0x57c>
 8010940:	ee27 7b04 	vmul.f64	d7, d7, d4
 8010944:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010948:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801094c:	f47f aeef 	bne.w	801072e <_dtoa_r+0x3ee>
 8010950:	e710      	b.n	8010774 <_dtoa_r+0x434>
 8010952:	bf00      	nop
 8010954:	08013560 	.word	0x08013560
 8010958:	08013538 	.word	0x08013538
 801095c:	9908      	ldr	r1, [sp, #32]
 801095e:	2900      	cmp	r1, #0
 8010960:	f000 80e3 	beq.w	8010b2a <_dtoa_r+0x7ea>
 8010964:	9907      	ldr	r1, [sp, #28]
 8010966:	2901      	cmp	r1, #1
 8010968:	f300 80c8 	bgt.w	8010afc <_dtoa_r+0x7bc>
 801096c:	2d00      	cmp	r5, #0
 801096e:	f000 80c1 	beq.w	8010af4 <_dtoa_r+0x7b4>
 8010972:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8010976:	9e05      	ldr	r6, [sp, #20]
 8010978:	461c      	mov	r4, r3
 801097a:	9304      	str	r3, [sp, #16]
 801097c:	9b05      	ldr	r3, [sp, #20]
 801097e:	4413      	add	r3, r2
 8010980:	9305      	str	r3, [sp, #20]
 8010982:	9b06      	ldr	r3, [sp, #24]
 8010984:	2101      	movs	r1, #1
 8010986:	4413      	add	r3, r2
 8010988:	4648      	mov	r0, r9
 801098a:	9306      	str	r3, [sp, #24]
 801098c:	f000 ff02 	bl	8011794 <__i2b>
 8010990:	9b04      	ldr	r3, [sp, #16]
 8010992:	4605      	mov	r5, r0
 8010994:	b166      	cbz	r6, 80109b0 <_dtoa_r+0x670>
 8010996:	9a06      	ldr	r2, [sp, #24]
 8010998:	2a00      	cmp	r2, #0
 801099a:	dd09      	ble.n	80109b0 <_dtoa_r+0x670>
 801099c:	42b2      	cmp	r2, r6
 801099e:	9905      	ldr	r1, [sp, #20]
 80109a0:	bfa8      	it	ge
 80109a2:	4632      	movge	r2, r6
 80109a4:	1a89      	subs	r1, r1, r2
 80109a6:	9105      	str	r1, [sp, #20]
 80109a8:	9906      	ldr	r1, [sp, #24]
 80109aa:	1ab6      	subs	r6, r6, r2
 80109ac:	1a8a      	subs	r2, r1, r2
 80109ae:	9206      	str	r2, [sp, #24]
 80109b0:	b1fb      	cbz	r3, 80109f2 <_dtoa_r+0x6b2>
 80109b2:	9a08      	ldr	r2, [sp, #32]
 80109b4:	2a00      	cmp	r2, #0
 80109b6:	f000 80bc 	beq.w	8010b32 <_dtoa_r+0x7f2>
 80109ba:	b19c      	cbz	r4, 80109e4 <_dtoa_r+0x6a4>
 80109bc:	4629      	mov	r1, r5
 80109be:	4622      	mov	r2, r4
 80109c0:	4648      	mov	r0, r9
 80109c2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80109c4:	f000 ffa6 	bl	8011914 <__pow5mult>
 80109c8:	9a01      	ldr	r2, [sp, #4]
 80109ca:	4601      	mov	r1, r0
 80109cc:	4605      	mov	r5, r0
 80109ce:	4648      	mov	r0, r9
 80109d0:	f000 fef6 	bl	80117c0 <__multiply>
 80109d4:	9901      	ldr	r1, [sp, #4]
 80109d6:	9004      	str	r0, [sp, #16]
 80109d8:	4648      	mov	r0, r9
 80109da:	f000 fddd 	bl	8011598 <_Bfree>
 80109de:	9a04      	ldr	r2, [sp, #16]
 80109e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80109e2:	9201      	str	r2, [sp, #4]
 80109e4:	1b1a      	subs	r2, r3, r4
 80109e6:	d004      	beq.n	80109f2 <_dtoa_r+0x6b2>
 80109e8:	9901      	ldr	r1, [sp, #4]
 80109ea:	4648      	mov	r0, r9
 80109ec:	f000 ff92 	bl	8011914 <__pow5mult>
 80109f0:	9001      	str	r0, [sp, #4]
 80109f2:	2101      	movs	r1, #1
 80109f4:	4648      	mov	r0, r9
 80109f6:	f000 fecd 	bl	8011794 <__i2b>
 80109fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80109fc:	4604      	mov	r4, r0
 80109fe:	2b00      	cmp	r3, #0
 8010a00:	f000 81d0 	beq.w	8010da4 <_dtoa_r+0xa64>
 8010a04:	461a      	mov	r2, r3
 8010a06:	4601      	mov	r1, r0
 8010a08:	4648      	mov	r0, r9
 8010a0a:	f000 ff83 	bl	8011914 <__pow5mult>
 8010a0e:	9b07      	ldr	r3, [sp, #28]
 8010a10:	2b01      	cmp	r3, #1
 8010a12:	4604      	mov	r4, r0
 8010a14:	f300 8095 	bgt.w	8010b42 <_dtoa_r+0x802>
 8010a18:	9b02      	ldr	r3, [sp, #8]
 8010a1a:	2b00      	cmp	r3, #0
 8010a1c:	f040 808b 	bne.w	8010b36 <_dtoa_r+0x7f6>
 8010a20:	9b03      	ldr	r3, [sp, #12]
 8010a22:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8010a26:	2a00      	cmp	r2, #0
 8010a28:	f040 8087 	bne.w	8010b3a <_dtoa_r+0x7fa>
 8010a2c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8010a30:	0d12      	lsrs	r2, r2, #20
 8010a32:	0512      	lsls	r2, r2, #20
 8010a34:	2a00      	cmp	r2, #0
 8010a36:	f000 8082 	beq.w	8010b3e <_dtoa_r+0x7fe>
 8010a3a:	9b05      	ldr	r3, [sp, #20]
 8010a3c:	3301      	adds	r3, #1
 8010a3e:	9305      	str	r3, [sp, #20]
 8010a40:	9b06      	ldr	r3, [sp, #24]
 8010a42:	3301      	adds	r3, #1
 8010a44:	9306      	str	r3, [sp, #24]
 8010a46:	2301      	movs	r3, #1
 8010a48:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010a4a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	f000 81af 	beq.w	8010db0 <_dtoa_r+0xa70>
 8010a52:	6922      	ldr	r2, [r4, #16]
 8010a54:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8010a58:	6910      	ldr	r0, [r2, #16]
 8010a5a:	f000 fe4f 	bl	80116fc <__hi0bits>
 8010a5e:	f1c0 0020 	rsb	r0, r0, #32
 8010a62:	9b06      	ldr	r3, [sp, #24]
 8010a64:	4418      	add	r0, r3
 8010a66:	f010 001f 	ands.w	r0, r0, #31
 8010a6a:	d076      	beq.n	8010b5a <_dtoa_r+0x81a>
 8010a6c:	f1c0 0220 	rsb	r2, r0, #32
 8010a70:	2a04      	cmp	r2, #4
 8010a72:	dd69      	ble.n	8010b48 <_dtoa_r+0x808>
 8010a74:	9b05      	ldr	r3, [sp, #20]
 8010a76:	f1c0 001c 	rsb	r0, r0, #28
 8010a7a:	4403      	add	r3, r0
 8010a7c:	9305      	str	r3, [sp, #20]
 8010a7e:	9b06      	ldr	r3, [sp, #24]
 8010a80:	4406      	add	r6, r0
 8010a82:	4403      	add	r3, r0
 8010a84:	9306      	str	r3, [sp, #24]
 8010a86:	9b05      	ldr	r3, [sp, #20]
 8010a88:	2b00      	cmp	r3, #0
 8010a8a:	dd05      	ble.n	8010a98 <_dtoa_r+0x758>
 8010a8c:	9901      	ldr	r1, [sp, #4]
 8010a8e:	461a      	mov	r2, r3
 8010a90:	4648      	mov	r0, r9
 8010a92:	f000 ff99 	bl	80119c8 <__lshift>
 8010a96:	9001      	str	r0, [sp, #4]
 8010a98:	9b06      	ldr	r3, [sp, #24]
 8010a9a:	2b00      	cmp	r3, #0
 8010a9c:	dd05      	ble.n	8010aaa <_dtoa_r+0x76a>
 8010a9e:	4621      	mov	r1, r4
 8010aa0:	461a      	mov	r2, r3
 8010aa2:	4648      	mov	r0, r9
 8010aa4:	f000 ff90 	bl	80119c8 <__lshift>
 8010aa8:	4604      	mov	r4, r0
 8010aaa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010aac:	2b00      	cmp	r3, #0
 8010aae:	d056      	beq.n	8010b5e <_dtoa_r+0x81e>
 8010ab0:	9801      	ldr	r0, [sp, #4]
 8010ab2:	4621      	mov	r1, r4
 8010ab4:	f000 fff4 	bl	8011aa0 <__mcmp>
 8010ab8:	2800      	cmp	r0, #0
 8010aba:	da50      	bge.n	8010b5e <_dtoa_r+0x81e>
 8010abc:	f108 33ff 	add.w	r3, r8, #4294967295
 8010ac0:	9304      	str	r3, [sp, #16]
 8010ac2:	9901      	ldr	r1, [sp, #4]
 8010ac4:	2300      	movs	r3, #0
 8010ac6:	220a      	movs	r2, #10
 8010ac8:	4648      	mov	r0, r9
 8010aca:	f000 fd87 	bl	80115dc <__multadd>
 8010ace:	9b08      	ldr	r3, [sp, #32]
 8010ad0:	9001      	str	r0, [sp, #4]
 8010ad2:	2b00      	cmp	r3, #0
 8010ad4:	f000 816e 	beq.w	8010db4 <_dtoa_r+0xa74>
 8010ad8:	4629      	mov	r1, r5
 8010ada:	2300      	movs	r3, #0
 8010adc:	220a      	movs	r2, #10
 8010ade:	4648      	mov	r0, r9
 8010ae0:	f000 fd7c 	bl	80115dc <__multadd>
 8010ae4:	f1bb 0f00 	cmp.w	fp, #0
 8010ae8:	4605      	mov	r5, r0
 8010aea:	dc64      	bgt.n	8010bb6 <_dtoa_r+0x876>
 8010aec:	9b07      	ldr	r3, [sp, #28]
 8010aee:	2b02      	cmp	r3, #2
 8010af0:	dc3e      	bgt.n	8010b70 <_dtoa_r+0x830>
 8010af2:	e060      	b.n	8010bb6 <_dtoa_r+0x876>
 8010af4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010af6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8010afa:	e73c      	b.n	8010976 <_dtoa_r+0x636>
 8010afc:	f10a 34ff 	add.w	r4, sl, #4294967295
 8010b00:	42a3      	cmp	r3, r4
 8010b02:	bfbf      	itttt	lt
 8010b04:	1ae2      	sublt	r2, r4, r3
 8010b06:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8010b08:	189b      	addlt	r3, r3, r2
 8010b0a:	930a      	strlt	r3, [sp, #40]	@ 0x28
 8010b0c:	bfae      	itee	ge
 8010b0e:	1b1c      	subge	r4, r3, r4
 8010b10:	4623      	movlt	r3, r4
 8010b12:	2400      	movlt	r4, #0
 8010b14:	f1ba 0f00 	cmp.w	sl, #0
 8010b18:	bfb5      	itete	lt
 8010b1a:	9a05      	ldrlt	r2, [sp, #20]
 8010b1c:	9e05      	ldrge	r6, [sp, #20]
 8010b1e:	eba2 060a 	sublt.w	r6, r2, sl
 8010b22:	4652      	movge	r2, sl
 8010b24:	bfb8      	it	lt
 8010b26:	2200      	movlt	r2, #0
 8010b28:	e727      	b.n	801097a <_dtoa_r+0x63a>
 8010b2a:	9e05      	ldr	r6, [sp, #20]
 8010b2c:	9d08      	ldr	r5, [sp, #32]
 8010b2e:	461c      	mov	r4, r3
 8010b30:	e730      	b.n	8010994 <_dtoa_r+0x654>
 8010b32:	461a      	mov	r2, r3
 8010b34:	e758      	b.n	80109e8 <_dtoa_r+0x6a8>
 8010b36:	2300      	movs	r3, #0
 8010b38:	e786      	b.n	8010a48 <_dtoa_r+0x708>
 8010b3a:	9b02      	ldr	r3, [sp, #8]
 8010b3c:	e784      	b.n	8010a48 <_dtoa_r+0x708>
 8010b3e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8010b40:	e783      	b.n	8010a4a <_dtoa_r+0x70a>
 8010b42:	2300      	movs	r3, #0
 8010b44:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010b46:	e784      	b.n	8010a52 <_dtoa_r+0x712>
 8010b48:	d09d      	beq.n	8010a86 <_dtoa_r+0x746>
 8010b4a:	9b05      	ldr	r3, [sp, #20]
 8010b4c:	321c      	adds	r2, #28
 8010b4e:	4413      	add	r3, r2
 8010b50:	9305      	str	r3, [sp, #20]
 8010b52:	9b06      	ldr	r3, [sp, #24]
 8010b54:	4416      	add	r6, r2
 8010b56:	4413      	add	r3, r2
 8010b58:	e794      	b.n	8010a84 <_dtoa_r+0x744>
 8010b5a:	4602      	mov	r2, r0
 8010b5c:	e7f5      	b.n	8010b4a <_dtoa_r+0x80a>
 8010b5e:	f1ba 0f00 	cmp.w	sl, #0
 8010b62:	f8cd 8010 	str.w	r8, [sp, #16]
 8010b66:	46d3      	mov	fp, sl
 8010b68:	dc21      	bgt.n	8010bae <_dtoa_r+0x86e>
 8010b6a:	9b07      	ldr	r3, [sp, #28]
 8010b6c:	2b02      	cmp	r3, #2
 8010b6e:	dd1e      	ble.n	8010bae <_dtoa_r+0x86e>
 8010b70:	f1bb 0f00 	cmp.w	fp, #0
 8010b74:	f47f aeb7 	bne.w	80108e6 <_dtoa_r+0x5a6>
 8010b78:	4621      	mov	r1, r4
 8010b7a:	465b      	mov	r3, fp
 8010b7c:	2205      	movs	r2, #5
 8010b7e:	4648      	mov	r0, r9
 8010b80:	f000 fd2c 	bl	80115dc <__multadd>
 8010b84:	4601      	mov	r1, r0
 8010b86:	4604      	mov	r4, r0
 8010b88:	9801      	ldr	r0, [sp, #4]
 8010b8a:	f000 ff89 	bl	8011aa0 <__mcmp>
 8010b8e:	2800      	cmp	r0, #0
 8010b90:	f77f aea9 	ble.w	80108e6 <_dtoa_r+0x5a6>
 8010b94:	463e      	mov	r6, r7
 8010b96:	2331      	movs	r3, #49	@ 0x31
 8010b98:	f806 3b01 	strb.w	r3, [r6], #1
 8010b9c:	9b04      	ldr	r3, [sp, #16]
 8010b9e:	3301      	adds	r3, #1
 8010ba0:	9304      	str	r3, [sp, #16]
 8010ba2:	e6a4      	b.n	80108ee <_dtoa_r+0x5ae>
 8010ba4:	f8cd 8010 	str.w	r8, [sp, #16]
 8010ba8:	4654      	mov	r4, sl
 8010baa:	4625      	mov	r5, r4
 8010bac:	e7f2      	b.n	8010b94 <_dtoa_r+0x854>
 8010bae:	9b08      	ldr	r3, [sp, #32]
 8010bb0:	2b00      	cmp	r3, #0
 8010bb2:	f000 8103 	beq.w	8010dbc <_dtoa_r+0xa7c>
 8010bb6:	2e00      	cmp	r6, #0
 8010bb8:	dd05      	ble.n	8010bc6 <_dtoa_r+0x886>
 8010bba:	4629      	mov	r1, r5
 8010bbc:	4632      	mov	r2, r6
 8010bbe:	4648      	mov	r0, r9
 8010bc0:	f000 ff02 	bl	80119c8 <__lshift>
 8010bc4:	4605      	mov	r5, r0
 8010bc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	d058      	beq.n	8010c7e <_dtoa_r+0x93e>
 8010bcc:	6869      	ldr	r1, [r5, #4]
 8010bce:	4648      	mov	r0, r9
 8010bd0:	f000 fca2 	bl	8011518 <_Balloc>
 8010bd4:	4606      	mov	r6, r0
 8010bd6:	b928      	cbnz	r0, 8010be4 <_dtoa_r+0x8a4>
 8010bd8:	4b82      	ldr	r3, [pc, #520]	@ (8010de4 <_dtoa_r+0xaa4>)
 8010bda:	4602      	mov	r2, r0
 8010bdc:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8010be0:	f7ff bbc7 	b.w	8010372 <_dtoa_r+0x32>
 8010be4:	692a      	ldr	r2, [r5, #16]
 8010be6:	3202      	adds	r2, #2
 8010be8:	0092      	lsls	r2, r2, #2
 8010bea:	f105 010c 	add.w	r1, r5, #12
 8010bee:	300c      	adds	r0, #12
 8010bf0:	f7ff fafd 	bl	80101ee <memcpy>
 8010bf4:	2201      	movs	r2, #1
 8010bf6:	4631      	mov	r1, r6
 8010bf8:	4648      	mov	r0, r9
 8010bfa:	f000 fee5 	bl	80119c8 <__lshift>
 8010bfe:	1c7b      	adds	r3, r7, #1
 8010c00:	9305      	str	r3, [sp, #20]
 8010c02:	eb07 030b 	add.w	r3, r7, fp
 8010c06:	9309      	str	r3, [sp, #36]	@ 0x24
 8010c08:	9b02      	ldr	r3, [sp, #8]
 8010c0a:	f003 0301 	and.w	r3, r3, #1
 8010c0e:	46a8      	mov	r8, r5
 8010c10:	9308      	str	r3, [sp, #32]
 8010c12:	4605      	mov	r5, r0
 8010c14:	9b05      	ldr	r3, [sp, #20]
 8010c16:	9801      	ldr	r0, [sp, #4]
 8010c18:	4621      	mov	r1, r4
 8010c1a:	f103 3bff 	add.w	fp, r3, #4294967295
 8010c1e:	f7ff fb05 	bl	801022c <quorem>
 8010c22:	4641      	mov	r1, r8
 8010c24:	9002      	str	r0, [sp, #8]
 8010c26:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8010c2a:	9801      	ldr	r0, [sp, #4]
 8010c2c:	f000 ff38 	bl	8011aa0 <__mcmp>
 8010c30:	462a      	mov	r2, r5
 8010c32:	9006      	str	r0, [sp, #24]
 8010c34:	4621      	mov	r1, r4
 8010c36:	4648      	mov	r0, r9
 8010c38:	f000 ff4e 	bl	8011ad8 <__mdiff>
 8010c3c:	68c2      	ldr	r2, [r0, #12]
 8010c3e:	4606      	mov	r6, r0
 8010c40:	b9fa      	cbnz	r2, 8010c82 <_dtoa_r+0x942>
 8010c42:	4601      	mov	r1, r0
 8010c44:	9801      	ldr	r0, [sp, #4]
 8010c46:	f000 ff2b 	bl	8011aa0 <__mcmp>
 8010c4a:	4602      	mov	r2, r0
 8010c4c:	4631      	mov	r1, r6
 8010c4e:	4648      	mov	r0, r9
 8010c50:	920a      	str	r2, [sp, #40]	@ 0x28
 8010c52:	f000 fca1 	bl	8011598 <_Bfree>
 8010c56:	9b07      	ldr	r3, [sp, #28]
 8010c58:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010c5a:	9e05      	ldr	r6, [sp, #20]
 8010c5c:	ea43 0102 	orr.w	r1, r3, r2
 8010c60:	9b08      	ldr	r3, [sp, #32]
 8010c62:	4319      	orrs	r1, r3
 8010c64:	d10f      	bne.n	8010c86 <_dtoa_r+0x946>
 8010c66:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8010c6a:	d028      	beq.n	8010cbe <_dtoa_r+0x97e>
 8010c6c:	9b06      	ldr	r3, [sp, #24]
 8010c6e:	2b00      	cmp	r3, #0
 8010c70:	dd02      	ble.n	8010c78 <_dtoa_r+0x938>
 8010c72:	9b02      	ldr	r3, [sp, #8]
 8010c74:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8010c78:	f88b a000 	strb.w	sl, [fp]
 8010c7c:	e639      	b.n	80108f2 <_dtoa_r+0x5b2>
 8010c7e:	4628      	mov	r0, r5
 8010c80:	e7bd      	b.n	8010bfe <_dtoa_r+0x8be>
 8010c82:	2201      	movs	r2, #1
 8010c84:	e7e2      	b.n	8010c4c <_dtoa_r+0x90c>
 8010c86:	9b06      	ldr	r3, [sp, #24]
 8010c88:	2b00      	cmp	r3, #0
 8010c8a:	db04      	blt.n	8010c96 <_dtoa_r+0x956>
 8010c8c:	9907      	ldr	r1, [sp, #28]
 8010c8e:	430b      	orrs	r3, r1
 8010c90:	9908      	ldr	r1, [sp, #32]
 8010c92:	430b      	orrs	r3, r1
 8010c94:	d120      	bne.n	8010cd8 <_dtoa_r+0x998>
 8010c96:	2a00      	cmp	r2, #0
 8010c98:	ddee      	ble.n	8010c78 <_dtoa_r+0x938>
 8010c9a:	9901      	ldr	r1, [sp, #4]
 8010c9c:	2201      	movs	r2, #1
 8010c9e:	4648      	mov	r0, r9
 8010ca0:	f000 fe92 	bl	80119c8 <__lshift>
 8010ca4:	4621      	mov	r1, r4
 8010ca6:	9001      	str	r0, [sp, #4]
 8010ca8:	f000 fefa 	bl	8011aa0 <__mcmp>
 8010cac:	2800      	cmp	r0, #0
 8010cae:	dc03      	bgt.n	8010cb8 <_dtoa_r+0x978>
 8010cb0:	d1e2      	bne.n	8010c78 <_dtoa_r+0x938>
 8010cb2:	f01a 0f01 	tst.w	sl, #1
 8010cb6:	d0df      	beq.n	8010c78 <_dtoa_r+0x938>
 8010cb8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8010cbc:	d1d9      	bne.n	8010c72 <_dtoa_r+0x932>
 8010cbe:	2339      	movs	r3, #57	@ 0x39
 8010cc0:	f88b 3000 	strb.w	r3, [fp]
 8010cc4:	4633      	mov	r3, r6
 8010cc6:	461e      	mov	r6, r3
 8010cc8:	3b01      	subs	r3, #1
 8010cca:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8010cce:	2a39      	cmp	r2, #57	@ 0x39
 8010cd0:	d053      	beq.n	8010d7a <_dtoa_r+0xa3a>
 8010cd2:	3201      	adds	r2, #1
 8010cd4:	701a      	strb	r2, [r3, #0]
 8010cd6:	e60c      	b.n	80108f2 <_dtoa_r+0x5b2>
 8010cd8:	2a00      	cmp	r2, #0
 8010cda:	dd07      	ble.n	8010cec <_dtoa_r+0x9ac>
 8010cdc:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8010ce0:	d0ed      	beq.n	8010cbe <_dtoa_r+0x97e>
 8010ce2:	f10a 0301 	add.w	r3, sl, #1
 8010ce6:	f88b 3000 	strb.w	r3, [fp]
 8010cea:	e602      	b.n	80108f2 <_dtoa_r+0x5b2>
 8010cec:	9b05      	ldr	r3, [sp, #20]
 8010cee:	9a05      	ldr	r2, [sp, #20]
 8010cf0:	f803 ac01 	strb.w	sl, [r3, #-1]
 8010cf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010cf6:	4293      	cmp	r3, r2
 8010cf8:	d029      	beq.n	8010d4e <_dtoa_r+0xa0e>
 8010cfa:	9901      	ldr	r1, [sp, #4]
 8010cfc:	2300      	movs	r3, #0
 8010cfe:	220a      	movs	r2, #10
 8010d00:	4648      	mov	r0, r9
 8010d02:	f000 fc6b 	bl	80115dc <__multadd>
 8010d06:	45a8      	cmp	r8, r5
 8010d08:	9001      	str	r0, [sp, #4]
 8010d0a:	f04f 0300 	mov.w	r3, #0
 8010d0e:	f04f 020a 	mov.w	r2, #10
 8010d12:	4641      	mov	r1, r8
 8010d14:	4648      	mov	r0, r9
 8010d16:	d107      	bne.n	8010d28 <_dtoa_r+0x9e8>
 8010d18:	f000 fc60 	bl	80115dc <__multadd>
 8010d1c:	4680      	mov	r8, r0
 8010d1e:	4605      	mov	r5, r0
 8010d20:	9b05      	ldr	r3, [sp, #20]
 8010d22:	3301      	adds	r3, #1
 8010d24:	9305      	str	r3, [sp, #20]
 8010d26:	e775      	b.n	8010c14 <_dtoa_r+0x8d4>
 8010d28:	f000 fc58 	bl	80115dc <__multadd>
 8010d2c:	4629      	mov	r1, r5
 8010d2e:	4680      	mov	r8, r0
 8010d30:	2300      	movs	r3, #0
 8010d32:	220a      	movs	r2, #10
 8010d34:	4648      	mov	r0, r9
 8010d36:	f000 fc51 	bl	80115dc <__multadd>
 8010d3a:	4605      	mov	r5, r0
 8010d3c:	e7f0      	b.n	8010d20 <_dtoa_r+0x9e0>
 8010d3e:	f1bb 0f00 	cmp.w	fp, #0
 8010d42:	bfcc      	ite	gt
 8010d44:	465e      	movgt	r6, fp
 8010d46:	2601      	movle	r6, #1
 8010d48:	443e      	add	r6, r7
 8010d4a:	f04f 0800 	mov.w	r8, #0
 8010d4e:	9901      	ldr	r1, [sp, #4]
 8010d50:	2201      	movs	r2, #1
 8010d52:	4648      	mov	r0, r9
 8010d54:	f000 fe38 	bl	80119c8 <__lshift>
 8010d58:	4621      	mov	r1, r4
 8010d5a:	9001      	str	r0, [sp, #4]
 8010d5c:	f000 fea0 	bl	8011aa0 <__mcmp>
 8010d60:	2800      	cmp	r0, #0
 8010d62:	dcaf      	bgt.n	8010cc4 <_dtoa_r+0x984>
 8010d64:	d102      	bne.n	8010d6c <_dtoa_r+0xa2c>
 8010d66:	f01a 0f01 	tst.w	sl, #1
 8010d6a:	d1ab      	bne.n	8010cc4 <_dtoa_r+0x984>
 8010d6c:	4633      	mov	r3, r6
 8010d6e:	461e      	mov	r6, r3
 8010d70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010d74:	2a30      	cmp	r2, #48	@ 0x30
 8010d76:	d0fa      	beq.n	8010d6e <_dtoa_r+0xa2e>
 8010d78:	e5bb      	b.n	80108f2 <_dtoa_r+0x5b2>
 8010d7a:	429f      	cmp	r7, r3
 8010d7c:	d1a3      	bne.n	8010cc6 <_dtoa_r+0x986>
 8010d7e:	9b04      	ldr	r3, [sp, #16]
 8010d80:	3301      	adds	r3, #1
 8010d82:	9304      	str	r3, [sp, #16]
 8010d84:	2331      	movs	r3, #49	@ 0x31
 8010d86:	703b      	strb	r3, [r7, #0]
 8010d88:	e5b3      	b.n	80108f2 <_dtoa_r+0x5b2>
 8010d8a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010d8c:	4f16      	ldr	r7, [pc, #88]	@ (8010de8 <_dtoa_r+0xaa8>)
 8010d8e:	b11b      	cbz	r3, 8010d98 <_dtoa_r+0xa58>
 8010d90:	f107 0308 	add.w	r3, r7, #8
 8010d94:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8010d96:	6013      	str	r3, [r2, #0]
 8010d98:	4638      	mov	r0, r7
 8010d9a:	b011      	add	sp, #68	@ 0x44
 8010d9c:	ecbd 8b02 	vpop	{d8}
 8010da0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010da4:	9b07      	ldr	r3, [sp, #28]
 8010da6:	2b01      	cmp	r3, #1
 8010da8:	f77f ae36 	ble.w	8010a18 <_dtoa_r+0x6d8>
 8010dac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010dae:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010db0:	2001      	movs	r0, #1
 8010db2:	e656      	b.n	8010a62 <_dtoa_r+0x722>
 8010db4:	f1bb 0f00 	cmp.w	fp, #0
 8010db8:	f77f aed7 	ble.w	8010b6a <_dtoa_r+0x82a>
 8010dbc:	463e      	mov	r6, r7
 8010dbe:	9801      	ldr	r0, [sp, #4]
 8010dc0:	4621      	mov	r1, r4
 8010dc2:	f7ff fa33 	bl	801022c <quorem>
 8010dc6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8010dca:	f806 ab01 	strb.w	sl, [r6], #1
 8010dce:	1bf2      	subs	r2, r6, r7
 8010dd0:	4593      	cmp	fp, r2
 8010dd2:	ddb4      	ble.n	8010d3e <_dtoa_r+0x9fe>
 8010dd4:	9901      	ldr	r1, [sp, #4]
 8010dd6:	2300      	movs	r3, #0
 8010dd8:	220a      	movs	r2, #10
 8010dda:	4648      	mov	r0, r9
 8010ddc:	f000 fbfe 	bl	80115dc <__multadd>
 8010de0:	9001      	str	r0, [sp, #4]
 8010de2:	e7ec      	b.n	8010dbe <_dtoa_r+0xa7e>
 8010de4:	0801345b 	.word	0x0801345b
 8010de8:	080133df 	.word	0x080133df

08010dec <_free_r>:
 8010dec:	b538      	push	{r3, r4, r5, lr}
 8010dee:	4605      	mov	r5, r0
 8010df0:	2900      	cmp	r1, #0
 8010df2:	d041      	beq.n	8010e78 <_free_r+0x8c>
 8010df4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010df8:	1f0c      	subs	r4, r1, #4
 8010dfa:	2b00      	cmp	r3, #0
 8010dfc:	bfb8      	it	lt
 8010dfe:	18e4      	addlt	r4, r4, r3
 8010e00:	f7fd fbee 	bl	800e5e0 <__malloc_lock>
 8010e04:	4a1d      	ldr	r2, [pc, #116]	@ (8010e7c <_free_r+0x90>)
 8010e06:	6813      	ldr	r3, [r2, #0]
 8010e08:	b933      	cbnz	r3, 8010e18 <_free_r+0x2c>
 8010e0a:	6063      	str	r3, [r4, #4]
 8010e0c:	6014      	str	r4, [r2, #0]
 8010e0e:	4628      	mov	r0, r5
 8010e10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010e14:	f7fd bbea 	b.w	800e5ec <__malloc_unlock>
 8010e18:	42a3      	cmp	r3, r4
 8010e1a:	d908      	bls.n	8010e2e <_free_r+0x42>
 8010e1c:	6820      	ldr	r0, [r4, #0]
 8010e1e:	1821      	adds	r1, r4, r0
 8010e20:	428b      	cmp	r3, r1
 8010e22:	bf01      	itttt	eq
 8010e24:	6819      	ldreq	r1, [r3, #0]
 8010e26:	685b      	ldreq	r3, [r3, #4]
 8010e28:	1809      	addeq	r1, r1, r0
 8010e2a:	6021      	streq	r1, [r4, #0]
 8010e2c:	e7ed      	b.n	8010e0a <_free_r+0x1e>
 8010e2e:	461a      	mov	r2, r3
 8010e30:	685b      	ldr	r3, [r3, #4]
 8010e32:	b10b      	cbz	r3, 8010e38 <_free_r+0x4c>
 8010e34:	42a3      	cmp	r3, r4
 8010e36:	d9fa      	bls.n	8010e2e <_free_r+0x42>
 8010e38:	6811      	ldr	r1, [r2, #0]
 8010e3a:	1850      	adds	r0, r2, r1
 8010e3c:	42a0      	cmp	r0, r4
 8010e3e:	d10b      	bne.n	8010e58 <_free_r+0x6c>
 8010e40:	6820      	ldr	r0, [r4, #0]
 8010e42:	4401      	add	r1, r0
 8010e44:	1850      	adds	r0, r2, r1
 8010e46:	4283      	cmp	r3, r0
 8010e48:	6011      	str	r1, [r2, #0]
 8010e4a:	d1e0      	bne.n	8010e0e <_free_r+0x22>
 8010e4c:	6818      	ldr	r0, [r3, #0]
 8010e4e:	685b      	ldr	r3, [r3, #4]
 8010e50:	6053      	str	r3, [r2, #4]
 8010e52:	4408      	add	r0, r1
 8010e54:	6010      	str	r0, [r2, #0]
 8010e56:	e7da      	b.n	8010e0e <_free_r+0x22>
 8010e58:	d902      	bls.n	8010e60 <_free_r+0x74>
 8010e5a:	230c      	movs	r3, #12
 8010e5c:	602b      	str	r3, [r5, #0]
 8010e5e:	e7d6      	b.n	8010e0e <_free_r+0x22>
 8010e60:	6820      	ldr	r0, [r4, #0]
 8010e62:	1821      	adds	r1, r4, r0
 8010e64:	428b      	cmp	r3, r1
 8010e66:	bf04      	itt	eq
 8010e68:	6819      	ldreq	r1, [r3, #0]
 8010e6a:	685b      	ldreq	r3, [r3, #4]
 8010e6c:	6063      	str	r3, [r4, #4]
 8010e6e:	bf04      	itt	eq
 8010e70:	1809      	addeq	r1, r1, r0
 8010e72:	6021      	streq	r1, [r4, #0]
 8010e74:	6054      	str	r4, [r2, #4]
 8010e76:	e7ca      	b.n	8010e0e <_free_r+0x22>
 8010e78:	bd38      	pop	{r3, r4, r5, pc}
 8010e7a:	bf00      	nop
 8010e7c:	24000d2c 	.word	0x24000d2c

08010e80 <rshift>:
 8010e80:	6903      	ldr	r3, [r0, #16]
 8010e82:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8010e86:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010e8a:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010e8e:	f100 0414 	add.w	r4, r0, #20
 8010e92:	dd45      	ble.n	8010f20 <rshift+0xa0>
 8010e94:	f011 011f 	ands.w	r1, r1, #31
 8010e98:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010e9c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010ea0:	d10c      	bne.n	8010ebc <rshift+0x3c>
 8010ea2:	f100 0710 	add.w	r7, r0, #16
 8010ea6:	4629      	mov	r1, r5
 8010ea8:	42b1      	cmp	r1, r6
 8010eaa:	d334      	bcc.n	8010f16 <rshift+0x96>
 8010eac:	1a9b      	subs	r3, r3, r2
 8010eae:	009b      	lsls	r3, r3, #2
 8010eb0:	1eea      	subs	r2, r5, #3
 8010eb2:	4296      	cmp	r6, r2
 8010eb4:	bf38      	it	cc
 8010eb6:	2300      	movcc	r3, #0
 8010eb8:	4423      	add	r3, r4
 8010eba:	e015      	b.n	8010ee8 <rshift+0x68>
 8010ebc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010ec0:	f1c1 0820 	rsb	r8, r1, #32
 8010ec4:	40cf      	lsrs	r7, r1
 8010ec6:	f105 0e04 	add.w	lr, r5, #4
 8010eca:	46a1      	mov	r9, r4
 8010ecc:	4576      	cmp	r6, lr
 8010ece:	46f4      	mov	ip, lr
 8010ed0:	d815      	bhi.n	8010efe <rshift+0x7e>
 8010ed2:	1a9a      	subs	r2, r3, r2
 8010ed4:	0092      	lsls	r2, r2, #2
 8010ed6:	3a04      	subs	r2, #4
 8010ed8:	3501      	adds	r5, #1
 8010eda:	42ae      	cmp	r6, r5
 8010edc:	bf38      	it	cc
 8010ede:	2200      	movcc	r2, #0
 8010ee0:	18a3      	adds	r3, r4, r2
 8010ee2:	50a7      	str	r7, [r4, r2]
 8010ee4:	b107      	cbz	r7, 8010ee8 <rshift+0x68>
 8010ee6:	3304      	adds	r3, #4
 8010ee8:	1b1a      	subs	r2, r3, r4
 8010eea:	42a3      	cmp	r3, r4
 8010eec:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010ef0:	bf08      	it	eq
 8010ef2:	2300      	moveq	r3, #0
 8010ef4:	6102      	str	r2, [r0, #16]
 8010ef6:	bf08      	it	eq
 8010ef8:	6143      	streq	r3, [r0, #20]
 8010efa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010efe:	f8dc c000 	ldr.w	ip, [ip]
 8010f02:	fa0c fc08 	lsl.w	ip, ip, r8
 8010f06:	ea4c 0707 	orr.w	r7, ip, r7
 8010f0a:	f849 7b04 	str.w	r7, [r9], #4
 8010f0e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010f12:	40cf      	lsrs	r7, r1
 8010f14:	e7da      	b.n	8010ecc <rshift+0x4c>
 8010f16:	f851 cb04 	ldr.w	ip, [r1], #4
 8010f1a:	f847 cf04 	str.w	ip, [r7, #4]!
 8010f1e:	e7c3      	b.n	8010ea8 <rshift+0x28>
 8010f20:	4623      	mov	r3, r4
 8010f22:	e7e1      	b.n	8010ee8 <rshift+0x68>

08010f24 <__hexdig_fun>:
 8010f24:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8010f28:	2b09      	cmp	r3, #9
 8010f2a:	d802      	bhi.n	8010f32 <__hexdig_fun+0xe>
 8010f2c:	3820      	subs	r0, #32
 8010f2e:	b2c0      	uxtb	r0, r0
 8010f30:	4770      	bx	lr
 8010f32:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8010f36:	2b05      	cmp	r3, #5
 8010f38:	d801      	bhi.n	8010f3e <__hexdig_fun+0x1a>
 8010f3a:	3847      	subs	r0, #71	@ 0x47
 8010f3c:	e7f7      	b.n	8010f2e <__hexdig_fun+0xa>
 8010f3e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8010f42:	2b05      	cmp	r3, #5
 8010f44:	d801      	bhi.n	8010f4a <__hexdig_fun+0x26>
 8010f46:	3827      	subs	r0, #39	@ 0x27
 8010f48:	e7f1      	b.n	8010f2e <__hexdig_fun+0xa>
 8010f4a:	2000      	movs	r0, #0
 8010f4c:	4770      	bx	lr
	...

08010f50 <__gethex>:
 8010f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f54:	b085      	sub	sp, #20
 8010f56:	468a      	mov	sl, r1
 8010f58:	9302      	str	r3, [sp, #8]
 8010f5a:	680b      	ldr	r3, [r1, #0]
 8010f5c:	9001      	str	r0, [sp, #4]
 8010f5e:	4690      	mov	r8, r2
 8010f60:	1c9c      	adds	r4, r3, #2
 8010f62:	46a1      	mov	r9, r4
 8010f64:	f814 0b01 	ldrb.w	r0, [r4], #1
 8010f68:	2830      	cmp	r0, #48	@ 0x30
 8010f6a:	d0fa      	beq.n	8010f62 <__gethex+0x12>
 8010f6c:	eba9 0303 	sub.w	r3, r9, r3
 8010f70:	f1a3 0b02 	sub.w	fp, r3, #2
 8010f74:	f7ff ffd6 	bl	8010f24 <__hexdig_fun>
 8010f78:	4605      	mov	r5, r0
 8010f7a:	2800      	cmp	r0, #0
 8010f7c:	d168      	bne.n	8011050 <__gethex+0x100>
 8010f7e:	49a0      	ldr	r1, [pc, #640]	@ (8011200 <__gethex+0x2b0>)
 8010f80:	2201      	movs	r2, #1
 8010f82:	4648      	mov	r0, r9
 8010f84:	f7ff f89a 	bl	80100bc <strncmp>
 8010f88:	4607      	mov	r7, r0
 8010f8a:	2800      	cmp	r0, #0
 8010f8c:	d167      	bne.n	801105e <__gethex+0x10e>
 8010f8e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8010f92:	4626      	mov	r6, r4
 8010f94:	f7ff ffc6 	bl	8010f24 <__hexdig_fun>
 8010f98:	2800      	cmp	r0, #0
 8010f9a:	d062      	beq.n	8011062 <__gethex+0x112>
 8010f9c:	4623      	mov	r3, r4
 8010f9e:	7818      	ldrb	r0, [r3, #0]
 8010fa0:	2830      	cmp	r0, #48	@ 0x30
 8010fa2:	4699      	mov	r9, r3
 8010fa4:	f103 0301 	add.w	r3, r3, #1
 8010fa8:	d0f9      	beq.n	8010f9e <__gethex+0x4e>
 8010faa:	f7ff ffbb 	bl	8010f24 <__hexdig_fun>
 8010fae:	fab0 f580 	clz	r5, r0
 8010fb2:	096d      	lsrs	r5, r5, #5
 8010fb4:	f04f 0b01 	mov.w	fp, #1
 8010fb8:	464a      	mov	r2, r9
 8010fba:	4616      	mov	r6, r2
 8010fbc:	3201      	adds	r2, #1
 8010fbe:	7830      	ldrb	r0, [r6, #0]
 8010fc0:	f7ff ffb0 	bl	8010f24 <__hexdig_fun>
 8010fc4:	2800      	cmp	r0, #0
 8010fc6:	d1f8      	bne.n	8010fba <__gethex+0x6a>
 8010fc8:	498d      	ldr	r1, [pc, #564]	@ (8011200 <__gethex+0x2b0>)
 8010fca:	2201      	movs	r2, #1
 8010fcc:	4630      	mov	r0, r6
 8010fce:	f7ff f875 	bl	80100bc <strncmp>
 8010fd2:	2800      	cmp	r0, #0
 8010fd4:	d13f      	bne.n	8011056 <__gethex+0x106>
 8010fd6:	b944      	cbnz	r4, 8010fea <__gethex+0x9a>
 8010fd8:	1c74      	adds	r4, r6, #1
 8010fda:	4622      	mov	r2, r4
 8010fdc:	4616      	mov	r6, r2
 8010fde:	3201      	adds	r2, #1
 8010fe0:	7830      	ldrb	r0, [r6, #0]
 8010fe2:	f7ff ff9f 	bl	8010f24 <__hexdig_fun>
 8010fe6:	2800      	cmp	r0, #0
 8010fe8:	d1f8      	bne.n	8010fdc <__gethex+0x8c>
 8010fea:	1ba4      	subs	r4, r4, r6
 8010fec:	00a7      	lsls	r7, r4, #2
 8010fee:	7833      	ldrb	r3, [r6, #0]
 8010ff0:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8010ff4:	2b50      	cmp	r3, #80	@ 0x50
 8010ff6:	d13e      	bne.n	8011076 <__gethex+0x126>
 8010ff8:	7873      	ldrb	r3, [r6, #1]
 8010ffa:	2b2b      	cmp	r3, #43	@ 0x2b
 8010ffc:	d033      	beq.n	8011066 <__gethex+0x116>
 8010ffe:	2b2d      	cmp	r3, #45	@ 0x2d
 8011000:	d034      	beq.n	801106c <__gethex+0x11c>
 8011002:	1c71      	adds	r1, r6, #1
 8011004:	2400      	movs	r4, #0
 8011006:	7808      	ldrb	r0, [r1, #0]
 8011008:	f7ff ff8c 	bl	8010f24 <__hexdig_fun>
 801100c:	1e43      	subs	r3, r0, #1
 801100e:	b2db      	uxtb	r3, r3
 8011010:	2b18      	cmp	r3, #24
 8011012:	d830      	bhi.n	8011076 <__gethex+0x126>
 8011014:	f1a0 0210 	sub.w	r2, r0, #16
 8011018:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801101c:	f7ff ff82 	bl	8010f24 <__hexdig_fun>
 8011020:	f100 3cff 	add.w	ip, r0, #4294967295
 8011024:	fa5f fc8c 	uxtb.w	ip, ip
 8011028:	f1bc 0f18 	cmp.w	ip, #24
 801102c:	f04f 030a 	mov.w	r3, #10
 8011030:	d91e      	bls.n	8011070 <__gethex+0x120>
 8011032:	b104      	cbz	r4, 8011036 <__gethex+0xe6>
 8011034:	4252      	negs	r2, r2
 8011036:	4417      	add	r7, r2
 8011038:	f8ca 1000 	str.w	r1, [sl]
 801103c:	b1ed      	cbz	r5, 801107a <__gethex+0x12a>
 801103e:	f1bb 0f00 	cmp.w	fp, #0
 8011042:	bf0c      	ite	eq
 8011044:	2506      	moveq	r5, #6
 8011046:	2500      	movne	r5, #0
 8011048:	4628      	mov	r0, r5
 801104a:	b005      	add	sp, #20
 801104c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011050:	2500      	movs	r5, #0
 8011052:	462c      	mov	r4, r5
 8011054:	e7b0      	b.n	8010fb8 <__gethex+0x68>
 8011056:	2c00      	cmp	r4, #0
 8011058:	d1c7      	bne.n	8010fea <__gethex+0x9a>
 801105a:	4627      	mov	r7, r4
 801105c:	e7c7      	b.n	8010fee <__gethex+0x9e>
 801105e:	464e      	mov	r6, r9
 8011060:	462f      	mov	r7, r5
 8011062:	2501      	movs	r5, #1
 8011064:	e7c3      	b.n	8010fee <__gethex+0x9e>
 8011066:	2400      	movs	r4, #0
 8011068:	1cb1      	adds	r1, r6, #2
 801106a:	e7cc      	b.n	8011006 <__gethex+0xb6>
 801106c:	2401      	movs	r4, #1
 801106e:	e7fb      	b.n	8011068 <__gethex+0x118>
 8011070:	fb03 0002 	mla	r0, r3, r2, r0
 8011074:	e7ce      	b.n	8011014 <__gethex+0xc4>
 8011076:	4631      	mov	r1, r6
 8011078:	e7de      	b.n	8011038 <__gethex+0xe8>
 801107a:	eba6 0309 	sub.w	r3, r6, r9
 801107e:	3b01      	subs	r3, #1
 8011080:	4629      	mov	r1, r5
 8011082:	2b07      	cmp	r3, #7
 8011084:	dc0a      	bgt.n	801109c <__gethex+0x14c>
 8011086:	9801      	ldr	r0, [sp, #4]
 8011088:	f000 fa46 	bl	8011518 <_Balloc>
 801108c:	4604      	mov	r4, r0
 801108e:	b940      	cbnz	r0, 80110a2 <__gethex+0x152>
 8011090:	4b5c      	ldr	r3, [pc, #368]	@ (8011204 <__gethex+0x2b4>)
 8011092:	4602      	mov	r2, r0
 8011094:	21e4      	movs	r1, #228	@ 0xe4
 8011096:	485c      	ldr	r0, [pc, #368]	@ (8011208 <__gethex+0x2b8>)
 8011098:	f001 fd22 	bl	8012ae0 <__assert_func>
 801109c:	3101      	adds	r1, #1
 801109e:	105b      	asrs	r3, r3, #1
 80110a0:	e7ef      	b.n	8011082 <__gethex+0x132>
 80110a2:	f100 0a14 	add.w	sl, r0, #20
 80110a6:	2300      	movs	r3, #0
 80110a8:	4655      	mov	r5, sl
 80110aa:	469b      	mov	fp, r3
 80110ac:	45b1      	cmp	r9, r6
 80110ae:	d337      	bcc.n	8011120 <__gethex+0x1d0>
 80110b0:	f845 bb04 	str.w	fp, [r5], #4
 80110b4:	eba5 050a 	sub.w	r5, r5, sl
 80110b8:	10ad      	asrs	r5, r5, #2
 80110ba:	6125      	str	r5, [r4, #16]
 80110bc:	4658      	mov	r0, fp
 80110be:	f000 fb1d 	bl	80116fc <__hi0bits>
 80110c2:	016d      	lsls	r5, r5, #5
 80110c4:	f8d8 6000 	ldr.w	r6, [r8]
 80110c8:	1a2d      	subs	r5, r5, r0
 80110ca:	42b5      	cmp	r5, r6
 80110cc:	dd54      	ble.n	8011178 <__gethex+0x228>
 80110ce:	1bad      	subs	r5, r5, r6
 80110d0:	4629      	mov	r1, r5
 80110d2:	4620      	mov	r0, r4
 80110d4:	f000 feae 	bl	8011e34 <__any_on>
 80110d8:	4681      	mov	r9, r0
 80110da:	b178      	cbz	r0, 80110fc <__gethex+0x1ac>
 80110dc:	1e6b      	subs	r3, r5, #1
 80110de:	1159      	asrs	r1, r3, #5
 80110e0:	f003 021f 	and.w	r2, r3, #31
 80110e4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80110e8:	f04f 0901 	mov.w	r9, #1
 80110ec:	fa09 f202 	lsl.w	r2, r9, r2
 80110f0:	420a      	tst	r2, r1
 80110f2:	d003      	beq.n	80110fc <__gethex+0x1ac>
 80110f4:	454b      	cmp	r3, r9
 80110f6:	dc36      	bgt.n	8011166 <__gethex+0x216>
 80110f8:	f04f 0902 	mov.w	r9, #2
 80110fc:	4629      	mov	r1, r5
 80110fe:	4620      	mov	r0, r4
 8011100:	f7ff febe 	bl	8010e80 <rshift>
 8011104:	442f      	add	r7, r5
 8011106:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801110a:	42bb      	cmp	r3, r7
 801110c:	da42      	bge.n	8011194 <__gethex+0x244>
 801110e:	9801      	ldr	r0, [sp, #4]
 8011110:	4621      	mov	r1, r4
 8011112:	f000 fa41 	bl	8011598 <_Bfree>
 8011116:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011118:	2300      	movs	r3, #0
 801111a:	6013      	str	r3, [r2, #0]
 801111c:	25a3      	movs	r5, #163	@ 0xa3
 801111e:	e793      	b.n	8011048 <__gethex+0xf8>
 8011120:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8011124:	2a2e      	cmp	r2, #46	@ 0x2e
 8011126:	d012      	beq.n	801114e <__gethex+0x1fe>
 8011128:	2b20      	cmp	r3, #32
 801112a:	d104      	bne.n	8011136 <__gethex+0x1e6>
 801112c:	f845 bb04 	str.w	fp, [r5], #4
 8011130:	f04f 0b00 	mov.w	fp, #0
 8011134:	465b      	mov	r3, fp
 8011136:	7830      	ldrb	r0, [r6, #0]
 8011138:	9303      	str	r3, [sp, #12]
 801113a:	f7ff fef3 	bl	8010f24 <__hexdig_fun>
 801113e:	9b03      	ldr	r3, [sp, #12]
 8011140:	f000 000f 	and.w	r0, r0, #15
 8011144:	4098      	lsls	r0, r3
 8011146:	ea4b 0b00 	orr.w	fp, fp, r0
 801114a:	3304      	adds	r3, #4
 801114c:	e7ae      	b.n	80110ac <__gethex+0x15c>
 801114e:	45b1      	cmp	r9, r6
 8011150:	d8ea      	bhi.n	8011128 <__gethex+0x1d8>
 8011152:	492b      	ldr	r1, [pc, #172]	@ (8011200 <__gethex+0x2b0>)
 8011154:	9303      	str	r3, [sp, #12]
 8011156:	2201      	movs	r2, #1
 8011158:	4630      	mov	r0, r6
 801115a:	f7fe ffaf 	bl	80100bc <strncmp>
 801115e:	9b03      	ldr	r3, [sp, #12]
 8011160:	2800      	cmp	r0, #0
 8011162:	d1e1      	bne.n	8011128 <__gethex+0x1d8>
 8011164:	e7a2      	b.n	80110ac <__gethex+0x15c>
 8011166:	1ea9      	subs	r1, r5, #2
 8011168:	4620      	mov	r0, r4
 801116a:	f000 fe63 	bl	8011e34 <__any_on>
 801116e:	2800      	cmp	r0, #0
 8011170:	d0c2      	beq.n	80110f8 <__gethex+0x1a8>
 8011172:	f04f 0903 	mov.w	r9, #3
 8011176:	e7c1      	b.n	80110fc <__gethex+0x1ac>
 8011178:	da09      	bge.n	801118e <__gethex+0x23e>
 801117a:	1b75      	subs	r5, r6, r5
 801117c:	4621      	mov	r1, r4
 801117e:	9801      	ldr	r0, [sp, #4]
 8011180:	462a      	mov	r2, r5
 8011182:	f000 fc21 	bl	80119c8 <__lshift>
 8011186:	1b7f      	subs	r7, r7, r5
 8011188:	4604      	mov	r4, r0
 801118a:	f100 0a14 	add.w	sl, r0, #20
 801118e:	f04f 0900 	mov.w	r9, #0
 8011192:	e7b8      	b.n	8011106 <__gethex+0x1b6>
 8011194:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8011198:	42bd      	cmp	r5, r7
 801119a:	dd6f      	ble.n	801127c <__gethex+0x32c>
 801119c:	1bed      	subs	r5, r5, r7
 801119e:	42ae      	cmp	r6, r5
 80111a0:	dc34      	bgt.n	801120c <__gethex+0x2bc>
 80111a2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80111a6:	2b02      	cmp	r3, #2
 80111a8:	d022      	beq.n	80111f0 <__gethex+0x2a0>
 80111aa:	2b03      	cmp	r3, #3
 80111ac:	d024      	beq.n	80111f8 <__gethex+0x2a8>
 80111ae:	2b01      	cmp	r3, #1
 80111b0:	d115      	bne.n	80111de <__gethex+0x28e>
 80111b2:	42ae      	cmp	r6, r5
 80111b4:	d113      	bne.n	80111de <__gethex+0x28e>
 80111b6:	2e01      	cmp	r6, #1
 80111b8:	d10b      	bne.n	80111d2 <__gethex+0x282>
 80111ba:	9a02      	ldr	r2, [sp, #8]
 80111bc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80111c0:	6013      	str	r3, [r2, #0]
 80111c2:	2301      	movs	r3, #1
 80111c4:	6123      	str	r3, [r4, #16]
 80111c6:	f8ca 3000 	str.w	r3, [sl]
 80111ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80111cc:	2562      	movs	r5, #98	@ 0x62
 80111ce:	601c      	str	r4, [r3, #0]
 80111d0:	e73a      	b.n	8011048 <__gethex+0xf8>
 80111d2:	1e71      	subs	r1, r6, #1
 80111d4:	4620      	mov	r0, r4
 80111d6:	f000 fe2d 	bl	8011e34 <__any_on>
 80111da:	2800      	cmp	r0, #0
 80111dc:	d1ed      	bne.n	80111ba <__gethex+0x26a>
 80111de:	9801      	ldr	r0, [sp, #4]
 80111e0:	4621      	mov	r1, r4
 80111e2:	f000 f9d9 	bl	8011598 <_Bfree>
 80111e6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80111e8:	2300      	movs	r3, #0
 80111ea:	6013      	str	r3, [r2, #0]
 80111ec:	2550      	movs	r5, #80	@ 0x50
 80111ee:	e72b      	b.n	8011048 <__gethex+0xf8>
 80111f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80111f2:	2b00      	cmp	r3, #0
 80111f4:	d1f3      	bne.n	80111de <__gethex+0x28e>
 80111f6:	e7e0      	b.n	80111ba <__gethex+0x26a>
 80111f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80111fa:	2b00      	cmp	r3, #0
 80111fc:	d1dd      	bne.n	80111ba <__gethex+0x26a>
 80111fe:	e7ee      	b.n	80111de <__gethex+0x28e>
 8011200:	0801334c 	.word	0x0801334c
 8011204:	0801345b 	.word	0x0801345b
 8011208:	0801346c 	.word	0x0801346c
 801120c:	1e6f      	subs	r7, r5, #1
 801120e:	f1b9 0f00 	cmp.w	r9, #0
 8011212:	d130      	bne.n	8011276 <__gethex+0x326>
 8011214:	b127      	cbz	r7, 8011220 <__gethex+0x2d0>
 8011216:	4639      	mov	r1, r7
 8011218:	4620      	mov	r0, r4
 801121a:	f000 fe0b 	bl	8011e34 <__any_on>
 801121e:	4681      	mov	r9, r0
 8011220:	117a      	asrs	r2, r7, #5
 8011222:	2301      	movs	r3, #1
 8011224:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8011228:	f007 071f 	and.w	r7, r7, #31
 801122c:	40bb      	lsls	r3, r7
 801122e:	4213      	tst	r3, r2
 8011230:	4629      	mov	r1, r5
 8011232:	4620      	mov	r0, r4
 8011234:	bf18      	it	ne
 8011236:	f049 0902 	orrne.w	r9, r9, #2
 801123a:	f7ff fe21 	bl	8010e80 <rshift>
 801123e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8011242:	1b76      	subs	r6, r6, r5
 8011244:	2502      	movs	r5, #2
 8011246:	f1b9 0f00 	cmp.w	r9, #0
 801124a:	d047      	beq.n	80112dc <__gethex+0x38c>
 801124c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011250:	2b02      	cmp	r3, #2
 8011252:	d015      	beq.n	8011280 <__gethex+0x330>
 8011254:	2b03      	cmp	r3, #3
 8011256:	d017      	beq.n	8011288 <__gethex+0x338>
 8011258:	2b01      	cmp	r3, #1
 801125a:	d109      	bne.n	8011270 <__gethex+0x320>
 801125c:	f019 0f02 	tst.w	r9, #2
 8011260:	d006      	beq.n	8011270 <__gethex+0x320>
 8011262:	f8da 3000 	ldr.w	r3, [sl]
 8011266:	ea49 0903 	orr.w	r9, r9, r3
 801126a:	f019 0f01 	tst.w	r9, #1
 801126e:	d10e      	bne.n	801128e <__gethex+0x33e>
 8011270:	f045 0510 	orr.w	r5, r5, #16
 8011274:	e032      	b.n	80112dc <__gethex+0x38c>
 8011276:	f04f 0901 	mov.w	r9, #1
 801127a:	e7d1      	b.n	8011220 <__gethex+0x2d0>
 801127c:	2501      	movs	r5, #1
 801127e:	e7e2      	b.n	8011246 <__gethex+0x2f6>
 8011280:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011282:	f1c3 0301 	rsb	r3, r3, #1
 8011286:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011288:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801128a:	2b00      	cmp	r3, #0
 801128c:	d0f0      	beq.n	8011270 <__gethex+0x320>
 801128e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011292:	f104 0314 	add.w	r3, r4, #20
 8011296:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801129a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801129e:	f04f 0c00 	mov.w	ip, #0
 80112a2:	4618      	mov	r0, r3
 80112a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80112a8:	f1b2 3fff 	cmp.w	r2, #4294967295
 80112ac:	d01b      	beq.n	80112e6 <__gethex+0x396>
 80112ae:	3201      	adds	r2, #1
 80112b0:	6002      	str	r2, [r0, #0]
 80112b2:	2d02      	cmp	r5, #2
 80112b4:	f104 0314 	add.w	r3, r4, #20
 80112b8:	d13c      	bne.n	8011334 <__gethex+0x3e4>
 80112ba:	f8d8 2000 	ldr.w	r2, [r8]
 80112be:	3a01      	subs	r2, #1
 80112c0:	42b2      	cmp	r2, r6
 80112c2:	d109      	bne.n	80112d8 <__gethex+0x388>
 80112c4:	1171      	asrs	r1, r6, #5
 80112c6:	2201      	movs	r2, #1
 80112c8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80112cc:	f006 061f 	and.w	r6, r6, #31
 80112d0:	fa02 f606 	lsl.w	r6, r2, r6
 80112d4:	421e      	tst	r6, r3
 80112d6:	d13a      	bne.n	801134e <__gethex+0x3fe>
 80112d8:	f045 0520 	orr.w	r5, r5, #32
 80112dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80112de:	601c      	str	r4, [r3, #0]
 80112e0:	9b02      	ldr	r3, [sp, #8]
 80112e2:	601f      	str	r7, [r3, #0]
 80112e4:	e6b0      	b.n	8011048 <__gethex+0xf8>
 80112e6:	4299      	cmp	r1, r3
 80112e8:	f843 cc04 	str.w	ip, [r3, #-4]
 80112ec:	d8d9      	bhi.n	80112a2 <__gethex+0x352>
 80112ee:	68a3      	ldr	r3, [r4, #8]
 80112f0:	459b      	cmp	fp, r3
 80112f2:	db17      	blt.n	8011324 <__gethex+0x3d4>
 80112f4:	6861      	ldr	r1, [r4, #4]
 80112f6:	9801      	ldr	r0, [sp, #4]
 80112f8:	3101      	adds	r1, #1
 80112fa:	f000 f90d 	bl	8011518 <_Balloc>
 80112fe:	4681      	mov	r9, r0
 8011300:	b918      	cbnz	r0, 801130a <__gethex+0x3ba>
 8011302:	4b1a      	ldr	r3, [pc, #104]	@ (801136c <__gethex+0x41c>)
 8011304:	4602      	mov	r2, r0
 8011306:	2184      	movs	r1, #132	@ 0x84
 8011308:	e6c5      	b.n	8011096 <__gethex+0x146>
 801130a:	6922      	ldr	r2, [r4, #16]
 801130c:	3202      	adds	r2, #2
 801130e:	f104 010c 	add.w	r1, r4, #12
 8011312:	0092      	lsls	r2, r2, #2
 8011314:	300c      	adds	r0, #12
 8011316:	f7fe ff6a 	bl	80101ee <memcpy>
 801131a:	4621      	mov	r1, r4
 801131c:	9801      	ldr	r0, [sp, #4]
 801131e:	f000 f93b 	bl	8011598 <_Bfree>
 8011322:	464c      	mov	r4, r9
 8011324:	6923      	ldr	r3, [r4, #16]
 8011326:	1c5a      	adds	r2, r3, #1
 8011328:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801132c:	6122      	str	r2, [r4, #16]
 801132e:	2201      	movs	r2, #1
 8011330:	615a      	str	r2, [r3, #20]
 8011332:	e7be      	b.n	80112b2 <__gethex+0x362>
 8011334:	6922      	ldr	r2, [r4, #16]
 8011336:	455a      	cmp	r2, fp
 8011338:	dd0b      	ble.n	8011352 <__gethex+0x402>
 801133a:	2101      	movs	r1, #1
 801133c:	4620      	mov	r0, r4
 801133e:	f7ff fd9f 	bl	8010e80 <rshift>
 8011342:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011346:	3701      	adds	r7, #1
 8011348:	42bb      	cmp	r3, r7
 801134a:	f6ff aee0 	blt.w	801110e <__gethex+0x1be>
 801134e:	2501      	movs	r5, #1
 8011350:	e7c2      	b.n	80112d8 <__gethex+0x388>
 8011352:	f016 061f 	ands.w	r6, r6, #31
 8011356:	d0fa      	beq.n	801134e <__gethex+0x3fe>
 8011358:	4453      	add	r3, sl
 801135a:	f1c6 0620 	rsb	r6, r6, #32
 801135e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8011362:	f000 f9cb 	bl	80116fc <__hi0bits>
 8011366:	42b0      	cmp	r0, r6
 8011368:	dbe7      	blt.n	801133a <__gethex+0x3ea>
 801136a:	e7f0      	b.n	801134e <__gethex+0x3fe>
 801136c:	0801345b 	.word	0x0801345b

08011370 <L_shift>:
 8011370:	f1c2 0208 	rsb	r2, r2, #8
 8011374:	0092      	lsls	r2, r2, #2
 8011376:	b570      	push	{r4, r5, r6, lr}
 8011378:	f1c2 0620 	rsb	r6, r2, #32
 801137c:	6843      	ldr	r3, [r0, #4]
 801137e:	6804      	ldr	r4, [r0, #0]
 8011380:	fa03 f506 	lsl.w	r5, r3, r6
 8011384:	432c      	orrs	r4, r5
 8011386:	40d3      	lsrs	r3, r2
 8011388:	6004      	str	r4, [r0, #0]
 801138a:	f840 3f04 	str.w	r3, [r0, #4]!
 801138e:	4288      	cmp	r0, r1
 8011390:	d3f4      	bcc.n	801137c <L_shift+0xc>
 8011392:	bd70      	pop	{r4, r5, r6, pc}

08011394 <__match>:
 8011394:	b530      	push	{r4, r5, lr}
 8011396:	6803      	ldr	r3, [r0, #0]
 8011398:	3301      	adds	r3, #1
 801139a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801139e:	b914      	cbnz	r4, 80113a6 <__match+0x12>
 80113a0:	6003      	str	r3, [r0, #0]
 80113a2:	2001      	movs	r0, #1
 80113a4:	bd30      	pop	{r4, r5, pc}
 80113a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80113aa:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80113ae:	2d19      	cmp	r5, #25
 80113b0:	bf98      	it	ls
 80113b2:	3220      	addls	r2, #32
 80113b4:	42a2      	cmp	r2, r4
 80113b6:	d0f0      	beq.n	801139a <__match+0x6>
 80113b8:	2000      	movs	r0, #0
 80113ba:	e7f3      	b.n	80113a4 <__match+0x10>

080113bc <__hexnan>:
 80113bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113c0:	680b      	ldr	r3, [r1, #0]
 80113c2:	6801      	ldr	r1, [r0, #0]
 80113c4:	115e      	asrs	r6, r3, #5
 80113c6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80113ca:	f013 031f 	ands.w	r3, r3, #31
 80113ce:	b087      	sub	sp, #28
 80113d0:	bf18      	it	ne
 80113d2:	3604      	addne	r6, #4
 80113d4:	2500      	movs	r5, #0
 80113d6:	1f37      	subs	r7, r6, #4
 80113d8:	4682      	mov	sl, r0
 80113da:	4690      	mov	r8, r2
 80113dc:	9301      	str	r3, [sp, #4]
 80113de:	f846 5c04 	str.w	r5, [r6, #-4]
 80113e2:	46b9      	mov	r9, r7
 80113e4:	463c      	mov	r4, r7
 80113e6:	9502      	str	r5, [sp, #8]
 80113e8:	46ab      	mov	fp, r5
 80113ea:	784a      	ldrb	r2, [r1, #1]
 80113ec:	1c4b      	adds	r3, r1, #1
 80113ee:	9303      	str	r3, [sp, #12]
 80113f0:	b342      	cbz	r2, 8011444 <__hexnan+0x88>
 80113f2:	4610      	mov	r0, r2
 80113f4:	9105      	str	r1, [sp, #20]
 80113f6:	9204      	str	r2, [sp, #16]
 80113f8:	f7ff fd94 	bl	8010f24 <__hexdig_fun>
 80113fc:	2800      	cmp	r0, #0
 80113fe:	d151      	bne.n	80114a4 <__hexnan+0xe8>
 8011400:	9a04      	ldr	r2, [sp, #16]
 8011402:	9905      	ldr	r1, [sp, #20]
 8011404:	2a20      	cmp	r2, #32
 8011406:	d818      	bhi.n	801143a <__hexnan+0x7e>
 8011408:	9b02      	ldr	r3, [sp, #8]
 801140a:	459b      	cmp	fp, r3
 801140c:	dd13      	ble.n	8011436 <__hexnan+0x7a>
 801140e:	454c      	cmp	r4, r9
 8011410:	d206      	bcs.n	8011420 <__hexnan+0x64>
 8011412:	2d07      	cmp	r5, #7
 8011414:	dc04      	bgt.n	8011420 <__hexnan+0x64>
 8011416:	462a      	mov	r2, r5
 8011418:	4649      	mov	r1, r9
 801141a:	4620      	mov	r0, r4
 801141c:	f7ff ffa8 	bl	8011370 <L_shift>
 8011420:	4544      	cmp	r4, r8
 8011422:	d952      	bls.n	80114ca <__hexnan+0x10e>
 8011424:	2300      	movs	r3, #0
 8011426:	f1a4 0904 	sub.w	r9, r4, #4
 801142a:	f844 3c04 	str.w	r3, [r4, #-4]
 801142e:	f8cd b008 	str.w	fp, [sp, #8]
 8011432:	464c      	mov	r4, r9
 8011434:	461d      	mov	r5, r3
 8011436:	9903      	ldr	r1, [sp, #12]
 8011438:	e7d7      	b.n	80113ea <__hexnan+0x2e>
 801143a:	2a29      	cmp	r2, #41	@ 0x29
 801143c:	d157      	bne.n	80114ee <__hexnan+0x132>
 801143e:	3102      	adds	r1, #2
 8011440:	f8ca 1000 	str.w	r1, [sl]
 8011444:	f1bb 0f00 	cmp.w	fp, #0
 8011448:	d051      	beq.n	80114ee <__hexnan+0x132>
 801144a:	454c      	cmp	r4, r9
 801144c:	d206      	bcs.n	801145c <__hexnan+0xa0>
 801144e:	2d07      	cmp	r5, #7
 8011450:	dc04      	bgt.n	801145c <__hexnan+0xa0>
 8011452:	462a      	mov	r2, r5
 8011454:	4649      	mov	r1, r9
 8011456:	4620      	mov	r0, r4
 8011458:	f7ff ff8a 	bl	8011370 <L_shift>
 801145c:	4544      	cmp	r4, r8
 801145e:	d936      	bls.n	80114ce <__hexnan+0x112>
 8011460:	f1a8 0204 	sub.w	r2, r8, #4
 8011464:	4623      	mov	r3, r4
 8011466:	f853 1b04 	ldr.w	r1, [r3], #4
 801146a:	f842 1f04 	str.w	r1, [r2, #4]!
 801146e:	429f      	cmp	r7, r3
 8011470:	d2f9      	bcs.n	8011466 <__hexnan+0xaa>
 8011472:	1b3b      	subs	r3, r7, r4
 8011474:	f023 0303 	bic.w	r3, r3, #3
 8011478:	3304      	adds	r3, #4
 801147a:	3401      	adds	r4, #1
 801147c:	3e03      	subs	r6, #3
 801147e:	42b4      	cmp	r4, r6
 8011480:	bf88      	it	hi
 8011482:	2304      	movhi	r3, #4
 8011484:	4443      	add	r3, r8
 8011486:	2200      	movs	r2, #0
 8011488:	f843 2b04 	str.w	r2, [r3], #4
 801148c:	429f      	cmp	r7, r3
 801148e:	d2fb      	bcs.n	8011488 <__hexnan+0xcc>
 8011490:	683b      	ldr	r3, [r7, #0]
 8011492:	b91b      	cbnz	r3, 801149c <__hexnan+0xe0>
 8011494:	4547      	cmp	r7, r8
 8011496:	d128      	bne.n	80114ea <__hexnan+0x12e>
 8011498:	2301      	movs	r3, #1
 801149a:	603b      	str	r3, [r7, #0]
 801149c:	2005      	movs	r0, #5
 801149e:	b007      	add	sp, #28
 80114a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114a4:	3501      	adds	r5, #1
 80114a6:	2d08      	cmp	r5, #8
 80114a8:	f10b 0b01 	add.w	fp, fp, #1
 80114ac:	dd06      	ble.n	80114bc <__hexnan+0x100>
 80114ae:	4544      	cmp	r4, r8
 80114b0:	d9c1      	bls.n	8011436 <__hexnan+0x7a>
 80114b2:	2300      	movs	r3, #0
 80114b4:	f844 3c04 	str.w	r3, [r4, #-4]
 80114b8:	2501      	movs	r5, #1
 80114ba:	3c04      	subs	r4, #4
 80114bc:	6822      	ldr	r2, [r4, #0]
 80114be:	f000 000f 	and.w	r0, r0, #15
 80114c2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80114c6:	6020      	str	r0, [r4, #0]
 80114c8:	e7b5      	b.n	8011436 <__hexnan+0x7a>
 80114ca:	2508      	movs	r5, #8
 80114cc:	e7b3      	b.n	8011436 <__hexnan+0x7a>
 80114ce:	9b01      	ldr	r3, [sp, #4]
 80114d0:	2b00      	cmp	r3, #0
 80114d2:	d0dd      	beq.n	8011490 <__hexnan+0xd4>
 80114d4:	f1c3 0320 	rsb	r3, r3, #32
 80114d8:	f04f 32ff 	mov.w	r2, #4294967295
 80114dc:	40da      	lsrs	r2, r3
 80114de:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80114e2:	4013      	ands	r3, r2
 80114e4:	f846 3c04 	str.w	r3, [r6, #-4]
 80114e8:	e7d2      	b.n	8011490 <__hexnan+0xd4>
 80114ea:	3f04      	subs	r7, #4
 80114ec:	e7d0      	b.n	8011490 <__hexnan+0xd4>
 80114ee:	2004      	movs	r0, #4
 80114f0:	e7d5      	b.n	801149e <__hexnan+0xe2>

080114f2 <__ascii_mbtowc>:
 80114f2:	b082      	sub	sp, #8
 80114f4:	b901      	cbnz	r1, 80114f8 <__ascii_mbtowc+0x6>
 80114f6:	a901      	add	r1, sp, #4
 80114f8:	b142      	cbz	r2, 801150c <__ascii_mbtowc+0x1a>
 80114fa:	b14b      	cbz	r3, 8011510 <__ascii_mbtowc+0x1e>
 80114fc:	7813      	ldrb	r3, [r2, #0]
 80114fe:	600b      	str	r3, [r1, #0]
 8011500:	7812      	ldrb	r2, [r2, #0]
 8011502:	1e10      	subs	r0, r2, #0
 8011504:	bf18      	it	ne
 8011506:	2001      	movne	r0, #1
 8011508:	b002      	add	sp, #8
 801150a:	4770      	bx	lr
 801150c:	4610      	mov	r0, r2
 801150e:	e7fb      	b.n	8011508 <__ascii_mbtowc+0x16>
 8011510:	f06f 0001 	mvn.w	r0, #1
 8011514:	e7f8      	b.n	8011508 <__ascii_mbtowc+0x16>
	...

08011518 <_Balloc>:
 8011518:	b570      	push	{r4, r5, r6, lr}
 801151a:	69c6      	ldr	r6, [r0, #28]
 801151c:	4604      	mov	r4, r0
 801151e:	460d      	mov	r5, r1
 8011520:	b976      	cbnz	r6, 8011540 <_Balloc+0x28>
 8011522:	2010      	movs	r0, #16
 8011524:	f7fc ffb2 	bl	800e48c <malloc>
 8011528:	4602      	mov	r2, r0
 801152a:	61e0      	str	r0, [r4, #28]
 801152c:	b920      	cbnz	r0, 8011538 <_Balloc+0x20>
 801152e:	4b18      	ldr	r3, [pc, #96]	@ (8011590 <_Balloc+0x78>)
 8011530:	4818      	ldr	r0, [pc, #96]	@ (8011594 <_Balloc+0x7c>)
 8011532:	216b      	movs	r1, #107	@ 0x6b
 8011534:	f001 fad4 	bl	8012ae0 <__assert_func>
 8011538:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801153c:	6006      	str	r6, [r0, #0]
 801153e:	60c6      	str	r6, [r0, #12]
 8011540:	69e6      	ldr	r6, [r4, #28]
 8011542:	68f3      	ldr	r3, [r6, #12]
 8011544:	b183      	cbz	r3, 8011568 <_Balloc+0x50>
 8011546:	69e3      	ldr	r3, [r4, #28]
 8011548:	68db      	ldr	r3, [r3, #12]
 801154a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801154e:	b9b8      	cbnz	r0, 8011580 <_Balloc+0x68>
 8011550:	2101      	movs	r1, #1
 8011552:	fa01 f605 	lsl.w	r6, r1, r5
 8011556:	1d72      	adds	r2, r6, #5
 8011558:	0092      	lsls	r2, r2, #2
 801155a:	4620      	mov	r0, r4
 801155c:	f001 fade 	bl	8012b1c <_calloc_r>
 8011560:	b160      	cbz	r0, 801157c <_Balloc+0x64>
 8011562:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011566:	e00e      	b.n	8011586 <_Balloc+0x6e>
 8011568:	2221      	movs	r2, #33	@ 0x21
 801156a:	2104      	movs	r1, #4
 801156c:	4620      	mov	r0, r4
 801156e:	f001 fad5 	bl	8012b1c <_calloc_r>
 8011572:	69e3      	ldr	r3, [r4, #28]
 8011574:	60f0      	str	r0, [r6, #12]
 8011576:	68db      	ldr	r3, [r3, #12]
 8011578:	2b00      	cmp	r3, #0
 801157a:	d1e4      	bne.n	8011546 <_Balloc+0x2e>
 801157c:	2000      	movs	r0, #0
 801157e:	bd70      	pop	{r4, r5, r6, pc}
 8011580:	6802      	ldr	r2, [r0, #0]
 8011582:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011586:	2300      	movs	r3, #0
 8011588:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801158c:	e7f7      	b.n	801157e <_Balloc+0x66>
 801158e:	bf00      	nop
 8011590:	080133ec 	.word	0x080133ec
 8011594:	080134cc 	.word	0x080134cc

08011598 <_Bfree>:
 8011598:	b570      	push	{r4, r5, r6, lr}
 801159a:	69c6      	ldr	r6, [r0, #28]
 801159c:	4605      	mov	r5, r0
 801159e:	460c      	mov	r4, r1
 80115a0:	b976      	cbnz	r6, 80115c0 <_Bfree+0x28>
 80115a2:	2010      	movs	r0, #16
 80115a4:	f7fc ff72 	bl	800e48c <malloc>
 80115a8:	4602      	mov	r2, r0
 80115aa:	61e8      	str	r0, [r5, #28]
 80115ac:	b920      	cbnz	r0, 80115b8 <_Bfree+0x20>
 80115ae:	4b09      	ldr	r3, [pc, #36]	@ (80115d4 <_Bfree+0x3c>)
 80115b0:	4809      	ldr	r0, [pc, #36]	@ (80115d8 <_Bfree+0x40>)
 80115b2:	218f      	movs	r1, #143	@ 0x8f
 80115b4:	f001 fa94 	bl	8012ae0 <__assert_func>
 80115b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80115bc:	6006      	str	r6, [r0, #0]
 80115be:	60c6      	str	r6, [r0, #12]
 80115c0:	b13c      	cbz	r4, 80115d2 <_Bfree+0x3a>
 80115c2:	69eb      	ldr	r3, [r5, #28]
 80115c4:	6862      	ldr	r2, [r4, #4]
 80115c6:	68db      	ldr	r3, [r3, #12]
 80115c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80115cc:	6021      	str	r1, [r4, #0]
 80115ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80115d2:	bd70      	pop	{r4, r5, r6, pc}
 80115d4:	080133ec 	.word	0x080133ec
 80115d8:	080134cc 	.word	0x080134cc

080115dc <__multadd>:
 80115dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80115e0:	690d      	ldr	r5, [r1, #16]
 80115e2:	4607      	mov	r7, r0
 80115e4:	460c      	mov	r4, r1
 80115e6:	461e      	mov	r6, r3
 80115e8:	f101 0c14 	add.w	ip, r1, #20
 80115ec:	2000      	movs	r0, #0
 80115ee:	f8dc 3000 	ldr.w	r3, [ip]
 80115f2:	b299      	uxth	r1, r3
 80115f4:	fb02 6101 	mla	r1, r2, r1, r6
 80115f8:	0c1e      	lsrs	r6, r3, #16
 80115fa:	0c0b      	lsrs	r3, r1, #16
 80115fc:	fb02 3306 	mla	r3, r2, r6, r3
 8011600:	b289      	uxth	r1, r1
 8011602:	3001      	adds	r0, #1
 8011604:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011608:	4285      	cmp	r5, r0
 801160a:	f84c 1b04 	str.w	r1, [ip], #4
 801160e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011612:	dcec      	bgt.n	80115ee <__multadd+0x12>
 8011614:	b30e      	cbz	r6, 801165a <__multadd+0x7e>
 8011616:	68a3      	ldr	r3, [r4, #8]
 8011618:	42ab      	cmp	r3, r5
 801161a:	dc19      	bgt.n	8011650 <__multadd+0x74>
 801161c:	6861      	ldr	r1, [r4, #4]
 801161e:	4638      	mov	r0, r7
 8011620:	3101      	adds	r1, #1
 8011622:	f7ff ff79 	bl	8011518 <_Balloc>
 8011626:	4680      	mov	r8, r0
 8011628:	b928      	cbnz	r0, 8011636 <__multadd+0x5a>
 801162a:	4602      	mov	r2, r0
 801162c:	4b0c      	ldr	r3, [pc, #48]	@ (8011660 <__multadd+0x84>)
 801162e:	480d      	ldr	r0, [pc, #52]	@ (8011664 <__multadd+0x88>)
 8011630:	21ba      	movs	r1, #186	@ 0xba
 8011632:	f001 fa55 	bl	8012ae0 <__assert_func>
 8011636:	6922      	ldr	r2, [r4, #16]
 8011638:	3202      	adds	r2, #2
 801163a:	f104 010c 	add.w	r1, r4, #12
 801163e:	0092      	lsls	r2, r2, #2
 8011640:	300c      	adds	r0, #12
 8011642:	f7fe fdd4 	bl	80101ee <memcpy>
 8011646:	4621      	mov	r1, r4
 8011648:	4638      	mov	r0, r7
 801164a:	f7ff ffa5 	bl	8011598 <_Bfree>
 801164e:	4644      	mov	r4, r8
 8011650:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011654:	3501      	adds	r5, #1
 8011656:	615e      	str	r6, [r3, #20]
 8011658:	6125      	str	r5, [r4, #16]
 801165a:	4620      	mov	r0, r4
 801165c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011660:	0801345b 	.word	0x0801345b
 8011664:	080134cc 	.word	0x080134cc

08011668 <__s2b>:
 8011668:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801166c:	460c      	mov	r4, r1
 801166e:	4615      	mov	r5, r2
 8011670:	461f      	mov	r7, r3
 8011672:	2209      	movs	r2, #9
 8011674:	3308      	adds	r3, #8
 8011676:	4606      	mov	r6, r0
 8011678:	fb93 f3f2 	sdiv	r3, r3, r2
 801167c:	2100      	movs	r1, #0
 801167e:	2201      	movs	r2, #1
 8011680:	429a      	cmp	r2, r3
 8011682:	db09      	blt.n	8011698 <__s2b+0x30>
 8011684:	4630      	mov	r0, r6
 8011686:	f7ff ff47 	bl	8011518 <_Balloc>
 801168a:	b940      	cbnz	r0, 801169e <__s2b+0x36>
 801168c:	4602      	mov	r2, r0
 801168e:	4b19      	ldr	r3, [pc, #100]	@ (80116f4 <__s2b+0x8c>)
 8011690:	4819      	ldr	r0, [pc, #100]	@ (80116f8 <__s2b+0x90>)
 8011692:	21d3      	movs	r1, #211	@ 0xd3
 8011694:	f001 fa24 	bl	8012ae0 <__assert_func>
 8011698:	0052      	lsls	r2, r2, #1
 801169a:	3101      	adds	r1, #1
 801169c:	e7f0      	b.n	8011680 <__s2b+0x18>
 801169e:	9b08      	ldr	r3, [sp, #32]
 80116a0:	6143      	str	r3, [r0, #20]
 80116a2:	2d09      	cmp	r5, #9
 80116a4:	f04f 0301 	mov.w	r3, #1
 80116a8:	6103      	str	r3, [r0, #16]
 80116aa:	dd16      	ble.n	80116da <__s2b+0x72>
 80116ac:	f104 0909 	add.w	r9, r4, #9
 80116b0:	46c8      	mov	r8, r9
 80116b2:	442c      	add	r4, r5
 80116b4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80116b8:	4601      	mov	r1, r0
 80116ba:	3b30      	subs	r3, #48	@ 0x30
 80116bc:	220a      	movs	r2, #10
 80116be:	4630      	mov	r0, r6
 80116c0:	f7ff ff8c 	bl	80115dc <__multadd>
 80116c4:	45a0      	cmp	r8, r4
 80116c6:	d1f5      	bne.n	80116b4 <__s2b+0x4c>
 80116c8:	f1a5 0408 	sub.w	r4, r5, #8
 80116cc:	444c      	add	r4, r9
 80116ce:	1b2d      	subs	r5, r5, r4
 80116d0:	1963      	adds	r3, r4, r5
 80116d2:	42bb      	cmp	r3, r7
 80116d4:	db04      	blt.n	80116e0 <__s2b+0x78>
 80116d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80116da:	340a      	adds	r4, #10
 80116dc:	2509      	movs	r5, #9
 80116de:	e7f6      	b.n	80116ce <__s2b+0x66>
 80116e0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80116e4:	4601      	mov	r1, r0
 80116e6:	3b30      	subs	r3, #48	@ 0x30
 80116e8:	220a      	movs	r2, #10
 80116ea:	4630      	mov	r0, r6
 80116ec:	f7ff ff76 	bl	80115dc <__multadd>
 80116f0:	e7ee      	b.n	80116d0 <__s2b+0x68>
 80116f2:	bf00      	nop
 80116f4:	0801345b 	.word	0x0801345b
 80116f8:	080134cc 	.word	0x080134cc

080116fc <__hi0bits>:
 80116fc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011700:	4603      	mov	r3, r0
 8011702:	bf36      	itet	cc
 8011704:	0403      	lslcc	r3, r0, #16
 8011706:	2000      	movcs	r0, #0
 8011708:	2010      	movcc	r0, #16
 801170a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801170e:	bf3c      	itt	cc
 8011710:	021b      	lslcc	r3, r3, #8
 8011712:	3008      	addcc	r0, #8
 8011714:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011718:	bf3c      	itt	cc
 801171a:	011b      	lslcc	r3, r3, #4
 801171c:	3004      	addcc	r0, #4
 801171e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011722:	bf3c      	itt	cc
 8011724:	009b      	lslcc	r3, r3, #2
 8011726:	3002      	addcc	r0, #2
 8011728:	2b00      	cmp	r3, #0
 801172a:	db05      	blt.n	8011738 <__hi0bits+0x3c>
 801172c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011730:	f100 0001 	add.w	r0, r0, #1
 8011734:	bf08      	it	eq
 8011736:	2020      	moveq	r0, #32
 8011738:	4770      	bx	lr

0801173a <__lo0bits>:
 801173a:	6803      	ldr	r3, [r0, #0]
 801173c:	4602      	mov	r2, r0
 801173e:	f013 0007 	ands.w	r0, r3, #7
 8011742:	d00b      	beq.n	801175c <__lo0bits+0x22>
 8011744:	07d9      	lsls	r1, r3, #31
 8011746:	d421      	bmi.n	801178c <__lo0bits+0x52>
 8011748:	0798      	lsls	r0, r3, #30
 801174a:	bf49      	itett	mi
 801174c:	085b      	lsrmi	r3, r3, #1
 801174e:	089b      	lsrpl	r3, r3, #2
 8011750:	2001      	movmi	r0, #1
 8011752:	6013      	strmi	r3, [r2, #0]
 8011754:	bf5c      	itt	pl
 8011756:	6013      	strpl	r3, [r2, #0]
 8011758:	2002      	movpl	r0, #2
 801175a:	4770      	bx	lr
 801175c:	b299      	uxth	r1, r3
 801175e:	b909      	cbnz	r1, 8011764 <__lo0bits+0x2a>
 8011760:	0c1b      	lsrs	r3, r3, #16
 8011762:	2010      	movs	r0, #16
 8011764:	b2d9      	uxtb	r1, r3
 8011766:	b909      	cbnz	r1, 801176c <__lo0bits+0x32>
 8011768:	3008      	adds	r0, #8
 801176a:	0a1b      	lsrs	r3, r3, #8
 801176c:	0719      	lsls	r1, r3, #28
 801176e:	bf04      	itt	eq
 8011770:	091b      	lsreq	r3, r3, #4
 8011772:	3004      	addeq	r0, #4
 8011774:	0799      	lsls	r1, r3, #30
 8011776:	bf04      	itt	eq
 8011778:	089b      	lsreq	r3, r3, #2
 801177a:	3002      	addeq	r0, #2
 801177c:	07d9      	lsls	r1, r3, #31
 801177e:	d403      	bmi.n	8011788 <__lo0bits+0x4e>
 8011780:	085b      	lsrs	r3, r3, #1
 8011782:	f100 0001 	add.w	r0, r0, #1
 8011786:	d003      	beq.n	8011790 <__lo0bits+0x56>
 8011788:	6013      	str	r3, [r2, #0]
 801178a:	4770      	bx	lr
 801178c:	2000      	movs	r0, #0
 801178e:	4770      	bx	lr
 8011790:	2020      	movs	r0, #32
 8011792:	4770      	bx	lr

08011794 <__i2b>:
 8011794:	b510      	push	{r4, lr}
 8011796:	460c      	mov	r4, r1
 8011798:	2101      	movs	r1, #1
 801179a:	f7ff febd 	bl	8011518 <_Balloc>
 801179e:	4602      	mov	r2, r0
 80117a0:	b928      	cbnz	r0, 80117ae <__i2b+0x1a>
 80117a2:	4b05      	ldr	r3, [pc, #20]	@ (80117b8 <__i2b+0x24>)
 80117a4:	4805      	ldr	r0, [pc, #20]	@ (80117bc <__i2b+0x28>)
 80117a6:	f240 1145 	movw	r1, #325	@ 0x145
 80117aa:	f001 f999 	bl	8012ae0 <__assert_func>
 80117ae:	2301      	movs	r3, #1
 80117b0:	6144      	str	r4, [r0, #20]
 80117b2:	6103      	str	r3, [r0, #16]
 80117b4:	bd10      	pop	{r4, pc}
 80117b6:	bf00      	nop
 80117b8:	0801345b 	.word	0x0801345b
 80117bc:	080134cc 	.word	0x080134cc

080117c0 <__multiply>:
 80117c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117c4:	4614      	mov	r4, r2
 80117c6:	690a      	ldr	r2, [r1, #16]
 80117c8:	6923      	ldr	r3, [r4, #16]
 80117ca:	429a      	cmp	r2, r3
 80117cc:	bfa8      	it	ge
 80117ce:	4623      	movge	r3, r4
 80117d0:	460f      	mov	r7, r1
 80117d2:	bfa4      	itt	ge
 80117d4:	460c      	movge	r4, r1
 80117d6:	461f      	movge	r7, r3
 80117d8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80117dc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80117e0:	68a3      	ldr	r3, [r4, #8]
 80117e2:	6861      	ldr	r1, [r4, #4]
 80117e4:	eb0a 0609 	add.w	r6, sl, r9
 80117e8:	42b3      	cmp	r3, r6
 80117ea:	b085      	sub	sp, #20
 80117ec:	bfb8      	it	lt
 80117ee:	3101      	addlt	r1, #1
 80117f0:	f7ff fe92 	bl	8011518 <_Balloc>
 80117f4:	b930      	cbnz	r0, 8011804 <__multiply+0x44>
 80117f6:	4602      	mov	r2, r0
 80117f8:	4b44      	ldr	r3, [pc, #272]	@ (801190c <__multiply+0x14c>)
 80117fa:	4845      	ldr	r0, [pc, #276]	@ (8011910 <__multiply+0x150>)
 80117fc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8011800:	f001 f96e 	bl	8012ae0 <__assert_func>
 8011804:	f100 0514 	add.w	r5, r0, #20
 8011808:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801180c:	462b      	mov	r3, r5
 801180e:	2200      	movs	r2, #0
 8011810:	4543      	cmp	r3, r8
 8011812:	d321      	bcc.n	8011858 <__multiply+0x98>
 8011814:	f107 0114 	add.w	r1, r7, #20
 8011818:	f104 0214 	add.w	r2, r4, #20
 801181c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8011820:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8011824:	9302      	str	r3, [sp, #8]
 8011826:	1b13      	subs	r3, r2, r4
 8011828:	3b15      	subs	r3, #21
 801182a:	f023 0303 	bic.w	r3, r3, #3
 801182e:	3304      	adds	r3, #4
 8011830:	f104 0715 	add.w	r7, r4, #21
 8011834:	42ba      	cmp	r2, r7
 8011836:	bf38      	it	cc
 8011838:	2304      	movcc	r3, #4
 801183a:	9301      	str	r3, [sp, #4]
 801183c:	9b02      	ldr	r3, [sp, #8]
 801183e:	9103      	str	r1, [sp, #12]
 8011840:	428b      	cmp	r3, r1
 8011842:	d80c      	bhi.n	801185e <__multiply+0x9e>
 8011844:	2e00      	cmp	r6, #0
 8011846:	dd03      	ble.n	8011850 <__multiply+0x90>
 8011848:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801184c:	2b00      	cmp	r3, #0
 801184e:	d05b      	beq.n	8011908 <__multiply+0x148>
 8011850:	6106      	str	r6, [r0, #16]
 8011852:	b005      	add	sp, #20
 8011854:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011858:	f843 2b04 	str.w	r2, [r3], #4
 801185c:	e7d8      	b.n	8011810 <__multiply+0x50>
 801185e:	f8b1 a000 	ldrh.w	sl, [r1]
 8011862:	f1ba 0f00 	cmp.w	sl, #0
 8011866:	d024      	beq.n	80118b2 <__multiply+0xf2>
 8011868:	f104 0e14 	add.w	lr, r4, #20
 801186c:	46a9      	mov	r9, r5
 801186e:	f04f 0c00 	mov.w	ip, #0
 8011872:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011876:	f8d9 3000 	ldr.w	r3, [r9]
 801187a:	fa1f fb87 	uxth.w	fp, r7
 801187e:	b29b      	uxth	r3, r3
 8011880:	fb0a 330b 	mla	r3, sl, fp, r3
 8011884:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8011888:	f8d9 7000 	ldr.w	r7, [r9]
 801188c:	4463      	add	r3, ip
 801188e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8011892:	fb0a c70b 	mla	r7, sl, fp, ip
 8011896:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801189a:	b29b      	uxth	r3, r3
 801189c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80118a0:	4572      	cmp	r2, lr
 80118a2:	f849 3b04 	str.w	r3, [r9], #4
 80118a6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80118aa:	d8e2      	bhi.n	8011872 <__multiply+0xb2>
 80118ac:	9b01      	ldr	r3, [sp, #4]
 80118ae:	f845 c003 	str.w	ip, [r5, r3]
 80118b2:	9b03      	ldr	r3, [sp, #12]
 80118b4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80118b8:	3104      	adds	r1, #4
 80118ba:	f1b9 0f00 	cmp.w	r9, #0
 80118be:	d021      	beq.n	8011904 <__multiply+0x144>
 80118c0:	682b      	ldr	r3, [r5, #0]
 80118c2:	f104 0c14 	add.w	ip, r4, #20
 80118c6:	46ae      	mov	lr, r5
 80118c8:	f04f 0a00 	mov.w	sl, #0
 80118cc:	f8bc b000 	ldrh.w	fp, [ip]
 80118d0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80118d4:	fb09 770b 	mla	r7, r9, fp, r7
 80118d8:	4457      	add	r7, sl
 80118da:	b29b      	uxth	r3, r3
 80118dc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80118e0:	f84e 3b04 	str.w	r3, [lr], #4
 80118e4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80118e8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80118ec:	f8be 3000 	ldrh.w	r3, [lr]
 80118f0:	fb09 330a 	mla	r3, r9, sl, r3
 80118f4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80118f8:	4562      	cmp	r2, ip
 80118fa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80118fe:	d8e5      	bhi.n	80118cc <__multiply+0x10c>
 8011900:	9f01      	ldr	r7, [sp, #4]
 8011902:	51eb      	str	r3, [r5, r7]
 8011904:	3504      	adds	r5, #4
 8011906:	e799      	b.n	801183c <__multiply+0x7c>
 8011908:	3e01      	subs	r6, #1
 801190a:	e79b      	b.n	8011844 <__multiply+0x84>
 801190c:	0801345b 	.word	0x0801345b
 8011910:	080134cc 	.word	0x080134cc

08011914 <__pow5mult>:
 8011914:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011918:	4615      	mov	r5, r2
 801191a:	f012 0203 	ands.w	r2, r2, #3
 801191e:	4607      	mov	r7, r0
 8011920:	460e      	mov	r6, r1
 8011922:	d007      	beq.n	8011934 <__pow5mult+0x20>
 8011924:	4c25      	ldr	r4, [pc, #148]	@ (80119bc <__pow5mult+0xa8>)
 8011926:	3a01      	subs	r2, #1
 8011928:	2300      	movs	r3, #0
 801192a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801192e:	f7ff fe55 	bl	80115dc <__multadd>
 8011932:	4606      	mov	r6, r0
 8011934:	10ad      	asrs	r5, r5, #2
 8011936:	d03d      	beq.n	80119b4 <__pow5mult+0xa0>
 8011938:	69fc      	ldr	r4, [r7, #28]
 801193a:	b97c      	cbnz	r4, 801195c <__pow5mult+0x48>
 801193c:	2010      	movs	r0, #16
 801193e:	f7fc fda5 	bl	800e48c <malloc>
 8011942:	4602      	mov	r2, r0
 8011944:	61f8      	str	r0, [r7, #28]
 8011946:	b928      	cbnz	r0, 8011954 <__pow5mult+0x40>
 8011948:	4b1d      	ldr	r3, [pc, #116]	@ (80119c0 <__pow5mult+0xac>)
 801194a:	481e      	ldr	r0, [pc, #120]	@ (80119c4 <__pow5mult+0xb0>)
 801194c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8011950:	f001 f8c6 	bl	8012ae0 <__assert_func>
 8011954:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011958:	6004      	str	r4, [r0, #0]
 801195a:	60c4      	str	r4, [r0, #12]
 801195c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8011960:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011964:	b94c      	cbnz	r4, 801197a <__pow5mult+0x66>
 8011966:	f240 2171 	movw	r1, #625	@ 0x271
 801196a:	4638      	mov	r0, r7
 801196c:	f7ff ff12 	bl	8011794 <__i2b>
 8011970:	2300      	movs	r3, #0
 8011972:	f8c8 0008 	str.w	r0, [r8, #8]
 8011976:	4604      	mov	r4, r0
 8011978:	6003      	str	r3, [r0, #0]
 801197a:	f04f 0900 	mov.w	r9, #0
 801197e:	07eb      	lsls	r3, r5, #31
 8011980:	d50a      	bpl.n	8011998 <__pow5mult+0x84>
 8011982:	4631      	mov	r1, r6
 8011984:	4622      	mov	r2, r4
 8011986:	4638      	mov	r0, r7
 8011988:	f7ff ff1a 	bl	80117c0 <__multiply>
 801198c:	4631      	mov	r1, r6
 801198e:	4680      	mov	r8, r0
 8011990:	4638      	mov	r0, r7
 8011992:	f7ff fe01 	bl	8011598 <_Bfree>
 8011996:	4646      	mov	r6, r8
 8011998:	106d      	asrs	r5, r5, #1
 801199a:	d00b      	beq.n	80119b4 <__pow5mult+0xa0>
 801199c:	6820      	ldr	r0, [r4, #0]
 801199e:	b938      	cbnz	r0, 80119b0 <__pow5mult+0x9c>
 80119a0:	4622      	mov	r2, r4
 80119a2:	4621      	mov	r1, r4
 80119a4:	4638      	mov	r0, r7
 80119a6:	f7ff ff0b 	bl	80117c0 <__multiply>
 80119aa:	6020      	str	r0, [r4, #0]
 80119ac:	f8c0 9000 	str.w	r9, [r0]
 80119b0:	4604      	mov	r4, r0
 80119b2:	e7e4      	b.n	801197e <__pow5mult+0x6a>
 80119b4:	4630      	mov	r0, r6
 80119b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80119ba:	bf00      	nop
 80119bc:	08013528 	.word	0x08013528
 80119c0:	080133ec 	.word	0x080133ec
 80119c4:	080134cc 	.word	0x080134cc

080119c8 <__lshift>:
 80119c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80119cc:	460c      	mov	r4, r1
 80119ce:	6849      	ldr	r1, [r1, #4]
 80119d0:	6923      	ldr	r3, [r4, #16]
 80119d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80119d6:	68a3      	ldr	r3, [r4, #8]
 80119d8:	4607      	mov	r7, r0
 80119da:	4691      	mov	r9, r2
 80119dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80119e0:	f108 0601 	add.w	r6, r8, #1
 80119e4:	42b3      	cmp	r3, r6
 80119e6:	db0b      	blt.n	8011a00 <__lshift+0x38>
 80119e8:	4638      	mov	r0, r7
 80119ea:	f7ff fd95 	bl	8011518 <_Balloc>
 80119ee:	4605      	mov	r5, r0
 80119f0:	b948      	cbnz	r0, 8011a06 <__lshift+0x3e>
 80119f2:	4602      	mov	r2, r0
 80119f4:	4b28      	ldr	r3, [pc, #160]	@ (8011a98 <__lshift+0xd0>)
 80119f6:	4829      	ldr	r0, [pc, #164]	@ (8011a9c <__lshift+0xd4>)
 80119f8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80119fc:	f001 f870 	bl	8012ae0 <__assert_func>
 8011a00:	3101      	adds	r1, #1
 8011a02:	005b      	lsls	r3, r3, #1
 8011a04:	e7ee      	b.n	80119e4 <__lshift+0x1c>
 8011a06:	2300      	movs	r3, #0
 8011a08:	f100 0114 	add.w	r1, r0, #20
 8011a0c:	f100 0210 	add.w	r2, r0, #16
 8011a10:	4618      	mov	r0, r3
 8011a12:	4553      	cmp	r3, sl
 8011a14:	db33      	blt.n	8011a7e <__lshift+0xb6>
 8011a16:	6920      	ldr	r0, [r4, #16]
 8011a18:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011a1c:	f104 0314 	add.w	r3, r4, #20
 8011a20:	f019 091f 	ands.w	r9, r9, #31
 8011a24:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011a28:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011a2c:	d02b      	beq.n	8011a86 <__lshift+0xbe>
 8011a2e:	f1c9 0e20 	rsb	lr, r9, #32
 8011a32:	468a      	mov	sl, r1
 8011a34:	2200      	movs	r2, #0
 8011a36:	6818      	ldr	r0, [r3, #0]
 8011a38:	fa00 f009 	lsl.w	r0, r0, r9
 8011a3c:	4310      	orrs	r0, r2
 8011a3e:	f84a 0b04 	str.w	r0, [sl], #4
 8011a42:	f853 2b04 	ldr.w	r2, [r3], #4
 8011a46:	459c      	cmp	ip, r3
 8011a48:	fa22 f20e 	lsr.w	r2, r2, lr
 8011a4c:	d8f3      	bhi.n	8011a36 <__lshift+0x6e>
 8011a4e:	ebac 0304 	sub.w	r3, ip, r4
 8011a52:	3b15      	subs	r3, #21
 8011a54:	f023 0303 	bic.w	r3, r3, #3
 8011a58:	3304      	adds	r3, #4
 8011a5a:	f104 0015 	add.w	r0, r4, #21
 8011a5e:	4584      	cmp	ip, r0
 8011a60:	bf38      	it	cc
 8011a62:	2304      	movcc	r3, #4
 8011a64:	50ca      	str	r2, [r1, r3]
 8011a66:	b10a      	cbz	r2, 8011a6c <__lshift+0xa4>
 8011a68:	f108 0602 	add.w	r6, r8, #2
 8011a6c:	3e01      	subs	r6, #1
 8011a6e:	4638      	mov	r0, r7
 8011a70:	612e      	str	r6, [r5, #16]
 8011a72:	4621      	mov	r1, r4
 8011a74:	f7ff fd90 	bl	8011598 <_Bfree>
 8011a78:	4628      	mov	r0, r5
 8011a7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011a7e:	f842 0f04 	str.w	r0, [r2, #4]!
 8011a82:	3301      	adds	r3, #1
 8011a84:	e7c5      	b.n	8011a12 <__lshift+0x4a>
 8011a86:	3904      	subs	r1, #4
 8011a88:	f853 2b04 	ldr.w	r2, [r3], #4
 8011a8c:	f841 2f04 	str.w	r2, [r1, #4]!
 8011a90:	459c      	cmp	ip, r3
 8011a92:	d8f9      	bhi.n	8011a88 <__lshift+0xc0>
 8011a94:	e7ea      	b.n	8011a6c <__lshift+0xa4>
 8011a96:	bf00      	nop
 8011a98:	0801345b 	.word	0x0801345b
 8011a9c:	080134cc 	.word	0x080134cc

08011aa0 <__mcmp>:
 8011aa0:	690a      	ldr	r2, [r1, #16]
 8011aa2:	4603      	mov	r3, r0
 8011aa4:	6900      	ldr	r0, [r0, #16]
 8011aa6:	1a80      	subs	r0, r0, r2
 8011aa8:	b530      	push	{r4, r5, lr}
 8011aaa:	d10e      	bne.n	8011aca <__mcmp+0x2a>
 8011aac:	3314      	adds	r3, #20
 8011aae:	3114      	adds	r1, #20
 8011ab0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8011ab4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8011ab8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011abc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011ac0:	4295      	cmp	r5, r2
 8011ac2:	d003      	beq.n	8011acc <__mcmp+0x2c>
 8011ac4:	d205      	bcs.n	8011ad2 <__mcmp+0x32>
 8011ac6:	f04f 30ff 	mov.w	r0, #4294967295
 8011aca:	bd30      	pop	{r4, r5, pc}
 8011acc:	42a3      	cmp	r3, r4
 8011ace:	d3f3      	bcc.n	8011ab8 <__mcmp+0x18>
 8011ad0:	e7fb      	b.n	8011aca <__mcmp+0x2a>
 8011ad2:	2001      	movs	r0, #1
 8011ad4:	e7f9      	b.n	8011aca <__mcmp+0x2a>
	...

08011ad8 <__mdiff>:
 8011ad8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011adc:	4689      	mov	r9, r1
 8011ade:	4606      	mov	r6, r0
 8011ae0:	4611      	mov	r1, r2
 8011ae2:	4648      	mov	r0, r9
 8011ae4:	4614      	mov	r4, r2
 8011ae6:	f7ff ffdb 	bl	8011aa0 <__mcmp>
 8011aea:	1e05      	subs	r5, r0, #0
 8011aec:	d112      	bne.n	8011b14 <__mdiff+0x3c>
 8011aee:	4629      	mov	r1, r5
 8011af0:	4630      	mov	r0, r6
 8011af2:	f7ff fd11 	bl	8011518 <_Balloc>
 8011af6:	4602      	mov	r2, r0
 8011af8:	b928      	cbnz	r0, 8011b06 <__mdiff+0x2e>
 8011afa:	4b3f      	ldr	r3, [pc, #252]	@ (8011bf8 <__mdiff+0x120>)
 8011afc:	f240 2137 	movw	r1, #567	@ 0x237
 8011b00:	483e      	ldr	r0, [pc, #248]	@ (8011bfc <__mdiff+0x124>)
 8011b02:	f000 ffed 	bl	8012ae0 <__assert_func>
 8011b06:	2301      	movs	r3, #1
 8011b08:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011b0c:	4610      	mov	r0, r2
 8011b0e:	b003      	add	sp, #12
 8011b10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b14:	bfbc      	itt	lt
 8011b16:	464b      	movlt	r3, r9
 8011b18:	46a1      	movlt	r9, r4
 8011b1a:	4630      	mov	r0, r6
 8011b1c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011b20:	bfba      	itte	lt
 8011b22:	461c      	movlt	r4, r3
 8011b24:	2501      	movlt	r5, #1
 8011b26:	2500      	movge	r5, #0
 8011b28:	f7ff fcf6 	bl	8011518 <_Balloc>
 8011b2c:	4602      	mov	r2, r0
 8011b2e:	b918      	cbnz	r0, 8011b38 <__mdiff+0x60>
 8011b30:	4b31      	ldr	r3, [pc, #196]	@ (8011bf8 <__mdiff+0x120>)
 8011b32:	f240 2145 	movw	r1, #581	@ 0x245
 8011b36:	e7e3      	b.n	8011b00 <__mdiff+0x28>
 8011b38:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8011b3c:	6926      	ldr	r6, [r4, #16]
 8011b3e:	60c5      	str	r5, [r0, #12]
 8011b40:	f109 0310 	add.w	r3, r9, #16
 8011b44:	f109 0514 	add.w	r5, r9, #20
 8011b48:	f104 0e14 	add.w	lr, r4, #20
 8011b4c:	f100 0b14 	add.w	fp, r0, #20
 8011b50:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8011b54:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8011b58:	9301      	str	r3, [sp, #4]
 8011b5a:	46d9      	mov	r9, fp
 8011b5c:	f04f 0c00 	mov.w	ip, #0
 8011b60:	9b01      	ldr	r3, [sp, #4]
 8011b62:	f85e 0b04 	ldr.w	r0, [lr], #4
 8011b66:	f853 af04 	ldr.w	sl, [r3, #4]!
 8011b6a:	9301      	str	r3, [sp, #4]
 8011b6c:	fa1f f38a 	uxth.w	r3, sl
 8011b70:	4619      	mov	r1, r3
 8011b72:	b283      	uxth	r3, r0
 8011b74:	1acb      	subs	r3, r1, r3
 8011b76:	0c00      	lsrs	r0, r0, #16
 8011b78:	4463      	add	r3, ip
 8011b7a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8011b7e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8011b82:	b29b      	uxth	r3, r3
 8011b84:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8011b88:	4576      	cmp	r6, lr
 8011b8a:	f849 3b04 	str.w	r3, [r9], #4
 8011b8e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011b92:	d8e5      	bhi.n	8011b60 <__mdiff+0x88>
 8011b94:	1b33      	subs	r3, r6, r4
 8011b96:	3b15      	subs	r3, #21
 8011b98:	f023 0303 	bic.w	r3, r3, #3
 8011b9c:	3415      	adds	r4, #21
 8011b9e:	3304      	adds	r3, #4
 8011ba0:	42a6      	cmp	r6, r4
 8011ba2:	bf38      	it	cc
 8011ba4:	2304      	movcc	r3, #4
 8011ba6:	441d      	add	r5, r3
 8011ba8:	445b      	add	r3, fp
 8011baa:	461e      	mov	r6, r3
 8011bac:	462c      	mov	r4, r5
 8011bae:	4544      	cmp	r4, r8
 8011bb0:	d30e      	bcc.n	8011bd0 <__mdiff+0xf8>
 8011bb2:	f108 0103 	add.w	r1, r8, #3
 8011bb6:	1b49      	subs	r1, r1, r5
 8011bb8:	f021 0103 	bic.w	r1, r1, #3
 8011bbc:	3d03      	subs	r5, #3
 8011bbe:	45a8      	cmp	r8, r5
 8011bc0:	bf38      	it	cc
 8011bc2:	2100      	movcc	r1, #0
 8011bc4:	440b      	add	r3, r1
 8011bc6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011bca:	b191      	cbz	r1, 8011bf2 <__mdiff+0x11a>
 8011bcc:	6117      	str	r7, [r2, #16]
 8011bce:	e79d      	b.n	8011b0c <__mdiff+0x34>
 8011bd0:	f854 1b04 	ldr.w	r1, [r4], #4
 8011bd4:	46e6      	mov	lr, ip
 8011bd6:	0c08      	lsrs	r0, r1, #16
 8011bd8:	fa1c fc81 	uxtah	ip, ip, r1
 8011bdc:	4471      	add	r1, lr
 8011bde:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8011be2:	b289      	uxth	r1, r1
 8011be4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011be8:	f846 1b04 	str.w	r1, [r6], #4
 8011bec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011bf0:	e7dd      	b.n	8011bae <__mdiff+0xd6>
 8011bf2:	3f01      	subs	r7, #1
 8011bf4:	e7e7      	b.n	8011bc6 <__mdiff+0xee>
 8011bf6:	bf00      	nop
 8011bf8:	0801345b 	.word	0x0801345b
 8011bfc:	080134cc 	.word	0x080134cc

08011c00 <__ulp>:
 8011c00:	b082      	sub	sp, #8
 8011c02:	ed8d 0b00 	vstr	d0, [sp]
 8011c06:	9a01      	ldr	r2, [sp, #4]
 8011c08:	4b0f      	ldr	r3, [pc, #60]	@ (8011c48 <__ulp+0x48>)
 8011c0a:	4013      	ands	r3, r2
 8011c0c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8011c10:	2b00      	cmp	r3, #0
 8011c12:	dc08      	bgt.n	8011c26 <__ulp+0x26>
 8011c14:	425b      	negs	r3, r3
 8011c16:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8011c1a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8011c1e:	da04      	bge.n	8011c2a <__ulp+0x2a>
 8011c20:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8011c24:	4113      	asrs	r3, r2
 8011c26:	2200      	movs	r2, #0
 8011c28:	e008      	b.n	8011c3c <__ulp+0x3c>
 8011c2a:	f1a2 0314 	sub.w	r3, r2, #20
 8011c2e:	2b1e      	cmp	r3, #30
 8011c30:	bfda      	itte	le
 8011c32:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8011c36:	40da      	lsrle	r2, r3
 8011c38:	2201      	movgt	r2, #1
 8011c3a:	2300      	movs	r3, #0
 8011c3c:	4619      	mov	r1, r3
 8011c3e:	4610      	mov	r0, r2
 8011c40:	ec41 0b10 	vmov	d0, r0, r1
 8011c44:	b002      	add	sp, #8
 8011c46:	4770      	bx	lr
 8011c48:	7ff00000 	.word	0x7ff00000

08011c4c <__b2d>:
 8011c4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011c50:	6906      	ldr	r6, [r0, #16]
 8011c52:	f100 0814 	add.w	r8, r0, #20
 8011c56:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8011c5a:	1f37      	subs	r7, r6, #4
 8011c5c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8011c60:	4610      	mov	r0, r2
 8011c62:	f7ff fd4b 	bl	80116fc <__hi0bits>
 8011c66:	f1c0 0320 	rsb	r3, r0, #32
 8011c6a:	280a      	cmp	r0, #10
 8011c6c:	600b      	str	r3, [r1, #0]
 8011c6e:	491b      	ldr	r1, [pc, #108]	@ (8011cdc <__b2d+0x90>)
 8011c70:	dc15      	bgt.n	8011c9e <__b2d+0x52>
 8011c72:	f1c0 0c0b 	rsb	ip, r0, #11
 8011c76:	fa22 f30c 	lsr.w	r3, r2, ip
 8011c7a:	45b8      	cmp	r8, r7
 8011c7c:	ea43 0501 	orr.w	r5, r3, r1
 8011c80:	bf34      	ite	cc
 8011c82:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8011c86:	2300      	movcs	r3, #0
 8011c88:	3015      	adds	r0, #21
 8011c8a:	fa02 f000 	lsl.w	r0, r2, r0
 8011c8e:	fa23 f30c 	lsr.w	r3, r3, ip
 8011c92:	4303      	orrs	r3, r0
 8011c94:	461c      	mov	r4, r3
 8011c96:	ec45 4b10 	vmov	d0, r4, r5
 8011c9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011c9e:	45b8      	cmp	r8, r7
 8011ca0:	bf3a      	itte	cc
 8011ca2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8011ca6:	f1a6 0708 	subcc.w	r7, r6, #8
 8011caa:	2300      	movcs	r3, #0
 8011cac:	380b      	subs	r0, #11
 8011cae:	d012      	beq.n	8011cd6 <__b2d+0x8a>
 8011cb0:	f1c0 0120 	rsb	r1, r0, #32
 8011cb4:	fa23 f401 	lsr.w	r4, r3, r1
 8011cb8:	4082      	lsls	r2, r0
 8011cba:	4322      	orrs	r2, r4
 8011cbc:	4547      	cmp	r7, r8
 8011cbe:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8011cc2:	bf8c      	ite	hi
 8011cc4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8011cc8:	2200      	movls	r2, #0
 8011cca:	4083      	lsls	r3, r0
 8011ccc:	40ca      	lsrs	r2, r1
 8011cce:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8011cd2:	4313      	orrs	r3, r2
 8011cd4:	e7de      	b.n	8011c94 <__b2d+0x48>
 8011cd6:	ea42 0501 	orr.w	r5, r2, r1
 8011cda:	e7db      	b.n	8011c94 <__b2d+0x48>
 8011cdc:	3ff00000 	.word	0x3ff00000

08011ce0 <__d2b>:
 8011ce0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011ce4:	460f      	mov	r7, r1
 8011ce6:	2101      	movs	r1, #1
 8011ce8:	ec59 8b10 	vmov	r8, r9, d0
 8011cec:	4616      	mov	r6, r2
 8011cee:	f7ff fc13 	bl	8011518 <_Balloc>
 8011cf2:	4604      	mov	r4, r0
 8011cf4:	b930      	cbnz	r0, 8011d04 <__d2b+0x24>
 8011cf6:	4602      	mov	r2, r0
 8011cf8:	4b23      	ldr	r3, [pc, #140]	@ (8011d88 <__d2b+0xa8>)
 8011cfa:	4824      	ldr	r0, [pc, #144]	@ (8011d8c <__d2b+0xac>)
 8011cfc:	f240 310f 	movw	r1, #783	@ 0x30f
 8011d00:	f000 feee 	bl	8012ae0 <__assert_func>
 8011d04:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011d08:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011d0c:	b10d      	cbz	r5, 8011d12 <__d2b+0x32>
 8011d0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011d12:	9301      	str	r3, [sp, #4]
 8011d14:	f1b8 0300 	subs.w	r3, r8, #0
 8011d18:	d023      	beq.n	8011d62 <__d2b+0x82>
 8011d1a:	4668      	mov	r0, sp
 8011d1c:	9300      	str	r3, [sp, #0]
 8011d1e:	f7ff fd0c 	bl	801173a <__lo0bits>
 8011d22:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011d26:	b1d0      	cbz	r0, 8011d5e <__d2b+0x7e>
 8011d28:	f1c0 0320 	rsb	r3, r0, #32
 8011d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8011d30:	430b      	orrs	r3, r1
 8011d32:	40c2      	lsrs	r2, r0
 8011d34:	6163      	str	r3, [r4, #20]
 8011d36:	9201      	str	r2, [sp, #4]
 8011d38:	9b01      	ldr	r3, [sp, #4]
 8011d3a:	61a3      	str	r3, [r4, #24]
 8011d3c:	2b00      	cmp	r3, #0
 8011d3e:	bf0c      	ite	eq
 8011d40:	2201      	moveq	r2, #1
 8011d42:	2202      	movne	r2, #2
 8011d44:	6122      	str	r2, [r4, #16]
 8011d46:	b1a5      	cbz	r5, 8011d72 <__d2b+0x92>
 8011d48:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8011d4c:	4405      	add	r5, r0
 8011d4e:	603d      	str	r5, [r7, #0]
 8011d50:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8011d54:	6030      	str	r0, [r6, #0]
 8011d56:	4620      	mov	r0, r4
 8011d58:	b003      	add	sp, #12
 8011d5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011d5e:	6161      	str	r1, [r4, #20]
 8011d60:	e7ea      	b.n	8011d38 <__d2b+0x58>
 8011d62:	a801      	add	r0, sp, #4
 8011d64:	f7ff fce9 	bl	801173a <__lo0bits>
 8011d68:	9b01      	ldr	r3, [sp, #4]
 8011d6a:	6163      	str	r3, [r4, #20]
 8011d6c:	3020      	adds	r0, #32
 8011d6e:	2201      	movs	r2, #1
 8011d70:	e7e8      	b.n	8011d44 <__d2b+0x64>
 8011d72:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011d76:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8011d7a:	6038      	str	r0, [r7, #0]
 8011d7c:	6918      	ldr	r0, [r3, #16]
 8011d7e:	f7ff fcbd 	bl	80116fc <__hi0bits>
 8011d82:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011d86:	e7e5      	b.n	8011d54 <__d2b+0x74>
 8011d88:	0801345b 	.word	0x0801345b
 8011d8c:	080134cc 	.word	0x080134cc

08011d90 <__ratio>:
 8011d90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d94:	4688      	mov	r8, r1
 8011d96:	4669      	mov	r1, sp
 8011d98:	4681      	mov	r9, r0
 8011d9a:	f7ff ff57 	bl	8011c4c <__b2d>
 8011d9e:	a901      	add	r1, sp, #4
 8011da0:	4640      	mov	r0, r8
 8011da2:	ec55 4b10 	vmov	r4, r5, d0
 8011da6:	f7ff ff51 	bl	8011c4c <__b2d>
 8011daa:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8011dae:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8011db2:	1ad2      	subs	r2, r2, r3
 8011db4:	e9dd 3100 	ldrd	r3, r1, [sp]
 8011db8:	1a5b      	subs	r3, r3, r1
 8011dba:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8011dbe:	ec57 6b10 	vmov	r6, r7, d0
 8011dc2:	2b00      	cmp	r3, #0
 8011dc4:	bfd6      	itet	le
 8011dc6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8011dca:	462a      	movgt	r2, r5
 8011dcc:	463a      	movle	r2, r7
 8011dce:	46ab      	mov	fp, r5
 8011dd0:	46a2      	mov	sl, r4
 8011dd2:	bfce      	itee	gt
 8011dd4:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8011dd8:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8011ddc:	ee00 3a90 	vmovle	s1, r3
 8011de0:	ec4b ab17 	vmov	d7, sl, fp
 8011de4:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8011de8:	b003      	add	sp, #12
 8011dea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011dee <__copybits>:
 8011dee:	3901      	subs	r1, #1
 8011df0:	b570      	push	{r4, r5, r6, lr}
 8011df2:	1149      	asrs	r1, r1, #5
 8011df4:	6914      	ldr	r4, [r2, #16]
 8011df6:	3101      	adds	r1, #1
 8011df8:	f102 0314 	add.w	r3, r2, #20
 8011dfc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011e00:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8011e04:	1f05      	subs	r5, r0, #4
 8011e06:	42a3      	cmp	r3, r4
 8011e08:	d30c      	bcc.n	8011e24 <__copybits+0x36>
 8011e0a:	1aa3      	subs	r3, r4, r2
 8011e0c:	3b11      	subs	r3, #17
 8011e0e:	f023 0303 	bic.w	r3, r3, #3
 8011e12:	3211      	adds	r2, #17
 8011e14:	42a2      	cmp	r2, r4
 8011e16:	bf88      	it	hi
 8011e18:	2300      	movhi	r3, #0
 8011e1a:	4418      	add	r0, r3
 8011e1c:	2300      	movs	r3, #0
 8011e1e:	4288      	cmp	r0, r1
 8011e20:	d305      	bcc.n	8011e2e <__copybits+0x40>
 8011e22:	bd70      	pop	{r4, r5, r6, pc}
 8011e24:	f853 6b04 	ldr.w	r6, [r3], #4
 8011e28:	f845 6f04 	str.w	r6, [r5, #4]!
 8011e2c:	e7eb      	b.n	8011e06 <__copybits+0x18>
 8011e2e:	f840 3b04 	str.w	r3, [r0], #4
 8011e32:	e7f4      	b.n	8011e1e <__copybits+0x30>

08011e34 <__any_on>:
 8011e34:	f100 0214 	add.w	r2, r0, #20
 8011e38:	6900      	ldr	r0, [r0, #16]
 8011e3a:	114b      	asrs	r3, r1, #5
 8011e3c:	4298      	cmp	r0, r3
 8011e3e:	b510      	push	{r4, lr}
 8011e40:	db11      	blt.n	8011e66 <__any_on+0x32>
 8011e42:	dd0a      	ble.n	8011e5a <__any_on+0x26>
 8011e44:	f011 011f 	ands.w	r1, r1, #31
 8011e48:	d007      	beq.n	8011e5a <__any_on+0x26>
 8011e4a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011e4e:	fa24 f001 	lsr.w	r0, r4, r1
 8011e52:	fa00 f101 	lsl.w	r1, r0, r1
 8011e56:	428c      	cmp	r4, r1
 8011e58:	d10b      	bne.n	8011e72 <__any_on+0x3e>
 8011e5a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011e5e:	4293      	cmp	r3, r2
 8011e60:	d803      	bhi.n	8011e6a <__any_on+0x36>
 8011e62:	2000      	movs	r0, #0
 8011e64:	bd10      	pop	{r4, pc}
 8011e66:	4603      	mov	r3, r0
 8011e68:	e7f7      	b.n	8011e5a <__any_on+0x26>
 8011e6a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011e6e:	2900      	cmp	r1, #0
 8011e70:	d0f5      	beq.n	8011e5e <__any_on+0x2a>
 8011e72:	2001      	movs	r0, #1
 8011e74:	e7f6      	b.n	8011e64 <__any_on+0x30>
	...

08011e78 <_strtol_l.constprop.0>:
 8011e78:	2b24      	cmp	r3, #36	@ 0x24
 8011e7a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011e7e:	4686      	mov	lr, r0
 8011e80:	4690      	mov	r8, r2
 8011e82:	d801      	bhi.n	8011e88 <_strtol_l.constprop.0+0x10>
 8011e84:	2b01      	cmp	r3, #1
 8011e86:	d106      	bne.n	8011e96 <_strtol_l.constprop.0+0x1e>
 8011e88:	f7fe f984 	bl	8010194 <__errno>
 8011e8c:	2316      	movs	r3, #22
 8011e8e:	6003      	str	r3, [r0, #0]
 8011e90:	2000      	movs	r0, #0
 8011e92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011e96:	4834      	ldr	r0, [pc, #208]	@ (8011f68 <_strtol_l.constprop.0+0xf0>)
 8011e98:	460d      	mov	r5, r1
 8011e9a:	462a      	mov	r2, r5
 8011e9c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011ea0:	5d06      	ldrb	r6, [r0, r4]
 8011ea2:	f016 0608 	ands.w	r6, r6, #8
 8011ea6:	d1f8      	bne.n	8011e9a <_strtol_l.constprop.0+0x22>
 8011ea8:	2c2d      	cmp	r4, #45	@ 0x2d
 8011eaa:	d12d      	bne.n	8011f08 <_strtol_l.constprop.0+0x90>
 8011eac:	782c      	ldrb	r4, [r5, #0]
 8011eae:	2601      	movs	r6, #1
 8011eb0:	1c95      	adds	r5, r2, #2
 8011eb2:	f033 0210 	bics.w	r2, r3, #16
 8011eb6:	d109      	bne.n	8011ecc <_strtol_l.constprop.0+0x54>
 8011eb8:	2c30      	cmp	r4, #48	@ 0x30
 8011eba:	d12a      	bne.n	8011f12 <_strtol_l.constprop.0+0x9a>
 8011ebc:	782a      	ldrb	r2, [r5, #0]
 8011ebe:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8011ec2:	2a58      	cmp	r2, #88	@ 0x58
 8011ec4:	d125      	bne.n	8011f12 <_strtol_l.constprop.0+0x9a>
 8011ec6:	786c      	ldrb	r4, [r5, #1]
 8011ec8:	2310      	movs	r3, #16
 8011eca:	3502      	adds	r5, #2
 8011ecc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8011ed0:	f10c 3cff 	add.w	ip, ip, #4294967295
 8011ed4:	2200      	movs	r2, #0
 8011ed6:	fbbc f9f3 	udiv	r9, ip, r3
 8011eda:	4610      	mov	r0, r2
 8011edc:	fb03 ca19 	mls	sl, r3, r9, ip
 8011ee0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8011ee4:	2f09      	cmp	r7, #9
 8011ee6:	d81b      	bhi.n	8011f20 <_strtol_l.constprop.0+0xa8>
 8011ee8:	463c      	mov	r4, r7
 8011eea:	42a3      	cmp	r3, r4
 8011eec:	dd27      	ble.n	8011f3e <_strtol_l.constprop.0+0xc6>
 8011eee:	1c57      	adds	r7, r2, #1
 8011ef0:	d007      	beq.n	8011f02 <_strtol_l.constprop.0+0x8a>
 8011ef2:	4581      	cmp	r9, r0
 8011ef4:	d320      	bcc.n	8011f38 <_strtol_l.constprop.0+0xc0>
 8011ef6:	d101      	bne.n	8011efc <_strtol_l.constprop.0+0x84>
 8011ef8:	45a2      	cmp	sl, r4
 8011efa:	db1d      	blt.n	8011f38 <_strtol_l.constprop.0+0xc0>
 8011efc:	fb00 4003 	mla	r0, r0, r3, r4
 8011f00:	2201      	movs	r2, #1
 8011f02:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011f06:	e7eb      	b.n	8011ee0 <_strtol_l.constprop.0+0x68>
 8011f08:	2c2b      	cmp	r4, #43	@ 0x2b
 8011f0a:	bf04      	itt	eq
 8011f0c:	782c      	ldrbeq	r4, [r5, #0]
 8011f0e:	1c95      	addeq	r5, r2, #2
 8011f10:	e7cf      	b.n	8011eb2 <_strtol_l.constprop.0+0x3a>
 8011f12:	2b00      	cmp	r3, #0
 8011f14:	d1da      	bne.n	8011ecc <_strtol_l.constprop.0+0x54>
 8011f16:	2c30      	cmp	r4, #48	@ 0x30
 8011f18:	bf0c      	ite	eq
 8011f1a:	2308      	moveq	r3, #8
 8011f1c:	230a      	movne	r3, #10
 8011f1e:	e7d5      	b.n	8011ecc <_strtol_l.constprop.0+0x54>
 8011f20:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8011f24:	2f19      	cmp	r7, #25
 8011f26:	d801      	bhi.n	8011f2c <_strtol_l.constprop.0+0xb4>
 8011f28:	3c37      	subs	r4, #55	@ 0x37
 8011f2a:	e7de      	b.n	8011eea <_strtol_l.constprop.0+0x72>
 8011f2c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8011f30:	2f19      	cmp	r7, #25
 8011f32:	d804      	bhi.n	8011f3e <_strtol_l.constprop.0+0xc6>
 8011f34:	3c57      	subs	r4, #87	@ 0x57
 8011f36:	e7d8      	b.n	8011eea <_strtol_l.constprop.0+0x72>
 8011f38:	f04f 32ff 	mov.w	r2, #4294967295
 8011f3c:	e7e1      	b.n	8011f02 <_strtol_l.constprop.0+0x8a>
 8011f3e:	1c53      	adds	r3, r2, #1
 8011f40:	d108      	bne.n	8011f54 <_strtol_l.constprop.0+0xdc>
 8011f42:	2322      	movs	r3, #34	@ 0x22
 8011f44:	f8ce 3000 	str.w	r3, [lr]
 8011f48:	4660      	mov	r0, ip
 8011f4a:	f1b8 0f00 	cmp.w	r8, #0
 8011f4e:	d0a0      	beq.n	8011e92 <_strtol_l.constprop.0+0x1a>
 8011f50:	1e69      	subs	r1, r5, #1
 8011f52:	e006      	b.n	8011f62 <_strtol_l.constprop.0+0xea>
 8011f54:	b106      	cbz	r6, 8011f58 <_strtol_l.constprop.0+0xe0>
 8011f56:	4240      	negs	r0, r0
 8011f58:	f1b8 0f00 	cmp.w	r8, #0
 8011f5c:	d099      	beq.n	8011e92 <_strtol_l.constprop.0+0x1a>
 8011f5e:	2a00      	cmp	r2, #0
 8011f60:	d1f6      	bne.n	8011f50 <_strtol_l.constprop.0+0xd8>
 8011f62:	f8c8 1000 	str.w	r1, [r8]
 8011f66:	e794      	b.n	8011e92 <_strtol_l.constprop.0+0x1a>
 8011f68:	08013629 	.word	0x08013629

08011f6c <_strtol_r>:
 8011f6c:	f7ff bf84 	b.w	8011e78 <_strtol_l.constprop.0>

08011f70 <__ascii_wctomb>:
 8011f70:	4603      	mov	r3, r0
 8011f72:	4608      	mov	r0, r1
 8011f74:	b141      	cbz	r1, 8011f88 <__ascii_wctomb+0x18>
 8011f76:	2aff      	cmp	r2, #255	@ 0xff
 8011f78:	d904      	bls.n	8011f84 <__ascii_wctomb+0x14>
 8011f7a:	228a      	movs	r2, #138	@ 0x8a
 8011f7c:	601a      	str	r2, [r3, #0]
 8011f7e:	f04f 30ff 	mov.w	r0, #4294967295
 8011f82:	4770      	bx	lr
 8011f84:	700a      	strb	r2, [r1, #0]
 8011f86:	2001      	movs	r0, #1
 8011f88:	4770      	bx	lr

08011f8a <__ssputs_r>:
 8011f8a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011f8e:	688e      	ldr	r6, [r1, #8]
 8011f90:	461f      	mov	r7, r3
 8011f92:	42be      	cmp	r6, r7
 8011f94:	680b      	ldr	r3, [r1, #0]
 8011f96:	4682      	mov	sl, r0
 8011f98:	460c      	mov	r4, r1
 8011f9a:	4690      	mov	r8, r2
 8011f9c:	d82d      	bhi.n	8011ffa <__ssputs_r+0x70>
 8011f9e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011fa2:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8011fa6:	d026      	beq.n	8011ff6 <__ssputs_r+0x6c>
 8011fa8:	6965      	ldr	r5, [r4, #20]
 8011faa:	6909      	ldr	r1, [r1, #16]
 8011fac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011fb0:	eba3 0901 	sub.w	r9, r3, r1
 8011fb4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011fb8:	1c7b      	adds	r3, r7, #1
 8011fba:	444b      	add	r3, r9
 8011fbc:	106d      	asrs	r5, r5, #1
 8011fbe:	429d      	cmp	r5, r3
 8011fc0:	bf38      	it	cc
 8011fc2:	461d      	movcc	r5, r3
 8011fc4:	0553      	lsls	r3, r2, #21
 8011fc6:	d527      	bpl.n	8012018 <__ssputs_r+0x8e>
 8011fc8:	4629      	mov	r1, r5
 8011fca:	f7fc fa89 	bl	800e4e0 <_malloc_r>
 8011fce:	4606      	mov	r6, r0
 8011fd0:	b360      	cbz	r0, 801202c <__ssputs_r+0xa2>
 8011fd2:	6921      	ldr	r1, [r4, #16]
 8011fd4:	464a      	mov	r2, r9
 8011fd6:	f7fe f90a 	bl	80101ee <memcpy>
 8011fda:	89a3      	ldrh	r3, [r4, #12]
 8011fdc:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8011fe0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011fe4:	81a3      	strh	r3, [r4, #12]
 8011fe6:	6126      	str	r6, [r4, #16]
 8011fe8:	6165      	str	r5, [r4, #20]
 8011fea:	444e      	add	r6, r9
 8011fec:	eba5 0509 	sub.w	r5, r5, r9
 8011ff0:	6026      	str	r6, [r4, #0]
 8011ff2:	60a5      	str	r5, [r4, #8]
 8011ff4:	463e      	mov	r6, r7
 8011ff6:	42be      	cmp	r6, r7
 8011ff8:	d900      	bls.n	8011ffc <__ssputs_r+0x72>
 8011ffa:	463e      	mov	r6, r7
 8011ffc:	6820      	ldr	r0, [r4, #0]
 8011ffe:	4632      	mov	r2, r6
 8012000:	4641      	mov	r1, r8
 8012002:	f000 fd52 	bl	8012aaa <memmove>
 8012006:	68a3      	ldr	r3, [r4, #8]
 8012008:	1b9b      	subs	r3, r3, r6
 801200a:	60a3      	str	r3, [r4, #8]
 801200c:	6823      	ldr	r3, [r4, #0]
 801200e:	4433      	add	r3, r6
 8012010:	6023      	str	r3, [r4, #0]
 8012012:	2000      	movs	r0, #0
 8012014:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012018:	462a      	mov	r2, r5
 801201a:	f000 fd93 	bl	8012b44 <_realloc_r>
 801201e:	4606      	mov	r6, r0
 8012020:	2800      	cmp	r0, #0
 8012022:	d1e0      	bne.n	8011fe6 <__ssputs_r+0x5c>
 8012024:	6921      	ldr	r1, [r4, #16]
 8012026:	4650      	mov	r0, sl
 8012028:	f7fe fee0 	bl	8010dec <_free_r>
 801202c:	230c      	movs	r3, #12
 801202e:	f8ca 3000 	str.w	r3, [sl]
 8012032:	89a3      	ldrh	r3, [r4, #12]
 8012034:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012038:	81a3      	strh	r3, [r4, #12]
 801203a:	f04f 30ff 	mov.w	r0, #4294967295
 801203e:	e7e9      	b.n	8012014 <__ssputs_r+0x8a>

08012040 <_svfiprintf_r>:
 8012040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012044:	4698      	mov	r8, r3
 8012046:	898b      	ldrh	r3, [r1, #12]
 8012048:	061b      	lsls	r3, r3, #24
 801204a:	b09d      	sub	sp, #116	@ 0x74
 801204c:	4607      	mov	r7, r0
 801204e:	460d      	mov	r5, r1
 8012050:	4614      	mov	r4, r2
 8012052:	d510      	bpl.n	8012076 <_svfiprintf_r+0x36>
 8012054:	690b      	ldr	r3, [r1, #16]
 8012056:	b973      	cbnz	r3, 8012076 <_svfiprintf_r+0x36>
 8012058:	2140      	movs	r1, #64	@ 0x40
 801205a:	f7fc fa41 	bl	800e4e0 <_malloc_r>
 801205e:	6028      	str	r0, [r5, #0]
 8012060:	6128      	str	r0, [r5, #16]
 8012062:	b930      	cbnz	r0, 8012072 <_svfiprintf_r+0x32>
 8012064:	230c      	movs	r3, #12
 8012066:	603b      	str	r3, [r7, #0]
 8012068:	f04f 30ff 	mov.w	r0, #4294967295
 801206c:	b01d      	add	sp, #116	@ 0x74
 801206e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012072:	2340      	movs	r3, #64	@ 0x40
 8012074:	616b      	str	r3, [r5, #20]
 8012076:	2300      	movs	r3, #0
 8012078:	9309      	str	r3, [sp, #36]	@ 0x24
 801207a:	2320      	movs	r3, #32
 801207c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012080:	f8cd 800c 	str.w	r8, [sp, #12]
 8012084:	2330      	movs	r3, #48	@ 0x30
 8012086:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012224 <_svfiprintf_r+0x1e4>
 801208a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801208e:	f04f 0901 	mov.w	r9, #1
 8012092:	4623      	mov	r3, r4
 8012094:	469a      	mov	sl, r3
 8012096:	f813 2b01 	ldrb.w	r2, [r3], #1
 801209a:	b10a      	cbz	r2, 80120a0 <_svfiprintf_r+0x60>
 801209c:	2a25      	cmp	r2, #37	@ 0x25
 801209e:	d1f9      	bne.n	8012094 <_svfiprintf_r+0x54>
 80120a0:	ebba 0b04 	subs.w	fp, sl, r4
 80120a4:	d00b      	beq.n	80120be <_svfiprintf_r+0x7e>
 80120a6:	465b      	mov	r3, fp
 80120a8:	4622      	mov	r2, r4
 80120aa:	4629      	mov	r1, r5
 80120ac:	4638      	mov	r0, r7
 80120ae:	f7ff ff6c 	bl	8011f8a <__ssputs_r>
 80120b2:	3001      	adds	r0, #1
 80120b4:	f000 80a7 	beq.w	8012206 <_svfiprintf_r+0x1c6>
 80120b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80120ba:	445a      	add	r2, fp
 80120bc:	9209      	str	r2, [sp, #36]	@ 0x24
 80120be:	f89a 3000 	ldrb.w	r3, [sl]
 80120c2:	2b00      	cmp	r3, #0
 80120c4:	f000 809f 	beq.w	8012206 <_svfiprintf_r+0x1c6>
 80120c8:	2300      	movs	r3, #0
 80120ca:	f04f 32ff 	mov.w	r2, #4294967295
 80120ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80120d2:	f10a 0a01 	add.w	sl, sl, #1
 80120d6:	9304      	str	r3, [sp, #16]
 80120d8:	9307      	str	r3, [sp, #28]
 80120da:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80120de:	931a      	str	r3, [sp, #104]	@ 0x68
 80120e0:	4654      	mov	r4, sl
 80120e2:	2205      	movs	r2, #5
 80120e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80120e8:	484e      	ldr	r0, [pc, #312]	@ (8012224 <_svfiprintf_r+0x1e4>)
 80120ea:	f7ee f911 	bl	8000310 <memchr>
 80120ee:	9a04      	ldr	r2, [sp, #16]
 80120f0:	b9d8      	cbnz	r0, 801212a <_svfiprintf_r+0xea>
 80120f2:	06d0      	lsls	r0, r2, #27
 80120f4:	bf44      	itt	mi
 80120f6:	2320      	movmi	r3, #32
 80120f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80120fc:	0711      	lsls	r1, r2, #28
 80120fe:	bf44      	itt	mi
 8012100:	232b      	movmi	r3, #43	@ 0x2b
 8012102:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012106:	f89a 3000 	ldrb.w	r3, [sl]
 801210a:	2b2a      	cmp	r3, #42	@ 0x2a
 801210c:	d015      	beq.n	801213a <_svfiprintf_r+0xfa>
 801210e:	9a07      	ldr	r2, [sp, #28]
 8012110:	4654      	mov	r4, sl
 8012112:	2000      	movs	r0, #0
 8012114:	f04f 0c0a 	mov.w	ip, #10
 8012118:	4621      	mov	r1, r4
 801211a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801211e:	3b30      	subs	r3, #48	@ 0x30
 8012120:	2b09      	cmp	r3, #9
 8012122:	d94b      	bls.n	80121bc <_svfiprintf_r+0x17c>
 8012124:	b1b0      	cbz	r0, 8012154 <_svfiprintf_r+0x114>
 8012126:	9207      	str	r2, [sp, #28]
 8012128:	e014      	b.n	8012154 <_svfiprintf_r+0x114>
 801212a:	eba0 0308 	sub.w	r3, r0, r8
 801212e:	fa09 f303 	lsl.w	r3, r9, r3
 8012132:	4313      	orrs	r3, r2
 8012134:	9304      	str	r3, [sp, #16]
 8012136:	46a2      	mov	sl, r4
 8012138:	e7d2      	b.n	80120e0 <_svfiprintf_r+0xa0>
 801213a:	9b03      	ldr	r3, [sp, #12]
 801213c:	1d19      	adds	r1, r3, #4
 801213e:	681b      	ldr	r3, [r3, #0]
 8012140:	9103      	str	r1, [sp, #12]
 8012142:	2b00      	cmp	r3, #0
 8012144:	bfbb      	ittet	lt
 8012146:	425b      	neglt	r3, r3
 8012148:	f042 0202 	orrlt.w	r2, r2, #2
 801214c:	9307      	strge	r3, [sp, #28]
 801214e:	9307      	strlt	r3, [sp, #28]
 8012150:	bfb8      	it	lt
 8012152:	9204      	strlt	r2, [sp, #16]
 8012154:	7823      	ldrb	r3, [r4, #0]
 8012156:	2b2e      	cmp	r3, #46	@ 0x2e
 8012158:	d10a      	bne.n	8012170 <_svfiprintf_r+0x130>
 801215a:	7863      	ldrb	r3, [r4, #1]
 801215c:	2b2a      	cmp	r3, #42	@ 0x2a
 801215e:	d132      	bne.n	80121c6 <_svfiprintf_r+0x186>
 8012160:	9b03      	ldr	r3, [sp, #12]
 8012162:	1d1a      	adds	r2, r3, #4
 8012164:	681b      	ldr	r3, [r3, #0]
 8012166:	9203      	str	r2, [sp, #12]
 8012168:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801216c:	3402      	adds	r4, #2
 801216e:	9305      	str	r3, [sp, #20]
 8012170:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012234 <_svfiprintf_r+0x1f4>
 8012174:	7821      	ldrb	r1, [r4, #0]
 8012176:	2203      	movs	r2, #3
 8012178:	4650      	mov	r0, sl
 801217a:	f7ee f8c9 	bl	8000310 <memchr>
 801217e:	b138      	cbz	r0, 8012190 <_svfiprintf_r+0x150>
 8012180:	9b04      	ldr	r3, [sp, #16]
 8012182:	eba0 000a 	sub.w	r0, r0, sl
 8012186:	2240      	movs	r2, #64	@ 0x40
 8012188:	4082      	lsls	r2, r0
 801218a:	4313      	orrs	r3, r2
 801218c:	3401      	adds	r4, #1
 801218e:	9304      	str	r3, [sp, #16]
 8012190:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012194:	4824      	ldr	r0, [pc, #144]	@ (8012228 <_svfiprintf_r+0x1e8>)
 8012196:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801219a:	2206      	movs	r2, #6
 801219c:	f7ee f8b8 	bl	8000310 <memchr>
 80121a0:	2800      	cmp	r0, #0
 80121a2:	d036      	beq.n	8012212 <_svfiprintf_r+0x1d2>
 80121a4:	4b21      	ldr	r3, [pc, #132]	@ (801222c <_svfiprintf_r+0x1ec>)
 80121a6:	bb1b      	cbnz	r3, 80121f0 <_svfiprintf_r+0x1b0>
 80121a8:	9b03      	ldr	r3, [sp, #12]
 80121aa:	3307      	adds	r3, #7
 80121ac:	f023 0307 	bic.w	r3, r3, #7
 80121b0:	3308      	adds	r3, #8
 80121b2:	9303      	str	r3, [sp, #12]
 80121b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80121b6:	4433      	add	r3, r6
 80121b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80121ba:	e76a      	b.n	8012092 <_svfiprintf_r+0x52>
 80121bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80121c0:	460c      	mov	r4, r1
 80121c2:	2001      	movs	r0, #1
 80121c4:	e7a8      	b.n	8012118 <_svfiprintf_r+0xd8>
 80121c6:	2300      	movs	r3, #0
 80121c8:	3401      	adds	r4, #1
 80121ca:	9305      	str	r3, [sp, #20]
 80121cc:	4619      	mov	r1, r3
 80121ce:	f04f 0c0a 	mov.w	ip, #10
 80121d2:	4620      	mov	r0, r4
 80121d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80121d8:	3a30      	subs	r2, #48	@ 0x30
 80121da:	2a09      	cmp	r2, #9
 80121dc:	d903      	bls.n	80121e6 <_svfiprintf_r+0x1a6>
 80121de:	2b00      	cmp	r3, #0
 80121e0:	d0c6      	beq.n	8012170 <_svfiprintf_r+0x130>
 80121e2:	9105      	str	r1, [sp, #20]
 80121e4:	e7c4      	b.n	8012170 <_svfiprintf_r+0x130>
 80121e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80121ea:	4604      	mov	r4, r0
 80121ec:	2301      	movs	r3, #1
 80121ee:	e7f0      	b.n	80121d2 <_svfiprintf_r+0x192>
 80121f0:	ab03      	add	r3, sp, #12
 80121f2:	9300      	str	r3, [sp, #0]
 80121f4:	462a      	mov	r2, r5
 80121f6:	4b0e      	ldr	r3, [pc, #56]	@ (8012230 <_svfiprintf_r+0x1f0>)
 80121f8:	a904      	add	r1, sp, #16
 80121fa:	4638      	mov	r0, r7
 80121fc:	f7fd f844 	bl	800f288 <_printf_float>
 8012200:	1c42      	adds	r2, r0, #1
 8012202:	4606      	mov	r6, r0
 8012204:	d1d6      	bne.n	80121b4 <_svfiprintf_r+0x174>
 8012206:	89ab      	ldrh	r3, [r5, #12]
 8012208:	065b      	lsls	r3, r3, #25
 801220a:	f53f af2d 	bmi.w	8012068 <_svfiprintf_r+0x28>
 801220e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012210:	e72c      	b.n	801206c <_svfiprintf_r+0x2c>
 8012212:	ab03      	add	r3, sp, #12
 8012214:	9300      	str	r3, [sp, #0]
 8012216:	462a      	mov	r2, r5
 8012218:	4b05      	ldr	r3, [pc, #20]	@ (8012230 <_svfiprintf_r+0x1f0>)
 801221a:	a904      	add	r1, sp, #16
 801221c:	4638      	mov	r0, r7
 801221e:	f7fd fabb 	bl	800f798 <_printf_i>
 8012222:	e7ed      	b.n	8012200 <_svfiprintf_r+0x1c0>
 8012224:	08013729 	.word	0x08013729
 8012228:	08013733 	.word	0x08013733
 801222c:	0800f289 	.word	0x0800f289
 8012230:	08011f8b 	.word	0x08011f8b
 8012234:	0801372f 	.word	0x0801372f

08012238 <_sungetc_r>:
 8012238:	b538      	push	{r3, r4, r5, lr}
 801223a:	1c4b      	adds	r3, r1, #1
 801223c:	4614      	mov	r4, r2
 801223e:	d103      	bne.n	8012248 <_sungetc_r+0x10>
 8012240:	f04f 35ff 	mov.w	r5, #4294967295
 8012244:	4628      	mov	r0, r5
 8012246:	bd38      	pop	{r3, r4, r5, pc}
 8012248:	8993      	ldrh	r3, [r2, #12]
 801224a:	f023 0320 	bic.w	r3, r3, #32
 801224e:	8193      	strh	r3, [r2, #12]
 8012250:	6853      	ldr	r3, [r2, #4]
 8012252:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8012254:	b2cd      	uxtb	r5, r1
 8012256:	b18a      	cbz	r2, 801227c <_sungetc_r+0x44>
 8012258:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 801225a:	429a      	cmp	r2, r3
 801225c:	dd08      	ble.n	8012270 <_sungetc_r+0x38>
 801225e:	6823      	ldr	r3, [r4, #0]
 8012260:	1e5a      	subs	r2, r3, #1
 8012262:	6022      	str	r2, [r4, #0]
 8012264:	f803 5c01 	strb.w	r5, [r3, #-1]
 8012268:	6863      	ldr	r3, [r4, #4]
 801226a:	3301      	adds	r3, #1
 801226c:	6063      	str	r3, [r4, #4]
 801226e:	e7e9      	b.n	8012244 <_sungetc_r+0xc>
 8012270:	4621      	mov	r1, r4
 8012272:	f000 fbe0 	bl	8012a36 <__submore>
 8012276:	2800      	cmp	r0, #0
 8012278:	d0f1      	beq.n	801225e <_sungetc_r+0x26>
 801227a:	e7e1      	b.n	8012240 <_sungetc_r+0x8>
 801227c:	6921      	ldr	r1, [r4, #16]
 801227e:	6822      	ldr	r2, [r4, #0]
 8012280:	b141      	cbz	r1, 8012294 <_sungetc_r+0x5c>
 8012282:	4291      	cmp	r1, r2
 8012284:	d206      	bcs.n	8012294 <_sungetc_r+0x5c>
 8012286:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 801228a:	42a9      	cmp	r1, r5
 801228c:	d102      	bne.n	8012294 <_sungetc_r+0x5c>
 801228e:	3a01      	subs	r2, #1
 8012290:	6022      	str	r2, [r4, #0]
 8012292:	e7ea      	b.n	801226a <_sungetc_r+0x32>
 8012294:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 8012298:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801229c:	6363      	str	r3, [r4, #52]	@ 0x34
 801229e:	2303      	movs	r3, #3
 80122a0:	63a3      	str	r3, [r4, #56]	@ 0x38
 80122a2:	4623      	mov	r3, r4
 80122a4:	f803 5f46 	strb.w	r5, [r3, #70]!
 80122a8:	6023      	str	r3, [r4, #0]
 80122aa:	2301      	movs	r3, #1
 80122ac:	e7de      	b.n	801226c <_sungetc_r+0x34>

080122ae <__ssrefill_r>:
 80122ae:	b510      	push	{r4, lr}
 80122b0:	460c      	mov	r4, r1
 80122b2:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80122b4:	b169      	cbz	r1, 80122d2 <__ssrefill_r+0x24>
 80122b6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80122ba:	4299      	cmp	r1, r3
 80122bc:	d001      	beq.n	80122c2 <__ssrefill_r+0x14>
 80122be:	f7fe fd95 	bl	8010dec <_free_r>
 80122c2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80122c4:	6063      	str	r3, [r4, #4]
 80122c6:	2000      	movs	r0, #0
 80122c8:	6360      	str	r0, [r4, #52]	@ 0x34
 80122ca:	b113      	cbz	r3, 80122d2 <__ssrefill_r+0x24>
 80122cc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80122ce:	6023      	str	r3, [r4, #0]
 80122d0:	bd10      	pop	{r4, pc}
 80122d2:	6923      	ldr	r3, [r4, #16]
 80122d4:	6023      	str	r3, [r4, #0]
 80122d6:	2300      	movs	r3, #0
 80122d8:	6063      	str	r3, [r4, #4]
 80122da:	89a3      	ldrh	r3, [r4, #12]
 80122dc:	f043 0320 	orr.w	r3, r3, #32
 80122e0:	81a3      	strh	r3, [r4, #12]
 80122e2:	f04f 30ff 	mov.w	r0, #4294967295
 80122e6:	e7f3      	b.n	80122d0 <__ssrefill_r+0x22>

080122e8 <__ssvfiscanf_r>:
 80122e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80122ec:	460c      	mov	r4, r1
 80122ee:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 80122f2:	2100      	movs	r1, #0
 80122f4:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80122f8:	49a5      	ldr	r1, [pc, #660]	@ (8012590 <__ssvfiscanf_r+0x2a8>)
 80122fa:	91a0      	str	r1, [sp, #640]	@ 0x280
 80122fc:	f10d 0804 	add.w	r8, sp, #4
 8012300:	49a4      	ldr	r1, [pc, #656]	@ (8012594 <__ssvfiscanf_r+0x2ac>)
 8012302:	4fa5      	ldr	r7, [pc, #660]	@ (8012598 <__ssvfiscanf_r+0x2b0>)
 8012304:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8012308:	4606      	mov	r6, r0
 801230a:	91a1      	str	r1, [sp, #644]	@ 0x284
 801230c:	9300      	str	r3, [sp, #0]
 801230e:	7813      	ldrb	r3, [r2, #0]
 8012310:	2b00      	cmp	r3, #0
 8012312:	f000 8158 	beq.w	80125c6 <__ssvfiscanf_r+0x2de>
 8012316:	5cf9      	ldrb	r1, [r7, r3]
 8012318:	f011 0108 	ands.w	r1, r1, #8
 801231c:	f102 0501 	add.w	r5, r2, #1
 8012320:	d019      	beq.n	8012356 <__ssvfiscanf_r+0x6e>
 8012322:	6863      	ldr	r3, [r4, #4]
 8012324:	2b00      	cmp	r3, #0
 8012326:	dd0f      	ble.n	8012348 <__ssvfiscanf_r+0x60>
 8012328:	6823      	ldr	r3, [r4, #0]
 801232a:	781a      	ldrb	r2, [r3, #0]
 801232c:	5cba      	ldrb	r2, [r7, r2]
 801232e:	0712      	lsls	r2, r2, #28
 8012330:	d401      	bmi.n	8012336 <__ssvfiscanf_r+0x4e>
 8012332:	462a      	mov	r2, r5
 8012334:	e7eb      	b.n	801230e <__ssvfiscanf_r+0x26>
 8012336:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8012338:	3201      	adds	r2, #1
 801233a:	9245      	str	r2, [sp, #276]	@ 0x114
 801233c:	6862      	ldr	r2, [r4, #4]
 801233e:	3301      	adds	r3, #1
 8012340:	3a01      	subs	r2, #1
 8012342:	6062      	str	r2, [r4, #4]
 8012344:	6023      	str	r3, [r4, #0]
 8012346:	e7ec      	b.n	8012322 <__ssvfiscanf_r+0x3a>
 8012348:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801234a:	4621      	mov	r1, r4
 801234c:	4630      	mov	r0, r6
 801234e:	4798      	blx	r3
 8012350:	2800      	cmp	r0, #0
 8012352:	d0e9      	beq.n	8012328 <__ssvfiscanf_r+0x40>
 8012354:	e7ed      	b.n	8012332 <__ssvfiscanf_r+0x4a>
 8012356:	2b25      	cmp	r3, #37	@ 0x25
 8012358:	d012      	beq.n	8012380 <__ssvfiscanf_r+0x98>
 801235a:	4699      	mov	r9, r3
 801235c:	6863      	ldr	r3, [r4, #4]
 801235e:	2b00      	cmp	r3, #0
 8012360:	f340 8093 	ble.w	801248a <__ssvfiscanf_r+0x1a2>
 8012364:	6822      	ldr	r2, [r4, #0]
 8012366:	7813      	ldrb	r3, [r2, #0]
 8012368:	454b      	cmp	r3, r9
 801236a:	f040 812c 	bne.w	80125c6 <__ssvfiscanf_r+0x2de>
 801236e:	6863      	ldr	r3, [r4, #4]
 8012370:	3b01      	subs	r3, #1
 8012372:	6063      	str	r3, [r4, #4]
 8012374:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8012376:	3201      	adds	r2, #1
 8012378:	3301      	adds	r3, #1
 801237a:	6022      	str	r2, [r4, #0]
 801237c:	9345      	str	r3, [sp, #276]	@ 0x114
 801237e:	e7d8      	b.n	8012332 <__ssvfiscanf_r+0x4a>
 8012380:	9141      	str	r1, [sp, #260]	@ 0x104
 8012382:	9143      	str	r1, [sp, #268]	@ 0x10c
 8012384:	7853      	ldrb	r3, [r2, #1]
 8012386:	2b2a      	cmp	r3, #42	@ 0x2a
 8012388:	bf02      	ittt	eq
 801238a:	2310      	moveq	r3, #16
 801238c:	1c95      	addeq	r5, r2, #2
 801238e:	9341      	streq	r3, [sp, #260]	@ 0x104
 8012390:	220a      	movs	r2, #10
 8012392:	46a9      	mov	r9, r5
 8012394:	f819 1b01 	ldrb.w	r1, [r9], #1
 8012398:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 801239c:	2b09      	cmp	r3, #9
 801239e:	d91e      	bls.n	80123de <__ssvfiscanf_r+0xf6>
 80123a0:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 801259c <__ssvfiscanf_r+0x2b4>
 80123a4:	2203      	movs	r2, #3
 80123a6:	4650      	mov	r0, sl
 80123a8:	f7ed ffb2 	bl	8000310 <memchr>
 80123ac:	b138      	cbz	r0, 80123be <__ssvfiscanf_r+0xd6>
 80123ae:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80123b0:	eba0 000a 	sub.w	r0, r0, sl
 80123b4:	2301      	movs	r3, #1
 80123b6:	4083      	lsls	r3, r0
 80123b8:	4313      	orrs	r3, r2
 80123ba:	9341      	str	r3, [sp, #260]	@ 0x104
 80123bc:	464d      	mov	r5, r9
 80123be:	f815 3b01 	ldrb.w	r3, [r5], #1
 80123c2:	2b78      	cmp	r3, #120	@ 0x78
 80123c4:	d806      	bhi.n	80123d4 <__ssvfiscanf_r+0xec>
 80123c6:	2b57      	cmp	r3, #87	@ 0x57
 80123c8:	d810      	bhi.n	80123ec <__ssvfiscanf_r+0x104>
 80123ca:	2b25      	cmp	r3, #37	@ 0x25
 80123cc:	d0c5      	beq.n	801235a <__ssvfiscanf_r+0x72>
 80123ce:	d857      	bhi.n	8012480 <__ssvfiscanf_r+0x198>
 80123d0:	2b00      	cmp	r3, #0
 80123d2:	d065      	beq.n	80124a0 <__ssvfiscanf_r+0x1b8>
 80123d4:	2303      	movs	r3, #3
 80123d6:	9347      	str	r3, [sp, #284]	@ 0x11c
 80123d8:	230a      	movs	r3, #10
 80123da:	9342      	str	r3, [sp, #264]	@ 0x108
 80123dc:	e078      	b.n	80124d0 <__ssvfiscanf_r+0x1e8>
 80123de:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80123e0:	fb02 1103 	mla	r1, r2, r3, r1
 80123e4:	3930      	subs	r1, #48	@ 0x30
 80123e6:	9143      	str	r1, [sp, #268]	@ 0x10c
 80123e8:	464d      	mov	r5, r9
 80123ea:	e7d2      	b.n	8012392 <__ssvfiscanf_r+0xaa>
 80123ec:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80123f0:	2a20      	cmp	r2, #32
 80123f2:	d8ef      	bhi.n	80123d4 <__ssvfiscanf_r+0xec>
 80123f4:	a101      	add	r1, pc, #4	@ (adr r1, 80123fc <__ssvfiscanf_r+0x114>)
 80123f6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80123fa:	bf00      	nop
 80123fc:	080124af 	.word	0x080124af
 8012400:	080123d5 	.word	0x080123d5
 8012404:	080123d5 	.word	0x080123d5
 8012408:	08012509 	.word	0x08012509
 801240c:	080123d5 	.word	0x080123d5
 8012410:	080123d5 	.word	0x080123d5
 8012414:	080123d5 	.word	0x080123d5
 8012418:	080123d5 	.word	0x080123d5
 801241c:	080123d5 	.word	0x080123d5
 8012420:	080123d5 	.word	0x080123d5
 8012424:	080123d5 	.word	0x080123d5
 8012428:	0801251f 	.word	0x0801251f
 801242c:	08012505 	.word	0x08012505
 8012430:	08012487 	.word	0x08012487
 8012434:	08012487 	.word	0x08012487
 8012438:	08012487 	.word	0x08012487
 801243c:	080123d5 	.word	0x080123d5
 8012440:	080124c1 	.word	0x080124c1
 8012444:	080123d5 	.word	0x080123d5
 8012448:	080123d5 	.word	0x080123d5
 801244c:	080123d5 	.word	0x080123d5
 8012450:	080123d5 	.word	0x080123d5
 8012454:	0801252f 	.word	0x0801252f
 8012458:	080124c9 	.word	0x080124c9
 801245c:	080124a7 	.word	0x080124a7
 8012460:	080123d5 	.word	0x080123d5
 8012464:	080123d5 	.word	0x080123d5
 8012468:	0801252b 	.word	0x0801252b
 801246c:	080123d5 	.word	0x080123d5
 8012470:	08012505 	.word	0x08012505
 8012474:	080123d5 	.word	0x080123d5
 8012478:	080123d5 	.word	0x080123d5
 801247c:	080124af 	.word	0x080124af
 8012480:	3b45      	subs	r3, #69	@ 0x45
 8012482:	2b02      	cmp	r3, #2
 8012484:	d8a6      	bhi.n	80123d4 <__ssvfiscanf_r+0xec>
 8012486:	2305      	movs	r3, #5
 8012488:	e021      	b.n	80124ce <__ssvfiscanf_r+0x1e6>
 801248a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801248c:	4621      	mov	r1, r4
 801248e:	4630      	mov	r0, r6
 8012490:	4798      	blx	r3
 8012492:	2800      	cmp	r0, #0
 8012494:	f43f af66 	beq.w	8012364 <__ssvfiscanf_r+0x7c>
 8012498:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801249a:	2800      	cmp	r0, #0
 801249c:	f040 808b 	bne.w	80125b6 <__ssvfiscanf_r+0x2ce>
 80124a0:	f04f 30ff 	mov.w	r0, #4294967295
 80124a4:	e08b      	b.n	80125be <__ssvfiscanf_r+0x2d6>
 80124a6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80124a8:	f042 0220 	orr.w	r2, r2, #32
 80124ac:	9241      	str	r2, [sp, #260]	@ 0x104
 80124ae:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80124b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80124b4:	9241      	str	r2, [sp, #260]	@ 0x104
 80124b6:	2210      	movs	r2, #16
 80124b8:	2b6e      	cmp	r3, #110	@ 0x6e
 80124ba:	9242      	str	r2, [sp, #264]	@ 0x108
 80124bc:	d902      	bls.n	80124c4 <__ssvfiscanf_r+0x1dc>
 80124be:	e005      	b.n	80124cc <__ssvfiscanf_r+0x1e4>
 80124c0:	2300      	movs	r3, #0
 80124c2:	9342      	str	r3, [sp, #264]	@ 0x108
 80124c4:	2303      	movs	r3, #3
 80124c6:	e002      	b.n	80124ce <__ssvfiscanf_r+0x1e6>
 80124c8:	2308      	movs	r3, #8
 80124ca:	9342      	str	r3, [sp, #264]	@ 0x108
 80124cc:	2304      	movs	r3, #4
 80124ce:	9347      	str	r3, [sp, #284]	@ 0x11c
 80124d0:	6863      	ldr	r3, [r4, #4]
 80124d2:	2b00      	cmp	r3, #0
 80124d4:	dd39      	ble.n	801254a <__ssvfiscanf_r+0x262>
 80124d6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80124d8:	0659      	lsls	r1, r3, #25
 80124da:	d404      	bmi.n	80124e6 <__ssvfiscanf_r+0x1fe>
 80124dc:	6823      	ldr	r3, [r4, #0]
 80124de:	781a      	ldrb	r2, [r3, #0]
 80124e0:	5cba      	ldrb	r2, [r7, r2]
 80124e2:	0712      	lsls	r2, r2, #28
 80124e4:	d438      	bmi.n	8012558 <__ssvfiscanf_r+0x270>
 80124e6:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80124e8:	2b02      	cmp	r3, #2
 80124ea:	dc47      	bgt.n	801257c <__ssvfiscanf_r+0x294>
 80124ec:	466b      	mov	r3, sp
 80124ee:	4622      	mov	r2, r4
 80124f0:	a941      	add	r1, sp, #260	@ 0x104
 80124f2:	4630      	mov	r0, r6
 80124f4:	f000 f86c 	bl	80125d0 <_scanf_chars>
 80124f8:	2801      	cmp	r0, #1
 80124fa:	d064      	beq.n	80125c6 <__ssvfiscanf_r+0x2de>
 80124fc:	2802      	cmp	r0, #2
 80124fe:	f47f af18 	bne.w	8012332 <__ssvfiscanf_r+0x4a>
 8012502:	e7c9      	b.n	8012498 <__ssvfiscanf_r+0x1b0>
 8012504:	220a      	movs	r2, #10
 8012506:	e7d7      	b.n	80124b8 <__ssvfiscanf_r+0x1d0>
 8012508:	4629      	mov	r1, r5
 801250a:	4640      	mov	r0, r8
 801250c:	f000 fa5a 	bl	80129c4 <__sccl>
 8012510:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8012512:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012516:	9341      	str	r3, [sp, #260]	@ 0x104
 8012518:	4605      	mov	r5, r0
 801251a:	2301      	movs	r3, #1
 801251c:	e7d7      	b.n	80124ce <__ssvfiscanf_r+0x1e6>
 801251e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8012520:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012524:	9341      	str	r3, [sp, #260]	@ 0x104
 8012526:	2300      	movs	r3, #0
 8012528:	e7d1      	b.n	80124ce <__ssvfiscanf_r+0x1e6>
 801252a:	2302      	movs	r3, #2
 801252c:	e7cf      	b.n	80124ce <__ssvfiscanf_r+0x1e6>
 801252e:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8012530:	06c3      	lsls	r3, r0, #27
 8012532:	f53f aefe 	bmi.w	8012332 <__ssvfiscanf_r+0x4a>
 8012536:	9b00      	ldr	r3, [sp, #0]
 8012538:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801253a:	1d19      	adds	r1, r3, #4
 801253c:	9100      	str	r1, [sp, #0]
 801253e:	681b      	ldr	r3, [r3, #0]
 8012540:	07c0      	lsls	r0, r0, #31
 8012542:	bf4c      	ite	mi
 8012544:	801a      	strhmi	r2, [r3, #0]
 8012546:	601a      	strpl	r2, [r3, #0]
 8012548:	e6f3      	b.n	8012332 <__ssvfiscanf_r+0x4a>
 801254a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801254c:	4621      	mov	r1, r4
 801254e:	4630      	mov	r0, r6
 8012550:	4798      	blx	r3
 8012552:	2800      	cmp	r0, #0
 8012554:	d0bf      	beq.n	80124d6 <__ssvfiscanf_r+0x1ee>
 8012556:	e79f      	b.n	8012498 <__ssvfiscanf_r+0x1b0>
 8012558:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801255a:	3201      	adds	r2, #1
 801255c:	9245      	str	r2, [sp, #276]	@ 0x114
 801255e:	6862      	ldr	r2, [r4, #4]
 8012560:	3a01      	subs	r2, #1
 8012562:	2a00      	cmp	r2, #0
 8012564:	6062      	str	r2, [r4, #4]
 8012566:	dd02      	ble.n	801256e <__ssvfiscanf_r+0x286>
 8012568:	3301      	adds	r3, #1
 801256a:	6023      	str	r3, [r4, #0]
 801256c:	e7b6      	b.n	80124dc <__ssvfiscanf_r+0x1f4>
 801256e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8012570:	4621      	mov	r1, r4
 8012572:	4630      	mov	r0, r6
 8012574:	4798      	blx	r3
 8012576:	2800      	cmp	r0, #0
 8012578:	d0b0      	beq.n	80124dc <__ssvfiscanf_r+0x1f4>
 801257a:	e78d      	b.n	8012498 <__ssvfiscanf_r+0x1b0>
 801257c:	2b04      	cmp	r3, #4
 801257e:	dc0f      	bgt.n	80125a0 <__ssvfiscanf_r+0x2b8>
 8012580:	466b      	mov	r3, sp
 8012582:	4622      	mov	r2, r4
 8012584:	a941      	add	r1, sp, #260	@ 0x104
 8012586:	4630      	mov	r0, r6
 8012588:	f000 f87c 	bl	8012684 <_scanf_i>
 801258c:	e7b4      	b.n	80124f8 <__ssvfiscanf_r+0x210>
 801258e:	bf00      	nop
 8012590:	08012239 	.word	0x08012239
 8012594:	080122af 	.word	0x080122af
 8012598:	08013629 	.word	0x08013629
 801259c:	0801372f 	.word	0x0801372f
 80125a0:	4b0a      	ldr	r3, [pc, #40]	@ (80125cc <__ssvfiscanf_r+0x2e4>)
 80125a2:	2b00      	cmp	r3, #0
 80125a4:	f43f aec5 	beq.w	8012332 <__ssvfiscanf_r+0x4a>
 80125a8:	466b      	mov	r3, sp
 80125aa:	4622      	mov	r2, r4
 80125ac:	a941      	add	r1, sp, #260	@ 0x104
 80125ae:	4630      	mov	r0, r6
 80125b0:	f7fd fa12 	bl	800f9d8 <_scanf_float>
 80125b4:	e7a0      	b.n	80124f8 <__ssvfiscanf_r+0x210>
 80125b6:	89a3      	ldrh	r3, [r4, #12]
 80125b8:	065b      	lsls	r3, r3, #25
 80125ba:	f53f af71 	bmi.w	80124a0 <__ssvfiscanf_r+0x1b8>
 80125be:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 80125c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80125c6:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80125c8:	e7f9      	b.n	80125be <__ssvfiscanf_r+0x2d6>
 80125ca:	bf00      	nop
 80125cc:	0800f9d9 	.word	0x0800f9d9

080125d0 <_scanf_chars>:
 80125d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80125d4:	4615      	mov	r5, r2
 80125d6:	688a      	ldr	r2, [r1, #8]
 80125d8:	4680      	mov	r8, r0
 80125da:	460c      	mov	r4, r1
 80125dc:	b932      	cbnz	r2, 80125ec <_scanf_chars+0x1c>
 80125de:	698a      	ldr	r2, [r1, #24]
 80125e0:	2a00      	cmp	r2, #0
 80125e2:	bf14      	ite	ne
 80125e4:	f04f 32ff 	movne.w	r2, #4294967295
 80125e8:	2201      	moveq	r2, #1
 80125ea:	608a      	str	r2, [r1, #8]
 80125ec:	6822      	ldr	r2, [r4, #0]
 80125ee:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8012680 <_scanf_chars+0xb0>
 80125f2:	06d1      	lsls	r1, r2, #27
 80125f4:	bf5f      	itttt	pl
 80125f6:	681a      	ldrpl	r2, [r3, #0]
 80125f8:	1d11      	addpl	r1, r2, #4
 80125fa:	6019      	strpl	r1, [r3, #0]
 80125fc:	6816      	ldrpl	r6, [r2, #0]
 80125fe:	2700      	movs	r7, #0
 8012600:	69a0      	ldr	r0, [r4, #24]
 8012602:	b188      	cbz	r0, 8012628 <_scanf_chars+0x58>
 8012604:	2801      	cmp	r0, #1
 8012606:	d107      	bne.n	8012618 <_scanf_chars+0x48>
 8012608:	682b      	ldr	r3, [r5, #0]
 801260a:	781a      	ldrb	r2, [r3, #0]
 801260c:	6963      	ldr	r3, [r4, #20]
 801260e:	5c9b      	ldrb	r3, [r3, r2]
 8012610:	b953      	cbnz	r3, 8012628 <_scanf_chars+0x58>
 8012612:	2f00      	cmp	r7, #0
 8012614:	d031      	beq.n	801267a <_scanf_chars+0xaa>
 8012616:	e022      	b.n	801265e <_scanf_chars+0x8e>
 8012618:	2802      	cmp	r0, #2
 801261a:	d120      	bne.n	801265e <_scanf_chars+0x8e>
 801261c:	682b      	ldr	r3, [r5, #0]
 801261e:	781b      	ldrb	r3, [r3, #0]
 8012620:	f819 3003 	ldrb.w	r3, [r9, r3]
 8012624:	071b      	lsls	r3, r3, #28
 8012626:	d41a      	bmi.n	801265e <_scanf_chars+0x8e>
 8012628:	6823      	ldr	r3, [r4, #0]
 801262a:	06da      	lsls	r2, r3, #27
 801262c:	bf5e      	ittt	pl
 801262e:	682b      	ldrpl	r3, [r5, #0]
 8012630:	781b      	ldrbpl	r3, [r3, #0]
 8012632:	f806 3b01 	strbpl.w	r3, [r6], #1
 8012636:	682a      	ldr	r2, [r5, #0]
 8012638:	686b      	ldr	r3, [r5, #4]
 801263a:	3201      	adds	r2, #1
 801263c:	602a      	str	r2, [r5, #0]
 801263e:	68a2      	ldr	r2, [r4, #8]
 8012640:	3b01      	subs	r3, #1
 8012642:	3a01      	subs	r2, #1
 8012644:	606b      	str	r3, [r5, #4]
 8012646:	3701      	adds	r7, #1
 8012648:	60a2      	str	r2, [r4, #8]
 801264a:	b142      	cbz	r2, 801265e <_scanf_chars+0x8e>
 801264c:	2b00      	cmp	r3, #0
 801264e:	dcd7      	bgt.n	8012600 <_scanf_chars+0x30>
 8012650:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8012654:	4629      	mov	r1, r5
 8012656:	4640      	mov	r0, r8
 8012658:	4798      	blx	r3
 801265a:	2800      	cmp	r0, #0
 801265c:	d0d0      	beq.n	8012600 <_scanf_chars+0x30>
 801265e:	6823      	ldr	r3, [r4, #0]
 8012660:	f013 0310 	ands.w	r3, r3, #16
 8012664:	d105      	bne.n	8012672 <_scanf_chars+0xa2>
 8012666:	68e2      	ldr	r2, [r4, #12]
 8012668:	3201      	adds	r2, #1
 801266a:	60e2      	str	r2, [r4, #12]
 801266c:	69a2      	ldr	r2, [r4, #24]
 801266e:	b102      	cbz	r2, 8012672 <_scanf_chars+0xa2>
 8012670:	7033      	strb	r3, [r6, #0]
 8012672:	6923      	ldr	r3, [r4, #16]
 8012674:	443b      	add	r3, r7
 8012676:	6123      	str	r3, [r4, #16]
 8012678:	2000      	movs	r0, #0
 801267a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801267e:	bf00      	nop
 8012680:	08013629 	.word	0x08013629

08012684 <_scanf_i>:
 8012684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012688:	4698      	mov	r8, r3
 801268a:	4b74      	ldr	r3, [pc, #464]	@ (801285c <_scanf_i+0x1d8>)
 801268c:	460c      	mov	r4, r1
 801268e:	4682      	mov	sl, r0
 8012690:	4616      	mov	r6, r2
 8012692:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8012696:	b087      	sub	sp, #28
 8012698:	ab03      	add	r3, sp, #12
 801269a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801269e:	4b70      	ldr	r3, [pc, #448]	@ (8012860 <_scanf_i+0x1dc>)
 80126a0:	69a1      	ldr	r1, [r4, #24]
 80126a2:	4a70      	ldr	r2, [pc, #448]	@ (8012864 <_scanf_i+0x1e0>)
 80126a4:	2903      	cmp	r1, #3
 80126a6:	bf08      	it	eq
 80126a8:	461a      	moveq	r2, r3
 80126aa:	68a3      	ldr	r3, [r4, #8]
 80126ac:	9201      	str	r2, [sp, #4]
 80126ae:	1e5a      	subs	r2, r3, #1
 80126b0:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80126b4:	bf88      	it	hi
 80126b6:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80126ba:	4627      	mov	r7, r4
 80126bc:	bf82      	ittt	hi
 80126be:	eb03 0905 	addhi.w	r9, r3, r5
 80126c2:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80126c6:	60a3      	strhi	r3, [r4, #8]
 80126c8:	f857 3b1c 	ldr.w	r3, [r7], #28
 80126cc:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 80126d0:	bf98      	it	ls
 80126d2:	f04f 0900 	movls.w	r9, #0
 80126d6:	6023      	str	r3, [r4, #0]
 80126d8:	463d      	mov	r5, r7
 80126da:	f04f 0b00 	mov.w	fp, #0
 80126de:	6831      	ldr	r1, [r6, #0]
 80126e0:	ab03      	add	r3, sp, #12
 80126e2:	7809      	ldrb	r1, [r1, #0]
 80126e4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80126e8:	2202      	movs	r2, #2
 80126ea:	f7ed fe11 	bl	8000310 <memchr>
 80126ee:	b328      	cbz	r0, 801273c <_scanf_i+0xb8>
 80126f0:	f1bb 0f01 	cmp.w	fp, #1
 80126f4:	d159      	bne.n	80127aa <_scanf_i+0x126>
 80126f6:	6862      	ldr	r2, [r4, #4]
 80126f8:	b92a      	cbnz	r2, 8012706 <_scanf_i+0x82>
 80126fa:	6822      	ldr	r2, [r4, #0]
 80126fc:	2108      	movs	r1, #8
 80126fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8012702:	6061      	str	r1, [r4, #4]
 8012704:	6022      	str	r2, [r4, #0]
 8012706:	6822      	ldr	r2, [r4, #0]
 8012708:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 801270c:	6022      	str	r2, [r4, #0]
 801270e:	68a2      	ldr	r2, [r4, #8]
 8012710:	1e51      	subs	r1, r2, #1
 8012712:	60a1      	str	r1, [r4, #8]
 8012714:	b192      	cbz	r2, 801273c <_scanf_i+0xb8>
 8012716:	6832      	ldr	r2, [r6, #0]
 8012718:	1c51      	adds	r1, r2, #1
 801271a:	6031      	str	r1, [r6, #0]
 801271c:	7812      	ldrb	r2, [r2, #0]
 801271e:	f805 2b01 	strb.w	r2, [r5], #1
 8012722:	6872      	ldr	r2, [r6, #4]
 8012724:	3a01      	subs	r2, #1
 8012726:	2a00      	cmp	r2, #0
 8012728:	6072      	str	r2, [r6, #4]
 801272a:	dc07      	bgt.n	801273c <_scanf_i+0xb8>
 801272c:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8012730:	4631      	mov	r1, r6
 8012732:	4650      	mov	r0, sl
 8012734:	4790      	blx	r2
 8012736:	2800      	cmp	r0, #0
 8012738:	f040 8085 	bne.w	8012846 <_scanf_i+0x1c2>
 801273c:	f10b 0b01 	add.w	fp, fp, #1
 8012740:	f1bb 0f03 	cmp.w	fp, #3
 8012744:	d1cb      	bne.n	80126de <_scanf_i+0x5a>
 8012746:	6863      	ldr	r3, [r4, #4]
 8012748:	b90b      	cbnz	r3, 801274e <_scanf_i+0xca>
 801274a:	230a      	movs	r3, #10
 801274c:	6063      	str	r3, [r4, #4]
 801274e:	6863      	ldr	r3, [r4, #4]
 8012750:	4945      	ldr	r1, [pc, #276]	@ (8012868 <_scanf_i+0x1e4>)
 8012752:	6960      	ldr	r0, [r4, #20]
 8012754:	1ac9      	subs	r1, r1, r3
 8012756:	f000 f935 	bl	80129c4 <__sccl>
 801275a:	f04f 0b00 	mov.w	fp, #0
 801275e:	68a3      	ldr	r3, [r4, #8]
 8012760:	6822      	ldr	r2, [r4, #0]
 8012762:	2b00      	cmp	r3, #0
 8012764:	d03d      	beq.n	80127e2 <_scanf_i+0x15e>
 8012766:	6831      	ldr	r1, [r6, #0]
 8012768:	6960      	ldr	r0, [r4, #20]
 801276a:	f891 c000 	ldrb.w	ip, [r1]
 801276e:	f810 000c 	ldrb.w	r0, [r0, ip]
 8012772:	2800      	cmp	r0, #0
 8012774:	d035      	beq.n	80127e2 <_scanf_i+0x15e>
 8012776:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 801277a:	d124      	bne.n	80127c6 <_scanf_i+0x142>
 801277c:	0510      	lsls	r0, r2, #20
 801277e:	d522      	bpl.n	80127c6 <_scanf_i+0x142>
 8012780:	f10b 0b01 	add.w	fp, fp, #1
 8012784:	f1b9 0f00 	cmp.w	r9, #0
 8012788:	d003      	beq.n	8012792 <_scanf_i+0x10e>
 801278a:	3301      	adds	r3, #1
 801278c:	f109 39ff 	add.w	r9, r9, #4294967295
 8012790:	60a3      	str	r3, [r4, #8]
 8012792:	6873      	ldr	r3, [r6, #4]
 8012794:	3b01      	subs	r3, #1
 8012796:	2b00      	cmp	r3, #0
 8012798:	6073      	str	r3, [r6, #4]
 801279a:	dd1b      	ble.n	80127d4 <_scanf_i+0x150>
 801279c:	6833      	ldr	r3, [r6, #0]
 801279e:	3301      	adds	r3, #1
 80127a0:	6033      	str	r3, [r6, #0]
 80127a2:	68a3      	ldr	r3, [r4, #8]
 80127a4:	3b01      	subs	r3, #1
 80127a6:	60a3      	str	r3, [r4, #8]
 80127a8:	e7d9      	b.n	801275e <_scanf_i+0xda>
 80127aa:	f1bb 0f02 	cmp.w	fp, #2
 80127ae:	d1ae      	bne.n	801270e <_scanf_i+0x8a>
 80127b0:	6822      	ldr	r2, [r4, #0]
 80127b2:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80127b6:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80127ba:	d1bf      	bne.n	801273c <_scanf_i+0xb8>
 80127bc:	2110      	movs	r1, #16
 80127be:	6061      	str	r1, [r4, #4]
 80127c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80127c4:	e7a2      	b.n	801270c <_scanf_i+0x88>
 80127c6:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 80127ca:	6022      	str	r2, [r4, #0]
 80127cc:	780b      	ldrb	r3, [r1, #0]
 80127ce:	f805 3b01 	strb.w	r3, [r5], #1
 80127d2:	e7de      	b.n	8012792 <_scanf_i+0x10e>
 80127d4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80127d8:	4631      	mov	r1, r6
 80127da:	4650      	mov	r0, sl
 80127dc:	4798      	blx	r3
 80127de:	2800      	cmp	r0, #0
 80127e0:	d0df      	beq.n	80127a2 <_scanf_i+0x11e>
 80127e2:	6823      	ldr	r3, [r4, #0]
 80127e4:	05d9      	lsls	r1, r3, #23
 80127e6:	d50d      	bpl.n	8012804 <_scanf_i+0x180>
 80127e8:	42bd      	cmp	r5, r7
 80127ea:	d909      	bls.n	8012800 <_scanf_i+0x17c>
 80127ec:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80127f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80127f4:	4632      	mov	r2, r6
 80127f6:	4650      	mov	r0, sl
 80127f8:	4798      	blx	r3
 80127fa:	f105 39ff 	add.w	r9, r5, #4294967295
 80127fe:	464d      	mov	r5, r9
 8012800:	42bd      	cmp	r5, r7
 8012802:	d028      	beq.n	8012856 <_scanf_i+0x1d2>
 8012804:	6822      	ldr	r2, [r4, #0]
 8012806:	f012 0210 	ands.w	r2, r2, #16
 801280a:	d113      	bne.n	8012834 <_scanf_i+0x1b0>
 801280c:	702a      	strb	r2, [r5, #0]
 801280e:	6863      	ldr	r3, [r4, #4]
 8012810:	9e01      	ldr	r6, [sp, #4]
 8012812:	4639      	mov	r1, r7
 8012814:	4650      	mov	r0, sl
 8012816:	47b0      	blx	r6
 8012818:	f8d8 3000 	ldr.w	r3, [r8]
 801281c:	6821      	ldr	r1, [r4, #0]
 801281e:	1d1a      	adds	r2, r3, #4
 8012820:	f8c8 2000 	str.w	r2, [r8]
 8012824:	f011 0f20 	tst.w	r1, #32
 8012828:	681b      	ldr	r3, [r3, #0]
 801282a:	d00f      	beq.n	801284c <_scanf_i+0x1c8>
 801282c:	6018      	str	r0, [r3, #0]
 801282e:	68e3      	ldr	r3, [r4, #12]
 8012830:	3301      	adds	r3, #1
 8012832:	60e3      	str	r3, [r4, #12]
 8012834:	6923      	ldr	r3, [r4, #16]
 8012836:	1bed      	subs	r5, r5, r7
 8012838:	445d      	add	r5, fp
 801283a:	442b      	add	r3, r5
 801283c:	6123      	str	r3, [r4, #16]
 801283e:	2000      	movs	r0, #0
 8012840:	b007      	add	sp, #28
 8012842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012846:	f04f 0b00 	mov.w	fp, #0
 801284a:	e7ca      	b.n	80127e2 <_scanf_i+0x15e>
 801284c:	07ca      	lsls	r2, r1, #31
 801284e:	bf4c      	ite	mi
 8012850:	8018      	strhmi	r0, [r3, #0]
 8012852:	6018      	strpl	r0, [r3, #0]
 8012854:	e7eb      	b.n	801282e <_scanf_i+0x1aa>
 8012856:	2001      	movs	r0, #1
 8012858:	e7f2      	b.n	8012840 <_scanf_i+0x1bc>
 801285a:	bf00      	nop
 801285c:	080132f8 	.word	0x080132f8
 8012860:	08011f6d 	.word	0x08011f6d
 8012864:	08012c7d 	.word	0x08012c7d
 8012868:	0801374a 	.word	0x0801374a

0801286c <__sflush_r>:
 801286c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012870:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012874:	0716      	lsls	r6, r2, #28
 8012876:	4605      	mov	r5, r0
 8012878:	460c      	mov	r4, r1
 801287a:	d454      	bmi.n	8012926 <__sflush_r+0xba>
 801287c:	684b      	ldr	r3, [r1, #4]
 801287e:	2b00      	cmp	r3, #0
 8012880:	dc02      	bgt.n	8012888 <__sflush_r+0x1c>
 8012882:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012884:	2b00      	cmp	r3, #0
 8012886:	dd48      	ble.n	801291a <__sflush_r+0xae>
 8012888:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801288a:	2e00      	cmp	r6, #0
 801288c:	d045      	beq.n	801291a <__sflush_r+0xae>
 801288e:	2300      	movs	r3, #0
 8012890:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012894:	682f      	ldr	r7, [r5, #0]
 8012896:	6a21      	ldr	r1, [r4, #32]
 8012898:	602b      	str	r3, [r5, #0]
 801289a:	d030      	beq.n	80128fe <__sflush_r+0x92>
 801289c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801289e:	89a3      	ldrh	r3, [r4, #12]
 80128a0:	0759      	lsls	r1, r3, #29
 80128a2:	d505      	bpl.n	80128b0 <__sflush_r+0x44>
 80128a4:	6863      	ldr	r3, [r4, #4]
 80128a6:	1ad2      	subs	r2, r2, r3
 80128a8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80128aa:	b10b      	cbz	r3, 80128b0 <__sflush_r+0x44>
 80128ac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80128ae:	1ad2      	subs	r2, r2, r3
 80128b0:	2300      	movs	r3, #0
 80128b2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80128b4:	6a21      	ldr	r1, [r4, #32]
 80128b6:	4628      	mov	r0, r5
 80128b8:	47b0      	blx	r6
 80128ba:	1c43      	adds	r3, r0, #1
 80128bc:	89a3      	ldrh	r3, [r4, #12]
 80128be:	d106      	bne.n	80128ce <__sflush_r+0x62>
 80128c0:	6829      	ldr	r1, [r5, #0]
 80128c2:	291d      	cmp	r1, #29
 80128c4:	d82b      	bhi.n	801291e <__sflush_r+0xb2>
 80128c6:	4a2a      	ldr	r2, [pc, #168]	@ (8012970 <__sflush_r+0x104>)
 80128c8:	410a      	asrs	r2, r1
 80128ca:	07d6      	lsls	r6, r2, #31
 80128cc:	d427      	bmi.n	801291e <__sflush_r+0xb2>
 80128ce:	2200      	movs	r2, #0
 80128d0:	6062      	str	r2, [r4, #4]
 80128d2:	04d9      	lsls	r1, r3, #19
 80128d4:	6922      	ldr	r2, [r4, #16]
 80128d6:	6022      	str	r2, [r4, #0]
 80128d8:	d504      	bpl.n	80128e4 <__sflush_r+0x78>
 80128da:	1c42      	adds	r2, r0, #1
 80128dc:	d101      	bne.n	80128e2 <__sflush_r+0x76>
 80128de:	682b      	ldr	r3, [r5, #0]
 80128e0:	b903      	cbnz	r3, 80128e4 <__sflush_r+0x78>
 80128e2:	6560      	str	r0, [r4, #84]	@ 0x54
 80128e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80128e6:	602f      	str	r7, [r5, #0]
 80128e8:	b1b9      	cbz	r1, 801291a <__sflush_r+0xae>
 80128ea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80128ee:	4299      	cmp	r1, r3
 80128f0:	d002      	beq.n	80128f8 <__sflush_r+0x8c>
 80128f2:	4628      	mov	r0, r5
 80128f4:	f7fe fa7a 	bl	8010dec <_free_r>
 80128f8:	2300      	movs	r3, #0
 80128fa:	6363      	str	r3, [r4, #52]	@ 0x34
 80128fc:	e00d      	b.n	801291a <__sflush_r+0xae>
 80128fe:	2301      	movs	r3, #1
 8012900:	4628      	mov	r0, r5
 8012902:	47b0      	blx	r6
 8012904:	4602      	mov	r2, r0
 8012906:	1c50      	adds	r0, r2, #1
 8012908:	d1c9      	bne.n	801289e <__sflush_r+0x32>
 801290a:	682b      	ldr	r3, [r5, #0]
 801290c:	2b00      	cmp	r3, #0
 801290e:	d0c6      	beq.n	801289e <__sflush_r+0x32>
 8012910:	2b1d      	cmp	r3, #29
 8012912:	d001      	beq.n	8012918 <__sflush_r+0xac>
 8012914:	2b16      	cmp	r3, #22
 8012916:	d11e      	bne.n	8012956 <__sflush_r+0xea>
 8012918:	602f      	str	r7, [r5, #0]
 801291a:	2000      	movs	r0, #0
 801291c:	e022      	b.n	8012964 <__sflush_r+0xf8>
 801291e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012922:	b21b      	sxth	r3, r3
 8012924:	e01b      	b.n	801295e <__sflush_r+0xf2>
 8012926:	690f      	ldr	r7, [r1, #16]
 8012928:	2f00      	cmp	r7, #0
 801292a:	d0f6      	beq.n	801291a <__sflush_r+0xae>
 801292c:	0793      	lsls	r3, r2, #30
 801292e:	680e      	ldr	r6, [r1, #0]
 8012930:	bf08      	it	eq
 8012932:	694b      	ldreq	r3, [r1, #20]
 8012934:	600f      	str	r7, [r1, #0]
 8012936:	bf18      	it	ne
 8012938:	2300      	movne	r3, #0
 801293a:	eba6 0807 	sub.w	r8, r6, r7
 801293e:	608b      	str	r3, [r1, #8]
 8012940:	f1b8 0f00 	cmp.w	r8, #0
 8012944:	dde9      	ble.n	801291a <__sflush_r+0xae>
 8012946:	6a21      	ldr	r1, [r4, #32]
 8012948:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801294a:	4643      	mov	r3, r8
 801294c:	463a      	mov	r2, r7
 801294e:	4628      	mov	r0, r5
 8012950:	47b0      	blx	r6
 8012952:	2800      	cmp	r0, #0
 8012954:	dc08      	bgt.n	8012968 <__sflush_r+0xfc>
 8012956:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801295a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801295e:	81a3      	strh	r3, [r4, #12]
 8012960:	f04f 30ff 	mov.w	r0, #4294967295
 8012964:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012968:	4407      	add	r7, r0
 801296a:	eba8 0800 	sub.w	r8, r8, r0
 801296e:	e7e7      	b.n	8012940 <__sflush_r+0xd4>
 8012970:	dfbffffe 	.word	0xdfbffffe

08012974 <_fflush_r>:
 8012974:	b538      	push	{r3, r4, r5, lr}
 8012976:	690b      	ldr	r3, [r1, #16]
 8012978:	4605      	mov	r5, r0
 801297a:	460c      	mov	r4, r1
 801297c:	b913      	cbnz	r3, 8012984 <_fflush_r+0x10>
 801297e:	2500      	movs	r5, #0
 8012980:	4628      	mov	r0, r5
 8012982:	bd38      	pop	{r3, r4, r5, pc}
 8012984:	b118      	cbz	r0, 801298e <_fflush_r+0x1a>
 8012986:	6a03      	ldr	r3, [r0, #32]
 8012988:	b90b      	cbnz	r3, 801298e <_fflush_r+0x1a>
 801298a:	f7fd fabd 	bl	800ff08 <__sinit>
 801298e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012992:	2b00      	cmp	r3, #0
 8012994:	d0f3      	beq.n	801297e <_fflush_r+0xa>
 8012996:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012998:	07d0      	lsls	r0, r2, #31
 801299a:	d404      	bmi.n	80129a6 <_fflush_r+0x32>
 801299c:	0599      	lsls	r1, r3, #22
 801299e:	d402      	bmi.n	80129a6 <_fflush_r+0x32>
 80129a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80129a2:	f7fd fc22 	bl	80101ea <__retarget_lock_acquire_recursive>
 80129a6:	4628      	mov	r0, r5
 80129a8:	4621      	mov	r1, r4
 80129aa:	f7ff ff5f 	bl	801286c <__sflush_r>
 80129ae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80129b0:	07da      	lsls	r2, r3, #31
 80129b2:	4605      	mov	r5, r0
 80129b4:	d4e4      	bmi.n	8012980 <_fflush_r+0xc>
 80129b6:	89a3      	ldrh	r3, [r4, #12]
 80129b8:	059b      	lsls	r3, r3, #22
 80129ba:	d4e1      	bmi.n	8012980 <_fflush_r+0xc>
 80129bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80129be:	f7fd fc15 	bl	80101ec <__retarget_lock_release_recursive>
 80129c2:	e7dd      	b.n	8012980 <_fflush_r+0xc>

080129c4 <__sccl>:
 80129c4:	b570      	push	{r4, r5, r6, lr}
 80129c6:	780b      	ldrb	r3, [r1, #0]
 80129c8:	4604      	mov	r4, r0
 80129ca:	2b5e      	cmp	r3, #94	@ 0x5e
 80129cc:	bf0b      	itete	eq
 80129ce:	784b      	ldrbeq	r3, [r1, #1]
 80129d0:	1c4a      	addne	r2, r1, #1
 80129d2:	1c8a      	addeq	r2, r1, #2
 80129d4:	2100      	movne	r1, #0
 80129d6:	bf08      	it	eq
 80129d8:	2101      	moveq	r1, #1
 80129da:	3801      	subs	r0, #1
 80129dc:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80129e0:	f800 1f01 	strb.w	r1, [r0, #1]!
 80129e4:	42a8      	cmp	r0, r5
 80129e6:	d1fb      	bne.n	80129e0 <__sccl+0x1c>
 80129e8:	b90b      	cbnz	r3, 80129ee <__sccl+0x2a>
 80129ea:	1e50      	subs	r0, r2, #1
 80129ec:	bd70      	pop	{r4, r5, r6, pc}
 80129ee:	f081 0101 	eor.w	r1, r1, #1
 80129f2:	54e1      	strb	r1, [r4, r3]
 80129f4:	4610      	mov	r0, r2
 80129f6:	4602      	mov	r2, r0
 80129f8:	f812 5b01 	ldrb.w	r5, [r2], #1
 80129fc:	2d2d      	cmp	r5, #45	@ 0x2d
 80129fe:	d005      	beq.n	8012a0c <__sccl+0x48>
 8012a00:	2d5d      	cmp	r5, #93	@ 0x5d
 8012a02:	d016      	beq.n	8012a32 <__sccl+0x6e>
 8012a04:	2d00      	cmp	r5, #0
 8012a06:	d0f1      	beq.n	80129ec <__sccl+0x28>
 8012a08:	462b      	mov	r3, r5
 8012a0a:	e7f2      	b.n	80129f2 <__sccl+0x2e>
 8012a0c:	7846      	ldrb	r6, [r0, #1]
 8012a0e:	2e5d      	cmp	r6, #93	@ 0x5d
 8012a10:	d0fa      	beq.n	8012a08 <__sccl+0x44>
 8012a12:	42b3      	cmp	r3, r6
 8012a14:	dcf8      	bgt.n	8012a08 <__sccl+0x44>
 8012a16:	3002      	adds	r0, #2
 8012a18:	461a      	mov	r2, r3
 8012a1a:	3201      	adds	r2, #1
 8012a1c:	4296      	cmp	r6, r2
 8012a1e:	54a1      	strb	r1, [r4, r2]
 8012a20:	dcfb      	bgt.n	8012a1a <__sccl+0x56>
 8012a22:	1af2      	subs	r2, r6, r3
 8012a24:	3a01      	subs	r2, #1
 8012a26:	1c5d      	adds	r5, r3, #1
 8012a28:	42b3      	cmp	r3, r6
 8012a2a:	bfa8      	it	ge
 8012a2c:	2200      	movge	r2, #0
 8012a2e:	18ab      	adds	r3, r5, r2
 8012a30:	e7e1      	b.n	80129f6 <__sccl+0x32>
 8012a32:	4610      	mov	r0, r2
 8012a34:	e7da      	b.n	80129ec <__sccl+0x28>

08012a36 <__submore>:
 8012a36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a3a:	460c      	mov	r4, r1
 8012a3c:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8012a3e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012a42:	4299      	cmp	r1, r3
 8012a44:	d11d      	bne.n	8012a82 <__submore+0x4c>
 8012a46:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8012a4a:	f7fb fd49 	bl	800e4e0 <_malloc_r>
 8012a4e:	b918      	cbnz	r0, 8012a58 <__submore+0x22>
 8012a50:	f04f 30ff 	mov.w	r0, #4294967295
 8012a54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a58:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012a5c:	63a3      	str	r3, [r4, #56]	@ 0x38
 8012a5e:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8012a62:	6360      	str	r0, [r4, #52]	@ 0x34
 8012a64:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8012a68:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8012a6c:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8012a70:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8012a74:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8012a78:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8012a7c:	6020      	str	r0, [r4, #0]
 8012a7e:	2000      	movs	r0, #0
 8012a80:	e7e8      	b.n	8012a54 <__submore+0x1e>
 8012a82:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8012a84:	0077      	lsls	r7, r6, #1
 8012a86:	463a      	mov	r2, r7
 8012a88:	f000 f85c 	bl	8012b44 <_realloc_r>
 8012a8c:	4605      	mov	r5, r0
 8012a8e:	2800      	cmp	r0, #0
 8012a90:	d0de      	beq.n	8012a50 <__submore+0x1a>
 8012a92:	eb00 0806 	add.w	r8, r0, r6
 8012a96:	4601      	mov	r1, r0
 8012a98:	4632      	mov	r2, r6
 8012a9a:	4640      	mov	r0, r8
 8012a9c:	f7fd fba7 	bl	80101ee <memcpy>
 8012aa0:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8012aa4:	f8c4 8000 	str.w	r8, [r4]
 8012aa8:	e7e9      	b.n	8012a7e <__submore+0x48>

08012aaa <memmove>:
 8012aaa:	4288      	cmp	r0, r1
 8012aac:	b510      	push	{r4, lr}
 8012aae:	eb01 0402 	add.w	r4, r1, r2
 8012ab2:	d902      	bls.n	8012aba <memmove+0x10>
 8012ab4:	4284      	cmp	r4, r0
 8012ab6:	4623      	mov	r3, r4
 8012ab8:	d807      	bhi.n	8012aca <memmove+0x20>
 8012aba:	1e43      	subs	r3, r0, #1
 8012abc:	42a1      	cmp	r1, r4
 8012abe:	d008      	beq.n	8012ad2 <memmove+0x28>
 8012ac0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012ac4:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012ac8:	e7f8      	b.n	8012abc <memmove+0x12>
 8012aca:	4402      	add	r2, r0
 8012acc:	4601      	mov	r1, r0
 8012ace:	428a      	cmp	r2, r1
 8012ad0:	d100      	bne.n	8012ad4 <memmove+0x2a>
 8012ad2:	bd10      	pop	{r4, pc}
 8012ad4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012ad8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012adc:	e7f7      	b.n	8012ace <memmove+0x24>
	...

08012ae0 <__assert_func>:
 8012ae0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012ae2:	4614      	mov	r4, r2
 8012ae4:	461a      	mov	r2, r3
 8012ae6:	4b09      	ldr	r3, [pc, #36]	@ (8012b0c <__assert_func+0x2c>)
 8012ae8:	681b      	ldr	r3, [r3, #0]
 8012aea:	4605      	mov	r5, r0
 8012aec:	68d8      	ldr	r0, [r3, #12]
 8012aee:	b954      	cbnz	r4, 8012b06 <__assert_func+0x26>
 8012af0:	4b07      	ldr	r3, [pc, #28]	@ (8012b10 <__assert_func+0x30>)
 8012af2:	461c      	mov	r4, r3
 8012af4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012af8:	9100      	str	r1, [sp, #0]
 8012afa:	462b      	mov	r3, r5
 8012afc:	4905      	ldr	r1, [pc, #20]	@ (8012b14 <__assert_func+0x34>)
 8012afe:	f000 f8bf 	bl	8012c80 <fiprintf>
 8012b02:	f000 f8cf 	bl	8012ca4 <abort>
 8012b06:	4b04      	ldr	r3, [pc, #16]	@ (8012b18 <__assert_func+0x38>)
 8012b08:	e7f4      	b.n	8012af4 <__assert_func+0x14>
 8012b0a:	bf00      	nop
 8012b0c:	240001e8 	.word	0x240001e8
 8012b10:	08013790 	.word	0x08013790
 8012b14:	08013762 	.word	0x08013762
 8012b18:	08013755 	.word	0x08013755

08012b1c <_calloc_r>:
 8012b1c:	b570      	push	{r4, r5, r6, lr}
 8012b1e:	fba1 5402 	umull	r5, r4, r1, r2
 8012b22:	b93c      	cbnz	r4, 8012b34 <_calloc_r+0x18>
 8012b24:	4629      	mov	r1, r5
 8012b26:	f7fb fcdb 	bl	800e4e0 <_malloc_r>
 8012b2a:	4606      	mov	r6, r0
 8012b2c:	b928      	cbnz	r0, 8012b3a <_calloc_r+0x1e>
 8012b2e:	2600      	movs	r6, #0
 8012b30:	4630      	mov	r0, r6
 8012b32:	bd70      	pop	{r4, r5, r6, pc}
 8012b34:	220c      	movs	r2, #12
 8012b36:	6002      	str	r2, [r0, #0]
 8012b38:	e7f9      	b.n	8012b2e <_calloc_r+0x12>
 8012b3a:	462a      	mov	r2, r5
 8012b3c:	4621      	mov	r1, r4
 8012b3e:	f7fd faa8 	bl	8010092 <memset>
 8012b42:	e7f5      	b.n	8012b30 <_calloc_r+0x14>

08012b44 <_realloc_r>:
 8012b44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012b48:	4680      	mov	r8, r0
 8012b4a:	4615      	mov	r5, r2
 8012b4c:	460c      	mov	r4, r1
 8012b4e:	b921      	cbnz	r1, 8012b5a <_realloc_r+0x16>
 8012b50:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012b54:	4611      	mov	r1, r2
 8012b56:	f7fb bcc3 	b.w	800e4e0 <_malloc_r>
 8012b5a:	b92a      	cbnz	r2, 8012b68 <_realloc_r+0x24>
 8012b5c:	f7fe f946 	bl	8010dec <_free_r>
 8012b60:	2400      	movs	r4, #0
 8012b62:	4620      	mov	r0, r4
 8012b64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b68:	f000 f8a3 	bl	8012cb2 <_malloc_usable_size_r>
 8012b6c:	4285      	cmp	r5, r0
 8012b6e:	4606      	mov	r6, r0
 8012b70:	d802      	bhi.n	8012b78 <_realloc_r+0x34>
 8012b72:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8012b76:	d8f4      	bhi.n	8012b62 <_realloc_r+0x1e>
 8012b78:	4629      	mov	r1, r5
 8012b7a:	4640      	mov	r0, r8
 8012b7c:	f7fb fcb0 	bl	800e4e0 <_malloc_r>
 8012b80:	4607      	mov	r7, r0
 8012b82:	2800      	cmp	r0, #0
 8012b84:	d0ec      	beq.n	8012b60 <_realloc_r+0x1c>
 8012b86:	42b5      	cmp	r5, r6
 8012b88:	462a      	mov	r2, r5
 8012b8a:	4621      	mov	r1, r4
 8012b8c:	bf28      	it	cs
 8012b8e:	4632      	movcs	r2, r6
 8012b90:	f7fd fb2d 	bl	80101ee <memcpy>
 8012b94:	4621      	mov	r1, r4
 8012b96:	4640      	mov	r0, r8
 8012b98:	f7fe f928 	bl	8010dec <_free_r>
 8012b9c:	463c      	mov	r4, r7
 8012b9e:	e7e0      	b.n	8012b62 <_realloc_r+0x1e>

08012ba0 <_strtoul_l.constprop.0>:
 8012ba0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012ba4:	4e34      	ldr	r6, [pc, #208]	@ (8012c78 <_strtoul_l.constprop.0+0xd8>)
 8012ba6:	4686      	mov	lr, r0
 8012ba8:	460d      	mov	r5, r1
 8012baa:	4628      	mov	r0, r5
 8012bac:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012bb0:	5d37      	ldrb	r7, [r6, r4]
 8012bb2:	f017 0708 	ands.w	r7, r7, #8
 8012bb6:	d1f8      	bne.n	8012baa <_strtoul_l.constprop.0+0xa>
 8012bb8:	2c2d      	cmp	r4, #45	@ 0x2d
 8012bba:	d12f      	bne.n	8012c1c <_strtoul_l.constprop.0+0x7c>
 8012bbc:	782c      	ldrb	r4, [r5, #0]
 8012bbe:	2701      	movs	r7, #1
 8012bc0:	1c85      	adds	r5, r0, #2
 8012bc2:	f033 0010 	bics.w	r0, r3, #16
 8012bc6:	d109      	bne.n	8012bdc <_strtoul_l.constprop.0+0x3c>
 8012bc8:	2c30      	cmp	r4, #48	@ 0x30
 8012bca:	d12c      	bne.n	8012c26 <_strtoul_l.constprop.0+0x86>
 8012bcc:	7828      	ldrb	r0, [r5, #0]
 8012bce:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8012bd2:	2858      	cmp	r0, #88	@ 0x58
 8012bd4:	d127      	bne.n	8012c26 <_strtoul_l.constprop.0+0x86>
 8012bd6:	786c      	ldrb	r4, [r5, #1]
 8012bd8:	2310      	movs	r3, #16
 8012bda:	3502      	adds	r5, #2
 8012bdc:	f04f 38ff 	mov.w	r8, #4294967295
 8012be0:	2600      	movs	r6, #0
 8012be2:	fbb8 f8f3 	udiv	r8, r8, r3
 8012be6:	fb03 f908 	mul.w	r9, r3, r8
 8012bea:	ea6f 0909 	mvn.w	r9, r9
 8012bee:	4630      	mov	r0, r6
 8012bf0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8012bf4:	f1bc 0f09 	cmp.w	ip, #9
 8012bf8:	d81c      	bhi.n	8012c34 <_strtoul_l.constprop.0+0x94>
 8012bfa:	4664      	mov	r4, ip
 8012bfc:	42a3      	cmp	r3, r4
 8012bfe:	dd2a      	ble.n	8012c56 <_strtoul_l.constprop.0+0xb6>
 8012c00:	f1b6 3fff 	cmp.w	r6, #4294967295
 8012c04:	d007      	beq.n	8012c16 <_strtoul_l.constprop.0+0x76>
 8012c06:	4580      	cmp	r8, r0
 8012c08:	d322      	bcc.n	8012c50 <_strtoul_l.constprop.0+0xb0>
 8012c0a:	d101      	bne.n	8012c10 <_strtoul_l.constprop.0+0x70>
 8012c0c:	45a1      	cmp	r9, r4
 8012c0e:	db1f      	blt.n	8012c50 <_strtoul_l.constprop.0+0xb0>
 8012c10:	fb00 4003 	mla	r0, r0, r3, r4
 8012c14:	2601      	movs	r6, #1
 8012c16:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012c1a:	e7e9      	b.n	8012bf0 <_strtoul_l.constprop.0+0x50>
 8012c1c:	2c2b      	cmp	r4, #43	@ 0x2b
 8012c1e:	bf04      	itt	eq
 8012c20:	782c      	ldrbeq	r4, [r5, #0]
 8012c22:	1c85      	addeq	r5, r0, #2
 8012c24:	e7cd      	b.n	8012bc2 <_strtoul_l.constprop.0+0x22>
 8012c26:	2b00      	cmp	r3, #0
 8012c28:	d1d8      	bne.n	8012bdc <_strtoul_l.constprop.0+0x3c>
 8012c2a:	2c30      	cmp	r4, #48	@ 0x30
 8012c2c:	bf0c      	ite	eq
 8012c2e:	2308      	moveq	r3, #8
 8012c30:	230a      	movne	r3, #10
 8012c32:	e7d3      	b.n	8012bdc <_strtoul_l.constprop.0+0x3c>
 8012c34:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8012c38:	f1bc 0f19 	cmp.w	ip, #25
 8012c3c:	d801      	bhi.n	8012c42 <_strtoul_l.constprop.0+0xa2>
 8012c3e:	3c37      	subs	r4, #55	@ 0x37
 8012c40:	e7dc      	b.n	8012bfc <_strtoul_l.constprop.0+0x5c>
 8012c42:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8012c46:	f1bc 0f19 	cmp.w	ip, #25
 8012c4a:	d804      	bhi.n	8012c56 <_strtoul_l.constprop.0+0xb6>
 8012c4c:	3c57      	subs	r4, #87	@ 0x57
 8012c4e:	e7d5      	b.n	8012bfc <_strtoul_l.constprop.0+0x5c>
 8012c50:	f04f 36ff 	mov.w	r6, #4294967295
 8012c54:	e7df      	b.n	8012c16 <_strtoul_l.constprop.0+0x76>
 8012c56:	1c73      	adds	r3, r6, #1
 8012c58:	d106      	bne.n	8012c68 <_strtoul_l.constprop.0+0xc8>
 8012c5a:	2322      	movs	r3, #34	@ 0x22
 8012c5c:	f8ce 3000 	str.w	r3, [lr]
 8012c60:	4630      	mov	r0, r6
 8012c62:	b932      	cbnz	r2, 8012c72 <_strtoul_l.constprop.0+0xd2>
 8012c64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012c68:	b107      	cbz	r7, 8012c6c <_strtoul_l.constprop.0+0xcc>
 8012c6a:	4240      	negs	r0, r0
 8012c6c:	2a00      	cmp	r2, #0
 8012c6e:	d0f9      	beq.n	8012c64 <_strtoul_l.constprop.0+0xc4>
 8012c70:	b106      	cbz	r6, 8012c74 <_strtoul_l.constprop.0+0xd4>
 8012c72:	1e69      	subs	r1, r5, #1
 8012c74:	6011      	str	r1, [r2, #0]
 8012c76:	e7f5      	b.n	8012c64 <_strtoul_l.constprop.0+0xc4>
 8012c78:	08013629 	.word	0x08013629

08012c7c <_strtoul_r>:
 8012c7c:	f7ff bf90 	b.w	8012ba0 <_strtoul_l.constprop.0>

08012c80 <fiprintf>:
 8012c80:	b40e      	push	{r1, r2, r3}
 8012c82:	b503      	push	{r0, r1, lr}
 8012c84:	4601      	mov	r1, r0
 8012c86:	ab03      	add	r3, sp, #12
 8012c88:	4805      	ldr	r0, [pc, #20]	@ (8012ca0 <fiprintf+0x20>)
 8012c8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8012c8e:	6800      	ldr	r0, [r0, #0]
 8012c90:	9301      	str	r3, [sp, #4]
 8012c92:	f000 f83f 	bl	8012d14 <_vfiprintf_r>
 8012c96:	b002      	add	sp, #8
 8012c98:	f85d eb04 	ldr.w	lr, [sp], #4
 8012c9c:	b003      	add	sp, #12
 8012c9e:	4770      	bx	lr
 8012ca0:	240001e8 	.word	0x240001e8

08012ca4 <abort>:
 8012ca4:	b508      	push	{r3, lr}
 8012ca6:	2006      	movs	r0, #6
 8012ca8:	f000 fa08 	bl	80130bc <raise>
 8012cac:	2001      	movs	r0, #1
 8012cae:	f7ee fe8f 	bl	80019d0 <_exit>

08012cb2 <_malloc_usable_size_r>:
 8012cb2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012cb6:	1f18      	subs	r0, r3, #4
 8012cb8:	2b00      	cmp	r3, #0
 8012cba:	bfbc      	itt	lt
 8012cbc:	580b      	ldrlt	r3, [r1, r0]
 8012cbe:	18c0      	addlt	r0, r0, r3
 8012cc0:	4770      	bx	lr

08012cc2 <__sfputc_r>:
 8012cc2:	6893      	ldr	r3, [r2, #8]
 8012cc4:	3b01      	subs	r3, #1
 8012cc6:	2b00      	cmp	r3, #0
 8012cc8:	b410      	push	{r4}
 8012cca:	6093      	str	r3, [r2, #8]
 8012ccc:	da08      	bge.n	8012ce0 <__sfputc_r+0x1e>
 8012cce:	6994      	ldr	r4, [r2, #24]
 8012cd0:	42a3      	cmp	r3, r4
 8012cd2:	db01      	blt.n	8012cd8 <__sfputc_r+0x16>
 8012cd4:	290a      	cmp	r1, #10
 8012cd6:	d103      	bne.n	8012ce0 <__sfputc_r+0x1e>
 8012cd8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012cdc:	f000 b932 	b.w	8012f44 <__swbuf_r>
 8012ce0:	6813      	ldr	r3, [r2, #0]
 8012ce2:	1c58      	adds	r0, r3, #1
 8012ce4:	6010      	str	r0, [r2, #0]
 8012ce6:	7019      	strb	r1, [r3, #0]
 8012ce8:	4608      	mov	r0, r1
 8012cea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012cee:	4770      	bx	lr

08012cf0 <__sfputs_r>:
 8012cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012cf2:	4606      	mov	r6, r0
 8012cf4:	460f      	mov	r7, r1
 8012cf6:	4614      	mov	r4, r2
 8012cf8:	18d5      	adds	r5, r2, r3
 8012cfa:	42ac      	cmp	r4, r5
 8012cfc:	d101      	bne.n	8012d02 <__sfputs_r+0x12>
 8012cfe:	2000      	movs	r0, #0
 8012d00:	e007      	b.n	8012d12 <__sfputs_r+0x22>
 8012d02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012d06:	463a      	mov	r2, r7
 8012d08:	4630      	mov	r0, r6
 8012d0a:	f7ff ffda 	bl	8012cc2 <__sfputc_r>
 8012d0e:	1c43      	adds	r3, r0, #1
 8012d10:	d1f3      	bne.n	8012cfa <__sfputs_r+0xa>
 8012d12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08012d14 <_vfiprintf_r>:
 8012d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d18:	460d      	mov	r5, r1
 8012d1a:	b09d      	sub	sp, #116	@ 0x74
 8012d1c:	4614      	mov	r4, r2
 8012d1e:	4698      	mov	r8, r3
 8012d20:	4606      	mov	r6, r0
 8012d22:	b118      	cbz	r0, 8012d2c <_vfiprintf_r+0x18>
 8012d24:	6a03      	ldr	r3, [r0, #32]
 8012d26:	b90b      	cbnz	r3, 8012d2c <_vfiprintf_r+0x18>
 8012d28:	f7fd f8ee 	bl	800ff08 <__sinit>
 8012d2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012d2e:	07d9      	lsls	r1, r3, #31
 8012d30:	d405      	bmi.n	8012d3e <_vfiprintf_r+0x2a>
 8012d32:	89ab      	ldrh	r3, [r5, #12]
 8012d34:	059a      	lsls	r2, r3, #22
 8012d36:	d402      	bmi.n	8012d3e <_vfiprintf_r+0x2a>
 8012d38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012d3a:	f7fd fa56 	bl	80101ea <__retarget_lock_acquire_recursive>
 8012d3e:	89ab      	ldrh	r3, [r5, #12]
 8012d40:	071b      	lsls	r3, r3, #28
 8012d42:	d501      	bpl.n	8012d48 <_vfiprintf_r+0x34>
 8012d44:	692b      	ldr	r3, [r5, #16]
 8012d46:	b99b      	cbnz	r3, 8012d70 <_vfiprintf_r+0x5c>
 8012d48:	4629      	mov	r1, r5
 8012d4a:	4630      	mov	r0, r6
 8012d4c:	f000 f938 	bl	8012fc0 <__swsetup_r>
 8012d50:	b170      	cbz	r0, 8012d70 <_vfiprintf_r+0x5c>
 8012d52:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012d54:	07dc      	lsls	r4, r3, #31
 8012d56:	d504      	bpl.n	8012d62 <_vfiprintf_r+0x4e>
 8012d58:	f04f 30ff 	mov.w	r0, #4294967295
 8012d5c:	b01d      	add	sp, #116	@ 0x74
 8012d5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d62:	89ab      	ldrh	r3, [r5, #12]
 8012d64:	0598      	lsls	r0, r3, #22
 8012d66:	d4f7      	bmi.n	8012d58 <_vfiprintf_r+0x44>
 8012d68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012d6a:	f7fd fa3f 	bl	80101ec <__retarget_lock_release_recursive>
 8012d6e:	e7f3      	b.n	8012d58 <_vfiprintf_r+0x44>
 8012d70:	2300      	movs	r3, #0
 8012d72:	9309      	str	r3, [sp, #36]	@ 0x24
 8012d74:	2320      	movs	r3, #32
 8012d76:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012d7a:	f8cd 800c 	str.w	r8, [sp, #12]
 8012d7e:	2330      	movs	r3, #48	@ 0x30
 8012d80:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012f30 <_vfiprintf_r+0x21c>
 8012d84:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012d88:	f04f 0901 	mov.w	r9, #1
 8012d8c:	4623      	mov	r3, r4
 8012d8e:	469a      	mov	sl, r3
 8012d90:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012d94:	b10a      	cbz	r2, 8012d9a <_vfiprintf_r+0x86>
 8012d96:	2a25      	cmp	r2, #37	@ 0x25
 8012d98:	d1f9      	bne.n	8012d8e <_vfiprintf_r+0x7a>
 8012d9a:	ebba 0b04 	subs.w	fp, sl, r4
 8012d9e:	d00b      	beq.n	8012db8 <_vfiprintf_r+0xa4>
 8012da0:	465b      	mov	r3, fp
 8012da2:	4622      	mov	r2, r4
 8012da4:	4629      	mov	r1, r5
 8012da6:	4630      	mov	r0, r6
 8012da8:	f7ff ffa2 	bl	8012cf0 <__sfputs_r>
 8012dac:	3001      	adds	r0, #1
 8012dae:	f000 80a7 	beq.w	8012f00 <_vfiprintf_r+0x1ec>
 8012db2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012db4:	445a      	add	r2, fp
 8012db6:	9209      	str	r2, [sp, #36]	@ 0x24
 8012db8:	f89a 3000 	ldrb.w	r3, [sl]
 8012dbc:	2b00      	cmp	r3, #0
 8012dbe:	f000 809f 	beq.w	8012f00 <_vfiprintf_r+0x1ec>
 8012dc2:	2300      	movs	r3, #0
 8012dc4:	f04f 32ff 	mov.w	r2, #4294967295
 8012dc8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012dcc:	f10a 0a01 	add.w	sl, sl, #1
 8012dd0:	9304      	str	r3, [sp, #16]
 8012dd2:	9307      	str	r3, [sp, #28]
 8012dd4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012dd8:	931a      	str	r3, [sp, #104]	@ 0x68
 8012dda:	4654      	mov	r4, sl
 8012ddc:	2205      	movs	r2, #5
 8012dde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012de2:	4853      	ldr	r0, [pc, #332]	@ (8012f30 <_vfiprintf_r+0x21c>)
 8012de4:	f7ed fa94 	bl	8000310 <memchr>
 8012de8:	9a04      	ldr	r2, [sp, #16]
 8012dea:	b9d8      	cbnz	r0, 8012e24 <_vfiprintf_r+0x110>
 8012dec:	06d1      	lsls	r1, r2, #27
 8012dee:	bf44      	itt	mi
 8012df0:	2320      	movmi	r3, #32
 8012df2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012df6:	0713      	lsls	r3, r2, #28
 8012df8:	bf44      	itt	mi
 8012dfa:	232b      	movmi	r3, #43	@ 0x2b
 8012dfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012e00:	f89a 3000 	ldrb.w	r3, [sl]
 8012e04:	2b2a      	cmp	r3, #42	@ 0x2a
 8012e06:	d015      	beq.n	8012e34 <_vfiprintf_r+0x120>
 8012e08:	9a07      	ldr	r2, [sp, #28]
 8012e0a:	4654      	mov	r4, sl
 8012e0c:	2000      	movs	r0, #0
 8012e0e:	f04f 0c0a 	mov.w	ip, #10
 8012e12:	4621      	mov	r1, r4
 8012e14:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012e18:	3b30      	subs	r3, #48	@ 0x30
 8012e1a:	2b09      	cmp	r3, #9
 8012e1c:	d94b      	bls.n	8012eb6 <_vfiprintf_r+0x1a2>
 8012e1e:	b1b0      	cbz	r0, 8012e4e <_vfiprintf_r+0x13a>
 8012e20:	9207      	str	r2, [sp, #28]
 8012e22:	e014      	b.n	8012e4e <_vfiprintf_r+0x13a>
 8012e24:	eba0 0308 	sub.w	r3, r0, r8
 8012e28:	fa09 f303 	lsl.w	r3, r9, r3
 8012e2c:	4313      	orrs	r3, r2
 8012e2e:	9304      	str	r3, [sp, #16]
 8012e30:	46a2      	mov	sl, r4
 8012e32:	e7d2      	b.n	8012dda <_vfiprintf_r+0xc6>
 8012e34:	9b03      	ldr	r3, [sp, #12]
 8012e36:	1d19      	adds	r1, r3, #4
 8012e38:	681b      	ldr	r3, [r3, #0]
 8012e3a:	9103      	str	r1, [sp, #12]
 8012e3c:	2b00      	cmp	r3, #0
 8012e3e:	bfbb      	ittet	lt
 8012e40:	425b      	neglt	r3, r3
 8012e42:	f042 0202 	orrlt.w	r2, r2, #2
 8012e46:	9307      	strge	r3, [sp, #28]
 8012e48:	9307      	strlt	r3, [sp, #28]
 8012e4a:	bfb8      	it	lt
 8012e4c:	9204      	strlt	r2, [sp, #16]
 8012e4e:	7823      	ldrb	r3, [r4, #0]
 8012e50:	2b2e      	cmp	r3, #46	@ 0x2e
 8012e52:	d10a      	bne.n	8012e6a <_vfiprintf_r+0x156>
 8012e54:	7863      	ldrb	r3, [r4, #1]
 8012e56:	2b2a      	cmp	r3, #42	@ 0x2a
 8012e58:	d132      	bne.n	8012ec0 <_vfiprintf_r+0x1ac>
 8012e5a:	9b03      	ldr	r3, [sp, #12]
 8012e5c:	1d1a      	adds	r2, r3, #4
 8012e5e:	681b      	ldr	r3, [r3, #0]
 8012e60:	9203      	str	r2, [sp, #12]
 8012e62:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012e66:	3402      	adds	r4, #2
 8012e68:	9305      	str	r3, [sp, #20]
 8012e6a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012f40 <_vfiprintf_r+0x22c>
 8012e6e:	7821      	ldrb	r1, [r4, #0]
 8012e70:	2203      	movs	r2, #3
 8012e72:	4650      	mov	r0, sl
 8012e74:	f7ed fa4c 	bl	8000310 <memchr>
 8012e78:	b138      	cbz	r0, 8012e8a <_vfiprintf_r+0x176>
 8012e7a:	9b04      	ldr	r3, [sp, #16]
 8012e7c:	eba0 000a 	sub.w	r0, r0, sl
 8012e80:	2240      	movs	r2, #64	@ 0x40
 8012e82:	4082      	lsls	r2, r0
 8012e84:	4313      	orrs	r3, r2
 8012e86:	3401      	adds	r4, #1
 8012e88:	9304      	str	r3, [sp, #16]
 8012e8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012e8e:	4829      	ldr	r0, [pc, #164]	@ (8012f34 <_vfiprintf_r+0x220>)
 8012e90:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012e94:	2206      	movs	r2, #6
 8012e96:	f7ed fa3b 	bl	8000310 <memchr>
 8012e9a:	2800      	cmp	r0, #0
 8012e9c:	d03f      	beq.n	8012f1e <_vfiprintf_r+0x20a>
 8012e9e:	4b26      	ldr	r3, [pc, #152]	@ (8012f38 <_vfiprintf_r+0x224>)
 8012ea0:	bb1b      	cbnz	r3, 8012eea <_vfiprintf_r+0x1d6>
 8012ea2:	9b03      	ldr	r3, [sp, #12]
 8012ea4:	3307      	adds	r3, #7
 8012ea6:	f023 0307 	bic.w	r3, r3, #7
 8012eaa:	3308      	adds	r3, #8
 8012eac:	9303      	str	r3, [sp, #12]
 8012eae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012eb0:	443b      	add	r3, r7
 8012eb2:	9309      	str	r3, [sp, #36]	@ 0x24
 8012eb4:	e76a      	b.n	8012d8c <_vfiprintf_r+0x78>
 8012eb6:	fb0c 3202 	mla	r2, ip, r2, r3
 8012eba:	460c      	mov	r4, r1
 8012ebc:	2001      	movs	r0, #1
 8012ebe:	e7a8      	b.n	8012e12 <_vfiprintf_r+0xfe>
 8012ec0:	2300      	movs	r3, #0
 8012ec2:	3401      	adds	r4, #1
 8012ec4:	9305      	str	r3, [sp, #20]
 8012ec6:	4619      	mov	r1, r3
 8012ec8:	f04f 0c0a 	mov.w	ip, #10
 8012ecc:	4620      	mov	r0, r4
 8012ece:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012ed2:	3a30      	subs	r2, #48	@ 0x30
 8012ed4:	2a09      	cmp	r2, #9
 8012ed6:	d903      	bls.n	8012ee0 <_vfiprintf_r+0x1cc>
 8012ed8:	2b00      	cmp	r3, #0
 8012eda:	d0c6      	beq.n	8012e6a <_vfiprintf_r+0x156>
 8012edc:	9105      	str	r1, [sp, #20]
 8012ede:	e7c4      	b.n	8012e6a <_vfiprintf_r+0x156>
 8012ee0:	fb0c 2101 	mla	r1, ip, r1, r2
 8012ee4:	4604      	mov	r4, r0
 8012ee6:	2301      	movs	r3, #1
 8012ee8:	e7f0      	b.n	8012ecc <_vfiprintf_r+0x1b8>
 8012eea:	ab03      	add	r3, sp, #12
 8012eec:	9300      	str	r3, [sp, #0]
 8012eee:	462a      	mov	r2, r5
 8012ef0:	4b12      	ldr	r3, [pc, #72]	@ (8012f3c <_vfiprintf_r+0x228>)
 8012ef2:	a904      	add	r1, sp, #16
 8012ef4:	4630      	mov	r0, r6
 8012ef6:	f7fc f9c7 	bl	800f288 <_printf_float>
 8012efa:	4607      	mov	r7, r0
 8012efc:	1c78      	adds	r0, r7, #1
 8012efe:	d1d6      	bne.n	8012eae <_vfiprintf_r+0x19a>
 8012f00:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012f02:	07d9      	lsls	r1, r3, #31
 8012f04:	d405      	bmi.n	8012f12 <_vfiprintf_r+0x1fe>
 8012f06:	89ab      	ldrh	r3, [r5, #12]
 8012f08:	059a      	lsls	r2, r3, #22
 8012f0a:	d402      	bmi.n	8012f12 <_vfiprintf_r+0x1fe>
 8012f0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012f0e:	f7fd f96d 	bl	80101ec <__retarget_lock_release_recursive>
 8012f12:	89ab      	ldrh	r3, [r5, #12]
 8012f14:	065b      	lsls	r3, r3, #25
 8012f16:	f53f af1f 	bmi.w	8012d58 <_vfiprintf_r+0x44>
 8012f1a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012f1c:	e71e      	b.n	8012d5c <_vfiprintf_r+0x48>
 8012f1e:	ab03      	add	r3, sp, #12
 8012f20:	9300      	str	r3, [sp, #0]
 8012f22:	462a      	mov	r2, r5
 8012f24:	4b05      	ldr	r3, [pc, #20]	@ (8012f3c <_vfiprintf_r+0x228>)
 8012f26:	a904      	add	r1, sp, #16
 8012f28:	4630      	mov	r0, r6
 8012f2a:	f7fc fc35 	bl	800f798 <_printf_i>
 8012f2e:	e7e4      	b.n	8012efa <_vfiprintf_r+0x1e6>
 8012f30:	08013729 	.word	0x08013729
 8012f34:	08013733 	.word	0x08013733
 8012f38:	0800f289 	.word	0x0800f289
 8012f3c:	08012cf1 	.word	0x08012cf1
 8012f40:	0801372f 	.word	0x0801372f

08012f44 <__swbuf_r>:
 8012f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012f46:	460e      	mov	r6, r1
 8012f48:	4614      	mov	r4, r2
 8012f4a:	4605      	mov	r5, r0
 8012f4c:	b118      	cbz	r0, 8012f56 <__swbuf_r+0x12>
 8012f4e:	6a03      	ldr	r3, [r0, #32]
 8012f50:	b90b      	cbnz	r3, 8012f56 <__swbuf_r+0x12>
 8012f52:	f7fc ffd9 	bl	800ff08 <__sinit>
 8012f56:	69a3      	ldr	r3, [r4, #24]
 8012f58:	60a3      	str	r3, [r4, #8]
 8012f5a:	89a3      	ldrh	r3, [r4, #12]
 8012f5c:	071a      	lsls	r2, r3, #28
 8012f5e:	d501      	bpl.n	8012f64 <__swbuf_r+0x20>
 8012f60:	6923      	ldr	r3, [r4, #16]
 8012f62:	b943      	cbnz	r3, 8012f76 <__swbuf_r+0x32>
 8012f64:	4621      	mov	r1, r4
 8012f66:	4628      	mov	r0, r5
 8012f68:	f000 f82a 	bl	8012fc0 <__swsetup_r>
 8012f6c:	b118      	cbz	r0, 8012f76 <__swbuf_r+0x32>
 8012f6e:	f04f 37ff 	mov.w	r7, #4294967295
 8012f72:	4638      	mov	r0, r7
 8012f74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012f76:	6823      	ldr	r3, [r4, #0]
 8012f78:	6922      	ldr	r2, [r4, #16]
 8012f7a:	1a98      	subs	r0, r3, r2
 8012f7c:	6963      	ldr	r3, [r4, #20]
 8012f7e:	b2f6      	uxtb	r6, r6
 8012f80:	4283      	cmp	r3, r0
 8012f82:	4637      	mov	r7, r6
 8012f84:	dc05      	bgt.n	8012f92 <__swbuf_r+0x4e>
 8012f86:	4621      	mov	r1, r4
 8012f88:	4628      	mov	r0, r5
 8012f8a:	f7ff fcf3 	bl	8012974 <_fflush_r>
 8012f8e:	2800      	cmp	r0, #0
 8012f90:	d1ed      	bne.n	8012f6e <__swbuf_r+0x2a>
 8012f92:	68a3      	ldr	r3, [r4, #8]
 8012f94:	3b01      	subs	r3, #1
 8012f96:	60a3      	str	r3, [r4, #8]
 8012f98:	6823      	ldr	r3, [r4, #0]
 8012f9a:	1c5a      	adds	r2, r3, #1
 8012f9c:	6022      	str	r2, [r4, #0]
 8012f9e:	701e      	strb	r6, [r3, #0]
 8012fa0:	6962      	ldr	r2, [r4, #20]
 8012fa2:	1c43      	adds	r3, r0, #1
 8012fa4:	429a      	cmp	r2, r3
 8012fa6:	d004      	beq.n	8012fb2 <__swbuf_r+0x6e>
 8012fa8:	89a3      	ldrh	r3, [r4, #12]
 8012faa:	07db      	lsls	r3, r3, #31
 8012fac:	d5e1      	bpl.n	8012f72 <__swbuf_r+0x2e>
 8012fae:	2e0a      	cmp	r6, #10
 8012fb0:	d1df      	bne.n	8012f72 <__swbuf_r+0x2e>
 8012fb2:	4621      	mov	r1, r4
 8012fb4:	4628      	mov	r0, r5
 8012fb6:	f7ff fcdd 	bl	8012974 <_fflush_r>
 8012fba:	2800      	cmp	r0, #0
 8012fbc:	d0d9      	beq.n	8012f72 <__swbuf_r+0x2e>
 8012fbe:	e7d6      	b.n	8012f6e <__swbuf_r+0x2a>

08012fc0 <__swsetup_r>:
 8012fc0:	b538      	push	{r3, r4, r5, lr}
 8012fc2:	4b29      	ldr	r3, [pc, #164]	@ (8013068 <__swsetup_r+0xa8>)
 8012fc4:	4605      	mov	r5, r0
 8012fc6:	6818      	ldr	r0, [r3, #0]
 8012fc8:	460c      	mov	r4, r1
 8012fca:	b118      	cbz	r0, 8012fd4 <__swsetup_r+0x14>
 8012fcc:	6a03      	ldr	r3, [r0, #32]
 8012fce:	b90b      	cbnz	r3, 8012fd4 <__swsetup_r+0x14>
 8012fd0:	f7fc ff9a 	bl	800ff08 <__sinit>
 8012fd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012fd8:	0719      	lsls	r1, r3, #28
 8012fda:	d422      	bmi.n	8013022 <__swsetup_r+0x62>
 8012fdc:	06da      	lsls	r2, r3, #27
 8012fde:	d407      	bmi.n	8012ff0 <__swsetup_r+0x30>
 8012fe0:	2209      	movs	r2, #9
 8012fe2:	602a      	str	r2, [r5, #0]
 8012fe4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012fe8:	81a3      	strh	r3, [r4, #12]
 8012fea:	f04f 30ff 	mov.w	r0, #4294967295
 8012fee:	e033      	b.n	8013058 <__swsetup_r+0x98>
 8012ff0:	0758      	lsls	r0, r3, #29
 8012ff2:	d512      	bpl.n	801301a <__swsetup_r+0x5a>
 8012ff4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012ff6:	b141      	cbz	r1, 801300a <__swsetup_r+0x4a>
 8012ff8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012ffc:	4299      	cmp	r1, r3
 8012ffe:	d002      	beq.n	8013006 <__swsetup_r+0x46>
 8013000:	4628      	mov	r0, r5
 8013002:	f7fd fef3 	bl	8010dec <_free_r>
 8013006:	2300      	movs	r3, #0
 8013008:	6363      	str	r3, [r4, #52]	@ 0x34
 801300a:	89a3      	ldrh	r3, [r4, #12]
 801300c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8013010:	81a3      	strh	r3, [r4, #12]
 8013012:	2300      	movs	r3, #0
 8013014:	6063      	str	r3, [r4, #4]
 8013016:	6923      	ldr	r3, [r4, #16]
 8013018:	6023      	str	r3, [r4, #0]
 801301a:	89a3      	ldrh	r3, [r4, #12]
 801301c:	f043 0308 	orr.w	r3, r3, #8
 8013020:	81a3      	strh	r3, [r4, #12]
 8013022:	6923      	ldr	r3, [r4, #16]
 8013024:	b94b      	cbnz	r3, 801303a <__swsetup_r+0x7a>
 8013026:	89a3      	ldrh	r3, [r4, #12]
 8013028:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801302c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013030:	d003      	beq.n	801303a <__swsetup_r+0x7a>
 8013032:	4621      	mov	r1, r4
 8013034:	4628      	mov	r0, r5
 8013036:	f000 f883 	bl	8013140 <__smakebuf_r>
 801303a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801303e:	f013 0201 	ands.w	r2, r3, #1
 8013042:	d00a      	beq.n	801305a <__swsetup_r+0x9a>
 8013044:	2200      	movs	r2, #0
 8013046:	60a2      	str	r2, [r4, #8]
 8013048:	6962      	ldr	r2, [r4, #20]
 801304a:	4252      	negs	r2, r2
 801304c:	61a2      	str	r2, [r4, #24]
 801304e:	6922      	ldr	r2, [r4, #16]
 8013050:	b942      	cbnz	r2, 8013064 <__swsetup_r+0xa4>
 8013052:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8013056:	d1c5      	bne.n	8012fe4 <__swsetup_r+0x24>
 8013058:	bd38      	pop	{r3, r4, r5, pc}
 801305a:	0799      	lsls	r1, r3, #30
 801305c:	bf58      	it	pl
 801305e:	6962      	ldrpl	r2, [r4, #20]
 8013060:	60a2      	str	r2, [r4, #8]
 8013062:	e7f4      	b.n	801304e <__swsetup_r+0x8e>
 8013064:	2000      	movs	r0, #0
 8013066:	e7f7      	b.n	8013058 <__swsetup_r+0x98>
 8013068:	240001e8 	.word	0x240001e8

0801306c <_raise_r>:
 801306c:	291f      	cmp	r1, #31
 801306e:	b538      	push	{r3, r4, r5, lr}
 8013070:	4605      	mov	r5, r0
 8013072:	460c      	mov	r4, r1
 8013074:	d904      	bls.n	8013080 <_raise_r+0x14>
 8013076:	2316      	movs	r3, #22
 8013078:	6003      	str	r3, [r0, #0]
 801307a:	f04f 30ff 	mov.w	r0, #4294967295
 801307e:	bd38      	pop	{r3, r4, r5, pc}
 8013080:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8013082:	b112      	cbz	r2, 801308a <_raise_r+0x1e>
 8013084:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013088:	b94b      	cbnz	r3, 801309e <_raise_r+0x32>
 801308a:	4628      	mov	r0, r5
 801308c:	f000 f830 	bl	80130f0 <_getpid_r>
 8013090:	4622      	mov	r2, r4
 8013092:	4601      	mov	r1, r0
 8013094:	4628      	mov	r0, r5
 8013096:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801309a:	f000 b817 	b.w	80130cc <_kill_r>
 801309e:	2b01      	cmp	r3, #1
 80130a0:	d00a      	beq.n	80130b8 <_raise_r+0x4c>
 80130a2:	1c59      	adds	r1, r3, #1
 80130a4:	d103      	bne.n	80130ae <_raise_r+0x42>
 80130a6:	2316      	movs	r3, #22
 80130a8:	6003      	str	r3, [r0, #0]
 80130aa:	2001      	movs	r0, #1
 80130ac:	e7e7      	b.n	801307e <_raise_r+0x12>
 80130ae:	2100      	movs	r1, #0
 80130b0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80130b4:	4620      	mov	r0, r4
 80130b6:	4798      	blx	r3
 80130b8:	2000      	movs	r0, #0
 80130ba:	e7e0      	b.n	801307e <_raise_r+0x12>

080130bc <raise>:
 80130bc:	4b02      	ldr	r3, [pc, #8]	@ (80130c8 <raise+0xc>)
 80130be:	4601      	mov	r1, r0
 80130c0:	6818      	ldr	r0, [r3, #0]
 80130c2:	f7ff bfd3 	b.w	801306c <_raise_r>
 80130c6:	bf00      	nop
 80130c8:	240001e8 	.word	0x240001e8

080130cc <_kill_r>:
 80130cc:	b538      	push	{r3, r4, r5, lr}
 80130ce:	4d07      	ldr	r5, [pc, #28]	@ (80130ec <_kill_r+0x20>)
 80130d0:	2300      	movs	r3, #0
 80130d2:	4604      	mov	r4, r0
 80130d4:	4608      	mov	r0, r1
 80130d6:	4611      	mov	r1, r2
 80130d8:	602b      	str	r3, [r5, #0]
 80130da:	f7ee fc69 	bl	80019b0 <_kill>
 80130de:	1c43      	adds	r3, r0, #1
 80130e0:	d102      	bne.n	80130e8 <_kill_r+0x1c>
 80130e2:	682b      	ldr	r3, [r5, #0]
 80130e4:	b103      	cbz	r3, 80130e8 <_kill_r+0x1c>
 80130e6:	6023      	str	r3, [r4, #0]
 80130e8:	bd38      	pop	{r3, r4, r5, pc}
 80130ea:	bf00      	nop
 80130ec:	24000e6c 	.word	0x24000e6c

080130f0 <_getpid_r>:
 80130f0:	f7ee bc56 	b.w	80019a0 <_getpid>

080130f4 <__swhatbuf_r>:
 80130f4:	b570      	push	{r4, r5, r6, lr}
 80130f6:	460c      	mov	r4, r1
 80130f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80130fc:	2900      	cmp	r1, #0
 80130fe:	b096      	sub	sp, #88	@ 0x58
 8013100:	4615      	mov	r5, r2
 8013102:	461e      	mov	r6, r3
 8013104:	da0d      	bge.n	8013122 <__swhatbuf_r+0x2e>
 8013106:	89a3      	ldrh	r3, [r4, #12]
 8013108:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801310c:	f04f 0100 	mov.w	r1, #0
 8013110:	bf14      	ite	ne
 8013112:	2340      	movne	r3, #64	@ 0x40
 8013114:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013118:	2000      	movs	r0, #0
 801311a:	6031      	str	r1, [r6, #0]
 801311c:	602b      	str	r3, [r5, #0]
 801311e:	b016      	add	sp, #88	@ 0x58
 8013120:	bd70      	pop	{r4, r5, r6, pc}
 8013122:	466a      	mov	r2, sp
 8013124:	f000 f848 	bl	80131b8 <_fstat_r>
 8013128:	2800      	cmp	r0, #0
 801312a:	dbec      	blt.n	8013106 <__swhatbuf_r+0x12>
 801312c:	9901      	ldr	r1, [sp, #4]
 801312e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013132:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013136:	4259      	negs	r1, r3
 8013138:	4159      	adcs	r1, r3
 801313a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801313e:	e7eb      	b.n	8013118 <__swhatbuf_r+0x24>

08013140 <__smakebuf_r>:
 8013140:	898b      	ldrh	r3, [r1, #12]
 8013142:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013144:	079d      	lsls	r5, r3, #30
 8013146:	4606      	mov	r6, r0
 8013148:	460c      	mov	r4, r1
 801314a:	d507      	bpl.n	801315c <__smakebuf_r+0x1c>
 801314c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013150:	6023      	str	r3, [r4, #0]
 8013152:	6123      	str	r3, [r4, #16]
 8013154:	2301      	movs	r3, #1
 8013156:	6163      	str	r3, [r4, #20]
 8013158:	b003      	add	sp, #12
 801315a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801315c:	ab01      	add	r3, sp, #4
 801315e:	466a      	mov	r2, sp
 8013160:	f7ff ffc8 	bl	80130f4 <__swhatbuf_r>
 8013164:	9f00      	ldr	r7, [sp, #0]
 8013166:	4605      	mov	r5, r0
 8013168:	4639      	mov	r1, r7
 801316a:	4630      	mov	r0, r6
 801316c:	f7fb f9b8 	bl	800e4e0 <_malloc_r>
 8013170:	b948      	cbnz	r0, 8013186 <__smakebuf_r+0x46>
 8013172:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013176:	059a      	lsls	r2, r3, #22
 8013178:	d4ee      	bmi.n	8013158 <__smakebuf_r+0x18>
 801317a:	f023 0303 	bic.w	r3, r3, #3
 801317e:	f043 0302 	orr.w	r3, r3, #2
 8013182:	81a3      	strh	r3, [r4, #12]
 8013184:	e7e2      	b.n	801314c <__smakebuf_r+0xc>
 8013186:	89a3      	ldrh	r3, [r4, #12]
 8013188:	6020      	str	r0, [r4, #0]
 801318a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801318e:	81a3      	strh	r3, [r4, #12]
 8013190:	9b01      	ldr	r3, [sp, #4]
 8013192:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013196:	b15b      	cbz	r3, 80131b0 <__smakebuf_r+0x70>
 8013198:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801319c:	4630      	mov	r0, r6
 801319e:	f000 f81d 	bl	80131dc <_isatty_r>
 80131a2:	b128      	cbz	r0, 80131b0 <__smakebuf_r+0x70>
 80131a4:	89a3      	ldrh	r3, [r4, #12]
 80131a6:	f023 0303 	bic.w	r3, r3, #3
 80131aa:	f043 0301 	orr.w	r3, r3, #1
 80131ae:	81a3      	strh	r3, [r4, #12]
 80131b0:	89a3      	ldrh	r3, [r4, #12]
 80131b2:	431d      	orrs	r5, r3
 80131b4:	81a5      	strh	r5, [r4, #12]
 80131b6:	e7cf      	b.n	8013158 <__smakebuf_r+0x18>

080131b8 <_fstat_r>:
 80131b8:	b538      	push	{r3, r4, r5, lr}
 80131ba:	4d07      	ldr	r5, [pc, #28]	@ (80131d8 <_fstat_r+0x20>)
 80131bc:	2300      	movs	r3, #0
 80131be:	4604      	mov	r4, r0
 80131c0:	4608      	mov	r0, r1
 80131c2:	4611      	mov	r1, r2
 80131c4:	602b      	str	r3, [r5, #0]
 80131c6:	f7ee fc53 	bl	8001a70 <_fstat>
 80131ca:	1c43      	adds	r3, r0, #1
 80131cc:	d102      	bne.n	80131d4 <_fstat_r+0x1c>
 80131ce:	682b      	ldr	r3, [r5, #0]
 80131d0:	b103      	cbz	r3, 80131d4 <_fstat_r+0x1c>
 80131d2:	6023      	str	r3, [r4, #0]
 80131d4:	bd38      	pop	{r3, r4, r5, pc}
 80131d6:	bf00      	nop
 80131d8:	24000e6c 	.word	0x24000e6c

080131dc <_isatty_r>:
 80131dc:	b538      	push	{r3, r4, r5, lr}
 80131de:	4d06      	ldr	r5, [pc, #24]	@ (80131f8 <_isatty_r+0x1c>)
 80131e0:	2300      	movs	r3, #0
 80131e2:	4604      	mov	r4, r0
 80131e4:	4608      	mov	r0, r1
 80131e6:	602b      	str	r3, [r5, #0]
 80131e8:	f7ee fc52 	bl	8001a90 <_isatty>
 80131ec:	1c43      	adds	r3, r0, #1
 80131ee:	d102      	bne.n	80131f6 <_isatty_r+0x1a>
 80131f0:	682b      	ldr	r3, [r5, #0]
 80131f2:	b103      	cbz	r3, 80131f6 <_isatty_r+0x1a>
 80131f4:	6023      	str	r3, [r4, #0]
 80131f6:	bd38      	pop	{r3, r4, r5, pc}
 80131f8:	24000e6c 	.word	0x24000e6c

080131fc <_init>:
 80131fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80131fe:	bf00      	nop
 8013200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013202:	bc08      	pop	{r3}
 8013204:	469e      	mov	lr, r3
 8013206:	4770      	bx	lr

08013208 <_fini>:
 8013208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801320a:	bf00      	nop
 801320c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801320e:	bc08      	pop	{r3}
 8013210:	469e      	mov	lr, r3
 8013212:	4770      	bx	lr
