#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Jun 20 10:52:02 2024
# Process ID: 33251
# Current directory: /home/nothon/fpga2C
# Command line: vivado
# Log file: /home/nothon/fpga2C/vivado.log
# Journal file: /home/nothon/fpga2C/vivado.jou
# Running On        :nothon-Swift-SF314-57
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency     :1140.948 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :7990 MB
# Swap memory       :4294 MB
# Total Virtual     :12285 MB
# Available Virtual :7109 MB
#-----------------------------------------------------------
start_gui
open_project /home/nothon/fpga2C/ZTurnV2/ZTurnV2.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
startgroup
create_bd_cell -type ip -vlnv user.org:user:noip_lvds_stream:1.0 noip_lvds_stream_0
endgroup
save_bd_design
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins noip_lvds_stream_0/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins noip_lvds_stream_0/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins noip_lvds_stream_0/m00_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins noip_lvds_stream_0/s00_axis_aclk]
endgroup
save_bd_design
delete_bd_objs [get_bd_nets axi_quad_spi_0_io0_o] [get_bd_nets axi_quad_spi_0_ss_o] [get_bd_nets io1_i_0_1] [get_bd_nets axi_quad_spi_0_sck_o] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells axi_quad_spi_0]
delete_bd_objs [get_bd_ports noip_ss]
undo
save_bd_design
startgroup
create_bd_cell -type ip -vlnv user.org:user:noip_ctrl:1.0 noip_ctrl_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/noip_ctrl_0/S00_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins noip_ctrl_0/S00_AXI]
set_property location {3 1406 232} [get_bd_cells noip_ctrl_0]
connect_bd_net [get_bd_ports noip_miso] [get_bd_pins noip_ctrl_0/miso]
save_bd_design
connect_bd_net [get_bd_ports noip_sck] [get_bd_pins noip_ctrl_0/sck]
connect_bd_net [get_bd_ports noip_mosi] [get_bd_pins noip_ctrl_0/mosi]
connect_bd_net [get_bd_ports noip_ss] [get_bd_pins noip_ctrl_0/ss_n]
save_bd_design
validate_bd_design
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins noip_ctrl_0/clk_spi_in]
save_bd_design
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
connect_bd_net [get_bd_pins noip_ctrl_0/clk_72M_pll] [get_bd_pins processing_system7_0/FCLK_CLK1]
save_bd_design
startgroup
make_bd_pins_external  [get_bd_pins noip_lvds_stream_0/trigger0]
endgroup
set_property name noip_trigger [get_bd_ports trigger0_0]
save_bd_design
startgroup
make_bd_pins_external  [get_bd_pins noip_lvds_stream_0/monitor]
endgroup
set_property name noip_monitor [get_bd_ports monitor_0]
save_bd_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:noip_ctrl:1.0 [get_ips  main_design_noip_ctrl_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips main_design_noip_ctrl_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
delete_bd_objs [get_bd_nets noip_ctrl_0_mosi]
delete_bd_objs [get_bd_nets noip_ctrl_0_sck]
delete_bd_objs [get_bd_nets noip_miso_1]
delete_bd_objs [get_bd_nets noip_ctrl_0_ss_n]
undo
undo
undo
undo
save_bd_design
validate_bd_design
report_ip_status -name ip_status 
startgroup
make_bd_pins_external  [get_bd_pins noip_ctrl_0/clk_pll_out]
endgroup
set_property name noip_clk_pll [get_bd_ports clk_pll_out_0]
save_bd_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:noip_lvds_stream:1.0 [get_ips  main_design_noip_lvds_stream_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips main_design_noip_lvds_stream_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
export_ip_user_files -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -directory /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/sim_scripts -ip_user_files_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files -ipstatic_source_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/modelsim} {questa=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/questa} {xcelium=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/xcelium} {vcs=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/vcs} {riviera=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
delete_bd_objs [get_bd_nets monitor_0_1] [get_bd_ports noip_monitor]
startgroup
make_bd_pins_external  [get_bd_pins noip_lvds_stream_0/monitor0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins noip_lvds_stream_0/monitor1]
endgroup
save_bd_design
set_property name noip_monitor0 [get_bd_ports monitor0_0]
set_property name noip_monitor1 [get_bd_ports monitor1_0]
copy_bd_objs /  [get_bd_cells {noip_lvds_stream_0}]
set_property location {1.5 278 263} [get_bd_cells noip_lvds_stream_1]
set_property location {1.5 493 200} [get_bd_cells noip_lvds_stream_1]
startgroup
set_property -dict [list \
  CONFIG.c_enable_multi_channel {1} \
  CONFIG.c_num_mm2s_channels {2} \
  CONFIG.c_num_s2mm_channels {2} \
] [get_bd_cells axi_dma_0]
endgroup
startgroup
set_property CONFIG.c_enable_multi_channel {0} [get_bd_cells axi_dma_0]
endgroup
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_mcdma:1.1 axi_mcdma_0
endgroup
set_property location {1 107 490} [get_bd_cells axi_mcdma_0]
set_property location {2 496 448} [get_bd_cells axi_mcdma_0]
set_property -dict [list \
  CONFIG.c_num_mm2s_channels {2} \
  CONFIG.c_num_s2mm_channels {2} \
] [get_bd_cells axi_mcdma_0]
save_bd_design
set_property location {2 927 345} [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_intf_nets noip_lvds_stream_0_M00_AXIS] [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_dma_0_M_AXI_SG] [get_bd_intf_nets axi_dma_0_M_AXI_MM2S] [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_cells axi_dma_0]
set_property location {2 921 322} [get_bd_cells axi_mcdma_0]
connect_bd_intf_net [get_bd_intf_pins axi_mcdma_0/M_AXI_SG] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_mcdma_0/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S01_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_mcdma_0/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S02_AXI]
save_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_mcdma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_mcdma_0/S_AXI_LITE]
connect_bd_net [get_bd_pins axi_mcdma_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
startgroup
endgroup
connect_bd_intf_net [get_bd_intf_pins noip_lvds_stream_0/M00_AXIS] [get_bd_intf_pins axi_mcdma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins axi_mcdma_0/M_AXIS_MM2S] [get_bd_intf_pins noip_lvds_stream_0/S00_AXIS]
save_bd_design
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
redo
save_bd_design
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_0
endgroup
set_property location {1 458 465} [get_bd_cells axis_interconnect_0]
set_property location {0.5 -328 876} [get_bd_cells axi_dma_0]
report_ip_status -name ip_status 
