
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.864987                       # Number of seconds simulated
sim_ticks                                1864986500500                       # Number of ticks simulated
final_tick                               6665161708500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1212044                       # Simulator instruction rate (inst/s)
host_op_rate                                  2674790                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1499455324                       # Simulator tick rate (ticks/s)
host_mem_usage                                2313036                       # Number of bytes of host memory used
host_seconds                                  1243.78                       # Real time elapsed on the host
sim_insts                                  1507511327                       # Number of instructions simulated
sim_ops                                    3326839691                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher       929536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_10.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_10.data        18304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_11.inst         3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_11.data        18048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_12.inst          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_12.data        12288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.dtb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.inst          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.data        10624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_14.inst          960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_14.data        11328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.data        12416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_16.inst          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_16.data         9728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_17.inst          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_17.data        20992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1052928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_10.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_11.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_12.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_13.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_14.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_15.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_16.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_17.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          9536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1397568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1397568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher        14524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_10.inst           54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_10.data          286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_11.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_11.data          282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_12.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_12.data          192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.data          166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_14.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_14.data          177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.data          194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_16.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_16.data          152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_17.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_17.data          328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         21837                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              21837                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher        498414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst           34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data           34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_10.inst         1853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_10.data         9815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_11.inst         1682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_11.data         9677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_12.inst          240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_12.data         6589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.dtb.walker           34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.inst          172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.data         5697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_14.inst          515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_14.data         6074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.inst           34                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.data         6657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_16.inst          172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_16.data         5216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_17.inst          412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_17.data        11256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                564577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst           34                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_10.inst         1853                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_11.inst         1682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_12.inst          240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_13.inst          172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_14.inst          515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_15.inst           34                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_16.inst          172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_17.inst          412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             5113                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          749372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               749372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          749372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       498414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst           34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data           34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_10.inst         1853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_10.data         9815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_11.inst         1682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_11.data         9677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_12.inst          240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_12.data         6589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.dtb.walker           34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.inst          172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.data         5697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_14.inst          515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_14.data         6074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.inst           34                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.data         6657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_16.inst          172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_16.data         5216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_17.inst          412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_17.data        11256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1313948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       16450                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21835                       # Number of write requests accepted
system.mem_ctrls.readBursts                     16450                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    21835                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1048384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1396160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1052800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1397440                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     69                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1172                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1720654020503                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 16450                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                21835                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     26                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        11527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    212.071137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   134.709509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.567425                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5462     47.38%     47.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2818     24.45%     71.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1890     16.40%     88.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          263      2.28%     90.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          115      1.00%     91.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           89      0.77%     92.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           42      0.36%     92.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           56      0.49%     93.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          792      6.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        11527                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.386534                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.689654                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             256     31.92%     31.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             19      2.37%     34.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           126     15.71%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           221     27.56%     77.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           108     13.47%     91.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            43      5.36%     96.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            18      2.24%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             5      0.62%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             2      0.25%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           802                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      27.200748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     22.996393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     21.598038                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19           477     59.48%     59.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            93     11.60%     71.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            15      1.87%     72.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            14      1.75%     74.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            78      9.73%     84.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             9      1.12%     85.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            11      1.37%     86.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             4      0.50%     87.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            10      1.25%     88.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             2      0.25%     88.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             2      0.25%     89.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             4      0.50%     89.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            57      7.11%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             3      0.37%     97.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             2      0.25%     97.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.12%     97.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.25%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.12%     97.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.12%     98.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            2      0.25%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.12%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            3      0.37%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            4      0.50%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.12%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.12%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.12%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            1      0.12%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-195            2      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           802                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1156925374                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1464069124                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   81905000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     70626.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                89376.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.42                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    11600                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   15069                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.01                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   44943294.25                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 39691260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 21096405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                57834000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               53134380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         712367760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            430057020                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             44108160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1361870220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1026936480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     446155022160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           449902117845                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            241.236126                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1670273828610                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     87878998                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     303260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 1858245173250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2674246824                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     666956392                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2986608036                       # Time in different power states
system.mem_ctrls_1.actEnergy                 42611520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 22648560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                59126340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               60739920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         765226800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            443493630                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             47435520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1461047940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1113500640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     446053904400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           450069735270                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            241.326002                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1719573986825                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     94445500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     325776000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 1857764062250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2899717321                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     675959678                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   3204162751                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.pwrStateResidencyTicks::OFF  6665161706500                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            17933                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          943.316670                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1066077                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            18925                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            56.331678                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data    20.213357                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus_10.data   923.103313                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.019740                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus_10.data     0.901468                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.921208                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          992                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          983                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2231546                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2231546                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data         5356                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::switch_cpus_10.data       657051                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         662407                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data         2913                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus_10.data       410851                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        413764                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data            6                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus_10.data           78                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           84                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data         8269                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::switch_cpus_10.data      1067902                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1076171                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data         8275                       # number of overall hits
system.cpu0.dcache.overall_hits::switch_cpus_10.data      1067980                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1076255                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           66                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::switch_cpus_10.data        20076                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20142                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           58                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus_10.data         7214                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         7272                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus_10.data          437                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          437                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          124                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::switch_cpus_10.data        27290                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         27414                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          124                       # number of overall misses
system.cpu0.dcache.overall_misses::switch_cpus_10.data        27727                       # number of overall misses
system.cpu0.dcache.overall_misses::total        27851                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus_10.data    187760000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    187760000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus_10.data     93904500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     93904500                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus_10.data    281664500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    281664500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus_10.data    281664500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    281664500                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data         5422                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::switch_cpus_10.data       677127                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       682549                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data         2971                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus_10.data       418065                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       421036                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus_10.data          515                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          521                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data         8393                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::switch_cpus_10.data      1095192                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1103585                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data         8399                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus_10.data      1095707                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1104106                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012173                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus_10.data     0.029649                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029510                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.019522                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus_10.data     0.017256                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.017272                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus_10.data     0.848544                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.838772                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.014774                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus_10.data     0.024918                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.024841                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.014764                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus_10.data     0.025305                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.025225                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus_10.data  9352.460650                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  9321.815113                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus_10.data 13016.980871                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 12913.160066                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus_10.data 10321.161598                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 10274.476545                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus_10.data 10158.491723                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 10113.263438                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         7339                       # number of writebacks
system.cpu0.dcache.writebacks::total             7339                       # number of writebacks
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus_10.data            4                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus_10.data            4                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus_10.data            4                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus_10.data        20076                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        20076                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus_10.data         7210                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         7210                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus_10.data          437                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          437                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus_10.data        27286                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        27286                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus_10.data        27723                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        27723                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus_10.data           22                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total           22                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus_10.data          516                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          516                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus_10.data          538                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          538                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus_10.data    167684000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    167684000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus_10.data     86387000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     86387000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_10.data      3228500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      3228500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus_10.data    254071000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    254071000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus_10.data    257299500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    257299500                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_10.data      3653000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      3653000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus_10.data      3653000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      3653000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus_10.data     0.029649                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.029413                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus_10.data     0.017246                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017124                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_10.data     0.848544                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.838772                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus_10.data     0.024914                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.024725                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus_10.data     0.025301                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.025109                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.data  8352.460650                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  8352.460650                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_10.data 11981.553398                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 11981.553398                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_10.data  7387.871854                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  7387.871854                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus_10.data  9311.405116                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  9311.405116                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus_10.data  9281.084298                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  9281.084298                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_10.data 166045.454545                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 166045.454545                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_10.data  6789.962825                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total  6789.962825                       # average overall mshr uncacheable latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements          275                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    15.998163                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs          297                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs          291                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs     1.020619                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus0.dtb.walker     1.000302                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus_10.dtb.walker    14.997861                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus0.dtb.walker     0.062519                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus_10.dtb.walker     0.937366                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.999885                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses         1322                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses         1322                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus0.dtb.walker            3                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus_10.dtb.walker          211                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total          214                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus0.dtb.walker            3                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus_10.dtb.walker          211                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total          214                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus0.dtb.walker            3                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus_10.dtb.walker          211                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total          214                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus0.dtb.walker            1                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus_10.dtb.walker          297                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total          298                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus0.dtb.walker            1                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus_10.dtb.walker          297                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total          298                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus0.dtb.walker            1                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus_10.dtb.walker          297                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total          298                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_10.dtb.walker      3211500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total      3211500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::switch_cpus_10.dtb.walker      3211500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total      3211500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::switch_cpus_10.dtb.walker      3211500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total      3211500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus0.dtb.walker            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus_10.dtb.walker          508                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total          512                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus0.dtb.walker            4                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus_10.dtb.walker          508                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total          512                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus0.dtb.walker            4                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus_10.dtb.walker          508                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total          512                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_10.dtb.walker     0.584646                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.582031                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus_10.dtb.walker     0.584646                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.582031                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus_10.dtb.walker     0.584646                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.582031                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_10.dtb.walker 10813.131313                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 10776.845638                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_10.dtb.walker 10813.131313                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 10776.845638                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_10.dtb.walker 10813.131313                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 10776.845638                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.writebacks::writebacks           31                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total           31                       # number of writebacks
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_10.dtb.walker          297                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::switch_cpus_10.dtb.walker          297                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total          297                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::switch_cpus_10.dtb.walker          297                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total          297                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_10.dtb.walker      2914500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2914500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_10.dtb.walker      2914500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total      2914500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_10.dtb.walker      2914500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total      2914500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_10.dtb.walker     0.584646                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.580078                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_10.dtb.walker     0.584646                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.580078                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_10.dtb.walker     0.584646                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.580078                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.dtb.walker  9813.131313                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9813.131313                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_10.dtb.walker  9813.131313                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9813.131313                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_10.dtb.walker  9813.131313                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9813.131313                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            18954                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3076863                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            19466                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           158.063444                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst     0.046185                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus_10.inst   511.953815                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.000090                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus_10.inst     0.999910                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          6068604                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         6068604                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        26652                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::switch_cpus_10.inst      2979219                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3005871                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        26652                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::switch_cpus_10.inst      2979219                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3005871                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        26652                       # number of overall hits
system.cpu0.icache.overall_hits::switch_cpus_10.inst      2979219                       # number of overall hits
system.cpu0.icache.overall_hits::total        3005871                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          150                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::switch_cpus_10.inst        18804                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        18954                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          150                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::switch_cpus_10.inst        18804                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         18954                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          150                       # number of overall misses
system.cpu0.icache.overall_misses::switch_cpus_10.inst        18804                       # number of overall misses
system.cpu0.icache.overall_misses::total        18954                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus_10.inst    267593000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    267593000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus_10.inst    267593000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    267593000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus_10.inst    267593000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    267593000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        26802                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::switch_cpus_10.inst      2998023                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3024825                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        26802                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::switch_cpus_10.inst      2998023                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3024825                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        26802                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus_10.inst      2998023                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3024825                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.005597                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus_10.inst     0.006272                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006266                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.005597                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::switch_cpus_10.inst     0.006272                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006266                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.005597                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::switch_cpus_10.inst     0.006272                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006266                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus_10.inst 14230.642417                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14118.022581                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus_10.inst 14230.642417                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14118.022581                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus_10.inst 14230.642417                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14118.022581                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        18954                       # number of writebacks
system.cpu0.icache.writebacks::total            18954                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus_10.inst        18804                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        18804                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus_10.inst        18804                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        18804                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus_10.inst        18804                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        18804                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus_10.inst    248789000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    248789000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus_10.inst    248789000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    248789000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus_10.inst    248789000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    248789000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus_10.inst     0.006272                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006217                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus_10.inst     0.006272                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006217                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus_10.inst     0.006272                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006217                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.inst 13230.642417                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13230.642417                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus_10.inst 13230.642417                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13230.642417                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus_10.inst 13230.642417                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13230.642417                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements          199                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse    12.995318                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs           39                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs          212                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs     0.183962                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus0.itb.walker     1.002368                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus_10.itb.walker    11.992950                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus0.itb.walker     0.062648                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus_10.itb.walker     0.749559                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.812207                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses          790                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses          790                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus0.itb.walker           18                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus_10.itb.walker           35                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total           53                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus0.itb.walker           18                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus_10.itb.walker           35                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total           53                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus0.itb.walker           18                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus_10.itb.walker           35                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total           53                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus0.itb.walker           34                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus_10.itb.walker          194                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total          228                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus0.itb.walker           34                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus_10.itb.walker          194                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total          228                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus0.itb.walker           34                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus_10.itb.walker          194                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total          228                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::switch_cpus_10.itb.walker      2034500                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total      2034500                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::switch_cpus_10.itb.walker      2034500                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total      2034500                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::switch_cpus_10.itb.walker      2034500                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total      2034500                       # number of overall miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus0.itb.walker           52                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus_10.itb.walker          229                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total          281                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus0.itb.walker           52                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus_10.itb.walker          229                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total          281                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus0.itb.walker           52                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus_10.itb.walker          229                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total          281                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus_10.itb.walker     0.847162                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.811388                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus_10.itb.walker     0.847162                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.811388                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus_10.itb.walker     0.847162                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.811388                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_10.itb.walker 10487.113402                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total  8923.245614                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::switch_cpus_10.itb.walker 10487.113402                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total  8923.245614                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::switch_cpus_10.itb.walker 10487.113402                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total  8923.245614                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.writebacks::writebacks            5                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total            5                       # number of writebacks
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_10.itb.walker          194                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total          194                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::switch_cpus_10.itb.walker          194                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total          194                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::switch_cpus_10.itb.walker          194                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total          194                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_10.itb.walker      1840500                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total      1840500                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_10.itb.walker      1840500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total      1840500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_10.itb.walker      1840500                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total      1840500                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_10.itb.walker     0.847162                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.690391                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_10.itb.walker     0.847162                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.690391                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_10.itb.walker     0.847162                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.690391                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.itb.walker  9487.113402                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9487.113402                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_10.itb.walker  9487.113402                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total  9487.113402                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_10.itb.walker  9487.113402                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total  9487.113402                       # average overall mshr miss latency
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.pwrStateResidencyTicks::OFF  6665161706500                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            12932                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          912.293642                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             859736                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            13887                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            61.909412                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   215.883766                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus_11.data   696.409876                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.210824                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus_11.data     0.680088                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.890912                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          955                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          951                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.932617                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1796314                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1796314                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus_11.data       539851                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         539851                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus_11.data       325644                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        325644                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus_11.data           76                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           76                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::switch_cpus_11.data       865495                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          865495                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus_11.data       865571                       # number of overall hits
system.cpu1.dcache.overall_hits::total         865571                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus_11.data        19120                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        19120                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus_11.data         3231                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3231                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus_11.data           82                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           82                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::switch_cpus_11.data        22351                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         22351                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus_11.data        22433                       # number of overall misses
system.cpu1.dcache.overall_misses::total        22433                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus_11.data    173672500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    173672500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus_11.data     44054500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     44054500                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus_11.data    217727000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    217727000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus_11.data    217727000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    217727000                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus_11.data       558971                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       558971                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus_11.data       328875                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       328875                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus_11.data          158                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          158                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus_11.data       887846                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       887846                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus_11.data       888004                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       888004                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus_11.data     0.034206                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.034206                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus_11.data     0.009824                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.009824                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus_11.data     0.518987                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.518987                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus_11.data     0.025174                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.025174                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus_11.data     0.025262                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025262                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus_11.data  9083.289749                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  9083.289749                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus_11.data 13634.942742                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13634.942742                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus_11.data  9741.264373                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  9741.264373                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus_11.data  9705.656845                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  9705.656845                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         4225                       # number of writebacks
system.cpu1.dcache.writebacks::total             4225                       # number of writebacks
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus_11.data            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus_11.data            7                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus_11.data            7                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus_11.data        19120                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        19120                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus_11.data         3224                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         3224                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus_11.data           82                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           82                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus_11.data        22344                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        22344                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus_11.data        22426                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        22426                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus_11.data           20                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           20                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus_11.data          513                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          513                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus_11.data          533                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          533                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus_11.data    154552500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    154552500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus_11.data     40348500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     40348500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_11.data      2613000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      2613000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus_11.data    194901000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    194901000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus_11.data    197514000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    197514000                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_11.data      3390500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      3390500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus_11.data      3390500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      3390500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus_11.data     0.034206                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.034206                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus_11.data     0.009803                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.009803                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_11.data     0.518987                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.518987                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus_11.data     0.025167                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.025167                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus_11.data     0.025254                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.025254                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.data  8083.289749                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  8083.289749                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_11.data 12515.043424                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12515.043424                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_11.data 31865.853659                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 31865.853659                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus_11.data  8722.744361                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  8722.744361                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus_11.data  8807.366450                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  8807.366450                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_11.data       169525                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169525                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_11.data  6361.163227                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total  6361.163227                       # average overall mshr uncacheable latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements          191                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    14.896610                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs          259                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs          206                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs     1.257282                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus1.dtb.walker     0.020835                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus_11.dtb.walker    14.875775                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus1.dtb.walker     0.001302                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus_11.dtb.walker     0.929736                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.931038                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses          917                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses          917                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.ReadReq_hits::switch_cpus_11.dtb.walker          151                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total          151                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::switch_cpus_11.dtb.walker          151                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total          151                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::switch_cpus_11.dtb.walker          151                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total          151                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::switch_cpus_11.dtb.walker          205                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total          205                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::switch_cpus_11.dtb.walker          205                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total          205                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::switch_cpus_11.dtb.walker          205                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total          205                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_11.dtb.walker      1785000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total      1785000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::switch_cpus_11.dtb.walker      1785000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total      1785000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::switch_cpus_11.dtb.walker      1785000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total      1785000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::switch_cpus_11.dtb.walker          356                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total          356                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::switch_cpus_11.dtb.walker          356                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total          356                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::switch_cpus_11.dtb.walker          356                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total          356                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_11.dtb.walker     0.575843                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.575843                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::switch_cpus_11.dtb.walker     0.575843                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.575843                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::switch_cpus_11.dtb.walker     0.575843                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.575843                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_11.dtb.walker  8707.317073                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total  8707.317073                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_11.dtb.walker  8707.317073                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total  8707.317073                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_11.dtb.walker  8707.317073                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total  8707.317073                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::writebacks           32                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total           32                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_11.dtb.walker          205                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total          205                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::switch_cpus_11.dtb.walker          205                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total          205                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::switch_cpus_11.dtb.walker          205                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total          205                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_11.dtb.walker      1580000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1580000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_11.dtb.walker      1580000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total      1580000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_11.dtb.walker      1580000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total      1580000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_11.dtb.walker     0.575843                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.575843                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_11.dtb.walker     0.575843                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.575843                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_11.dtb.walker     0.575843                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.575843                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.dtb.walker  7707.317073                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7707.317073                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_11.dtb.walker  7707.317073                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total  7707.317073                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_11.dtb.walker  7707.317073                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total  7707.317073                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements            13182                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2452104                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13694                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           179.064116                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst     7.185106                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus_11.inst   504.814894                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.014033                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus_11.inst     0.985967                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4868904                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4868904                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus_11.inst      2414679                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2414679                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus_11.inst      2414679                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2414679                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus_11.inst      2414679                       # number of overall hits
system.cpu1.icache.overall_hits::total        2414679                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus_11.inst        13182                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13182                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus_11.inst        13182                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13182                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus_11.inst        13182                       # number of overall misses
system.cpu1.icache.overall_misses::total        13182                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus_11.inst    188084500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    188084500                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus_11.inst    188084500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    188084500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus_11.inst    188084500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    188084500                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus_11.inst      2427861                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2427861                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus_11.inst      2427861                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2427861                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus_11.inst      2427861                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2427861                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus_11.inst     0.005429                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005429                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus_11.inst     0.005429                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005429                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus_11.inst     0.005429                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005429                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus_11.inst 14268.282506                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14268.282506                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus_11.inst 14268.282506                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14268.282506                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus_11.inst 14268.282506                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14268.282506                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks        13182                       # number of writebacks
system.cpu1.icache.writebacks::total            13182                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus_11.inst        13182                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13182                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus_11.inst        13182                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13182                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus_11.inst        13182                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13182                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus_11.inst    174902500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    174902500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus_11.inst    174902500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    174902500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus_11.inst    174902500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    174902500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus_11.inst     0.005429                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005429                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus_11.inst     0.005429                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005429                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus_11.inst     0.005429                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005429                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.inst 13268.282506                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13268.282506                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus_11.inst 13268.282506                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13268.282506                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus_11.inst 13268.282506                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13268.282506                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements          153                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse    12.997721                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs          105                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs          166                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     0.632530                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus1.itb.walker     4.015675                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus_11.itb.walker     8.982047                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus1.itb.walker     0.250980                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus_11.itb.walker     0.561378                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.812358                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses          581                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses          581                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.ReadReq_hits::switch_cpus_11.itb.walker           19                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total           19                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::switch_cpus_11.itb.walker           19                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total           19                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::switch_cpus_11.itb.walker           19                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total           19                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::switch_cpus_11.itb.walker          181                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total          181                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::switch_cpus_11.itb.walker          181                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total          181                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::switch_cpus_11.itb.walker          181                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total          181                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::switch_cpus_11.itb.walker       913500                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total       913500                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::switch_cpus_11.itb.walker       913500                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total       913500                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::switch_cpus_11.itb.walker       913500                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total       913500                       # number of overall miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::switch_cpus_11.itb.walker          200                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total          200                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::switch_cpus_11.itb.walker          200                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total          200                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::switch_cpus_11.itb.walker          200                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total          200                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::switch_cpus_11.itb.walker     0.905000                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.905000                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::switch_cpus_11.itb.walker     0.905000                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.905000                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::switch_cpus_11.itb.walker     0.905000                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.905000                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_11.itb.walker  5046.961326                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total  5046.961326                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::switch_cpus_11.itb.walker  5046.961326                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total  5046.961326                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::switch_cpus_11.itb.walker  5046.961326                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total  5046.961326                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::writebacks            2                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total            2                       # number of writebacks
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_11.itb.walker          181                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total          181                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::switch_cpus_11.itb.walker          181                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total          181                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::switch_cpus_11.itb.walker          181                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total          181                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_11.itb.walker       732500                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total       732500                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_11.itb.walker       732500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total       732500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_11.itb.walker       732500                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total       732500                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_11.itb.walker     0.905000                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.905000                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_11.itb.walker     0.905000                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.905000                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_11.itb.walker     0.905000                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.905000                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.itb.walker  4046.961326                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  4046.961326                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_11.itb.walker  4046.961326                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total  4046.961326                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_11.itb.walker  4046.961326                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total  4046.961326                       # average overall mshr miss latency
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.pwrStateResidencyTicks::OFF  6665161706500                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements             3240                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          888.377371                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          482822115                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             4166                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs         115895.850936                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   276.576925                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus_12.data   611.800446                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.270095                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus_12.data     0.597461                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.867556                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          926                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          924                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        992985705                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       992985705                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus_12.data    300494957                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      300494957                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus_12.data    192830265                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     192830265                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus_12.data      3156610                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      3156610                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::switch_cpus_12.data    493325222                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       493325222                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus_12.data    496481832                       # number of overall hits
system.cpu2.dcache.overall_hits::total      496481832                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus_12.data         5684                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         5684                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus_12.data         2116                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2116                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus_12.data          125                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          125                       # number of SoftPFReq misses
system.cpu2.dcache.demand_misses::switch_cpus_12.data         7800                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7800                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus_12.data         7925                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7925                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus_12.data     67908000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     67908000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus_12.data     30582500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     30582500                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus_12.data     98490500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     98490500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus_12.data     98490500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     98490500                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus_12.data    300500641                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    300500641                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus_12.data    192832381                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    192832381                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus_12.data      3156735                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      3156735                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus_12.data    493333022                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    493333022                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus_12.data    496489757                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    496489757                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus_12.data     0.000019                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus_12.data     0.000011                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus_12.data     0.000040                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.000040                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus_12.data     0.000016                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus_12.data     0.000016                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus_12.data 11947.220267                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 11947.220267                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus_12.data 14452.977316                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 14452.977316                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus_12.data 12626.987179                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 12626.987179                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus_12.data 12427.823344                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 12427.823344                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         2313                       # number of writebacks
system.cpu2.dcache.writebacks::total             2313                       # number of writebacks
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus_12.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus_12.data            1                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus_12.data            1                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus_12.data         5684                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5684                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus_12.data         2115                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2115                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus_12.data          125                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          125                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus_12.data         7799                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7799                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus_12.data         7924                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7924                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus_12.data           12                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           12                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus_12.data          487                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          487                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus_12.data          499                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          499                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus_12.data     62224000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     62224000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus_12.data     28432500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     28432500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_12.data      1169500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      1169500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus_12.data     90656500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     90656500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus_12.data     91826000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     91826000                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_12.data      2029500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      2029500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus_12.data      2029500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      2029500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus_12.data     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus_12.data     0.000011                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_12.data     0.000040                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus_12.data     0.000016                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus_12.data     0.000016                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.data 10947.220267                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 10947.220267                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_12.data 13443.262411                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 13443.262411                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_12.data         9356                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         9356                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus_12.data 11624.118477                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 11624.118477                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus_12.data 11588.339223                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 11588.339223                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_12.data       169125                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169125                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_12.data  4067.134269                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total  4067.134269                       # average overall mshr uncacheable latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements           68                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.993950                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs          142                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs           84                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     1.690476                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus2.dtb.walker     7.002214                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus_12.dtb.walker     8.991735                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus2.dtb.walker     0.437638                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus_12.dtb.walker     0.561983                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.999622                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses          481                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses          481                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.ReadReq_hits::switch_cpus_12.dtb.walker          128                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total          128                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::switch_cpus_12.dtb.walker          128                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total          128                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::switch_cpus_12.dtb.walker          128                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total          128                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::switch_cpus_12.dtb.walker           75                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::switch_cpus_12.dtb.walker           75                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::switch_cpus_12.dtb.walker           75                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total           75                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_12.dtb.walker       819500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total       819500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::switch_cpus_12.dtb.walker       819500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total       819500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::switch_cpus_12.dtb.walker       819500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total       819500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::switch_cpus_12.dtb.walker          203                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total          203                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::switch_cpus_12.dtb.walker          203                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total          203                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::switch_cpus_12.dtb.walker          203                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total          203                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_12.dtb.walker     0.369458                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.369458                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::switch_cpus_12.dtb.walker     0.369458                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.369458                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::switch_cpus_12.dtb.walker     0.369458                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.369458                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_12.dtb.walker 10926.666667                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 10926.666667                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_12.dtb.walker 10926.666667                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 10926.666667                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_12.dtb.walker 10926.666667                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 10926.666667                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::writebacks            9                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total            9                       # number of writebacks
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_12.dtb.walker           75                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total           75                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::switch_cpus_12.dtb.walker           75                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::switch_cpus_12.dtb.walker           75                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_12.dtb.walker       744500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total       744500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_12.dtb.walker       744500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total       744500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_12.dtb.walker       744500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total       744500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_12.dtb.walker     0.369458                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.369458                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_12.dtb.walker     0.369458                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.369458                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_12.dtb.walker     0.369458                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.369458                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.dtb.walker  9926.666667                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9926.666667                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_12.dtb.walker  9926.666667                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9926.666667                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_12.dtb.walker  9926.666667                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9926.666667                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements            11761                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         1360861459                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            12273                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         110882.543714                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    26.974155                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus_12.inst   485.025845                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.052684                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus_12.inst     0.947316                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       2721672143                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      2721672143                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus_12.inst   1360818430                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     1360818430                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus_12.inst   1360818430                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      1360818430                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus_12.inst   1360818430                       # number of overall hits
system.cpu2.icache.overall_hits::total     1360818430                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus_12.inst        11761                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        11761                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus_12.inst        11761                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         11761                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus_12.inst        11761                       # number of overall misses
system.cpu2.icache.overall_misses::total        11761                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus_12.inst    159989500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    159989500                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus_12.inst    159989500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    159989500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus_12.inst    159989500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    159989500                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus_12.inst   1360830191                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   1360830191                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus_12.inst   1360830191                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   1360830191                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus_12.inst   1360830191                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   1360830191                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus_12.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus_12.inst     0.000009                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus_12.inst     0.000009                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus_12.inst 13603.392569                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 13603.392569                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus_12.inst 13603.392569                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 13603.392569                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus_12.inst 13603.392569                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 13603.392569                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks        11761                       # number of writebacks
system.cpu2.icache.writebacks::total            11761                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus_12.inst        11761                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        11761                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus_12.inst        11761                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        11761                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus_12.inst        11761                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        11761                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus_12.inst    148228500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    148228500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus_12.inst    148228500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    148228500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus_12.inst    148228500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    148228500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus_12.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus_12.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus_12.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.inst 12603.392569                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 12603.392569                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus_12.inst 12603.392569                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 12603.392569                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus_12.inst 12603.392569                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 12603.392569                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            7                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse     7.995739                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs      3156620                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs           15                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs 210441.333333                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus2.itb.walker            4                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus_12.itb.walker     3.995739                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus2.itb.walker     0.250000                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus_12.itb.walker     0.249734                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.499734                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses      6313261                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses      6313261                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.ReadReq_hits::switch_cpus_12.itb.walker      3156611                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total      3156611                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::switch_cpus_12.itb.walker      3156611                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total      3156611                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::switch_cpus_12.itb.walker      3156611                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total      3156611                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::switch_cpus_12.itb.walker           13                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::switch_cpus_12.itb.walker           13                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total           13                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::switch_cpus_12.itb.walker           13                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total           13                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::switch_cpus_12.itb.walker        81000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total        81000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::switch_cpus_12.itb.walker        81000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total        81000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::switch_cpus_12.itb.walker        81000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total        81000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::switch_cpus_12.itb.walker      3156624                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total      3156624                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::switch_cpus_12.itb.walker      3156624                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total      3156624                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::switch_cpus_12.itb.walker      3156624                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total      3156624                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::switch_cpus_12.itb.walker     0.000004                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::switch_cpus_12.itb.walker     0.000004                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::switch_cpus_12.itb.walker     0.000004                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_12.itb.walker  6230.769231                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total  6230.769231                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::switch_cpus_12.itb.walker  6230.769231                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total  6230.769231                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::switch_cpus_12.itb.walker  6230.769231                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total  6230.769231                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_12.itb.walker           13                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::switch_cpus_12.itb.walker           13                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::switch_cpus_12.itb.walker           13                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_12.itb.walker        68000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total        68000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_12.itb.walker        68000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total        68000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_12.itb.walker        68000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total        68000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_12.itb.walker     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_12.itb.walker     0.000004                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_12.itb.walker     0.000004                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.itb.walker  5230.769231                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  5230.769231                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_12.itb.walker  5230.769231                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  5230.769231                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_12.itb.walker  5230.769231                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  5230.769231                       # average overall mshr miss latency
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.pwrStateResidencyTicks::OFF  6665161706500                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            13508                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          740.979858                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             849190                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            14358                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            59.144031                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   284.337782                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus_13.data   456.642076                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.277674                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus_13.data     0.445940                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.723613                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          850                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          831                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          1829410                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         1829410                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus_13.data       549883                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         549883                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus_13.data       330901                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        330901                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus_13.data            5                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::switch_cpus_13.data       880784                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          880784                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus_13.data       880789                       # number of overall hits
system.cpu3.dcache.overall_hits::total         880789                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus_13.data        20720                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        20720                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus_13.data         2517                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2517                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus_13.data           19                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           19                       # number of SoftPFReq misses
system.cpu3.dcache.demand_misses::switch_cpus_13.data        23237                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         23237                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus_13.data        23256                       # number of overall misses
system.cpu3.dcache.overall_misses::total        23256                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus_13.data    178691500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    178691500                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus_13.data     27420500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     27420500                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus_13.data    206112000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    206112000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus_13.data    206112000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    206112000                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus_13.data       570603                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       570603                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus_13.data       333418                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       333418                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus_13.data           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus_13.data       904021                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       904021                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus_13.data       904045                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       904045                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus_13.data     0.036312                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.036312                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus_13.data     0.007549                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.007549                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus_13.data     0.791667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.791667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus_13.data     0.025704                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.025704                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus_13.data     0.025724                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.025724                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus_13.data  8624.107143                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  8624.107143                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus_13.data 10894.119984                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 10894.119984                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus_13.data  8869.991823                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  8869.991823                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus_13.data  8862.745098                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  8862.745098                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         4601                       # number of writebacks
system.cpu3.dcache.writebacks::total             4601                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus_13.data            2                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus_13.data            2                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus_13.data            2                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus_13.data        20718                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        20718                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus_13.data         2517                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         2517                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus_13.data           19                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           19                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus_13.data        23235                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        23235                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus_13.data        23254                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        23254                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus_13.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus_13.data          470                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          470                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus_13.data          474                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          474                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus_13.data    157937500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    157937500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus_13.data     24903500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     24903500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_13.data       437500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       437500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus_13.data    182841000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    182841000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus_13.data    183278500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    183278500                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_13.data       677500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       677500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus_13.data       677500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       677500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus_13.data     0.036309                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.036309                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus_13.data     0.007549                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.007549                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_13.data     0.791667                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.791667                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus_13.data     0.025702                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.025702                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus_13.data     0.025722                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.025722                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.data  7623.202047                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  7623.202047                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_13.data  9894.119984                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  9894.119984                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_13.data 23026.315789                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 23026.315789                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus_13.data  7869.205939                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  7869.205939                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus_13.data  7881.590264                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  7881.590264                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_13.data       169375                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169375                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_13.data  1429.324895                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total  1429.324895                       # average overall mshr uncacheable latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements           50                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    14.993782                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs          185                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs           65                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs     2.846154                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus3.dtb.walker     3.001059                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus_13.dtb.walker    11.992723                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus3.dtb.walker     0.187566                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus_13.dtb.walker     0.749545                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.937111                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses          402                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses          402                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.ReadReq_hits::switch_cpus_13.dtb.walker          114                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total          114                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::switch_cpus_13.dtb.walker          114                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total          114                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::switch_cpus_13.dtb.walker          114                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total          114                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::switch_cpus_13.dtb.walker           58                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::switch_cpus_13.dtb.walker           58                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total           58                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::switch_cpus_13.dtb.walker           58                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total           58                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_13.dtb.walker       842000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total       842000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::switch_cpus_13.dtb.walker       842000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total       842000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::switch_cpus_13.dtb.walker       842000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total       842000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::switch_cpus_13.dtb.walker          172                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total          172                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::switch_cpus_13.dtb.walker          172                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total          172                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::switch_cpus_13.dtb.walker          172                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total          172                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_13.dtb.walker     0.337209                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.337209                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::switch_cpus_13.dtb.walker     0.337209                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.337209                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::switch_cpus_13.dtb.walker     0.337209                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.337209                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_13.dtb.walker 14517.241379                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 14517.241379                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_13.dtb.walker 14517.241379                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 14517.241379                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_13.dtb.walker 14517.241379                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 14517.241379                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::writebacks            8                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total            8                       # number of writebacks
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_13.dtb.walker           58                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::switch_cpus_13.dtb.walker           58                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::switch_cpus_13.dtb.walker           58                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_13.dtb.walker       784000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total       784000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_13.dtb.walker       784000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total       784000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_13.dtb.walker       784000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total       784000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_13.dtb.walker     0.337209                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.337209                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_13.dtb.walker     0.337209                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.337209                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_13.dtb.walker     0.337209                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.337209                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 13517.241379                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 13517.241379                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 13517.241379                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 13517.241379                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 13517.241379                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 13517.241379                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements            10921                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2519227                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            11433                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           220.346978                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   161.039223                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus_13.inst   350.960777                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.314530                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus_13.inst     0.685470                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4973353                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4973353                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus_13.inst      2470295                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2470295                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus_13.inst      2470295                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2470295                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus_13.inst      2470295                       # number of overall hits
system.cpu3.icache.overall_hits::total        2470295                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus_13.inst        10921                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        10921                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus_13.inst        10921                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         10921                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus_13.inst        10921                       # number of overall misses
system.cpu3.icache.overall_misses::total        10921                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus_13.inst    152815000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    152815000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus_13.inst    152815000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    152815000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus_13.inst    152815000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    152815000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus_13.inst      2481216                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2481216                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus_13.inst      2481216                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2481216                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus_13.inst      2481216                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2481216                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus_13.inst     0.004401                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004401                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus_13.inst     0.004401                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004401                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus_13.inst     0.004401                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004401                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus_13.inst 13992.766230                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 13992.766230                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus_13.inst 13992.766230                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 13992.766230                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus_13.inst 13992.766230                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 13992.766230                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks        10921                       # number of writebacks
system.cpu3.icache.writebacks::total            10921                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus_13.inst        10921                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        10921                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus_13.inst        10921                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        10921                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus_13.inst        10921                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        10921                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus_13.inst    141894000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    141894000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus_13.inst    141894000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    141894000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus_13.inst    141894000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    141894000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus_13.inst     0.004401                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004401                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus_13.inst     0.004401                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004401                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus_13.inst     0.004401                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004401                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.inst 12992.766230                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12992.766230                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus_13.inst 12992.766230                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 12992.766230                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus_13.inst 12992.766230                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 12992.766230                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse     4.999474                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs           16                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            5                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs     3.200000                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus3.itb.walker            3                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus_13.itb.walker     1.999474                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus3.itb.walker     0.187500                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus_13.itb.walker     0.124967                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.312467                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses           20                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses           20                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.ReadReq_hits::switch_cpus_13.itb.walker            7                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total            7                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::switch_cpus_13.itb.walker            7                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total            7                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::switch_cpus_13.itb.walker            7                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total            7                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::switch_cpus_13.itb.walker            2                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::switch_cpus_13.itb.walker            2                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::switch_cpus_13.itb.walker            2                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total            2                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::switch_cpus_13.itb.walker        28000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total        28000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::switch_cpus_13.itb.walker        28000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total        28000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::switch_cpus_13.itb.walker        28000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total        28000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::switch_cpus_13.itb.walker            9                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total            9                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::switch_cpus_13.itb.walker            9                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total            9                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::switch_cpus_13.itb.walker            9                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total            9                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::switch_cpus_13.itb.walker     0.222222                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.222222                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::switch_cpus_13.itb.walker     0.222222                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.222222                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::switch_cpus_13.itb.walker     0.222222                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.222222                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_13.itb.walker        14000                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total        14000                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::switch_cpus_13.itb.walker        14000                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total        14000                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::switch_cpus_13.itb.walker        14000                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total        14000                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_13.itb.walker            2                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::switch_cpus_13.itb.walker            2                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::switch_cpus_13.itb.walker            2                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_13.itb.walker        26000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total        26000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_13.itb.walker        26000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total        26000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_13.itb.walker        26000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total        26000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_13.itb.walker     0.222222                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_13.itb.walker     0.222222                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.222222                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_13.itb.walker     0.222222                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.222222                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.itb.walker        13000                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total        13000                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_13.itb.walker        13000                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total        13000                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_13.itb.walker        13000                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total        13000                       # average overall mshr miss latency
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu4.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu4.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu4.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu4.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu4.interrupts.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu4.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu4.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu4.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu4.pwrStateResidencyTicks::OFF  6665161706500                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_vec_insts                           0                       # number of vector instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu4.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           1                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu4.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements            13662                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          755.583393                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             872817                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            14519                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            60.115504                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   255.224435                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus_14.data   500.358958                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.249243                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus_14.data     0.488632                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.737874                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          857                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          842                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.836914                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          1891123                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         1891123                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::switch_cpus_14.data       568581                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         568581                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus_14.data       342383                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        342383                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::switch_cpus_14.data           42                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total           42                       # number of SoftPFReq hits
system.cpu4.dcache.demand_hits::switch_cpus_14.data       910964                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          910964                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus_14.data       911006                       # number of overall hits
system.cpu4.dcache.overall_hits::total         911006                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus_14.data        20761                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        20761                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus_14.data         2886                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2886                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::switch_cpus_14.data           85                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           85                       # number of SoftPFReq misses
system.cpu4.dcache.demand_misses::switch_cpus_14.data        23647                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         23647                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus_14.data        23732                       # number of overall misses
system.cpu4.dcache.overall_misses::total        23732                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus_14.data    171978000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    171978000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus_14.data     30305999                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     30305999                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus_14.data    202283999                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    202283999                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus_14.data    202283999                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    202283999                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus_14.data       589342                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       589342                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus_14.data       345269                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       345269                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::switch_cpus_14.data          127                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          127                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus_14.data       934611                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       934611                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus_14.data       934738                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       934738                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus_14.data     0.035227                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.035227                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus_14.data     0.008359                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.008359                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::switch_cpus_14.data     0.669291                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.669291                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus_14.data     0.025301                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.025301                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus_14.data     0.025389                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.025389                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus_14.data  8283.705024                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total  8283.705024                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus_14.data 10501.039155                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 10501.039155                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus_14.data  8554.319745                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total  8554.319745                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus_14.data  8523.681064                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total  8523.681064                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs          313                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs   104.333333                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::writebacks         4830                       # number of writebacks
system.cpu4.dcache.writebacks::total             4830                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus_14.data            1                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus_14.data            1                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus_14.data            1                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus_14.data        20760                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        20760                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus_14.data         2886                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         2886                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::switch_cpus_14.data           85                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           85                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus_14.data        23646                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        23646                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus_14.data        23731                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        23731                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_uncacheable::switch_cpus_14.data           20                       # number of ReadReq MSHR uncacheable
system.cpu4.dcache.ReadReq_mshr_uncacheable::total           20                       # number of ReadReq MSHR uncacheable
system.cpu4.dcache.WriteReq_mshr_uncacheable::switch_cpus_14.data          514                       # number of WriteReq MSHR uncacheable
system.cpu4.dcache.WriteReq_mshr_uncacheable::total          514                       # number of WriteReq MSHR uncacheable
system.cpu4.dcache.overall_mshr_uncacheable_misses::switch_cpus_14.data          534                       # number of overall MSHR uncacheable misses
system.cpu4.dcache.overall_mshr_uncacheable_misses::total          534                       # number of overall MSHR uncacheable misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus_14.data    151214000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    151214000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus_14.data     27419999                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     27419999                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_14.data      2373000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      2373000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus_14.data    178633999                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    178633999                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus_14.data    181006999                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    181006999                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_14.data      3389000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      3389000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::switch_cpus_14.data      3389000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      3389000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus_14.data     0.035226                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.035226                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus_14.data     0.008359                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.008359                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_14.data     0.669291                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.669291                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus_14.data     0.025300                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.025300                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus_14.data     0.025388                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.025388                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.data  7283.911368                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  7283.911368                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_14.data  9501.039155                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total  9501.039155                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_14.data 27917.647059                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 27917.647059                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus_14.data  7554.512349                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total  7554.512349                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus_14.data  7627.449286                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total  7627.449286                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_14.data       169450                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169450                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_14.data  6346.441948                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total  6346.441948                       # average overall mshr uncacheable latency
system.cpu4.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.tags.replacements           77                       # number of replacements
system.cpu4.dtb_walker_cache.tags.tagsinuse    15.907782                       # Cycle average of tags in use
system.cpu4.dtb_walker_cache.tags.total_refs          119                       # Total number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.sampled_refs           93                       # Sample count of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.avg_refs     1.279570                       # Average number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.dtb_walker_cache.tags.occ_blocks::switch_cpus4.dtb.walker     5.005754                       # Average occupied blocks per requestor
system.cpu4.dtb_walker_cache.tags.occ_blocks::switch_cpus_14.dtb.walker    10.902027                       # Average occupied blocks per requestor
system.cpu4.dtb_walker_cache.tags.occ_percent::switch_cpus4.dtb.walker     0.312860                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_percent::switch_cpus_14.dtb.walker     0.681377                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_percent::total     0.994236                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu4.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu4.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dtb_walker_cache.tags.tag_accesses          479                       # Number of tag accesses
system.cpu4.dtb_walker_cache.tags.data_accesses          479                       # Number of data accesses
system.cpu4.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.ReadReq_hits::switch_cpus_14.dtb.walker          109                       # number of ReadReq hits
system.cpu4.dtb_walker_cache.ReadReq_hits::total          109                       # number of ReadReq hits
system.cpu4.dtb_walker_cache.demand_hits::switch_cpus_14.dtb.walker          109                       # number of demand (read+write) hits
system.cpu4.dtb_walker_cache.demand_hits::total          109                       # number of demand (read+write) hits
system.cpu4.dtb_walker_cache.overall_hits::switch_cpus_14.dtb.walker          109                       # number of overall hits
system.cpu4.dtb_walker_cache.overall_hits::total          109                       # number of overall hits
system.cpu4.dtb_walker_cache.ReadReq_misses::switch_cpus_14.dtb.walker           87                       # number of ReadReq misses
system.cpu4.dtb_walker_cache.ReadReq_misses::total           87                       # number of ReadReq misses
system.cpu4.dtb_walker_cache.demand_misses::switch_cpus_14.dtb.walker           87                       # number of demand (read+write) misses
system.cpu4.dtb_walker_cache.demand_misses::total           87                       # number of demand (read+write) misses
system.cpu4.dtb_walker_cache.overall_misses::switch_cpus_14.dtb.walker           87                       # number of overall misses
system.cpu4.dtb_walker_cache.overall_misses::total           87                       # number of overall misses
system.cpu4.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_14.dtb.walker       891500                       # number of ReadReq miss cycles
system.cpu4.dtb_walker_cache.ReadReq_miss_latency::total       891500                       # number of ReadReq miss cycles
system.cpu4.dtb_walker_cache.demand_miss_latency::switch_cpus_14.dtb.walker       891500                       # number of demand (read+write) miss cycles
system.cpu4.dtb_walker_cache.demand_miss_latency::total       891500                       # number of demand (read+write) miss cycles
system.cpu4.dtb_walker_cache.overall_miss_latency::switch_cpus_14.dtb.walker       891500                       # number of overall miss cycles
system.cpu4.dtb_walker_cache.overall_miss_latency::total       891500                       # number of overall miss cycles
system.cpu4.dtb_walker_cache.ReadReq_accesses::switch_cpus_14.dtb.walker          196                       # number of ReadReq accesses(hits+misses)
system.cpu4.dtb_walker_cache.ReadReq_accesses::total          196                       # number of ReadReq accesses(hits+misses)
system.cpu4.dtb_walker_cache.demand_accesses::switch_cpus_14.dtb.walker          196                       # number of demand (read+write) accesses
system.cpu4.dtb_walker_cache.demand_accesses::total          196                       # number of demand (read+write) accesses
system.cpu4.dtb_walker_cache.overall_accesses::switch_cpus_14.dtb.walker          196                       # number of overall (read+write) accesses
system.cpu4.dtb_walker_cache.overall_accesses::total          196                       # number of overall (read+write) accesses
system.cpu4.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_14.dtb.walker     0.443878                       # miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.ReadReq_miss_rate::total     0.443878                       # miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.demand_miss_rate::switch_cpus_14.dtb.walker     0.443878                       # miss rate for demand accesses
system.cpu4.dtb_walker_cache.demand_miss_rate::total     0.443878                       # miss rate for demand accesses
system.cpu4.dtb_walker_cache.overall_miss_rate::switch_cpus_14.dtb.walker     0.443878                       # miss rate for overall accesses
system.cpu4.dtb_walker_cache.overall_miss_rate::total     0.443878                       # miss rate for overall accesses
system.cpu4.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_14.dtb.walker 10247.126437                       # average ReadReq miss latency
system.cpu4.dtb_walker_cache.ReadReq_avg_miss_latency::total 10247.126437                       # average ReadReq miss latency
system.cpu4.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_14.dtb.walker 10247.126437                       # average overall miss latency
system.cpu4.dtb_walker_cache.demand_avg_miss_latency::total 10247.126437                       # average overall miss latency
system.cpu4.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_14.dtb.walker 10247.126437                       # average overall miss latency
system.cpu4.dtb_walker_cache.overall_avg_miss_latency::total 10247.126437                       # average overall miss latency
system.cpu4.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.writebacks::writebacks           11                       # number of writebacks
system.cpu4.dtb_walker_cache.writebacks::total           11                       # number of writebacks
system.cpu4.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_14.dtb.walker           87                       # number of ReadReq MSHR misses
system.cpu4.dtb_walker_cache.ReadReq_mshr_misses::total           87                       # number of ReadReq MSHR misses
system.cpu4.dtb_walker_cache.demand_mshr_misses::switch_cpus_14.dtb.walker           87                       # number of demand (read+write) MSHR misses
system.cpu4.dtb_walker_cache.demand_mshr_misses::total           87                       # number of demand (read+write) MSHR misses
system.cpu4.dtb_walker_cache.overall_mshr_misses::switch_cpus_14.dtb.walker           87                       # number of overall MSHR misses
system.cpu4.dtb_walker_cache.overall_mshr_misses::total           87                       # number of overall MSHR misses
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_14.dtb.walker       804500                       # number of ReadReq MSHR miss cycles
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_latency::total       804500                       # number of ReadReq MSHR miss cycles
system.cpu4.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_14.dtb.walker       804500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dtb_walker_cache.demand_mshr_miss_latency::total       804500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_14.dtb.walker       804500                       # number of overall MSHR miss cycles
system.cpu4.dtb_walker_cache.overall_mshr_miss_latency::total       804500                       # number of overall MSHR miss cycles
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_14.dtb.walker     0.443878                       # mshr miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.443878                       # mshr miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_14.dtb.walker     0.443878                       # mshr miss rate for demand accesses
system.cpu4.dtb_walker_cache.demand_mshr_miss_rate::total     0.443878                       # mshr miss rate for demand accesses
system.cpu4.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_14.dtb.walker     0.443878                       # mshr miss rate for overall accesses
system.cpu4.dtb_walker_cache.overall_mshr_miss_rate::total     0.443878                       # mshr miss rate for overall accesses
system.cpu4.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.dtb.walker  9247.126437                       # average ReadReq mshr miss latency
system.cpu4.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9247.126437                       # average ReadReq mshr miss latency
system.cpu4.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_14.dtb.walker  9247.126437                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9247.126437                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_14.dtb.walker  9247.126437                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9247.126437                       # average overall mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements            12943                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            2598695                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            13455                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           193.139725                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst    18.002396                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus_14.inst   493.997604                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.035161                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus_14.inst     0.964839                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          5169143                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         5169143                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::switch_cpus_14.inst      2565157                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        2565157                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus_14.inst      2565157                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         2565157                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus_14.inst      2565157                       # number of overall hits
system.cpu4.icache.overall_hits::total        2565157                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus_14.inst        12943                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        12943                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus_14.inst        12943                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         12943                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus_14.inst        12943                       # number of overall misses
system.cpu4.icache.overall_misses::total        12943                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus_14.inst    181493500                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    181493500                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus_14.inst    181493500                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    181493500                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus_14.inst    181493500                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    181493500                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus_14.inst      2578100                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      2578100                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus_14.inst      2578100                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      2578100                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus_14.inst      2578100                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      2578100                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus_14.inst     0.005020                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.005020                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus_14.inst     0.005020                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.005020                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus_14.inst     0.005020                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.005020                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus_14.inst 14022.521826                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 14022.521826                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus_14.inst 14022.521826                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 14022.521826                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus_14.inst 14022.521826                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 14022.521826                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::writebacks        12943                       # number of writebacks
system.cpu4.icache.writebacks::total            12943                       # number of writebacks
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus_14.inst        12943                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        12943                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus_14.inst        12943                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        12943                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus_14.inst        12943                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        12943                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus_14.inst    168550500                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    168550500                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus_14.inst    168550500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    168550500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus_14.inst    168550500                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    168550500                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus_14.inst     0.005020                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.005020                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus_14.inst     0.005020                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.005020                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus_14.inst     0.005020                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.005020                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.inst 13022.521826                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 13022.521826                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus_14.inst 13022.521826                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 13022.521826                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus_14.inst 13022.521826                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 13022.521826                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.tags.replacements            4                       # number of replacements
system.cpu4.itb_walker_cache.tags.tagsinuse     5.993853                       # Cycle average of tags in use
system.cpu4.itb_walker_cache.tags.total_refs           16                       # Total number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.sampled_refs           10                       # Sample count of references to valid blocks.
system.cpu4.itb_walker_cache.tags.avg_refs     1.600000                       # Average number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.itb_walker_cache.tags.occ_blocks::switch_cpus4.itb.walker            2                       # Average occupied blocks per requestor
system.cpu4.itb_walker_cache.tags.occ_blocks::switch_cpus_14.itb.walker     3.993853                       # Average occupied blocks per requestor
system.cpu4.itb_walker_cache.tags.occ_percent::switch_cpus4.itb.walker     0.125000                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_percent::switch_cpus_14.itb.walker     0.249616                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_percent::total     0.374616                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_task_id_blocks::1024            6                       # Occupied blocks per task id
system.cpu4.itb_walker_cache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu4.itb_walker_cache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu4.itb_walker_cache.tags.tag_accesses           44                       # Number of tag accesses
system.cpu4.itb_walker_cache.tags.data_accesses           44                       # Number of data accesses
system.cpu4.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.ReadReq_hits::switch_cpus_14.itb.walker            7                       # number of ReadReq hits
system.cpu4.itb_walker_cache.ReadReq_hits::total            7                       # number of ReadReq hits
system.cpu4.itb_walker_cache.demand_hits::switch_cpus_14.itb.walker            7                       # number of demand (read+write) hits
system.cpu4.itb_walker_cache.demand_hits::total            7                       # number of demand (read+write) hits
system.cpu4.itb_walker_cache.overall_hits::switch_cpus_14.itb.walker            7                       # number of overall hits
system.cpu4.itb_walker_cache.overall_hits::total            7                       # number of overall hits
system.cpu4.itb_walker_cache.ReadReq_misses::switch_cpus_14.itb.walker           10                       # number of ReadReq misses
system.cpu4.itb_walker_cache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu4.itb_walker_cache.demand_misses::switch_cpus_14.itb.walker           10                       # number of demand (read+write) misses
system.cpu4.itb_walker_cache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu4.itb_walker_cache.overall_misses::switch_cpus_14.itb.walker           10                       # number of overall misses
system.cpu4.itb_walker_cache.overall_misses::total           10                       # number of overall misses
system.cpu4.itb_walker_cache.ReadReq_miss_latency::switch_cpus_14.itb.walker        60000                       # number of ReadReq miss cycles
system.cpu4.itb_walker_cache.ReadReq_miss_latency::total        60000                       # number of ReadReq miss cycles
system.cpu4.itb_walker_cache.demand_miss_latency::switch_cpus_14.itb.walker        60000                       # number of demand (read+write) miss cycles
system.cpu4.itb_walker_cache.demand_miss_latency::total        60000                       # number of demand (read+write) miss cycles
system.cpu4.itb_walker_cache.overall_miss_latency::switch_cpus_14.itb.walker        60000                       # number of overall miss cycles
system.cpu4.itb_walker_cache.overall_miss_latency::total        60000                       # number of overall miss cycles
system.cpu4.itb_walker_cache.ReadReq_accesses::switch_cpus_14.itb.walker           17                       # number of ReadReq accesses(hits+misses)
system.cpu4.itb_walker_cache.ReadReq_accesses::total           17                       # number of ReadReq accesses(hits+misses)
system.cpu4.itb_walker_cache.demand_accesses::switch_cpus_14.itb.walker           17                       # number of demand (read+write) accesses
system.cpu4.itb_walker_cache.demand_accesses::total           17                       # number of demand (read+write) accesses
system.cpu4.itb_walker_cache.overall_accesses::switch_cpus_14.itb.walker           17                       # number of overall (read+write) accesses
system.cpu4.itb_walker_cache.overall_accesses::total           17                       # number of overall (read+write) accesses
system.cpu4.itb_walker_cache.ReadReq_miss_rate::switch_cpus_14.itb.walker     0.588235                       # miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.ReadReq_miss_rate::total     0.588235                       # miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.demand_miss_rate::switch_cpus_14.itb.walker     0.588235                       # miss rate for demand accesses
system.cpu4.itb_walker_cache.demand_miss_rate::total     0.588235                       # miss rate for demand accesses
system.cpu4.itb_walker_cache.overall_miss_rate::switch_cpus_14.itb.walker     0.588235                       # miss rate for overall accesses
system.cpu4.itb_walker_cache.overall_miss_rate::total     0.588235                       # miss rate for overall accesses
system.cpu4.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_14.itb.walker         6000                       # average ReadReq miss latency
system.cpu4.itb_walker_cache.ReadReq_avg_miss_latency::total         6000                       # average ReadReq miss latency
system.cpu4.itb_walker_cache.demand_avg_miss_latency::switch_cpus_14.itb.walker         6000                       # average overall miss latency
system.cpu4.itb_walker_cache.demand_avg_miss_latency::total         6000                       # average overall miss latency
system.cpu4.itb_walker_cache.overall_avg_miss_latency::switch_cpus_14.itb.walker         6000                       # average overall miss latency
system.cpu4.itb_walker_cache.overall_avg_miss_latency::total         6000                       # average overall miss latency
system.cpu4.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_14.itb.walker           10                       # number of ReadReq MSHR misses
system.cpu4.itb_walker_cache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu4.itb_walker_cache.demand_mshr_misses::switch_cpus_14.itb.walker           10                       # number of demand (read+write) MSHR misses
system.cpu4.itb_walker_cache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu4.itb_walker_cache.overall_mshr_misses::switch_cpus_14.itb.walker           10                       # number of overall MSHR misses
system.cpu4.itb_walker_cache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_14.itb.walker        50000                       # number of ReadReq MSHR miss cycles
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_latency::total        50000                       # number of ReadReq MSHR miss cycles
system.cpu4.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_14.itb.walker        50000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.itb_walker_cache.demand_mshr_miss_latency::total        50000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_14.itb.walker        50000                       # number of overall MSHR miss cycles
system.cpu4.itb_walker_cache.overall_mshr_miss_latency::total        50000                       # number of overall MSHR miss cycles
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_14.itb.walker     0.588235                       # mshr miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.588235                       # mshr miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_14.itb.walker     0.588235                       # mshr miss rate for demand accesses
system.cpu4.itb_walker_cache.demand_mshr_miss_rate::total     0.588235                       # mshr miss rate for demand accesses
system.cpu4.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_14.itb.walker     0.588235                       # mshr miss rate for overall accesses
system.cpu4.itb_walker_cache.overall_mshr_miss_rate::total     0.588235                       # mshr miss rate for overall accesses
system.cpu4.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.itb.walker         5000                       # average ReadReq mshr miss latency
system.cpu4.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total         5000                       # average ReadReq mshr miss latency
system.cpu4.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_14.itb.walker         5000                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.demand_avg_mshr_miss_latency::total         5000                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_14.itb.walker         5000                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.overall_avg_mshr_miss_latency::total         5000                       # average overall mshr miss latency
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu5.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu5.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu5.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu5.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu5.interrupts.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu5.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu5.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu5.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu5.pwrStateResidencyTicks::OFF  6665161706500                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_vec_insts                           0                       # number of vector instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu5.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu5.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements            12185                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          862.179266                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             847040                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            13086                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            64.728718                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   314.517731                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus_15.data   547.661534                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.307146                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus_15.data     0.534826                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.841972                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          901                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          896                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.879883                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          1762122                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         1762122                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::switch_cpus_15.data       531310                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         531310                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus_15.data       318441                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        318441                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::switch_cpus_15.data           45                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total           45                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::switch_cpus_15.data       849751                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          849751                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus_15.data       849796                       # number of overall hits
system.cpu5.dcache.overall_hits::total         849796                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus_15.data        18761                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18761                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus_15.data         2709                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         2709                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::switch_cpus_15.data           66                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           66                       # number of SoftPFReq misses
system.cpu5.dcache.demand_misses::switch_cpus_15.data        21470                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         21470                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus_15.data        21536                       # number of overall misses
system.cpu5.dcache.overall_misses::total        21536                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus_15.data    157743000                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    157743000                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus_15.data     31126000                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     31126000                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus_15.data    188869000                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    188869000                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus_15.data    188869000                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    188869000                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus_15.data       550071                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       550071                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus_15.data       321150                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       321150                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::switch_cpus_15.data          111                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          111                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus_15.data       871221                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       871221                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus_15.data       871332                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       871332                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus_15.data     0.034107                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.034107                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus_15.data     0.008435                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.008435                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::switch_cpus_15.data     0.594595                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.594595                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus_15.data     0.024644                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.024644                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus_15.data     0.024716                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.024716                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus_15.data  8408.027291                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total  8408.027291                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus_15.data 11489.848653                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 11489.848653                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus_15.data  8796.879367                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total  8796.879367                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus_15.data  8769.920134                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total  8769.920134                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::writebacks         3744                       # number of writebacks
system.cpu5.dcache.writebacks::total             3744                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus_15.data            3                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus_15.data            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus_15.data            4                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus_15.data            4                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus_15.data        18758                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        18758                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus_15.data         2708                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         2708                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::switch_cpus_15.data           66                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           66                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus_15.data        21466                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        21466                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus_15.data        21532                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        21532                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_uncacheable::switch_cpus_15.data           16                       # number of ReadReq MSHR uncacheable
system.cpu5.dcache.ReadReq_mshr_uncacheable::total           16                       # number of ReadReq MSHR uncacheable
system.cpu5.dcache.WriteReq_mshr_uncacheable::switch_cpus_15.data          500                       # number of WriteReq MSHR uncacheable
system.cpu5.dcache.WriteReq_mshr_uncacheable::total          500                       # number of WriteReq MSHR uncacheable
system.cpu5.dcache.overall_mshr_uncacheable_misses::switch_cpus_15.data          516                       # number of overall MSHR uncacheable misses
system.cpu5.dcache.overall_mshr_uncacheable_misses::total          516                       # number of overall MSHR uncacheable misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus_15.data    138447500                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    138447500                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus_15.data     28342000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     28342000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_15.data      2298000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      2298000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus_15.data    166789500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    166789500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus_15.data    169087500                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    169087500                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_15.data      2707000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      2707000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::switch_cpus_15.data      2707000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      2707000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus_15.data     0.034101                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.034101                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus_15.data     0.008432                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.008432                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_15.data     0.594595                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.594595                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus_15.data     0.024639                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.024639                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus_15.data     0.024712                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.024712                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.data  7380.717561                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  7380.717561                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_15.data 10466.026588                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 10466.026588                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_15.data 34818.181818                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 34818.181818                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus_15.data  7769.938507                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total  7769.938507                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus_15.data  7852.846926                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total  7852.846926                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_15.data 169187.500000                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total 169187.500000                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_15.data  5246.124031                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total  5246.124031                       # average overall mshr uncacheable latency
system.cpu5.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.tags.replacements           84                       # number of replacements
system.cpu5.dtb_walker_cache.tags.tagsinuse    14.988702                       # Cycle average of tags in use
system.cpu5.dtb_walker_cache.tags.total_refs          150                       # Total number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.sampled_refs           99                       # Sample count of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.avg_refs     1.515152                       # Average number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.dtb_walker_cache.tags.occ_blocks::switch_cpus5.dtb.walker     6.005203                       # Average occupied blocks per requestor
system.cpu5.dtb_walker_cache.tags.occ_blocks::switch_cpus_15.dtb.walker     8.983500                       # Average occupied blocks per requestor
system.cpu5.dtb_walker_cache.tags.occ_percent::switch_cpus5.dtb.walker     0.375325                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_percent::switch_cpus_15.dtb.walker     0.561469                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_percent::total     0.936794                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu5.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu5.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu5.dtb_walker_cache.tags.tag_accesses          529                       # Number of tag accesses
system.cpu5.dtb_walker_cache.tags.data_accesses          529                       # Number of data accesses
system.cpu5.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.ReadReq_hits::switch_cpus_15.dtb.walker          125                       # number of ReadReq hits
system.cpu5.dtb_walker_cache.ReadReq_hits::total          125                       # number of ReadReq hits
system.cpu5.dtb_walker_cache.demand_hits::switch_cpus_15.dtb.walker          125                       # number of demand (read+write) hits
system.cpu5.dtb_walker_cache.demand_hits::total          125                       # number of demand (read+write) hits
system.cpu5.dtb_walker_cache.overall_hits::switch_cpus_15.dtb.walker          125                       # number of overall hits
system.cpu5.dtb_walker_cache.overall_hits::total          125                       # number of overall hits
system.cpu5.dtb_walker_cache.ReadReq_misses::switch_cpus_15.dtb.walker           93                       # number of ReadReq misses
system.cpu5.dtb_walker_cache.ReadReq_misses::total           93                       # number of ReadReq misses
system.cpu5.dtb_walker_cache.demand_misses::switch_cpus_15.dtb.walker           93                       # number of demand (read+write) misses
system.cpu5.dtb_walker_cache.demand_misses::total           93                       # number of demand (read+write) misses
system.cpu5.dtb_walker_cache.overall_misses::switch_cpus_15.dtb.walker           93                       # number of overall misses
system.cpu5.dtb_walker_cache.overall_misses::total           93                       # number of overall misses
system.cpu5.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_15.dtb.walker       907000                       # number of ReadReq miss cycles
system.cpu5.dtb_walker_cache.ReadReq_miss_latency::total       907000                       # number of ReadReq miss cycles
system.cpu5.dtb_walker_cache.demand_miss_latency::switch_cpus_15.dtb.walker       907000                       # number of demand (read+write) miss cycles
system.cpu5.dtb_walker_cache.demand_miss_latency::total       907000                       # number of demand (read+write) miss cycles
system.cpu5.dtb_walker_cache.overall_miss_latency::switch_cpus_15.dtb.walker       907000                       # number of overall miss cycles
system.cpu5.dtb_walker_cache.overall_miss_latency::total       907000                       # number of overall miss cycles
system.cpu5.dtb_walker_cache.ReadReq_accesses::switch_cpus_15.dtb.walker          218                       # number of ReadReq accesses(hits+misses)
system.cpu5.dtb_walker_cache.ReadReq_accesses::total          218                       # number of ReadReq accesses(hits+misses)
system.cpu5.dtb_walker_cache.demand_accesses::switch_cpus_15.dtb.walker          218                       # number of demand (read+write) accesses
system.cpu5.dtb_walker_cache.demand_accesses::total          218                       # number of demand (read+write) accesses
system.cpu5.dtb_walker_cache.overall_accesses::switch_cpus_15.dtb.walker          218                       # number of overall (read+write) accesses
system.cpu5.dtb_walker_cache.overall_accesses::total          218                       # number of overall (read+write) accesses
system.cpu5.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_15.dtb.walker     0.426606                       # miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.ReadReq_miss_rate::total     0.426606                       # miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.demand_miss_rate::switch_cpus_15.dtb.walker     0.426606                       # miss rate for demand accesses
system.cpu5.dtb_walker_cache.demand_miss_rate::total     0.426606                       # miss rate for demand accesses
system.cpu5.dtb_walker_cache.overall_miss_rate::switch_cpus_15.dtb.walker     0.426606                       # miss rate for overall accesses
system.cpu5.dtb_walker_cache.overall_miss_rate::total     0.426606                       # miss rate for overall accesses
system.cpu5.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_15.dtb.walker  9752.688172                       # average ReadReq miss latency
system.cpu5.dtb_walker_cache.ReadReq_avg_miss_latency::total  9752.688172                       # average ReadReq miss latency
system.cpu5.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_15.dtb.walker  9752.688172                       # average overall miss latency
system.cpu5.dtb_walker_cache.demand_avg_miss_latency::total  9752.688172                       # average overall miss latency
system.cpu5.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_15.dtb.walker  9752.688172                       # average overall miss latency
system.cpu5.dtb_walker_cache.overall_avg_miss_latency::total  9752.688172                       # average overall miss latency
system.cpu5.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.writebacks::writebacks           11                       # number of writebacks
system.cpu5.dtb_walker_cache.writebacks::total           11                       # number of writebacks
system.cpu5.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_15.dtb.walker           93                       # number of ReadReq MSHR misses
system.cpu5.dtb_walker_cache.ReadReq_mshr_misses::total           93                       # number of ReadReq MSHR misses
system.cpu5.dtb_walker_cache.demand_mshr_misses::switch_cpus_15.dtb.walker           93                       # number of demand (read+write) MSHR misses
system.cpu5.dtb_walker_cache.demand_mshr_misses::total           93                       # number of demand (read+write) MSHR misses
system.cpu5.dtb_walker_cache.overall_mshr_misses::switch_cpus_15.dtb.walker           93                       # number of overall MSHR misses
system.cpu5.dtb_walker_cache.overall_mshr_misses::total           93                       # number of overall MSHR misses
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_15.dtb.walker       814000                       # number of ReadReq MSHR miss cycles
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_latency::total       814000                       # number of ReadReq MSHR miss cycles
system.cpu5.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_15.dtb.walker       814000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dtb_walker_cache.demand_mshr_miss_latency::total       814000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_15.dtb.walker       814000                       # number of overall MSHR miss cycles
system.cpu5.dtb_walker_cache.overall_mshr_miss_latency::total       814000                       # number of overall MSHR miss cycles
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_15.dtb.walker     0.426606                       # mshr miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.426606                       # mshr miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_15.dtb.walker     0.426606                       # mshr miss rate for demand accesses
system.cpu5.dtb_walker_cache.demand_mshr_miss_rate::total     0.426606                       # mshr miss rate for demand accesses
system.cpu5.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_15.dtb.walker     0.426606                       # mshr miss rate for overall accesses
system.cpu5.dtb_walker_cache.overall_mshr_miss_rate::total     0.426606                       # mshr miss rate for overall accesses
system.cpu5.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  8752.688172                       # average ReadReq mshr miss latency
system.cpu5.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8752.688172                       # average ReadReq mshr miss latency
system.cpu5.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  8752.688172                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.demand_avg_mshr_miss_latency::total  8752.688172                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  8752.688172                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.overall_avg_mshr_miss_latency::total  8752.688172                       # average overall mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements            12156                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            2390818                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            12668                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           188.728923                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst    14.195261                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus_15.inst   497.804739                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.027725                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus_15.inst     0.972275                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          4774840                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         4774840                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::switch_cpus_15.inst      2369186                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        2369186                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus_15.inst      2369186                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         2369186                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus_15.inst      2369186                       # number of overall hits
system.cpu5.icache.overall_hits::total        2369186                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus_15.inst        12156                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        12156                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus_15.inst        12156                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         12156                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus_15.inst        12156                       # number of overall misses
system.cpu5.icache.overall_misses::total        12156                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus_15.inst    168915500                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    168915500                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus_15.inst    168915500                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    168915500                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus_15.inst    168915500                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    168915500                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus_15.inst      2381342                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      2381342                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus_15.inst      2381342                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      2381342                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus_15.inst      2381342                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      2381342                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus_15.inst     0.005105                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.005105                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus_15.inst     0.005105                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.005105                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus_15.inst     0.005105                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.005105                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus_15.inst 13895.648240                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 13895.648240                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus_15.inst 13895.648240                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 13895.648240                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus_15.inst 13895.648240                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 13895.648240                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::writebacks        12156                       # number of writebacks
system.cpu5.icache.writebacks::total            12156                       # number of writebacks
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus_15.inst        12156                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        12156                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus_15.inst        12156                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        12156                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus_15.inst        12156                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        12156                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus_15.inst    156759500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    156759500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus_15.inst    156759500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    156759500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus_15.inst    156759500                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    156759500                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus_15.inst     0.005105                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.005105                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus_15.inst     0.005105                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.005105                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus_15.inst     0.005105                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.005105                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.inst 12895.648240                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 12895.648240                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus_15.inst 12895.648240                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 12895.648240                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus_15.inst 12895.648240                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 12895.648240                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.tags.replacements            1                       # number of replacements
system.cpu5.itb_walker_cache.tags.tagsinuse     4.992061                       # Cycle average of tags in use
system.cpu5.itb_walker_cache.tags.total_refs            6                       # Total number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.sampled_refs            6                       # Sample count of references to valid blocks.
system.cpu5.itb_walker_cache.tags.avg_refs            1                       # Average number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.itb_walker_cache.tags.occ_blocks::switch_cpus_15.itb.walker     4.992061                       # Average occupied blocks per requestor
system.cpu5.itb_walker_cache.tags.occ_percent::switch_cpus_15.itb.walker     0.312004                       # Average percentage of cache occupancy
system.cpu5.itb_walker_cache.tags.occ_percent::total     0.312004                       # Average percentage of cache occupancy
system.cpu5.itb_walker_cache.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.cpu5.itb_walker_cache.tags.tag_accesses           33                       # Number of tag accesses
system.cpu5.itb_walker_cache.tags.data_accesses           33                       # Number of data accesses
system.cpu5.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.ReadReq_hits::switch_cpus_15.itb.walker            6                       # number of ReadReq hits
system.cpu5.itb_walker_cache.ReadReq_hits::total            6                       # number of ReadReq hits
system.cpu5.itb_walker_cache.demand_hits::switch_cpus_15.itb.walker            6                       # number of demand (read+write) hits
system.cpu5.itb_walker_cache.demand_hits::total            6                       # number of demand (read+write) hits
system.cpu5.itb_walker_cache.overall_hits::switch_cpus_15.itb.walker            6                       # number of overall hits
system.cpu5.itb_walker_cache.overall_hits::total            6                       # number of overall hits
system.cpu5.itb_walker_cache.ReadReq_misses::switch_cpus_15.itb.walker            7                       # number of ReadReq misses
system.cpu5.itb_walker_cache.ReadReq_misses::total            7                       # number of ReadReq misses
system.cpu5.itb_walker_cache.demand_misses::switch_cpus_15.itb.walker            7                       # number of demand (read+write) misses
system.cpu5.itb_walker_cache.demand_misses::total            7                       # number of demand (read+write) misses
system.cpu5.itb_walker_cache.overall_misses::switch_cpus_15.itb.walker            7                       # number of overall misses
system.cpu5.itb_walker_cache.overall_misses::total            7                       # number of overall misses
system.cpu5.itb_walker_cache.ReadReq_miss_latency::switch_cpus_15.itb.walker        58000                       # number of ReadReq miss cycles
system.cpu5.itb_walker_cache.ReadReq_miss_latency::total        58000                       # number of ReadReq miss cycles
system.cpu5.itb_walker_cache.demand_miss_latency::switch_cpus_15.itb.walker        58000                       # number of demand (read+write) miss cycles
system.cpu5.itb_walker_cache.demand_miss_latency::total        58000                       # number of demand (read+write) miss cycles
system.cpu5.itb_walker_cache.overall_miss_latency::switch_cpus_15.itb.walker        58000                       # number of overall miss cycles
system.cpu5.itb_walker_cache.overall_miss_latency::total        58000                       # number of overall miss cycles
system.cpu5.itb_walker_cache.ReadReq_accesses::switch_cpus_15.itb.walker           13                       # number of ReadReq accesses(hits+misses)
system.cpu5.itb_walker_cache.ReadReq_accesses::total           13                       # number of ReadReq accesses(hits+misses)
system.cpu5.itb_walker_cache.demand_accesses::switch_cpus_15.itb.walker           13                       # number of demand (read+write) accesses
system.cpu5.itb_walker_cache.demand_accesses::total           13                       # number of demand (read+write) accesses
system.cpu5.itb_walker_cache.overall_accesses::switch_cpus_15.itb.walker           13                       # number of overall (read+write) accesses
system.cpu5.itb_walker_cache.overall_accesses::total           13                       # number of overall (read+write) accesses
system.cpu5.itb_walker_cache.ReadReq_miss_rate::switch_cpus_15.itb.walker     0.538462                       # miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.ReadReq_miss_rate::total     0.538462                       # miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.demand_miss_rate::switch_cpus_15.itb.walker     0.538462                       # miss rate for demand accesses
system.cpu5.itb_walker_cache.demand_miss_rate::total     0.538462                       # miss rate for demand accesses
system.cpu5.itb_walker_cache.overall_miss_rate::switch_cpus_15.itb.walker     0.538462                       # miss rate for overall accesses
system.cpu5.itb_walker_cache.overall_miss_rate::total     0.538462                       # miss rate for overall accesses
system.cpu5.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_15.itb.walker  8285.714286                       # average ReadReq miss latency
system.cpu5.itb_walker_cache.ReadReq_avg_miss_latency::total  8285.714286                       # average ReadReq miss latency
system.cpu5.itb_walker_cache.demand_avg_miss_latency::switch_cpus_15.itb.walker  8285.714286                       # average overall miss latency
system.cpu5.itb_walker_cache.demand_avg_miss_latency::total  8285.714286                       # average overall miss latency
system.cpu5.itb_walker_cache.overall_avg_miss_latency::switch_cpus_15.itb.walker  8285.714286                       # average overall miss latency
system.cpu5.itb_walker_cache.overall_avg_miss_latency::total  8285.714286                       # average overall miss latency
system.cpu5.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_15.itb.walker            7                       # number of ReadReq MSHR misses
system.cpu5.itb_walker_cache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu5.itb_walker_cache.demand_mshr_misses::switch_cpus_15.itb.walker            7                       # number of demand (read+write) MSHR misses
system.cpu5.itb_walker_cache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.cpu5.itb_walker_cache.overall_mshr_misses::switch_cpus_15.itb.walker            7                       # number of overall MSHR misses
system.cpu5.itb_walker_cache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_15.itb.walker        51000                       # number of ReadReq MSHR miss cycles
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_latency::total        51000                       # number of ReadReq MSHR miss cycles
system.cpu5.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_15.itb.walker        51000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.itb_walker_cache.demand_mshr_miss_latency::total        51000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_15.itb.walker        51000                       # number of overall MSHR miss cycles
system.cpu5.itb_walker_cache.overall_mshr_miss_latency::total        51000                       # number of overall MSHR miss cycles
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_15.itb.walker     0.538462                       # mshr miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.538462                       # mshr miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_15.itb.walker     0.538462                       # mshr miss rate for demand accesses
system.cpu5.itb_walker_cache.demand_mshr_miss_rate::total     0.538462                       # mshr miss rate for demand accesses
system.cpu5.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_15.itb.walker     0.538462                       # mshr miss rate for overall accesses
system.cpu5.itb_walker_cache.overall_mshr_miss_rate::total     0.538462                       # mshr miss rate for overall accesses
system.cpu5.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.itb.walker  7285.714286                       # average ReadReq mshr miss latency
system.cpu5.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7285.714286                       # average ReadReq mshr miss latency
system.cpu5.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_15.itb.walker  7285.714286                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.demand_avg_mshr_miss_latency::total  7285.714286                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_15.itb.walker  7285.714286                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.overall_avg_mshr_miss_latency::total  7285.714286                       # average overall mshr miss latency
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu6.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu6.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu6.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu6.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu6.interrupts.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu6.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu6.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu6.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu6.pwrStateResidencyTicks::OFF  6665161706500                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_vec_insts                           0                       # number of vector instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu6.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu6.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements            13541                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          814.254223                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             856179                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            14422                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            59.366177                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   224.593169                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus_16.data   589.661054                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.219329                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus_16.data     0.575841                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.795170                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          881                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          878                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.860352                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          1886554                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         1886554                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.ReadReq_hits::switch_cpus_16.data       566630                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         566630                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus_16.data       342145                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        342145                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::switch_cpus_16.data           44                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total           44                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::switch_cpus_16.data       908775                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          908775                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus_16.data       908819                       # number of overall hits
system.cpu6.dcache.overall_hits::total         908819                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus_16.data        20746                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        20746                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus_16.data         2914                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         2914                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::switch_cpus_16.data           32                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total           32                       # number of SoftPFReq misses
system.cpu6.dcache.demand_misses::switch_cpus_16.data        23660                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         23660                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus_16.data        23692                       # number of overall misses
system.cpu6.dcache.overall_misses::total        23692                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus_16.data    177763500                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    177763500                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus_16.data     29819000                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     29819000                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus_16.data    207582500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    207582500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus_16.data    207582500                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    207582500                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus_16.data       587376                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       587376                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus_16.data       345059                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       345059                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::switch_cpus_16.data           76                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total           76                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus_16.data       932435                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       932435                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus_16.data       932511                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       932511                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus_16.data     0.035320                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.035320                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus_16.data     0.008445                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.008445                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::switch_cpus_16.data     0.421053                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.421053                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus_16.data     0.025374                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.025374                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus_16.data     0.025407                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.025407                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus_16.data  8568.567435                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total  8568.567435                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus_16.data 10233.013040                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 10233.013040                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus_16.data  8773.562975                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total  8773.562975                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus_16.data  8761.712814                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total  8761.712814                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::writebacks         5071                       # number of writebacks
system.cpu6.dcache.writebacks::total             5071                       # number of writebacks
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus_16.data            1                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus_16.data            1                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus_16.data            1                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus_16.data        20746                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        20746                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus_16.data         2913                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         2913                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::switch_cpus_16.data           32                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total           32                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus_16.data        23659                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        23659                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus_16.data        23691                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        23691                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_uncacheable::switch_cpus_16.data           18                       # number of ReadReq MSHR uncacheable
system.cpu6.dcache.ReadReq_mshr_uncacheable::total           18                       # number of ReadReq MSHR uncacheable
system.cpu6.dcache.WriteReq_mshr_uncacheable::switch_cpus_16.data          504                       # number of WriteReq MSHR uncacheable
system.cpu6.dcache.WriteReq_mshr_uncacheable::total          504                       # number of WriteReq MSHR uncacheable
system.cpu6.dcache.overall_mshr_uncacheable_misses::switch_cpus_16.data          522                       # number of overall MSHR uncacheable misses
system.cpu6.dcache.overall_mshr_uncacheable_misses::total          522                       # number of overall MSHR uncacheable misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus_16.data    157017500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    157017500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus_16.data     26862000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     26862000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_16.data       365000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total       365000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus_16.data    183879500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    183879500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus_16.data    184244500                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    184244500                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_16.data      2977000                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total      2977000                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::switch_cpus_16.data      2977000                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total      2977000                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus_16.data     0.035320                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.035320                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus_16.data     0.008442                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.008442                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_16.data     0.421053                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.421053                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus_16.data     0.025373                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.025373                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus_16.data     0.025406                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.025406                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.data  7568.567435                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  7568.567435                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_16.data  9221.421215                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total  9221.421215                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_16.data 11406.250000                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 11406.250000                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus_16.data  7772.074052                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total  7772.074052                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus_16.data  7776.982820                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total  7776.982820                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_16.data 165388.888889                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total 165388.888889                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_16.data  5703.065134                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total  5703.065134                       # average overall mshr uncacheable latency
system.cpu6.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb_walker_cache.tags.replacements           99                       # number of replacements
system.cpu6.dtb_walker_cache.tags.tagsinuse    14.928139                       # Cycle average of tags in use
system.cpu6.dtb_walker_cache.tags.total_refs          216                       # Total number of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.sampled_refs          114                       # Sample count of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.avg_refs     1.894737                       # Average number of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu6.dtb_walker_cache.tags.occ_blocks::switch_cpus6.dtb.walker     3.005261                       # Average occupied blocks per requestor
system.cpu6.dtb_walker_cache.tags.occ_blocks::switch_cpus_16.dtb.walker    11.922878                       # Average occupied blocks per requestor
system.cpu6.dtb_walker_cache.tags.occ_percent::switch_cpus6.dtb.walker     0.187829                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_percent::switch_cpus_16.dtb.walker     0.745180                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_percent::total     0.933009                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu6.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu6.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu6.dtb_walker_cache.tags.tag_accesses          547                       # Number of tag accesses
system.cpu6.dtb_walker_cache.tags.data_accesses          547                       # Number of data accesses
system.cpu6.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb_walker_cache.ReadReq_hits::switch_cpus_16.dtb.walker          116                       # number of ReadReq hits
system.cpu6.dtb_walker_cache.ReadReq_hits::total          116                       # number of ReadReq hits
system.cpu6.dtb_walker_cache.demand_hits::switch_cpus_16.dtb.walker          116                       # number of demand (read+write) hits
system.cpu6.dtb_walker_cache.demand_hits::total          116                       # number of demand (read+write) hits
system.cpu6.dtb_walker_cache.overall_hits::switch_cpus_16.dtb.walker          116                       # number of overall hits
system.cpu6.dtb_walker_cache.overall_hits::total          116                       # number of overall hits
system.cpu6.dtb_walker_cache.ReadReq_misses::switch_cpus_16.dtb.walker          105                       # number of ReadReq misses
system.cpu6.dtb_walker_cache.ReadReq_misses::total          105                       # number of ReadReq misses
system.cpu6.dtb_walker_cache.demand_misses::switch_cpus_16.dtb.walker          105                       # number of demand (read+write) misses
system.cpu6.dtb_walker_cache.demand_misses::total          105                       # number of demand (read+write) misses
system.cpu6.dtb_walker_cache.overall_misses::switch_cpus_16.dtb.walker          105                       # number of overall misses
system.cpu6.dtb_walker_cache.overall_misses::total          105                       # number of overall misses
system.cpu6.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_16.dtb.walker       996000                       # number of ReadReq miss cycles
system.cpu6.dtb_walker_cache.ReadReq_miss_latency::total       996000                       # number of ReadReq miss cycles
system.cpu6.dtb_walker_cache.demand_miss_latency::switch_cpus_16.dtb.walker       996000                       # number of demand (read+write) miss cycles
system.cpu6.dtb_walker_cache.demand_miss_latency::total       996000                       # number of demand (read+write) miss cycles
system.cpu6.dtb_walker_cache.overall_miss_latency::switch_cpus_16.dtb.walker       996000                       # number of overall miss cycles
system.cpu6.dtb_walker_cache.overall_miss_latency::total       996000                       # number of overall miss cycles
system.cpu6.dtb_walker_cache.ReadReq_accesses::switch_cpus_16.dtb.walker          221                       # number of ReadReq accesses(hits+misses)
system.cpu6.dtb_walker_cache.ReadReq_accesses::total          221                       # number of ReadReq accesses(hits+misses)
system.cpu6.dtb_walker_cache.demand_accesses::switch_cpus_16.dtb.walker          221                       # number of demand (read+write) accesses
system.cpu6.dtb_walker_cache.demand_accesses::total          221                       # number of demand (read+write) accesses
system.cpu6.dtb_walker_cache.overall_accesses::switch_cpus_16.dtb.walker          221                       # number of overall (read+write) accesses
system.cpu6.dtb_walker_cache.overall_accesses::total          221                       # number of overall (read+write) accesses
system.cpu6.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_16.dtb.walker     0.475113                       # miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.ReadReq_miss_rate::total     0.475113                       # miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.demand_miss_rate::switch_cpus_16.dtb.walker     0.475113                       # miss rate for demand accesses
system.cpu6.dtb_walker_cache.demand_miss_rate::total     0.475113                       # miss rate for demand accesses
system.cpu6.dtb_walker_cache.overall_miss_rate::switch_cpus_16.dtb.walker     0.475113                       # miss rate for overall accesses
system.cpu6.dtb_walker_cache.overall_miss_rate::total     0.475113                       # miss rate for overall accesses
system.cpu6.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_16.dtb.walker  9485.714286                       # average ReadReq miss latency
system.cpu6.dtb_walker_cache.ReadReq_avg_miss_latency::total  9485.714286                       # average ReadReq miss latency
system.cpu6.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_16.dtb.walker  9485.714286                       # average overall miss latency
system.cpu6.dtb_walker_cache.demand_avg_miss_latency::total  9485.714286                       # average overall miss latency
system.cpu6.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_16.dtb.walker  9485.714286                       # average overall miss latency
system.cpu6.dtb_walker_cache.overall_avg_miss_latency::total  9485.714286                       # average overall miss latency
system.cpu6.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dtb_walker_cache.writebacks::writebacks           12                       # number of writebacks
system.cpu6.dtb_walker_cache.writebacks::total           12                       # number of writebacks
system.cpu6.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_16.dtb.walker          105                       # number of ReadReq MSHR misses
system.cpu6.dtb_walker_cache.ReadReq_mshr_misses::total          105                       # number of ReadReq MSHR misses
system.cpu6.dtb_walker_cache.demand_mshr_misses::switch_cpus_16.dtb.walker          105                       # number of demand (read+write) MSHR misses
system.cpu6.dtb_walker_cache.demand_mshr_misses::total          105                       # number of demand (read+write) MSHR misses
system.cpu6.dtb_walker_cache.overall_mshr_misses::switch_cpus_16.dtb.walker          105                       # number of overall MSHR misses
system.cpu6.dtb_walker_cache.overall_mshr_misses::total          105                       # number of overall MSHR misses
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_16.dtb.walker       891000                       # number of ReadReq MSHR miss cycles
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_latency::total       891000                       # number of ReadReq MSHR miss cycles
system.cpu6.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_16.dtb.walker       891000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dtb_walker_cache.demand_mshr_miss_latency::total       891000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_16.dtb.walker       891000                       # number of overall MSHR miss cycles
system.cpu6.dtb_walker_cache.overall_mshr_miss_latency::total       891000                       # number of overall MSHR miss cycles
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_16.dtb.walker     0.475113                       # mshr miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.475113                       # mshr miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_16.dtb.walker     0.475113                       # mshr miss rate for demand accesses
system.cpu6.dtb_walker_cache.demand_mshr_miss_rate::total     0.475113                       # mshr miss rate for demand accesses
system.cpu6.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_16.dtb.walker     0.475113                       # mshr miss rate for overall accesses
system.cpu6.dtb_walker_cache.overall_mshr_miss_rate::total     0.475113                       # mshr miss rate for overall accesses
system.cpu6.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.dtb.walker  8485.714286                       # average ReadReq mshr miss latency
system.cpu6.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8485.714286                       # average ReadReq mshr miss latency
system.cpu6.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_16.dtb.walker  8485.714286                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.demand_avg_mshr_miss_latency::total  8485.714286                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_16.dtb.walker  8485.714286                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.overall_avg_mshr_miss_latency::total  8485.714286                       # average overall mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements            12765                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            2613390                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            13277                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           196.835882                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst    15.023027                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus_16.inst   496.976973                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.029342                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus_16.inst     0.970658                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses          5154269                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses         5154269                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.ReadReq_hits::switch_cpus_16.inst      2557987                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        2557987                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus_16.inst      2557987                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         2557987                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus_16.inst      2557987                       # number of overall hits
system.cpu6.icache.overall_hits::total        2557987                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus_16.inst        12765                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        12765                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus_16.inst        12765                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         12765                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus_16.inst        12765                       # number of overall misses
system.cpu6.icache.overall_misses::total        12765                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus_16.inst    178005500                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total    178005500                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus_16.inst    178005500                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total    178005500                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus_16.inst    178005500                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total    178005500                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus_16.inst      2570752                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      2570752                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus_16.inst      2570752                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      2570752                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus_16.inst      2570752                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      2570752                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus_16.inst     0.004965                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.004965                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus_16.inst     0.004965                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.004965                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus_16.inst     0.004965                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.004965                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus_16.inst 13944.810027                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 13944.810027                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus_16.inst 13944.810027                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 13944.810027                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus_16.inst 13944.810027                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 13944.810027                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::writebacks        12765                       # number of writebacks
system.cpu6.icache.writebacks::total            12765                       # number of writebacks
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus_16.inst        12765                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total        12765                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus_16.inst        12765                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total        12765                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus_16.inst        12765                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total        12765                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus_16.inst    165240500                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total    165240500                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus_16.inst    165240500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total    165240500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus_16.inst    165240500                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total    165240500                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus_16.inst     0.004965                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.004965                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus_16.inst     0.004965                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.004965                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus_16.inst     0.004965                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.004965                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.inst 12944.810027                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 12944.810027                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus_16.inst 12944.810027                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 12944.810027                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus_16.inst 12944.810027                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 12944.810027                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb_walker_cache.tags.replacements           21                       # number of replacements
system.cpu6.itb_walker_cache.tags.tagsinuse    12.006701                       # Cycle average of tags in use
system.cpu6.itb_walker_cache.tags.total_refs          149                       # Total number of references to valid blocks.
system.cpu6.itb_walker_cache.tags.sampled_refs           33                       # Sample count of references to valid blocks.
system.cpu6.itb_walker_cache.tags.avg_refs     4.515152                       # Average number of references to valid blocks.
system.cpu6.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu6.itb_walker_cache.tags.occ_blocks::switch_cpus6.itb.walker     8.010816                       # Average occupied blocks per requestor
system.cpu6.itb_walker_cache.tags.occ_blocks::switch_cpus_16.itb.walker     3.995885                       # Average occupied blocks per requestor
system.cpu6.itb_walker_cache.tags.occ_percent::switch_cpus6.itb.walker     0.500676                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_percent::switch_cpus_16.itb.walker     0.249743                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_percent::total     0.750419                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu6.itb_walker_cache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu6.itb_walker_cache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu6.itb_walker_cache.tags.tag_accesses           80                       # Number of tag accesses
system.cpu6.itb_walker_cache.tags.data_accesses           80                       # Number of data accesses
system.cpu6.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb_walker_cache.ReadReq_hits::switch_cpus_16.itb.walker            7                       # number of ReadReq hits
system.cpu6.itb_walker_cache.ReadReq_hits::total            7                       # number of ReadReq hits
system.cpu6.itb_walker_cache.demand_hits::switch_cpus_16.itb.walker            7                       # number of demand (read+write) hits
system.cpu6.itb_walker_cache.demand_hits::total            7                       # number of demand (read+write) hits
system.cpu6.itb_walker_cache.overall_hits::switch_cpus_16.itb.walker            7                       # number of overall hits
system.cpu6.itb_walker_cache.overall_hits::total            7                       # number of overall hits
system.cpu6.itb_walker_cache.ReadReq_misses::switch_cpus_16.itb.walker           22                       # number of ReadReq misses
system.cpu6.itb_walker_cache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu6.itb_walker_cache.demand_misses::switch_cpus_16.itb.walker           22                       # number of demand (read+write) misses
system.cpu6.itb_walker_cache.demand_misses::total           22                       # number of demand (read+write) misses
system.cpu6.itb_walker_cache.overall_misses::switch_cpus_16.itb.walker           22                       # number of overall misses
system.cpu6.itb_walker_cache.overall_misses::total           22                       # number of overall misses
system.cpu6.itb_walker_cache.ReadReq_miss_latency::switch_cpus_16.itb.walker       127500                       # number of ReadReq miss cycles
system.cpu6.itb_walker_cache.ReadReq_miss_latency::total       127500                       # number of ReadReq miss cycles
system.cpu6.itb_walker_cache.demand_miss_latency::switch_cpus_16.itb.walker       127500                       # number of demand (read+write) miss cycles
system.cpu6.itb_walker_cache.demand_miss_latency::total       127500                       # number of demand (read+write) miss cycles
system.cpu6.itb_walker_cache.overall_miss_latency::switch_cpus_16.itb.walker       127500                       # number of overall miss cycles
system.cpu6.itb_walker_cache.overall_miss_latency::total       127500                       # number of overall miss cycles
system.cpu6.itb_walker_cache.ReadReq_accesses::switch_cpus_16.itb.walker           29                       # number of ReadReq accesses(hits+misses)
system.cpu6.itb_walker_cache.ReadReq_accesses::total           29                       # number of ReadReq accesses(hits+misses)
system.cpu6.itb_walker_cache.demand_accesses::switch_cpus_16.itb.walker           29                       # number of demand (read+write) accesses
system.cpu6.itb_walker_cache.demand_accesses::total           29                       # number of demand (read+write) accesses
system.cpu6.itb_walker_cache.overall_accesses::switch_cpus_16.itb.walker           29                       # number of overall (read+write) accesses
system.cpu6.itb_walker_cache.overall_accesses::total           29                       # number of overall (read+write) accesses
system.cpu6.itb_walker_cache.ReadReq_miss_rate::switch_cpus_16.itb.walker     0.758621                       # miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.ReadReq_miss_rate::total     0.758621                       # miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.demand_miss_rate::switch_cpus_16.itb.walker     0.758621                       # miss rate for demand accesses
system.cpu6.itb_walker_cache.demand_miss_rate::total     0.758621                       # miss rate for demand accesses
system.cpu6.itb_walker_cache.overall_miss_rate::switch_cpus_16.itb.walker     0.758621                       # miss rate for overall accesses
system.cpu6.itb_walker_cache.overall_miss_rate::total     0.758621                       # miss rate for overall accesses
system.cpu6.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_16.itb.walker  5795.454545                       # average ReadReq miss latency
system.cpu6.itb_walker_cache.ReadReq_avg_miss_latency::total  5795.454545                       # average ReadReq miss latency
system.cpu6.itb_walker_cache.demand_avg_miss_latency::switch_cpus_16.itb.walker  5795.454545                       # average overall miss latency
system.cpu6.itb_walker_cache.demand_avg_miss_latency::total  5795.454545                       # average overall miss latency
system.cpu6.itb_walker_cache.overall_avg_miss_latency::switch_cpus_16.itb.walker  5795.454545                       # average overall miss latency
system.cpu6.itb_walker_cache.overall_avg_miss_latency::total  5795.454545                       # average overall miss latency
system.cpu6.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.itb_walker_cache.writebacks::writebacks            1                       # number of writebacks
system.cpu6.itb_walker_cache.writebacks::total            1                       # number of writebacks
system.cpu6.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_16.itb.walker           22                       # number of ReadReq MSHR misses
system.cpu6.itb_walker_cache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.cpu6.itb_walker_cache.demand_mshr_misses::switch_cpus_16.itb.walker           22                       # number of demand (read+write) MSHR misses
system.cpu6.itb_walker_cache.demand_mshr_misses::total           22                       # number of demand (read+write) MSHR misses
system.cpu6.itb_walker_cache.overall_mshr_misses::switch_cpus_16.itb.walker           22                       # number of overall MSHR misses
system.cpu6.itb_walker_cache.overall_mshr_misses::total           22                       # number of overall MSHR misses
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_16.itb.walker       105500                       # number of ReadReq MSHR miss cycles
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_latency::total       105500                       # number of ReadReq MSHR miss cycles
system.cpu6.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_16.itb.walker       105500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.itb_walker_cache.demand_mshr_miss_latency::total       105500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_16.itb.walker       105500                       # number of overall MSHR miss cycles
system.cpu6.itb_walker_cache.overall_mshr_miss_latency::total       105500                       # number of overall MSHR miss cycles
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_16.itb.walker     0.758621                       # mshr miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.758621                       # mshr miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_16.itb.walker     0.758621                       # mshr miss rate for demand accesses
system.cpu6.itb_walker_cache.demand_mshr_miss_rate::total     0.758621                       # mshr miss rate for demand accesses
system.cpu6.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_16.itb.walker     0.758621                       # mshr miss rate for overall accesses
system.cpu6.itb_walker_cache.overall_mshr_miss_rate::total     0.758621                       # mshr miss rate for overall accesses
system.cpu6.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.itb.walker  4795.454545                       # average ReadReq mshr miss latency
system.cpu6.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  4795.454545                       # average ReadReq mshr miss latency
system.cpu6.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_16.itb.walker  4795.454545                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.demand_avg_mshr_miss_latency::total  4795.454545                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_16.itb.walker  4795.454545                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.overall_avg_mshr_miss_latency::total  4795.454545                       # average overall mshr miss latency
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu7.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu7.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu7.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu7.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu7.interrupts.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu7.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu7.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu7.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu7.pwrStateResidencyTicks::OFF  6665161706500                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_vec_insts                           0                       # number of vector instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu7.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu7.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements            13666                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          830.579794                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             894933                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            14576                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            61.397709                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   284.836045                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus_17.data   545.743748                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.278160                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus_17.data     0.532953                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.811113                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          910                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          890                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          1878365                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         1878365                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.ReadReq_hits::switch_cpus_17.data       564763                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         564763                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus_17.data       339914                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        339914                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::switch_cpus_17.data           32                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           32                       # number of SoftPFReq hits
system.cpu7.dcache.demand_hits::switch_cpus_17.data       904677                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          904677                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus_17.data       904709                       # number of overall hits
system.cpu7.dcache.overall_hits::total         904709                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus_17.data        20858                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        20858                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus_17.data         2803                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         2803                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::switch_cpus_17.data           34                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           34                       # number of SoftPFReq misses
system.cpu7.dcache.demand_misses::switch_cpus_17.data        23661                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         23661                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus_17.data        23695                       # number of overall misses
system.cpu7.dcache.overall_misses::total        23695                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus_17.data    194546000                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    194546000                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus_17.data     30031000                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     30031000                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus_17.data    224577000                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    224577000                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus_17.data    224577000                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    224577000                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus_17.data       585621                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       585621                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus_17.data       342717                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       342717                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::switch_cpus_17.data           66                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           66                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus_17.data       928338                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       928338                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus_17.data       928404                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       928404                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus_17.data     0.035617                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.035617                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus_17.data     0.008179                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.008179                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::switch_cpus_17.data     0.515152                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.515152                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus_17.data     0.025487                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.025487                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus_17.data     0.025522                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.025522                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus_17.data  9327.164637                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total  9327.164637                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus_17.data 10713.877988                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 10713.877988                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus_17.data  9491.441613                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total  9491.441613                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus_17.data  9477.822325                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total  9477.822325                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::writebacks         5007                       # number of writebacks
system.cpu7.dcache.writebacks::total             5007                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus_17.data        20858                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        20858                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus_17.data         2803                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         2803                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::switch_cpus_17.data           34                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           34                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus_17.data        23661                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        23661                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus_17.data        23695                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        23695                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_uncacheable::switch_cpus_17.data           12                       # number of ReadReq MSHR uncacheable
system.cpu7.dcache.ReadReq_mshr_uncacheable::total           12                       # number of ReadReq MSHR uncacheable
system.cpu7.dcache.WriteReq_mshr_uncacheable::switch_cpus_17.data          487                       # number of WriteReq MSHR uncacheable
system.cpu7.dcache.WriteReq_mshr_uncacheable::total          487                       # number of WriteReq MSHR uncacheable
system.cpu7.dcache.overall_mshr_uncacheable_misses::switch_cpus_17.data          499                       # number of overall MSHR uncacheable misses
system.cpu7.dcache.overall_mshr_uncacheable_misses::total          499                       # number of overall MSHR uncacheable misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus_17.data    173688000                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    173688000                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus_17.data     27228000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     27228000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_17.data       183500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       183500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus_17.data    200916000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    200916000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus_17.data    201099500                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    201099500                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_17.data      2032500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total      2032500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::switch_cpus_17.data      2032500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      2032500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus_17.data     0.035617                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.035617                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus_17.data     0.008179                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.008179                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_17.data     0.515152                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.515152                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus_17.data     0.025487                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.025487                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus_17.data     0.025522                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.025522                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.data  8327.164637                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total  8327.164637                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_17.data  9713.877988                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total  9713.877988                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_17.data  5397.058824                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total  5397.058824                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus_17.data  8491.441613                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total  8491.441613                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus_17.data  8487.001477                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total  8487.001477                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_17.data       169375                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169375                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_17.data  4073.146293                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total  4073.146293                       # average overall mshr uncacheable latency
system.cpu7.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb_walker_cache.tags.replacements           83                       # number of replacements
system.cpu7.dtb_walker_cache.tags.tagsinuse    15.995587                       # Cycle average of tags in use
system.cpu7.dtb_walker_cache.tags.total_refs          149                       # Total number of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.sampled_refs           99                       # Sample count of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.avg_refs     1.505051                       # Average number of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu7.dtb_walker_cache.tags.occ_blocks::switch_cpus7.dtb.walker     3.005600                       # Average occupied blocks per requestor
system.cpu7.dtb_walker_cache.tags.occ_blocks::switch_cpus_17.dtb.walker    12.989987                       # Average occupied blocks per requestor
system.cpu7.dtb_walker_cache.tags.occ_percent::switch_cpus7.dtb.walker     0.187850                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_percent::switch_cpus_17.dtb.walker     0.811874                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_percent::total     0.999724                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu7.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu7.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.dtb_walker_cache.tags.tag_accesses          532                       # Number of tag accesses
system.cpu7.dtb_walker_cache.tags.data_accesses          532                       # Number of data accesses
system.cpu7.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb_walker_cache.ReadReq_hits::switch_cpus_17.dtb.walker          131                       # number of ReadReq hits
system.cpu7.dtb_walker_cache.ReadReq_hits::total          131                       # number of ReadReq hits
system.cpu7.dtb_walker_cache.demand_hits::switch_cpus_17.dtb.walker          131                       # number of demand (read+write) hits
system.cpu7.dtb_walker_cache.demand_hits::total          131                       # number of demand (read+write) hits
system.cpu7.dtb_walker_cache.overall_hits::switch_cpus_17.dtb.walker          131                       # number of overall hits
system.cpu7.dtb_walker_cache.overall_hits::total          131                       # number of overall hits
system.cpu7.dtb_walker_cache.ReadReq_misses::switch_cpus_17.dtb.walker           90                       # number of ReadReq misses
system.cpu7.dtb_walker_cache.ReadReq_misses::total           90                       # number of ReadReq misses
system.cpu7.dtb_walker_cache.demand_misses::switch_cpus_17.dtb.walker           90                       # number of demand (read+write) misses
system.cpu7.dtb_walker_cache.demand_misses::total           90                       # number of demand (read+write) misses
system.cpu7.dtb_walker_cache.overall_misses::switch_cpus_17.dtb.walker           90                       # number of overall misses
system.cpu7.dtb_walker_cache.overall_misses::total           90                       # number of overall misses
system.cpu7.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_17.dtb.walker       964500                       # number of ReadReq miss cycles
system.cpu7.dtb_walker_cache.ReadReq_miss_latency::total       964500                       # number of ReadReq miss cycles
system.cpu7.dtb_walker_cache.demand_miss_latency::switch_cpus_17.dtb.walker       964500                       # number of demand (read+write) miss cycles
system.cpu7.dtb_walker_cache.demand_miss_latency::total       964500                       # number of demand (read+write) miss cycles
system.cpu7.dtb_walker_cache.overall_miss_latency::switch_cpus_17.dtb.walker       964500                       # number of overall miss cycles
system.cpu7.dtb_walker_cache.overall_miss_latency::total       964500                       # number of overall miss cycles
system.cpu7.dtb_walker_cache.ReadReq_accesses::switch_cpus_17.dtb.walker          221                       # number of ReadReq accesses(hits+misses)
system.cpu7.dtb_walker_cache.ReadReq_accesses::total          221                       # number of ReadReq accesses(hits+misses)
system.cpu7.dtb_walker_cache.demand_accesses::switch_cpus_17.dtb.walker          221                       # number of demand (read+write) accesses
system.cpu7.dtb_walker_cache.demand_accesses::total          221                       # number of demand (read+write) accesses
system.cpu7.dtb_walker_cache.overall_accesses::switch_cpus_17.dtb.walker          221                       # number of overall (read+write) accesses
system.cpu7.dtb_walker_cache.overall_accesses::total          221                       # number of overall (read+write) accesses
system.cpu7.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_17.dtb.walker     0.407240                       # miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.ReadReq_miss_rate::total     0.407240                       # miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.demand_miss_rate::switch_cpus_17.dtb.walker     0.407240                       # miss rate for demand accesses
system.cpu7.dtb_walker_cache.demand_miss_rate::total     0.407240                       # miss rate for demand accesses
system.cpu7.dtb_walker_cache.overall_miss_rate::switch_cpus_17.dtb.walker     0.407240                       # miss rate for overall accesses
system.cpu7.dtb_walker_cache.overall_miss_rate::total     0.407240                       # miss rate for overall accesses
system.cpu7.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_17.dtb.walker 10716.666667                       # average ReadReq miss latency
system.cpu7.dtb_walker_cache.ReadReq_avg_miss_latency::total 10716.666667                       # average ReadReq miss latency
system.cpu7.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_17.dtb.walker 10716.666667                       # average overall miss latency
system.cpu7.dtb_walker_cache.demand_avg_miss_latency::total 10716.666667                       # average overall miss latency
system.cpu7.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_17.dtb.walker 10716.666667                       # average overall miss latency
system.cpu7.dtb_walker_cache.overall_avg_miss_latency::total 10716.666667                       # average overall miss latency
system.cpu7.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dtb_walker_cache.writebacks::writebacks           12                       # number of writebacks
system.cpu7.dtb_walker_cache.writebacks::total           12                       # number of writebacks
system.cpu7.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_17.dtb.walker           90                       # number of ReadReq MSHR misses
system.cpu7.dtb_walker_cache.ReadReq_mshr_misses::total           90                       # number of ReadReq MSHR misses
system.cpu7.dtb_walker_cache.demand_mshr_misses::switch_cpus_17.dtb.walker           90                       # number of demand (read+write) MSHR misses
system.cpu7.dtb_walker_cache.demand_mshr_misses::total           90                       # number of demand (read+write) MSHR misses
system.cpu7.dtb_walker_cache.overall_mshr_misses::switch_cpus_17.dtb.walker           90                       # number of overall MSHR misses
system.cpu7.dtb_walker_cache.overall_mshr_misses::total           90                       # number of overall MSHR misses
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_17.dtb.walker       874500                       # number of ReadReq MSHR miss cycles
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_latency::total       874500                       # number of ReadReq MSHR miss cycles
system.cpu7.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_17.dtb.walker       874500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dtb_walker_cache.demand_mshr_miss_latency::total       874500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_17.dtb.walker       874500                       # number of overall MSHR miss cycles
system.cpu7.dtb_walker_cache.overall_mshr_miss_latency::total       874500                       # number of overall MSHR miss cycles
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_17.dtb.walker     0.407240                       # mshr miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.407240                       # mshr miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_17.dtb.walker     0.407240                       # mshr miss rate for demand accesses
system.cpu7.dtb_walker_cache.demand_mshr_miss_rate::total     0.407240                       # mshr miss rate for demand accesses
system.cpu7.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_17.dtb.walker     0.407240                       # mshr miss rate for overall accesses
system.cpu7.dtb_walker_cache.overall_mshr_miss_rate::total     0.407240                       # mshr miss rate for overall accesses
system.cpu7.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.dtb.walker  9716.666667                       # average ReadReq mshr miss latency
system.cpu7.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9716.666667                       # average ReadReq mshr miss latency
system.cpu7.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_17.dtb.walker  9716.666667                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9716.666667                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_17.dtb.walker  9716.666667                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9716.666667                       # average overall mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements            12387                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            2576764                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            12899                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           199.764633                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst    28.985763                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus_17.inst   483.014237                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.056613                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus_17.inst     0.943387                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          5128181                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         5128181                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.ReadReq_hits::switch_cpus_17.inst      2545510                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        2545510                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus_17.inst      2545510                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         2545510                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus_17.inst      2545510                       # number of overall hits
system.cpu7.icache.overall_hits::total        2545510                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus_17.inst        12387                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        12387                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus_17.inst        12387                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         12387                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus_17.inst        12387                       # number of overall misses
system.cpu7.icache.overall_misses::total        12387                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus_17.inst    173686500                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    173686500                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus_17.inst    173686500                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    173686500                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus_17.inst    173686500                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    173686500                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus_17.inst      2557897                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      2557897                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus_17.inst      2557897                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      2557897                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus_17.inst      2557897                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      2557897                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus_17.inst     0.004843                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.004843                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus_17.inst     0.004843                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.004843                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus_17.inst     0.004843                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.004843                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus_17.inst 14021.675951                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 14021.675951                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus_17.inst 14021.675951                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 14021.675951                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus_17.inst 14021.675951                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 14021.675951                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::writebacks        12387                       # number of writebacks
system.cpu7.icache.writebacks::total            12387                       # number of writebacks
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus_17.inst        12387                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total        12387                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus_17.inst        12387                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total        12387                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus_17.inst        12387                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total        12387                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus_17.inst    161299500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total    161299500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus_17.inst    161299500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total    161299500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus_17.inst    161299500                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total    161299500                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus_17.inst     0.004843                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.004843                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus_17.inst     0.004843                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.004843                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus_17.inst     0.004843                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.004843                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.inst 13021.675951                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 13021.675951                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus_17.inst 13021.675951                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 13021.675951                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus_17.inst 13021.675951                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 13021.675951                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb_walker_cache.tags.replacements           41                       # number of replacements
system.cpu7.itb_walker_cache.tags.tagsinuse     4.994872                       # Cycle average of tags in use
system.cpu7.itb_walker_cache.tags.total_refs           16                       # Total number of references to valid blocks.
system.cpu7.itb_walker_cache.tags.sampled_refs           46                       # Sample count of references to valid blocks.
system.cpu7.itb_walker_cache.tags.avg_refs     0.347826                       # Average number of references to valid blocks.
system.cpu7.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu7.itb_walker_cache.tags.occ_blocks::switch_cpus7.itb.walker            1                       # Average occupied blocks per requestor
system.cpu7.itb_walker_cache.tags.occ_blocks::switch_cpus_17.itb.walker     3.994872                       # Average occupied blocks per requestor
system.cpu7.itb_walker_cache.tags.occ_percent::switch_cpus7.itb.walker     0.062500                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_percent::switch_cpus_17.itb.walker     0.249680                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_percent::total     0.312180                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.cpu7.itb_walker_cache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu7.itb_walker_cache.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.cpu7.itb_walker_cache.tags.tag_accesses          185                       # Number of tag accesses
system.cpu7.itb_walker_cache.tags.data_accesses          185                       # Number of data accesses
system.cpu7.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb_walker_cache.ReadReq_hits::switch_cpus_17.itb.walker           10                       # number of ReadReq hits
system.cpu7.itb_walker_cache.ReadReq_hits::total           10                       # number of ReadReq hits
system.cpu7.itb_walker_cache.demand_hits::switch_cpus_17.itb.walker           10                       # number of demand (read+write) hits
system.cpu7.itb_walker_cache.demand_hits::total           10                       # number of demand (read+write) hits
system.cpu7.itb_walker_cache.overall_hits::switch_cpus_17.itb.walker           10                       # number of overall hits
system.cpu7.itb_walker_cache.overall_hits::total           10                       # number of overall hits
system.cpu7.itb_walker_cache.ReadReq_misses::switch_cpus_17.itb.walker           55                       # number of ReadReq misses
system.cpu7.itb_walker_cache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu7.itb_walker_cache.demand_misses::switch_cpus_17.itb.walker           55                       # number of demand (read+write) misses
system.cpu7.itb_walker_cache.demand_misses::total           55                       # number of demand (read+write) misses
system.cpu7.itb_walker_cache.overall_misses::switch_cpus_17.itb.walker           55                       # number of overall misses
system.cpu7.itb_walker_cache.overall_misses::total           55                       # number of overall misses
system.cpu7.itb_walker_cache.ReadReq_miss_latency::switch_cpus_17.itb.walker       250000                       # number of ReadReq miss cycles
system.cpu7.itb_walker_cache.ReadReq_miss_latency::total       250000                       # number of ReadReq miss cycles
system.cpu7.itb_walker_cache.demand_miss_latency::switch_cpus_17.itb.walker       250000                       # number of demand (read+write) miss cycles
system.cpu7.itb_walker_cache.demand_miss_latency::total       250000                       # number of demand (read+write) miss cycles
system.cpu7.itb_walker_cache.overall_miss_latency::switch_cpus_17.itb.walker       250000                       # number of overall miss cycles
system.cpu7.itb_walker_cache.overall_miss_latency::total       250000                       # number of overall miss cycles
system.cpu7.itb_walker_cache.ReadReq_accesses::switch_cpus_17.itb.walker           65                       # number of ReadReq accesses(hits+misses)
system.cpu7.itb_walker_cache.ReadReq_accesses::total           65                       # number of ReadReq accesses(hits+misses)
system.cpu7.itb_walker_cache.demand_accesses::switch_cpus_17.itb.walker           65                       # number of demand (read+write) accesses
system.cpu7.itb_walker_cache.demand_accesses::total           65                       # number of demand (read+write) accesses
system.cpu7.itb_walker_cache.overall_accesses::switch_cpus_17.itb.walker           65                       # number of overall (read+write) accesses
system.cpu7.itb_walker_cache.overall_accesses::total           65                       # number of overall (read+write) accesses
system.cpu7.itb_walker_cache.ReadReq_miss_rate::switch_cpus_17.itb.walker     0.846154                       # miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.ReadReq_miss_rate::total     0.846154                       # miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.demand_miss_rate::switch_cpus_17.itb.walker     0.846154                       # miss rate for demand accesses
system.cpu7.itb_walker_cache.demand_miss_rate::total     0.846154                       # miss rate for demand accesses
system.cpu7.itb_walker_cache.overall_miss_rate::switch_cpus_17.itb.walker     0.846154                       # miss rate for overall accesses
system.cpu7.itb_walker_cache.overall_miss_rate::total     0.846154                       # miss rate for overall accesses
system.cpu7.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_17.itb.walker  4545.454545                       # average ReadReq miss latency
system.cpu7.itb_walker_cache.ReadReq_avg_miss_latency::total  4545.454545                       # average ReadReq miss latency
system.cpu7.itb_walker_cache.demand_avg_miss_latency::switch_cpus_17.itb.walker  4545.454545                       # average overall miss latency
system.cpu7.itb_walker_cache.demand_avg_miss_latency::total  4545.454545                       # average overall miss latency
system.cpu7.itb_walker_cache.overall_avg_miss_latency::switch_cpus_17.itb.walker  4545.454545                       # average overall miss latency
system.cpu7.itb_walker_cache.overall_avg_miss_latency::total  4545.454545                       # average overall miss latency
system.cpu7.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_17.itb.walker           55                       # number of ReadReq MSHR misses
system.cpu7.itb_walker_cache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu7.itb_walker_cache.demand_mshr_misses::switch_cpus_17.itb.walker           55                       # number of demand (read+write) MSHR misses
system.cpu7.itb_walker_cache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu7.itb_walker_cache.overall_mshr_misses::switch_cpus_17.itb.walker           55                       # number of overall MSHR misses
system.cpu7.itb_walker_cache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_17.itb.walker       195000                       # number of ReadReq MSHR miss cycles
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_latency::total       195000                       # number of ReadReq MSHR miss cycles
system.cpu7.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_17.itb.walker       195000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.itb_walker_cache.demand_mshr_miss_latency::total       195000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_17.itb.walker       195000                       # number of overall MSHR miss cycles
system.cpu7.itb_walker_cache.overall_mshr_miss_latency::total       195000                       # number of overall MSHR miss cycles
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_17.itb.walker     0.846154                       # mshr miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.846154                       # mshr miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_17.itb.walker     0.846154                       # mshr miss rate for demand accesses
system.cpu7.itb_walker_cache.demand_mshr_miss_rate::total     0.846154                       # mshr miss rate for demand accesses
system.cpu7.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_17.itb.walker     0.846154                       # mshr miss rate for overall accesses
system.cpu7.itb_walker_cache.overall_mshr_miss_rate::total     0.846154                       # mshr miss rate for overall accesses
system.cpu7.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.itb.walker  3545.454545                       # average ReadReq mshr miss latency
system.cpu7.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  3545.454545                       # average ReadReq mshr miss latency
system.cpu7.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_17.itb.walker  3545.454545                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.demand_avg_mshr_miss_latency::total  3545.454545                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_17.itb.walker  3545.454545                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.overall_avg_mshr_miss_latency::total  3545.454545                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  193                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 193                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12513                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12513                       # Transaction distribution
system.iobus.trans_dist::MessageReq                15                       # Transaction distribution
system.iobus.trans_dist::MessageResp               15                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio          690                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          690                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side        24722                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total        24722                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           30                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           30                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   25442                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio          390                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          390                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side       787016                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total       787016                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           60                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total           60                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   787466                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                30000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy               625000                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy            63759867                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              465000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12434000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                12361                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12377                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               111249                       # Number of tag accesses
system.iocache.tags.data_accesses              111249                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::pc.south_bridge.ide           73                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               73                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::pc.south_bridge.ide        12288                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12288                       # number of WriteLineReq misses
system.iocache.demand_misses::pc.south_bridge.ide        12361                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12361                       # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide        12361                       # number of overall misses
system.iocache.overall_misses::total            12361                       # number of overall misses
system.iocache.ReadReq_miss_latency::pc.south_bridge.ide      8641485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8641485                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::pc.south_bridge.ide   1455732382                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1455732382                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::pc.south_bridge.ide   1464373867                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1464373867                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::pc.south_bridge.ide   1464373867                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1464373867                       # number of overall miss cycles
system.iocache.ReadReq_accesses::pc.south_bridge.ide           73                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             73                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::pc.south_bridge.ide        12288                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12288                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide        12361                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12361                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide        12361                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12361                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 118376.506849                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118376.506849                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::pc.south_bridge.ide 118467.804525                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118467.804525                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 118467.265351                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118467.265351                       # average overall miss latency
system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 118467.265351                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118467.265351                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           12288                       # number of writebacks
system.iocache.writebacks::total                12288                       # number of writebacks
system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide           73                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           73                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::pc.south_bridge.ide        12288                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12288                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::pc.south_bridge.ide        12361                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12361                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::pc.south_bridge.ide        12361                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12361                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide      4991485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4991485                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::pc.south_bridge.ide    840582718                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    840582718                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide    845574203                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    845574203                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide    845574203                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    845574203                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 68376.506849                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68376.506849                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::pc.south_bridge.ide 68406.796712                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68406.796712                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 68406.617830                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68406.617830                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 68406.617830                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68406.617830                       # average overall mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued           875295                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              875363                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   59                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  4                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 33325                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     16221                       # number of replacements
system.l2.tags.tagsinuse                 32026.840507                       # Cycle average of tags in use
system.l2.tags.total_refs                     2530240                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     48688                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     51.968452                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1529.324203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher  9225.294452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker            3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst  1149.902193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  2092.316876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   699.186052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1072.796782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   125.390222                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   230.525966                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker     0.623828                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   433.435936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  2272.627350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.dtb.walker     3.286814                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst  1046.163755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data  4570.665344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.dtb.walker     3.649162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   473.393693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data  1732.729968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   922.339458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data  2177.245711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst   244.302160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data  1024.066375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_10.inst    44.173969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_10.data   154.239068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_11.inst    45.986124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_11.data   154.648662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_12.inst     6.959666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_12.data    85.163919                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.dtb.walker     0.999732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.inst     4.990081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.data    82.477356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_14.inst    13.525958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_14.data    78.349801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.inst     0.997943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.data   104.957270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_16.inst     4.227473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_16.data    68.430655                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_17.inst    10.032170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_17.data   134.414358                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.046671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.281534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.035092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.063852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.021337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.032739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.003827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.007035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.013227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.069355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.dtb.walker     0.000100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.031926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.139486                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.dtb.walker     0.000111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.014447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.052879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.028148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.066444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.007456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.031252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_10.inst     0.001348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_10.data     0.004707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_11.inst     0.001403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_11.data     0.004720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_12.inst     0.000212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_12.data     0.002599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.dtb.walker     0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.inst     0.000152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.data     0.002517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_14.inst     0.000413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_14.data     0.002391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.inst     0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.data     0.003203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_16.inst     0.000129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_16.data     0.002088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_17.inst     0.000306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_17.data     0.004102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977382                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         12399                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         20068                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        12399                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        20068                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.378387                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.612427                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1944903                       # Number of tag accesses
system.l2.tags.data_accesses                  1944903                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        37264                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            37264                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        20252                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            20252                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_10.data         3309                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_11.data         1010                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_12.data         1321                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_13.data          940                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_14.data          942                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_15.data         1011                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_16.data          966                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_17.data          958                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                10476                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data           31                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_10.data         2521                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_11.data          894                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_12.data          304                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_13.data          552                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_14.data          719                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_15.data          544                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_16.data          672                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_17.data          589                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6826                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          149                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_10.inst        18742                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_11.inst        13126                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_12.inst        11751                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_13.inst        10914                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_14.inst        12928                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_15.inst        12155                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_16.inst        12760                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_17.inst        12373                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             104898                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.dtb.walker            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.itb.walker           14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           59                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.dtb.walker          205                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.itb.walker          126                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.data         8470                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.dtb.walker          100                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.itb.walker           19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.data         7514                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.dtb.walker           53                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.itb.walker            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.data         2628                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.dtb.walker           52                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.itb.walker            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.data         7841                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.dtb.walker           56                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.itb.walker            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.data         6932                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.dtb.walker           55                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.itb.walker            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.data         6473                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.dtb.walker           59                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.itb.walker            4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.data         7920                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.dtb.walker           62                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.itb.walker            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.data         7702                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             56358                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker           14                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst          149                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           90                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.dtb.walker          205                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.itb.walker          126                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.inst        18742                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.data        10991                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.dtb.walker          100                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.itb.walker           19                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.inst        13126                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.data         8408                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.dtb.walker           53                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.itb.walker            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.inst        11751                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.data         2932                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.dtb.walker           52                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.itb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.inst        10914                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.data         8393                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.dtb.walker           56                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.itb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.inst        12928                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.data         7651                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.dtb.walker           55                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.itb.walker            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.inst        12155                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.data         7017                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.dtb.walker           59                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.itb.walker            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.inst        12760                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.data         8592                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.dtb.walker           62                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.itb.walker            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.inst        12373                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.data         8291                       # number of demand (read+write) hits
system.l2.demand_hits::total                   168082                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker           14                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst          149                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           90                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.dtb.walker          205                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.itb.walker          126                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.inst        18742                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.data        10991                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.dtb.walker          100                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.itb.walker           19                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.inst        13126                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.data         8408                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.dtb.walker           53                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.itb.walker            3                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.inst        11751                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.data         2932                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.dtb.walker           52                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.itb.walker            2                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.inst        10914                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.data         8393                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.dtb.walker           56                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.itb.walker            2                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.inst        12928                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.data         7651                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.dtb.walker           55                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.itb.walker            3                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.inst        12155                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.data         7017                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.dtb.walker           59                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.itb.walker            4                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.inst        12760                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.data         8592                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.dtb.walker           62                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.itb.walker            3                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.inst        12373                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.data         8291                       # number of overall hits
system.l2.overall_hits::total                  168082                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus_10.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_11.data           38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_12.data           73                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_13.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_14.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_15.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_16.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_17.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                151                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_10.data           75                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_11.data           84                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_12.data           33                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_13.data           16                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_14.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_15.data           31                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_16.data           13                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_17.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 290                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_10.inst           62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_11.inst           56                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_12.inst           10                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_13.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_14.inst           15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_15.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_16.inst            5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_17.inst           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              171                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus_10.data          224                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_11.data          215                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_12.data          169                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_13.dtb.walker            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_13.data          152                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_14.data          173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_15.data          168                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_16.data          143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_17.data          316                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1561                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_10.inst           62                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_10.data          299                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_11.inst           56                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_11.data          299                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_12.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_12.data          202                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.data          168                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_14.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_14.data          191                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.data          199                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_16.inst            5                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_16.data          156                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_17.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_17.data          335                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2022                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_10.inst           62                       # number of overall misses
system.l2.overall_misses::switch_cpus_10.data          299                       # number of overall misses
system.l2.overall_misses::switch_cpus_11.inst           56                       # number of overall misses
system.l2.overall_misses::switch_cpus_11.data          299                       # number of overall misses
system.l2.overall_misses::switch_cpus_12.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus_12.data          202                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.inst            7                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.data          168                       # number of overall misses
system.l2.overall_misses::switch_cpus_14.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus_14.data          191                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.data          199                       # number of overall misses
system.l2.overall_misses::switch_cpus_16.inst            5                       # number of overall misses
system.l2.overall_misses::switch_cpus_16.data          156                       # number of overall misses
system.l2.overall_misses::switch_cpus_17.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus_17.data          335                       # number of overall misses
system.l2.overall_misses::total                  2022                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus_10.data       233500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_11.data       203500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_12.data       118000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_15.data        92000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_16.data       117000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_17.data       119000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       883000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_10.data      8351000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_11.data     11215000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_12.data      4092000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_13.data      2379500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_14.data      2251500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_15.data      4678500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_16.data      1793000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_17.data      3276000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      38036500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_10.inst      9413000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_11.inst      6145000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_12.inst      1364000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_13.inst       946500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_14.inst      1902000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_15.inst       100000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_16.inst       742500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_17.inst      1809000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     22422000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_10.data     29398500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_11.data     28502500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_12.data     21473000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_13.dtb.walker       100000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_13.data     21611500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_14.data     25052000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_15.data     22559000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_16.data     20058500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_17.data     38748500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    207503500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus_10.inst      9413000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_10.data     37749500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_11.inst      6145000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_11.data     39717500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_12.inst      1364000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_12.data     25565000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.dtb.walker       100000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.inst       946500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.data     23991000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_14.inst      1902000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_14.data     27303500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.inst       100000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.data     27237500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_16.inst       742500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_16.data     21851500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_17.inst      1809000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_17.data     42024500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        267962000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus_10.inst      9413000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_10.data     37749500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_11.inst      6145000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_11.data     39717500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_12.inst      1364000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_12.data     25565000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.dtb.walker       100000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.inst       946500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.data     23991000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_14.inst      1902000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_14.data     27303500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.inst       100000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.data     27237500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_16.inst       742500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_16.data     21851500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_17.inst      1809000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_17.data     42024500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       267962000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        37264                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        37264                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        20252                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        20252                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_10.data         3319                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_11.data         1048                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_12.data         1394                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_13.data          945                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_14.data          950                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_15.data         1016                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_16.data          971                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_17.data          965                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            10627                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           32                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_10.data         2596                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_11.data          978                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_12.data          337                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_13.data          568                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_14.data          737                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_15.data          575                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_16.data          685                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_17.data          608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          150                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_10.inst        18804                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_11.inst        13182                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_12.inst        11761                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_13.inst        10921                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_14.inst        12943                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_15.inst        12156                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_16.inst        12765                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_17.inst        12387                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         105069                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.dtb.walker            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.itb.walker           14                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           59                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.dtb.walker          205                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.itb.walker          126                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.data         8694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.dtb.walker          100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.itb.walker           19                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.data         7729                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.dtb.walker           53                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.data         2797                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.dtb.walker           53                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.itb.walker            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.data         7993                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.dtb.walker           56                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.itb.walker            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.data         7105                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.dtb.walker           55                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.data         6641                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.dtb.walker           59                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.itb.walker            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.data         8063                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.dtb.walker           62                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.data         8018                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         57919                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst          150                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data           91                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.dtb.walker          205                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.itb.walker          126                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.inst        18804                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.data        11290                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.dtb.walker          100                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.itb.walker           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.inst        13182                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.data         8707                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.dtb.walker           53                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.itb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.inst        11761                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.data         3134                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.dtb.walker           53                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.itb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.inst        10921                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.data         8561                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.dtb.walker           56                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.itb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.inst        12943                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.data         7842                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.dtb.walker           55                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.itb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.inst        12156                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.data         7216                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.dtb.walker           59                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.itb.walker            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.inst        12765                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.data         8748                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.dtb.walker           62                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.itb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.inst        12387                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.data         8626                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               170104                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          150                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data           91                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.dtb.walker          205                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.itb.walker          126                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.inst        18804                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.data        11290                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.dtb.walker          100                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.itb.walker           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.inst        13182                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.data         8707                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.dtb.walker           53                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.itb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.inst        11761                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.data         3134                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.dtb.walker           53                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.itb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.inst        10921                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.data         8561                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.dtb.walker           56                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.itb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.inst        12943                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.data         7842                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.dtb.walker           55                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.itb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.inst        12156                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.data         7216                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.dtb.walker           59                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.itb.walker            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.inst        12765                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.data         8748                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.dtb.walker           62                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.itb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.inst        12387                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.data         8626                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              170104                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_10.data     0.003013                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_11.data     0.036260                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_12.data     0.052367                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_13.data     0.005291                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_14.data     0.008421                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_15.data     0.004921                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_16.data     0.005149                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_17.data     0.007254                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.014209                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.031250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_10.data     0.028891                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_11.data     0.085890                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_12.data     0.097923                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_13.data     0.028169                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_14.data     0.024423                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_15.data     0.053913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_16.data     0.018978                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_17.data     0.031250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.040753                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.006667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_10.inst     0.003297                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_11.inst     0.004248                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_12.inst     0.000850                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_13.inst     0.000641                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_14.inst     0.001159                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_15.inst     0.000082                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_16.inst     0.000392                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_17.inst     0.001130                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001628                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_10.data     0.025765                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_11.data     0.027817                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_12.data     0.060422                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_13.dtb.walker     0.018868                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_13.data     0.019017                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_14.data     0.024349                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_15.data     0.025297                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_16.data     0.017735                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_17.data     0.039411                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.026951                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.006667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.010989                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_10.inst     0.003297                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_10.data     0.026484                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_11.inst     0.004248                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_11.data     0.034340                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_12.inst     0.000850                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_12.data     0.064454                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.dtb.walker     0.018868                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.inst     0.000641                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.data     0.019624                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_14.inst     0.001159                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_14.data     0.024356                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.inst     0.000082                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.data     0.027578                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_16.inst     0.000392                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_16.data     0.017833                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_17.inst     0.001130                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_17.data     0.038836                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.011887                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.006667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.010989                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_10.inst     0.003297                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_10.data     0.026484                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_11.inst     0.004248                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_11.data     0.034340                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_12.inst     0.000850                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_12.data     0.064454                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.dtb.walker     0.018868                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.inst     0.000641                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.data     0.019624                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_14.inst     0.001159                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_14.data     0.024356                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.inst     0.000082                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.data     0.027578                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_16.inst     0.000392                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_16.data     0.017833                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_17.inst     0.001130                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_17.data     0.038836                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.011887                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_10.data        23350                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_11.data  5355.263158                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_12.data  1616.438356                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_15.data        18400                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_16.data        23400                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_17.data        17000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5847.682119                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_10.data 111346.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_11.data 133511.904762                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_12.data       124000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_13.data 148718.750000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_14.data 125083.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_15.data 150919.354839                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_16.data 137923.076923                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_17.data 172421.052632                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 131160.344828                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_10.inst 151822.580645                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_11.inst 109732.142857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_12.inst       136400                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_13.inst 135214.285714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_14.inst       126800                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_15.inst       100000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_16.inst       148500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_17.inst 129214.285714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 131122.807018                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_10.data 131243.303571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_11.data 132569.767442                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_12.data 127059.171598                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_13.dtb.walker       100000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_13.data 142180.921053                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_14.data 144809.248555                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_15.data 134279.761905                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_16.data 140269.230769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_17.data 122621.835443                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 132929.852659                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus_10.inst 151822.580645                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_10.data 126252.508361                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_11.inst 109732.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_11.data 132834.448161                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_12.inst       136400                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_12.data 126559.405941                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.dtb.walker       100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.inst 135214.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.data 142803.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_14.inst       126800                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_14.data 142950.261780                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.inst       100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.data 136871.859296                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_16.inst       148500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_16.data 140073.717949                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_17.inst 129214.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_17.data 125446.268657                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 132523.244313                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_10.inst 151822.580645                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_10.data 126252.508361                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_11.inst 109732.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_11.data 132834.448161                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_12.inst       136400                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_12.data 126559.405941                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.dtb.walker       100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.inst 135214.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.data 142803.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_14.inst       126800                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_14.data 142950.261780                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.inst       100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.data 136871.859296                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_16.inst       148500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_16.data 140073.717949                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_17.inst 129214.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_17.data 125446.268657                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 132523.244313                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      1786                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                 9549                       # number of writebacks
system.l2.writebacks::total                      9549                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus_10.data           10                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_11.data           13                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_12.data            7                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_13.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_14.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_16.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_17.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               38                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_10.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_11.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_12.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_13.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus_17.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            21                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_10.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_11.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_12.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_14.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_15.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_16.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_17.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           27                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus_10.inst            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_10.data           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_11.inst            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_11.data           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_12.inst            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_12.data            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_13.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_13.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_14.data           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_15.data            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_16.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_17.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_17.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  86                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus_10.inst            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_10.data           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_11.inst            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_11.data           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_12.inst            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_12.data            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_13.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_13.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_14.data           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_15.data            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_16.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_17.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_17.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 86                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks          244                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           244                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher        62509                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          62509                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_10.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_11.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_12.data           73                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_13.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_14.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_15.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_16.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_17.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           151                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_10.data           65                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_11.data           71                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_12.data           26                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_13.data           14                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_14.data           14                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_15.data           31                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_16.data           12                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_17.data           18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            251                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_10.inst           54                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_11.inst           50                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_12.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_13.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_14.inst           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_15.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_16.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_17.inst           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          149                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_10.data          222                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_11.data          211                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_12.data          168                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_13.data          152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_14.data          165                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_15.data          164                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_16.data          141                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_17.data          310                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1534                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus_10.inst           54                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_10.data          287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_11.inst           50                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_11.data          282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_12.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_12.data          194                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.data          166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_14.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_14.data          179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.data          195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_16.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_16.data          153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_17.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_17.data          328                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1934                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher        62509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_10.inst           54                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_10.data          287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_11.inst           50                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_11.data          282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_12.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_12.data          194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.data          166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_14.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_14.data          179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.data          195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_16.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_16.data          153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_17.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_17.data          328                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            64443                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus_10.data           22                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_11.data           20                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_12.data           12                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_13.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_14.data           20                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_15.data           16                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_16.data           18                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_17.data           12                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          124                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_10.data          516                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_11.data          513                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_12.data          487                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_13.data          470                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_14.data          514                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_15.data          500                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_16.data          504                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_17.data          487                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3991                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus_10.data          538                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_11.data          533                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_12.data          499                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_13.data          474                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_14.data          534                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_15.data          516                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_16.data          522                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_17.data          499                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         4115                       # number of overall MSHR uncacheable misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   1764905032                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1764905032                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_10.data       191500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_11.data       741000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_12.data      1426500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_13.data       100500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_14.data       157000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_15.data       103000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_16.data        97500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_17.data       140500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2957500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_10.data      6312000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_11.data      8607500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_12.data      2989000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_13.data      1645000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_14.data      1790000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_15.data      4368500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_16.data      1644000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_17.data      3060000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     30416000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_10.inst      7937500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_11.inst      5393500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_12.inst       558500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_13.inst       768500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_14.inst      1752000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_15.inst        90000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_16.inst       692500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_17.inst      1600500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     18793000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_10.data     27068500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_11.data     25743500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_12.data     19750500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_13.dtb.walker        90000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_13.data     20091500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_14.data     21778500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_15.data     20358000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_16.data     18062000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_17.data     35277000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    188219500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_10.inst      7937500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_10.data     33380500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_11.inst      5393500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_11.data     34351000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_12.inst       558500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_12.data     22739500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.dtb.walker        90000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.inst       768500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.data     21736500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_14.inst      1752000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_14.data     23568500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.inst        90000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.data     24726500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_16.inst       692500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_16.data     19706000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_17.inst      1600500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_17.data     38337000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    237428500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   1764905032                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_10.inst      7937500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_10.data     33380500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_11.inst      5393500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_11.data     34351000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_12.inst       558500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_12.data     22739500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.dtb.walker        90000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.inst       768500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.data     21736500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_14.inst      1752000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_14.data     23568500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.inst        90000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.data     24726500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_16.inst       692500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_16.data     19706000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_17.inst      1600500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_17.data     38337000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2002333532                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_10.data      3378000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_11.data      3140500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_12.data      1879500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_13.data       627500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_14.data      3139000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_15.data      2507000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_16.data      2750000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_17.data      1882500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     19304000                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_10.data      3378000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_11.data      3140500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_12.data      1879500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_13.data       627500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_14.data      3139000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_15.data      2507000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_16.data      2750000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_17.data      1882500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     19304000                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_10.data     0.003013                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_11.data     0.036260                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_12.data     0.052367                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_13.data     0.005291                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_14.data     0.008421                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_15.data     0.004921                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_16.data     0.005149                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_17.data     0.007254                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.014209                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_10.data     0.025039                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_11.data     0.072597                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_12.data     0.077151                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_13.data     0.024648                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_14.data     0.018996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_15.data     0.053913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_16.data     0.017518                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_17.data     0.029605                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.035273                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_10.inst     0.002872                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_11.inst     0.003793                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_12.inst     0.000595                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_13.inst     0.000458                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_14.inst     0.001159                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_15.inst     0.000082                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_16.inst     0.000392                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_17.inst     0.000969                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001418                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_10.data     0.025535                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_11.data     0.027300                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_12.data     0.060064                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_13.dtb.walker     0.018868                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_13.data     0.019017                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_14.data     0.023223                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_15.data     0.024695                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_16.data     0.017487                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_17.data     0.038663                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.026485                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus_10.inst     0.002872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_10.data     0.025421                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_11.inst     0.003793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_11.data     0.032388                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_12.inst     0.000595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_12.data     0.061902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.dtb.walker     0.018868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.inst     0.000458                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.data     0.019390                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_14.inst     0.001159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_14.data     0.022826                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.inst     0.000082                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.data     0.027023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_16.inst     0.000392                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_16.data     0.017490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_17.inst     0.000969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_17.data     0.038025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011370                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_10.inst     0.002872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_10.data     0.025421                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_11.inst     0.003793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_11.data     0.032388                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_12.inst     0.000595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_12.data     0.061902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.dtb.walker     0.018868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.inst     0.000458                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.data     0.019390                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_14.inst     0.001159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_14.data     0.022826                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.inst     0.000082                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.data     0.027023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_16.inst     0.000392                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_16.data     0.017490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_17.inst     0.000969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_17.data     0.038025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.378845                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 28234.414756                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 28234.414756                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_10.data        19150                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_11.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_12.data 19541.095890                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_13.data        20100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_14.data        19625                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_15.data        20600                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_16.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_17.data 20071.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19586.092715                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_10.data 97107.692308                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_11.data 121232.394366                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_12.data 114961.538462                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_13.data       117500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_14.data 127857.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_15.data 140919.354839                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_16.data       137000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_17.data       170000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 121179.282869                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_10.inst 146990.740741                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_11.inst       107870                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_12.inst 79785.714286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_13.inst       153700                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_14.inst       116800                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_15.inst        90000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_16.inst       138500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_17.inst       133375                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 126127.516779                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_10.data 121930.180180                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_11.data 122007.109005                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_12.data 117562.500000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_13.dtb.walker        90000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_13.data 132180.921053                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_14.data 131990.909091                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_15.data 124134.146341                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_16.data 128099.290780                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_17.data 113796.774194                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 122698.500652                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_10.inst 146990.740741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_10.data 116308.362369                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_11.inst       107870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_11.data 121812.056738                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_12.inst 79785.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_12.data 117213.917526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.dtb.walker        90000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.inst       153700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.data 130942.771084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_14.inst       116800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_14.data 131667.597765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.inst        90000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.data 126802.564103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_16.inst       138500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_16.data 128797.385621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_17.inst       133375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_17.data 116881.097561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 122765.511892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 28234.414756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_10.inst 146990.740741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_10.data 116308.362369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_11.inst       107870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_11.data 121812.056738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_12.inst 79785.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_12.data 117213.917526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.dtb.walker        90000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.inst       153700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.data 130942.771084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_14.inst       116800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_14.data 131667.597765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.inst        90000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.data 126802.564103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_16.inst       138500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_16.data 128797.385621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_17.inst       133375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_17.data 116881.097561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 31071.389166                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_10.data 153545.454545                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_11.data       157025                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_12.data       156625                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_13.data       156875                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_14.data       156950                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_15.data 156687.500000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_16.data 152777.777778                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_17.data       156875                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 155677.419355                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_10.data  6278.810409                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_11.data  5892.120075                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_12.data  3766.533066                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_13.data  1323.839662                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_14.data  5878.277154                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_15.data  4858.527132                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_16.data  5268.199234                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_17.data  3772.545090                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total  4691.130012                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         64464                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        37243                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           92                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 124                       # Transaction distribution
system.membus.trans_dist::ReadResp              16415                       # Transaction distribution
system.membus.trans_dist::WriteReq               3991                       # Transaction distribution
system.membus.trans_dist::WriteResp              3991                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21837                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5446                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             8286                       # Transaction distribution
system.membus.trans_dist::ReadExReq               310                       # Transaction distribution
system.membus.trans_dist::ReadExResp              245                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16291                       # Transaction distribution
system.membus.trans_dist::MessageReq               28                       # Transaction distribution
system.membus.trans_dist::MessageResp              28                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12288                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1537                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu0.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu1.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu2.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu3.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu4.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu5.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu6.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu7.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu0.interrupts.pio          950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu1.interrupts.pio          940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu2.interrupts.pio          940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu3.interrupts.pio          936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu4.interrupts.pio          942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu5.interrupts.pio          940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu6.interrupts.pio          952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu7.interrupts.pio          940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        56188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        64418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu4.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu5.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu6.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu7.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::total           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu0.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu2.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu4.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu5.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::total           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  89196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu0.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu1.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu2.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu3.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu4.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu5.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu6.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu7.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total           60                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       786432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       786432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          390                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu0.interrupts.pio         1900                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu1.interrupts.pio         1880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu2.interrupts.pio         1880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu3.interrupts.pio         1872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu4.interrupts.pio         1884                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu5.interrupts.pio         1880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu6.interrupts.pio         1904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu7.interrupts.pio         1880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1664064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1679534                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu4.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu5.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu6.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu7.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::total           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu0.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu2.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu4.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu5.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::total           28                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2466078                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             9810                       # Total snoops (count)
system.membus.snoopTraffic                       5376                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             41318                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.039426                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.194608                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39689     96.06%     96.06% # Request fanout histogram
system.membus.snoop_fanout::1                    1629      3.94%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               41318                       # Request fanout histogram
system.membus.reqLayer0.occupancy              625000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1182500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                6000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy             1173500                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy                8999                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy              948500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer6.occupancy                8998                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1169000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer8.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer9.occupancy             1175500                       # Layer occupancy (ticks)
system.membus.reqLayer9.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer10.occupancy              12995                       # Layer occupancy (ticks)
system.membus.reqLayer10.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer11.occupancy            1174500                       # Layer occupancy (ticks)
system.membus.reqLayer11.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer12.occupancy               9994                       # Layer occupancy (ticks)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer13.occupancy            1184000                       # Layer occupancy (ticks)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer14.occupancy               8997                       # Layer occupancy (ticks)
system.membus.reqLayer14.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer15.occupancy            1173000                       # Layer occupancy (ticks)
system.membus.reqLayer15.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer16.occupancy               6996                       # Layer occupancy (ticks)
system.membus.reqLayer16.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer17.occupancy          147265916                       # Layer occupancy (ticks)
system.membus.reqLayer17.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              15000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2014797                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           89639841                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy               6000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer10.occupancy              7000                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages          192                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes       786432                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs          192                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.rdAccesses               5428                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses               2971                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                    1                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses              26808                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::ON    133369500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 1864964123500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                   45344                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.committedInsts              20103                       # Number of instructions committed
system.switch_cpus0.committedOps                38633                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses        38011                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_func_calls               1050                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         2965                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts               38011                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_int_register_reads        74591                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        30851                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.num_cc_register_reads        20692                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes        13865                       # number of times the CC registers were written
system.switch_cpus0.num_mem_refs                 8395                       # number of memory refs
system.switch_cpus0.num_load_insts               5428                       # Number of load instructions
system.switch_cpus0.num_store_insts              2967                       # Number of store instructions
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles             45344                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.Branches                     4291                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass           90      0.23%      0.23% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            30138     78.01%     78.24% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              10      0.03%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::MemRead            5428     14.05%     92.32% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite           2967      7.68%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total             38633                       # Class of executed instruction
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean    556883500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value    556883500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    556883500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED    556883500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 1864964123500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean    838849000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value    838849000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    838849000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED    838849000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 1864964123500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.committedInsts                  0                       # Number of instructions committed
system.switch_cpus2.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                   0                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.num_mem_refs                    0                       # number of memory refs
system.switch_cpus2.num_load_insts                  0                       # Number of load instructions
system.switch_cpus2.num_store_insts                 0                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus2.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus2.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus2.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus2.op_class::total                 0                       # Class of executed instruction
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean    169490500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value    169490500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    169490500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED    169490500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 1864964123500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.committedInsts                  0                       # Number of instructions committed
system.switch_cpus3.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                   0                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.num_mem_refs                    0                       # number of memory refs
system.switch_cpus3.num_load_insts                  0                       # Number of load instructions
system.switch_cpus3.num_store_insts                 0                       # Number of store instructions
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus3.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus3.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus3.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus3.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus3.op_class::total                 0                       # Class of executed instruction
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus4.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus4.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus4.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus4.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus4.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus4.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus4.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus4.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::mean    413983000                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::min_value    413983000                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::max_value    413983000                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateResidencyTicks::CLK_GATED    413983000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::OFF 1864964123500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.committedInsts                  0                       # Number of instructions committed
system.switch_cpus4.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus4.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts                   0                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus4.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus4.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus4.num_mem_refs                    0                       # number of memory refs
system.switch_cpus4.num_load_insts                  0                       # Number of load instructions
system.switch_cpus4.num_store_insts                 0                       # Number of store instructions
system.switch_cpus4.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus4.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus4.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus4.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus4.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus4.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus4.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus4.op_class::total                 0                       # Class of executed instruction
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus5.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus5.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus5.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus5.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus5.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus5.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus5.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus5.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::mean    362321500                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::min_value    362321500                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::max_value    362321500                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateResidencyTicks::CLK_GATED    362321500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::OFF 1864964123500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.committedInsts                  0                       # Number of instructions committed
system.switch_cpus5.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus5.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                   0                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus5.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus5.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus5.num_mem_refs                    0                       # number of memory refs
system.switch_cpus5.num_load_insts                  0                       # Number of load instructions
system.switch_cpus5.num_store_insts                 0                       # Number of store instructions
system.switch_cpus5.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus5.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus5.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus5.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus5.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus5.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus5.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus5.op_class::total                 0                       # Class of executed instruction
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus6.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus6.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus6.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus6.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus6.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus6.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus6.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus6.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::mean    145708000                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::min_value    145708000                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::max_value    145708000                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateResidencyTicks::CLK_GATED    145708000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::OFF 1864964123500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.committedInsts                  0                       # Number of instructions committed
system.switch_cpus6.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus6.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                   0                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus6.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus6.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus6.num_mem_refs                    0                       # number of memory refs
system.switch_cpus6.num_load_insts                  0                       # Number of load instructions
system.switch_cpus6.num_store_insts                 0                       # Number of store instructions
system.switch_cpus6.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus6.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus6.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus6.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus6.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus6.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus6.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus6.op_class::total                 0                       # Class of executed instruction
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus7.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus7.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus7.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus7.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus7.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus7.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus7.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus7.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::mean     99987500                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::min_value     99987500                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::max_value     99987500                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateResidencyTicks::CLK_GATED     99987500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::OFF 1864964123500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.committedInsts                  0                       # Number of instructions committed
system.switch_cpus7.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus7.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                   0                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus7.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus7.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus7.num_mem_refs                    0                       # number of memory refs
system.switch_cpus7.num_load_insts                  0                       # Number of load instructions
system.switch_cpus7.num_store_insts                 0                       # Number of store instructions
system.switch_cpus7.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus7.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus7.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus7.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus7.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus7.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus7.op_class::total                 0                       # Class of executed instruction
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.rdAccesses           677756                       # TLB accesses on read requests
system.switch_cpus_10.dtb.wrAccesses           418568                       # TLB accesses on write requests
system.switch_cpus_10.dtb.rdMisses                112                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrMisses                 20                       # TLB misses on write requests
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.wrAccesses          2998081                       # TLB accesses on write requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrMisses                 58                       # TLB misses on write requests
system.switch_cpus_10.numPwrStateTransitions          939                       # Number of power state transitions
system.switch_cpus_10.pwrStateClkGateDist::samples          470                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::mean 3958057680.851064                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::stdev 308334964.247096                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::1000-5e+10          470    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::min_value     68555500                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::max_value   3990710500                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::total          470                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateResidencyTicks::ON   4503787000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.pwrStateResidencyTicks::CLK_GATED 1860287110000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.pwrStateResidencyTicks::OFF 4800370811500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.numCycles            3725090451                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_10.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_10.committedInsts          2251105                       # Number of instructions committed
system.switch_cpus_10.committedOps            4803139                       # Number of ops (including micro ops) committed
system.switch_cpus_10.num_int_alu_accesses      4691125                       # Number of integer alu accesses
system.switch_cpus_10.num_fp_alu_accesses         4576                       # Number of float alu accesses
system.switch_cpus_10.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.num_func_calls           133554                       # number of times a function call or return occured
system.switch_cpus_10.num_conditional_control_insts       336155                       # number of instructions that are conditional controls
system.switch_cpus_10.num_int_insts           4691125                       # number of integer instructions
system.switch_cpus_10.num_fp_insts               4576                       # number of float instructions
system.switch_cpus_10.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_10.num_int_register_reads      9525799                       # number of times the integer registers were read
system.switch_cpus_10.num_int_register_writes      3902747                       # number of times the integer registers were written
system.switch_cpus_10.num_fp_register_reads         7708                       # number of times the floating registers were read
system.switch_cpus_10.num_fp_register_writes         3472                       # number of times the floating registers were written
system.switch_cpus_10.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_10.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_10.num_cc_register_reads      2770965                       # number of times the CC registers were read
system.switch_cpus_10.num_cc_register_writes      1478374                       # number of times the CC registers were written
system.switch_cpus_10.num_mem_refs            1096254                       # number of memory refs
system.switch_cpus_10.num_load_insts           677667                       # Number of load instructions
system.switch_cpus_10.num_store_insts          418587                       # Number of store instructions
system.switch_cpus_10.num_idle_cycles    3715748668.459822                       # Number of idle cycles
system.switch_cpus_10.num_busy_cycles    9341782.540178                       # Number of busy cycles
system.switch_cpus_10.not_idle_fraction      0.002508                       # Percentage of non-idle cycles
system.switch_cpus_10.idle_fraction          0.997492                       # Percentage of idle cycles
system.switch_cpus_10.Branches                 512661                       # Number of branches fetched
system.switch_cpus_10.op_class::No_OpClass        88256      1.84%      1.84% # Class of executed instruction
system.switch_cpus_10.op_class::IntAlu        3575057     74.43%     76.27% # Class of executed instruction
system.switch_cpus_10.op_class::IntMult          7924      0.16%     76.43% # Class of executed instruction
system.switch_cpus_10.op_class::IntDiv          33271      0.69%     77.13% # Class of executed instruction
system.switch_cpus_10.op_class::FloatAdd         3332      0.07%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::FloatCmp            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::FloatCvt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMult            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMultAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::FloatDiv            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMisc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::FloatSqrt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAdd             0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAddAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAlu             0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdCmp             0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdCvt             0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMisc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMult            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMultAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdShift            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdShiftAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdSqrt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatAdd            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatAlu            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatCmp            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatCvt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatDiv            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMisc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMult            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMultAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatSqrt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_10.op_class::MemRead        676116     14.08%     91.27% # Class of executed instruction
system.switch_cpus_10.op_class::MemWrite       418587      8.71%     99.99% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMemRead          612      0.01%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::total         4803155                       # Class of executed instruction
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.rdAccesses           559198                       # TLB accesses on read requests
system.switch_cpus_11.dtb.wrAccesses           329379                       # TLB accesses on write requests
system.switch_cpus_11.dtb.rdMisses                 68                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrMisses                 25                       # TLB misses on write requests
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.wrAccesses          2427912                       # TLB accesses on write requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrMisses                 51                       # TLB misses on write requests
system.switch_cpus_11.numPwrStateTransitions          940                       # Number of power state transitions
system.switch_cpus_11.pwrStateClkGateDist::samples          470                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::mean 3955226284.044681                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::stdev 343637897.061816                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::1000-5e+10          470    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::min_value    102714500                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::max_value   3995990500                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::total          470                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateResidencyTicks::ON   3762978999                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::CLK_GATED 1858956353501                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::OFF 4802442376000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.numCycles            3723910086                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_11.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_11.committedInsts          1824397                       # Number of instructions committed
system.switch_cpus_11.committedOps            3880331                       # Number of ops (including micro ops) committed
system.switch_cpus_11.num_int_alu_accesses      3792359                       # Number of integer alu accesses
system.switch_cpus_11.num_fp_alu_accesses           40                       # Number of float alu accesses
system.switch_cpus_11.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.num_func_calls           104601                       # number of times a function call or return occured
system.switch_cpus_11.num_conditional_control_insts       278406                       # number of instructions that are conditional controls
system.switch_cpus_11.num_int_insts           3792359                       # number of integer instructions
system.switch_cpus_11.num_fp_insts                 40                       # number of float instructions
system.switch_cpus_11.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_11.num_int_register_reads      7678216                       # number of times the integer registers were read
system.switch_cpus_11.num_int_register_writes      3166265                       # number of times the integer registers were written
system.switch_cpus_11.num_fp_register_reads           67                       # number of times the floating registers were read
system.switch_cpus_11.num_fp_register_writes           33                       # number of times the floating registers were written
system.switch_cpus_11.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_11.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_11.num_cc_register_reads      2241369                       # number of times the CC registers were read
system.switch_cpus_11.num_cc_register_writes      1185804                       # number of times the CC registers were written
system.switch_cpus_11.num_mem_refs             888553                       # number of memory refs
system.switch_cpus_11.num_load_insts           559153                       # Number of load instructions
system.switch_cpus_11.num_store_insts          329400                       # Number of store instructions
system.switch_cpus_11.num_idle_cycles    3716396361.131741                       # Number of idle cycles
system.switch_cpus_11.num_busy_cycles    7513724.868259                       # Number of busy cycles
system.switch_cpus_11.not_idle_fraction      0.002018                       # Percentage of non-idle cycles
system.switch_cpus_11.idle_fraction          0.997982                       # Percentage of idle cycles
system.switch_cpus_11.Branches                 418561                       # Number of branches fetched
system.switch_cpus_11.op_class::No_OpClass        72011      1.86%      1.86% # Class of executed instruction
system.switch_cpus_11.op_class::IntAlu        2884620     74.34%     76.20% # Class of executed instruction
system.switch_cpus_11.op_class::IntMult          7406      0.19%     76.39% # Class of executed instruction
system.switch_cpus_11.op_class::IntDiv          28665      0.74%     77.12% # Class of executed instruction
system.switch_cpus_11.op_class::FloatAdd           30      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::FloatCmp            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::FloatCvt            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMult            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMultAcc            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::FloatDiv            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMisc            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::FloatSqrt            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAdd             0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAddAcc            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAlu             0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdCmp             0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdCvt             0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMisc            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMult            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMultAcc            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdShift            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdShiftAcc            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdSqrt            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatAdd            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatAlu            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatCmp            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatCvt            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatDiv            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMisc            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMult            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMultAcc            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatSqrt            0      0.00%     77.13% # Class of executed instruction
system.switch_cpus_11.op_class::MemRead        558206     14.39%     91.51% # Class of executed instruction
system.switch_cpus_11.op_class::MemWrite       329400      8.49%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMemRead            7      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::total         3880345                       # Class of executed instruction
system.switch_cpus_12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.dtb.rdAccesses        303657425                       # TLB accesses on read requests
system.switch_cpus_12.dtb.wrAccesses        192832857                       # TLB accesses on write requests
system.switch_cpus_12.dtb.rdMisses                 49                       # TLB misses on read requests
system.switch_cpus_12.dtb.wrMisses                  5                       # TLB misses on write requests
system.switch_cpus_12.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_12.itb.wrAccesses       1363986801                       # TLB accesses on write requests
system.switch_cpus_12.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_12.itb.wrMisses            3156610                       # TLB misses on write requests
system.switch_cpus_12.numPwrStateTransitions            9                       # Number of power state transitions
system.switch_cpus_12.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::mean 706375750.500000                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::stdev 650140191.563654                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::min_value      3940500                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::max_value   1496641000                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateResidencyTicks::ON 1860784445498                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.pwrStateResidencyTicks::CLK_GATED   2825503002                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.pwrStateResidencyTicks::OFF 4801551760000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.numCycles            3729928247                       # number of cpu cycles simulated
system.switch_cpus_12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_12.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_12.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_12.committedInsts       1000000000                       # Number of instructions committed
system.switch_cpus_12.committedOps         2230301696                       # Number of ops (including micro ops) committed
system.switch_cpus_12.num_int_alu_accesses   2170310376                       # Number of integer alu accesses
system.switch_cpus_12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_12.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_12.num_func_calls         56957989                       # number of times a function call or return occured
system.switch_cpus_12.num_conditional_control_insts    158197267                       # number of instructions that are conditional controls
system.switch_cpus_12.num_int_insts        2170310376                       # number of integer instructions
system.switch_cpus_12.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_12.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_12.num_int_register_reads   4345326439                       # number of times the integer registers were read
system.switch_cpus_12.num_int_register_writes   1781218400                       # number of times the integer registers were written
system.switch_cpus_12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_12.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_12.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_12.num_cc_register_reads   1154432197                       # number of times the CC registers were read
system.switch_cpus_12.num_cc_register_writes    696512840                       # number of times the CC registers were written
system.switch_cpus_12.num_mem_refs          496490258                       # number of memory refs
system.switch_cpus_12.num_load_insts        303657388                       # Number of load instructions
system.switch_cpus_12.num_store_insts       192832870                       # Number of store instructions
system.switch_cpus_12.num_idle_cycles    8404009.167464                       # Number of idle cycles
system.switch_cpus_12.num_busy_cycles    3721524237.832536                       # Number of busy cycles
system.switch_cpus_12.not_idle_fraction      0.997747                       # Percentage of non-idle cycles
system.switch_cpus_12.idle_fraction          0.002253                       # Percentage of idle cycles
system.switch_cpus_12.Branches              240467329                       # Number of branches fetched
system.switch_cpus_12.op_class::No_OpClass     41046149      1.84%      1.84% # Class of executed instruction
system.switch_cpus_12.op_class::IntAlu     1692758202     75.90%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::IntMult          6416      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::IntDiv            680      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::FloatAdd            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::FloatCmp            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::FloatCvt            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMult            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMultAcc            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::FloatDiv            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMisc            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::FloatSqrt            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAdd             0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAddAcc            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAlu             0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdCmp             0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdCvt             0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMisc            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMult            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMultAcc            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdShift            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdShiftAcc            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdSqrt            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatAdd            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatAlu            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatCmp            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatCvt            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatDiv            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMisc            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMult            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMultAcc            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatSqrt            0      0.00%     77.74% # Class of executed instruction
system.switch_cpus_12.op_class::MemRead     303657380     13.62%     91.35% # Class of executed instruction
system.switch_cpus_12.op_class::MemWrite    192832870      8.65%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::total      2230301697                       # Class of executed instruction
system.switch_cpus_13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.dtb.rdAccesses           570676                       # TLB accesses on read requests
system.switch_cpus_13.dtb.wrAccesses           333887                       # TLB accesses on write requests
system.switch_cpus_13.dtb.rdMisses                 49                       # TLB misses on read requests
system.switch_cpus_13.dtb.wrMisses                  1                       # TLB misses on write requests
system.switch_cpus_13.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_13.itb.wrAccesses          2481219                       # TLB accesses on write requests
system.switch_cpus_13.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_13.itb.wrMisses                  3                       # TLB misses on write requests
system.switch_cpus_13.numPwrStateTransitions          936                       # Number of power state transitions
system.switch_cpus_13.pwrStateClkGateDist::samples          468                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::mean 3975899256.410256                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::stdev 200658547.575102                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::1000-5e+10          468    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::min_value    786206500                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::max_value   3991586000                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::total          468                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateResidencyTicks::ON   3774992500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.pwrStateResidencyTicks::CLK_GATED 1860720852000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.pwrStateResidencyTicks::OFF 4800665864000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.numCycles            3728355834                       # number of cpu cycles simulated
system.switch_cpus_13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_13.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_13.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_13.committedInsts          1860198                       # Number of instructions committed
system.switch_cpus_13.committedOps            3988052                       # Number of ops (including micro ops) committed
system.switch_cpus_13.num_int_alu_accesses      3894657                       # Number of integer alu accesses
system.switch_cpus_13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_13.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_13.num_func_calls           106298                       # number of times a function call or return occured
system.switch_cpus_13.num_conditional_control_insts       291650                       # number of instructions that are conditional controls
system.switch_cpus_13.num_int_insts           3894657                       # number of integer instructions
system.switch_cpus_13.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_13.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_13.num_int_register_reads      7883605                       # number of times the integer registers were read
system.switch_cpus_13.num_int_register_writes      3263655                       # number of times the integer registers were written
system.switch_cpus_13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_13.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_13.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_13.num_cc_register_reads      2362968                       # number of times the CC registers were read
system.switch_cpus_13.num_cc_register_writes      1217143                       # number of times the CC registers were written
system.switch_cpus_13.num_mem_refs             904524                       # number of memory refs
system.switch_cpus_13.num_load_insts           570636                       # Number of load instructions
system.switch_cpus_13.num_store_insts          333888                       # Number of store instructions
system.switch_cpus_13.num_idle_cycles    3720809122.371310                       # Number of idle cycles
system.switch_cpus_13.num_busy_cycles    7546711.628690                       # Number of busy cycles
system.switch_cpus_13.not_idle_fraction      0.002024                       # Percentage of non-idle cycles
system.switch_cpus_13.idle_fraction          0.997976                       # Percentage of idle cycles
system.switch_cpus_13.Branches                 434350                       # Number of branches fetched
system.switch_cpus_13.op_class::No_OpClass        80863      2.03%      2.03% # Class of executed instruction
system.switch_cpus_13.op_class::IntAlu        2963659     74.31%     76.34% # Class of executed instruction
system.switch_cpus_13.op_class::IntMult          7047      0.18%     76.52% # Class of executed instruction
system.switch_cpus_13.op_class::IntDiv          32900      0.82%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::FloatAdd            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::FloatCmp            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::FloatCvt            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMult            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMultAcc            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::FloatDiv            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMisc            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::FloatSqrt            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAdd             0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAddAcc            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAlu             0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdCmp             0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdCvt             0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMisc            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMult            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMultAcc            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdShift            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdShiftAcc            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdSqrt            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatAdd            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatAlu            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatCmp            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatCvt            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatDiv            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMisc            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMult            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMultAcc            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatSqrt            0      0.00%     77.34% # Class of executed instruction
system.switch_cpus_13.op_class::MemRead        569700     14.29%     91.63% # Class of executed instruction
system.switch_cpus_13.op_class::MemWrite       333888      8.37%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::total         3988057                       # Class of executed instruction
system.switch_cpus_14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.dtb.rdAccesses           589515                       # TLB accesses on read requests
system.switch_cpus_14.dtb.wrAccesses           345748                       # TLB accesses on write requests
system.switch_cpus_14.dtb.rdMisses                 46                       # TLB misses on read requests
system.switch_cpus_14.dtb.wrMisses                  7                       # TLB misses on write requests
system.switch_cpus_14.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_14.itb.wrAccesses          2578105                       # TLB accesses on write requests
system.switch_cpus_14.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_14.itb.wrMisses                  5                       # TLB misses on write requests
system.switch_cpus_14.numPwrStateTransitions          942                       # Number of power state transitions
system.switch_cpus_14.pwrStateClkGateDist::samples          471                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::mean 3946233337.590233                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::stdev 396922670.810160                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::1000-5e+10          471    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::min_value      3956001                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::max_value   3991599000                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::total          471                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateResidencyTicks::ON   3935328495                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.pwrStateResidencyTicks::CLK_GATED 1858675902005                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.pwrStateResidencyTicks::OFF 4802550478000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.numCycles            3726581066                       # number of cpu cycles simulated
system.switch_cpus_14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_14.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_14.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_14.committedInsts          1934890                       # Number of instructions committed
system.switch_cpus_14.committedOps            4122245                       # Number of ops (including micro ops) committed
system.switch_cpus_14.num_int_alu_accesses      4026168                       # Number of integer alu accesses
system.switch_cpus_14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_14.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_14.num_func_calls           109635                       # number of times a function call or return occured
system.switch_cpus_14.num_conditional_control_insts       300724                       # number of instructions that are conditional controls
system.switch_cpus_14.num_int_insts           4026168                       # number of integer instructions
system.switch_cpus_14.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_14.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_14.num_int_register_reads      8154952                       # number of times the integer registers were read
system.switch_cpus_14.num_int_register_writes      3370523                       # number of times the integer registers were written
system.switch_cpus_14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_14.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_14.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_14.num_cc_register_reads      2428420                       # number of times the CC registers were read
system.switch_cpus_14.num_cc_register_writes      1263194                       # number of times the CC registers were written
system.switch_cpus_14.num_mem_refs             935276                       # number of memory refs
system.switch_cpus_14.num_load_insts           589490                       # Number of load instructions
system.switch_cpus_14.num_store_insts          345786                       # Number of store instructions
system.switch_cpus_14.num_idle_cycles    3718717566.369296                       # Number of idle cycles
system.switch_cpus_14.num_busy_cycles    7863499.630704                       # Number of busy cycles
system.switch_cpus_14.not_idle_fraction      0.002110                       # Percentage of non-idle cycles
system.switch_cpus_14.idle_fraction          0.997890                       # Percentage of idle cycles
system.switch_cpus_14.Branches                 447789                       # Number of branches fetched
system.switch_cpus_14.op_class::No_OpClass        81185      1.97%      1.97% # Class of executed instruction
system.switch_cpus_14.op_class::IntAlu        3066264     74.38%     76.35% # Class of executed instruction
system.switch_cpus_14.op_class::IntMult          7425      0.18%     76.53% # Class of executed instruction
system.switch_cpus_14.op_class::IntDiv          33040      0.80%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::FloatAdd            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::FloatCmp            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::FloatCvt            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMult            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMultAcc            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::FloatDiv            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMisc            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::FloatSqrt            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAdd             0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAddAcc            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAlu             0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::SimdCmp             0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::SimdCvt             0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMisc            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMult            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMultAcc            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::SimdShift            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::SimdShiftAcc            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::SimdSqrt            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatAdd            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatAlu            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatCmp            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatCvt            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatDiv            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMisc            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMult            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMultAcc            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatSqrt            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_14.op_class::MemRead        588548     14.28%     91.61% # Class of executed instruction
system.switch_cpus_14.op_class::MemWrite       345786      8.39%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::total         4122248                       # Class of executed instruction
system.switch_cpus_15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.dtb.rdAccesses           550241                       # TLB accesses on read requests
system.switch_cpus_15.dtb.wrAccesses           321623                       # TLB accesses on write requests
system.switch_cpus_15.dtb.rdMisses                 59                       # TLB misses on read requests
system.switch_cpus_15.dtb.wrMisses                  2                       # TLB misses on write requests
system.switch_cpus_15.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_15.itb.wrAccesses          2381346                       # TLB accesses on write requests
system.switch_cpus_15.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_15.itb.wrMisses                  4                       # TLB misses on write requests
system.switch_cpus_15.numPwrStateTransitions          940                       # Number of power state transitions
system.switch_cpus_15.pwrStateClkGateDist::samples          470                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::mean 3955134880.863830                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::stdev 348547282.232994                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::1000-5e+10          470    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::min_value     38538500                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::max_value   3995978500                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::total          470                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateResidencyTicks::ON   3648993494                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.pwrStateResidencyTicks::CLK_GATED 1858913394006                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.pwrStateResidencyTicks::OFF 4802599321000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.numCycles            3724809010                       # number of cpu cycles simulated
system.switch_cpus_15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_15.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_15.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_15.committedInsts          1788822                       # Number of instructions committed
system.switch_cpus_15.committedOps            3815830                       # Number of ops (including micro ops) committed
system.switch_cpus_15.num_int_alu_accesses      3729581                       # Number of integer alu accesses
system.switch_cpus_15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_15.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_15.num_func_calls           103094                       # number of times a function call or return occured
system.switch_cpus_15.num_conditional_control_insts       273477                       # number of instructions that are conditional controls
system.switch_cpus_15.num_int_insts           3729581                       # number of integer instructions
system.switch_cpus_15.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_15.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_15.num_int_register_reads      7547712                       # number of times the integer registers were read
system.switch_cpus_15.num_int_register_writes      3118084                       # number of times the integer registers were written
system.switch_cpus_15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_15.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_15.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_15.num_cc_register_reads      2209832                       # number of times the CC registers were read
system.switch_cpus_15.num_cc_register_writes      1165838                       # number of times the CC registers were written
system.switch_cpus_15.num_mem_refs             871856                       # number of memory refs
system.switch_cpus_15.num_load_insts           550205                       # Number of load instructions
system.switch_cpus_15.num_store_insts          321651                       # Number of store instructions
system.switch_cpus_15.num_idle_cycles    3717521126.768549                       # Number of idle cycles
system.switch_cpus_15.num_busy_cycles    7287883.231450                       # Number of busy cycles
system.switch_cpus_15.not_idle_fraction      0.001957                       # Percentage of non-idle cycles
system.switch_cpus_15.idle_fraction          0.998043                       # Percentage of idle cycles
system.switch_cpus_15.Branches                 411530                       # Number of branches fetched
system.switch_cpus_15.op_class::No_OpClass        71789      1.88%      1.88% # Class of executed instruction
system.switch_cpus_15.op_class::IntAlu        2837089     74.35%     76.23% # Class of executed instruction
system.switch_cpus_15.op_class::IntMult          7238      0.19%     76.42% # Class of executed instruction
system.switch_cpus_15.op_class::IntDiv          28805      0.75%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::FloatAdd            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::FloatCmp            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::FloatCvt            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMult            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMultAcc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::FloatDiv            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMisc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::FloatSqrt            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAdd             0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAddAcc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAlu             0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdCmp             0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdCvt             0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMisc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMult            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMultAcc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdShift            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdShiftAcc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdSqrt            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatAdd            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatAlu            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatCmp            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatCvt            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatDiv            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMisc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMult            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMultAcc            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatSqrt            0      0.00%     77.18% # Class of executed instruction
system.switch_cpus_15.op_class::MemRead        549265     14.39%     91.57% # Class of executed instruction
system.switch_cpus_15.op_class::MemWrite       321651      8.43%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::total         3815837                       # Class of executed instruction
system.switch_cpus_16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.dtb.rdAccesses           587506                       # TLB accesses on read requests
system.switch_cpus_16.dtb.wrAccesses           345543                       # TLB accesses on write requests
system.switch_cpus_16.dtb.rdMisses                 52                       # TLB misses on read requests
system.switch_cpus_16.dtb.wrMisses                  7                       # TLB misses on write requests
system.switch_cpus_16.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_16.itb.wrAccesses          2570760                       # TLB accesses on write requests
system.switch_cpus_16.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_16.itb.wrMisses                  8                       # TLB misses on write requests
system.switch_cpus_16.numPwrStateTransitions          940                       # Number of power state transitions
system.switch_cpus_16.pwrStateClkGateDist::samples          470                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::mean 3959412662.772340                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::stdev 304872073.316154                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::1000-5e+10          470    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::min_value    150637003                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::max_value   3991562000                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::total          470                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateResidencyTicks::ON   3925541997                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.pwrStateResidencyTicks::CLK_GATED 1860923951503                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.pwrStateResidencyTicks::OFF 4800312215000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.numCycles            3723035686                       # number of cpu cycles simulated
system.switch_cpus_16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_16.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_16.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_16.committedInsts          1929026                       # Number of instructions committed
system.switch_cpus_16.committedOps            4110717                       # Number of ops (including micro ops) committed
system.switch_cpus_16.num_int_alu_accesses      4015202                       # Number of integer alu accesses
system.switch_cpus_16.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_16.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_16.num_func_calls           109175                       # number of times a function call or return occured
system.switch_cpus_16.num_conditional_control_insts       299512                       # number of instructions that are conditional controls
system.switch_cpus_16.num_int_insts           4015202                       # number of integer instructions
system.switch_cpus_16.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_16.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_16.num_int_register_reads      8133858                       # number of times the integer registers were read
system.switch_cpus_16.num_int_register_writes      3361175                       # number of times the integer registers were written
system.switch_cpus_16.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_16.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_16.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_16.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_16.num_cc_register_reads      2419942                       # number of times the CC registers were read
system.switch_cpus_16.num_cc_register_writes      1259558                       # number of times the CC registers were written
system.switch_cpus_16.num_mem_refs             933036                       # number of memory refs
system.switch_cpus_16.num_load_insts           587471                       # Number of load instructions
system.switch_cpus_16.num_store_insts          345565                       # Number of store instructions
system.switch_cpus_16.num_idle_cycles    3715199204.107077                       # Number of idle cycles
system.switch_cpus_16.num_busy_cycles    7836481.892923                       # Number of busy cycles
system.switch_cpus_16.not_idle_fraction      0.002105                       # Percentage of non-idle cycles
system.switch_cpus_16.idle_fraction          0.997895                       # Percentage of idle cycles
system.switch_cpus_16.Branches                 446099                       # Number of branches fetched
system.switch_cpus_16.op_class::No_OpClass        80988      1.97%      1.97% # Class of executed instruction
system.switch_cpus_16.op_class::IntAlu        3057293     74.37%     76.34% # Class of executed instruction
system.switch_cpus_16.op_class::IntMult          7345      0.18%     76.52% # Class of executed instruction
system.switch_cpus_16.op_class::IntDiv          32998      0.80%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::FloatAdd            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::FloatCmp            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::FloatCvt            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMult            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMultAcc            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::FloatDiv            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMisc            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::FloatSqrt            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAdd             0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAddAcc            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAlu             0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::SimdCmp             0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::SimdCvt             0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMisc            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMult            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMultAcc            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::SimdShift            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::SimdShiftAcc            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::SimdSqrt            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatAdd            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatAlu            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatCmp            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatCvt            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatDiv            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMisc            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMult            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMultAcc            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatSqrt            0      0.00%     77.33% # Class of executed instruction
system.switch_cpus_16.op_class::MemRead        586531     14.27%     91.59% # Class of executed instruction
system.switch_cpus_16.op_class::MemWrite       345565      8.41%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::total         4110720                       # Class of executed instruction
system.switch_cpus_17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.dtb.rdAccesses           585742                       # TLB accesses on read requests
system.switch_cpus_17.dtb.wrAccesses           343192                       # TLB accesses on write requests
system.switch_cpus_17.dtb.rdMisses                 55                       # TLB misses on read requests
system.switch_cpus_17.dtb.wrMisses                  4                       # TLB misses on write requests
system.switch_cpus_17.itb.walker.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_17.itb.wrAccesses          2557914                       # TLB accesses on write requests
system.switch_cpus_17.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_17.itb.wrMisses                 17                       # TLB misses on write requests
system.switch_cpus_17.numPwrStateTransitions          940                       # Number of power state transitions
system.switch_cpus_17.pwrStateClkGateDist::samples          470                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::mean 3957700489.370213                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::stdev 329707907.703060                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::1000-5e+10          470    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::min_value    114487004                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::max_value   3991582000                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::total          470                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateResidencyTicks::ON   3918030496                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.pwrStateResidencyTicks::CLK_GATED 1860119230004                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.pwrStateResidencyTicks::OFF 4801124448000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.numCycles            3729272974                       # number of cpu cycles simulated
system.switch_cpus_17.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_17.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_17.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_17.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_17.committedInsts          1919169                       # Number of instructions committed
system.switch_cpus_17.committedOps            4096331                       # Number of ops (including micro ops) committed
system.switch_cpus_17.num_int_alu_accesses      4001207                       # Number of integer alu accesses
system.switch_cpus_17.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_17.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_17.num_func_calls           108921                       # number of times a function call or return occured
system.switch_cpus_17.num_conditional_control_insts       298798                       # number of instructions that are conditional controls
system.switch_cpus_17.num_int_insts           4001207                       # number of integer instructions
system.switch_cpus_17.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_17.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_17.num_int_register_reads      8102295                       # number of times the integer registers were read
system.switch_cpus_17.num_int_register_writes      3351162                       # number of times the integer registers were written
system.switch_cpus_17.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_17.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_17.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_17.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_17.num_cc_register_reads      2415228                       # number of times the CC registers were read
system.switch_cpus_17.num_cc_register_writes      1253662                       # number of times the CC registers were written
system.switch_cpus_17.num_mem_refs             928900                       # number of memory refs
system.switch_cpus_17.num_load_insts           585695                       # Number of load instructions
system.switch_cpus_17.num_store_insts          343205                       # Number of store instructions
system.switch_cpus_17.num_idle_cycles    3721438383.649820                       # Number of idle cycles
system.switch_cpus_17.num_busy_cycles    7834590.350180                       # Number of busy cycles
system.switch_cpus_17.not_idle_fraction      0.002101                       # Percentage of non-idle cycles
system.switch_cpus_17.idle_fraction          0.997899                       # Percentage of idle cycles
system.switch_cpus_17.Branches                 445130                       # Number of branches fetched
system.switch_cpus_17.op_class::No_OpClass        81073      1.98%      1.98% # Class of executed instruction
system.switch_cpus_17.op_class::IntAlu        3046739     74.38%     76.36% # Class of executed instruction
system.switch_cpus_17.op_class::IntMult          7255      0.18%     76.53% # Class of executed instruction
system.switch_cpus_17.op_class::IntDiv          33306      0.81%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::FloatAdd            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::FloatCmp            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::FloatCvt            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMult            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMultAcc            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::FloatDiv            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMisc            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::FloatSqrt            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAdd             0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAddAcc            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAlu             0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdCmp             0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdCvt             0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMisc            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMult            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMultAcc            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdShift            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdShiftAcc            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdSqrt            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatAdd            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatAlu            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatCmp            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatCvt            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatDiv            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMisc            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMult            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMultAcc            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatSqrt            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus_17.op_class::MemRead        584755     14.28%     91.62% # Class of executed instruction
system.switch_cpus_17.op_class::MemWrite       343205      8.38%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::total         4096333                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       487787                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       107178                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       326511                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          49926                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        41391                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         8535                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6665161708500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                124                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            254448                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3991                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3991                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        46811                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       105069                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           71427                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            70753                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           18755                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          18755                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7679                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7679                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        105069                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       149268                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1545                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           51                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        56862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        61598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side          587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side          779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        39546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        46192                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side          353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side          496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        35283                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        16691                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side           23                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        32763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        47216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side          161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        38829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        47301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb_walker_cache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb_walker_cache.mem_side::system.l2.cpu_side          220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        36468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side        43015                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb_walker_cache.mem_side::system.l2.cpu_side           11                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb_walker_cache.mem_side::system.l2.cpu_side          232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        38295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        48000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb_walker_cache.mem_side::system.l2.cpu_side           47                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb_walker_cache.mem_side::system.l2.cpu_side          263                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        37161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side        47951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb_walker_cache.mem_side::system.l2.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb_walker_cache.mem_side::system.l2.cpu_side          235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                676893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2426112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1200884                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side        10560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side        15168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1687296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       830432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         1344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side         8448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1505408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       350584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side          192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1397888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       844246                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side         3904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      1656704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       814756                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb_walker_cache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb_walker_cache.mem_side::system.l2.cpu_side         4288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      1555968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       703948                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb_walker_cache.mem_side::system.l2.cpu_side          192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb_walker_cache.mem_side::system.l2.cpu_side         4224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side      1633920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side       886692                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb_walker_cache.mem_side::system.l2.cpu_side          320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb_walker_cache.mem_side::system.l2.cpu_side         4544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      1585536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       874488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb_walker_cache.mem_side::system.l2.cpu_side          192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb_walker_cache.mem_side::system.l2.cpu_side         4736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               20017198                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          188636                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6490752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           373405                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.527623                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.687097                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  97119     26.01%     26.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 103702     27.77%     53.78% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  52860     14.16%     67.94% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  16276      4.36%     72.30% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   4027      1.08%     73.37% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   2858      0.77%     74.14% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  25376      6.80%     80.94% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  68365     18.31%     99.24% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   2471      0.66%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::9                     41      0.01%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::10                    31      0.01%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::11                    30      0.01%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::12                    41      0.01%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::13                    52      0.01%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::14                    50      0.01%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::15                    48      0.01%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::16                    13      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::17                    15      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::18                    30      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             18                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             373405                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          389758496                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           124482                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          28206499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          37376996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            291000                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            445500                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          19773998                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          31795999                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            271500                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy            307500                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          17641500                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          10408502                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy            19500                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           112500                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy         16381500                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy         33186499                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy            87000                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy         19415997                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy         33789500                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy            15000                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy           130500                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy         18234000                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy         30491997                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy            10500                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy           139500                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy         19147999                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy         33648997                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy            33000                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy           157500                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy         18581997                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy         33660000                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy            82500                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy           135000                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
