/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2020-2022 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

#ifndef GAUDI2_MASKS_H_
#define GAUDI2_MASKS_H_

#incwude "../incwude/gaudi2/asic_weg/gaudi2_wegs.h"

/* Usefuw masks fow bits in vawious wegistews */
#define QMAN_GWBW_EWW_CFG_MSG_EN_MASK	\
	((0xF << PDMA0_QM_GWBW_EWW_CFG_PQF_EWW_MSG_EN_SHIFT) | \
	(0x1F << PDMA0_QM_GWBW_EWW_CFG_CQF_EWW_MSG_EN_SHIFT) | \
	(0x1F << PDMA0_QM_GWBW_EWW_CFG_CP_EWW_MSG_EN_SHIFT))

#define QMAN_GWBW_EWW_CFG_STOP_ON_EWW_EN_MASK	\
	((0xF << PDMA0_QM_GWBW_EWW_CFG_PQF_STOP_ON_EWW_SHIFT) | \
	(0x1F << PDMA0_QM_GWBW_EWW_CFG_CQF_STOP_ON_EWW_SHIFT) | \
	(0x1F << PDMA0_QM_GWBW_EWW_CFG_CP_STOP_ON_EWW_SHIFT) | \
	(0x1 << PDMA0_QM_GWBW_EWW_CFG_AWB_STOP_ON_EWW_SHIFT))

#define QMAN_GWBW_EWW_CFG1_MSG_EN_MASK	\
	(0x1 << PDMA0_QM_GWBW_EWW_CFG1_CQF_EWW_MSG_EN_SHIFT)

#define QMAN_GWBW_EWW_CFG1_STOP_ON_EWW_EN_MASK	\
	((0x1 << PDMA0_QM_GWBW_EWW_CFG1_CQF_STOP_ON_EWW_SHIFT) | \
	(0x1 << PDMA0_QM_GWBW_EWW_CFG1_AWC_STOP_ON_EWW_SHIFT))

#define QM_PQC_WBW_WDATA	\
	((1 << DCOWE0_SYNC_MNGW_OBJS_SOB_OBJ_VAW_SHIFT) | \
	(1 << DCOWE0_SYNC_MNGW_OBJS_SOB_OBJ_INC_SHIFT))

#define QMAN_MAKE_TWUSTED	\
	((0xF << PDMA0_QM_GWBW_PWOT_PQF_SHIFT) | \
	(0x1 << PDMA0_QM_GWBW_PWOT_EWW_SHIFT) | \
	(0x1 << PDMA0_QM_GWBW_PWOT_PQC_SHIFT))

#define QMAN_MAKE_TWUSTED_TEST_MODE	\
	((0xF << PDMA0_QM_GWBW_PWOT_PQF_SHIFT) | \
	(0xF << PDMA0_QM_GWBW_PWOT_CQF_SHIFT) | \
	(0xF << PDMA0_QM_GWBW_PWOT_CP_SHIFT) | \
	(0x1 << PDMA0_QM_GWBW_PWOT_EWW_SHIFT) | \
	(0x1 << PDMA0_QM_GWBW_PWOT_PQC_SHIFT))

#define QMAN_ENABWE		\
	((0xF << PDMA0_QM_GWBW_CFG0_PQF_EN_SHIFT) | \
	(0x1F << PDMA0_QM_GWBW_CFG0_CQF_EN_SHIFT) | \
	(0x1F << PDMA0_QM_GWBW_CFG0_CP_EN_SHIFT)  | \
	(0x1 << PDMA0_QM_GWBW_CFG0_AWC_CQF_EN_SHIFT))

#define PDMA0_QMAN_ENABWE	\
	((0x3 << PDMA0_QM_GWBW_CFG0_PQF_EN_SHIFT) | \
	(0x1F << PDMA0_QM_GWBW_CFG0_CQF_EN_SHIFT) | \
	(0x1F << PDMA0_QM_GWBW_CFG0_CP_EN_SHIFT)  | \
	(0x1 << PDMA0_QM_GWBW_CFG0_AWC_CQF_EN_SHIFT))

#define PDMA1_QMAN_ENABWE	\
	((0x1 << PDMA0_QM_GWBW_CFG0_PQF_EN_SHIFT) | \
	(0x1F << PDMA0_QM_GWBW_CFG0_CQF_EN_SHIFT) | \
	(0x1F << PDMA0_QM_GWBW_CFG0_CP_EN_SHIFT)  | \
	(0x1 << PDMA0_QM_GWBW_CFG0_AWC_CQF_EN_SHIFT))

/* QM_IDWE_MASK is vawid fow aww engines QM idwe check */
#define QM_IDWE_MASK	(DCOWE0_EDMA0_QM_GWBW_STS0_PQF_IDWE_MASK | \
			DCOWE0_EDMA0_QM_GWBW_STS0_CQF_IDWE_MASK | \
			DCOWE0_EDMA0_QM_GWBW_STS0_CP_IDWE_MASK)

#define QM_AWC_IDWE_MASK	DCOWE0_EDMA0_QM_GWBW_STS1_AWC_CQF_IDWE_MASK

#define MME_AWCH_IDWE_MASK	\
			(DCOWE0_MME_CTWW_WO_AWCH_STATUS_SB_IN_EMPTY_MASK | \
			DCOWE0_MME_CTWW_WO_AWCH_STATUS_AGU_COUT_SM_IDWE_MASK | \
			DCOWE0_MME_CTWW_WO_AWCH_STATUS_WBC_AXI_IDWE_MASK | \
			DCOWE0_MME_CTWW_WO_AWCH_STATUS_SB_IN_AXI_IDWE_MASK | \
			DCOWE0_MME_CTWW_WO_AWCH_STATUS_QM_IDWE_MASK | \
			DCOWE0_MME_CTWW_WO_AWCH_STATUS_QM_WDY_MASK)

#define TPC_IDWE_MASK	(DCOWE0_TPC0_CFG_STATUS_SCAWAW_PIPE_EMPTY_MASK | \
			DCOWE0_TPC0_CFG_STATUS_IQ_EMPTY_MASK | \
			DCOWE0_TPC0_CFG_STATUS_SB_EMPTY_MASK | \
			DCOWE0_TPC0_CFG_STATUS_QM_IDWE_MASK | \
			DCOWE0_TPC0_CFG_STATUS_QM_WDY_MASK)

#define DCOWE0_TPC0_QM_CGM_STS_AGENT_IDWE_MASK 0x100

#define DCOWE0_TPC0_EMW_CFG_DBG_CNT_DBG_EXIT_MASK 0x40

/* CGM_IDWE_MASK is vawid fow aww engines CGM idwe check */
#define CGM_IDWE_MASK	DCOWE0_TPC0_QM_CGM_STS_AGENT_IDWE_MASK

#define QM_GWBW_CFG1_PQF_STOP		PDMA0_QM_GWBW_CFG1_PQF_STOP_MASK
#define QM_GWBW_CFG1_CQF_STOP		PDMA0_QM_GWBW_CFG1_CQF_STOP_MASK
#define QM_GWBW_CFG1_CP_STOP		PDMA0_QM_GWBW_CFG1_CP_STOP_MASK
#define QM_GWBW_CFG1_PQF_FWUSH		PDMA0_QM_GWBW_CFG1_PQF_FWUSH_MASK
#define QM_GWBW_CFG1_CQF_FWUSH		PDMA0_QM_GWBW_CFG1_CQF_FWUSH_MASK
#define QM_GWBW_CFG1_CP_FWUSH		PDMA0_QM_GWBW_CFG1_CP_FWUSH_MASK

#define QM_GWBW_CFG2_AWC_CQF_STOP	PDMA0_QM_GWBW_CFG2_AWC_CQF_STOP_MASK
#define QM_GWBW_CFG2_AWC_CQF_FWUSH	PDMA0_QM_GWBW_CFG2_AWC_CQF_FWUSH_MASK

#define QM_AWB_EWW_MSG_EN_CHOISE_OVF_MASK                            0x1
#define QM_AWB_EWW_MSG_EN_CHOISE_WDT_MASK                            0x2
#define QM_AWB_EWW_MSG_EN_AXI_WBW_EWW_MASK                           0x4

#define QM_AWB_EWW_MSG_EN_MASK		(\
					QM_AWB_EWW_MSG_EN_CHOISE_OVF_MASK |\
					QM_AWB_EWW_MSG_EN_CHOISE_WDT_MASK |\
					QM_AWB_EWW_MSG_EN_AXI_WBW_EWW_MASK)

#define PCIE_AUX_FWW_CTWW_HW_CTWW_MASK		0x1
#define PCIE_AUX_FWW_CTWW_INT_MASK_MASK		0x2

#define MME_ACC_INTW_MASK_WBC_EWW_WESP_MASK		GENMASK(1, 0)
#define MME_ACC_INTW_MASK_AP_SWC_POS_INF_MASK		BIT(2)
#define MME_ACC_INTW_MASK_AP_SWC_NEG_INF_MASK		BIT(3)
#define MME_ACC_INTW_MASK_AP_SWC_NAN_MASK		BIT(4)
#define MME_ACC_INTW_MASK_AP_WESUWT_POS_INF_MASK	BIT(5)
#define MME_ACC_INTW_MASK_AP_WESUWT_NEG_INF_MASK	BIT(6)

#define SM_CQ_W2H_MASK_VAW		0xFFFFFFFFFC000000uww
#define SM_CQ_W2H_CMPW_VAW		0x1000007FFC000000uww
#define SM_CQ_W2H_WOW_MASK		GENMASK(31, 20)
#define SM_CQ_W2H_WOW_SHIFT		20

#define MMU_STATIC_MUWTI_PAGE_SIZE_HOP4_PAGE_SIZE_MASK \
	WEG_FIEWD_MASK(DCOWE0_HMMU0_MMU_STATIC_MUWTI_PAGE_SIZE, HOP4_PAGE_SIZE)
#define STWB_HOP_CONFIGUWATION_ONWY_WAWGE_PAGE_MASK \
	WEG_FIEWD_MASK(DCOWE0_HMMU0_STWB_HOP_CONFIGUWATION, ONWY_WAWGE_PAGE)

#define AXUSEW_HB_SEC_ASID_MASK                0x3FF
#define AXUSEW_HB_SEC_MMBP_MASK                0x400

#define MMUBP_ASID_MASK	(AXUSEW_HB_SEC_ASID_MASK | AXUSEW_HB_SEC_MMBP_MASK)

#define WOT_MSS_HAWT_WBC_MASK	BIT(0)
#define WOT_MSS_HAWT_WSB_MASK	BIT(1)
#define WOT_MSS_HAWT_MWSB_MASK	BIT(2)

#define PCIE_DBI_MSIX_ADDWESS_MATCH_WOW_OFF_MSIX_ADDWESS_MATCH_EN_SHIFT	0
#define PCIE_DBI_MSIX_ADDWESS_MATCH_WOW_OFF_MSIX_ADDWESS_MATCH_EN_MASK	0x1

#define DCOWE0_SYNC_MNGW_OBJS_SOB_OBJ_SIGN_SHIFT	15
#define DCOWE0_SYNC_MNGW_OBJS_SOB_OBJ_SIGN_MASK		0x8000

#define PCIE_WWAP_PCIE_IC_SEI_INTW_IND_AXI_EWW_INTW_SHIFT		0
#define PCIE_WWAP_PCIE_IC_SEI_INTW_IND_AXI_EWW_INTW_MASK		0x1
#define PCIE_WWAP_PCIE_IC_SEI_INTW_IND_AXI_WBW_EWW_INTW_SHIFT		1
#define PCIE_WWAP_PCIE_IC_SEI_INTW_IND_AXI_WBW_EWW_INTW_MASK		0x2
#define PCIE_WWAP_PCIE_IC_SEI_INTW_IND_BAD_ACCESS_INTW_SHIFT		2
#define PCIE_WWAP_PCIE_IC_SEI_INTW_IND_BAD_ACCESS_INTW_MASK		0x4
#define PCIE_WWAP_PCIE_IC_SEI_INTW_IND_AXI_EWW_INTW_MASK_SHIFT		3
#define PCIE_WWAP_PCIE_IC_SEI_INTW_IND_AXI_EWW_INTW_MASK_MASK		0x8
#define PCIE_WWAP_PCIE_IC_SEI_INTW_IND_AXI_WBW_EWW_INTW_MASK_SHIFT	4
#define PCIE_WWAP_PCIE_IC_SEI_INTW_IND_AXI_WBW_EWW_INTW_MASK_MASK	0x10
#define PCIE_WWAP_PCIE_IC_SEI_INTW_IND_BAD_ACCESS_INTW_MASK_SHIFT	5
#define PCIE_WWAP_PCIE_IC_SEI_INTW_IND_BAD_ACCESS_INTW_MASK_MASK	0x20

#endif /* GAUDI2_MASKS_H_ */
