
*** Running vivado
    with args -log system_cnn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_cnn_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_cnn_0_0.tcl -notrace
Command: synth_design -top system_cnn_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16020 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 458.258 ; gain = 104.012
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_cnn_0_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_SLAVE' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/AXI_DMA_SLAVE.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state12 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/AXI_DMA_SLAVE.v:70]
INFO: [Synth 8-6157] synthesizing module 'cnn_fmul_32ns_32nbkb' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_fmul_32ns_32nbkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fmul_0_max_dsp_32' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_fmul_0_max_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_fmul_0_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fmul_0_max_dsp_32' (16#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_fmul_0_max_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fmul_32ns_32nbkb' (17#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_fmul_32ns_32nbkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_fcmp_32ns_32ncud' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_fcmp_32ns_32ncud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fcmp_0_no_dsp_32' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_fcmp_0_no_dsp_32.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fcmp_0_no_dsp_32' (22#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fcmp_32ns_32ncud' (23#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_fcmp_32ns_32ncud.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/AXI_DMA_SLAVE.v:915]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/AXI_DMA_SLAVE.v:917]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/AXI_DMA_SLAVE.v:919]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/AXI_DMA_SLAVE.v:921]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/AXI_DMA_SLAVE.v:937]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/AXI_DMA_SLAVE.v:941]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_SLAVE' (24#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/AXI_DMA_SLAVE.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 26'b00000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 26'b00000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 26'b00000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 26'b00000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 26'b00000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 26'b00000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 26'b00000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 26'b00000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 26'b00000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 26'b00000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 26'b00000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 26'b00000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 26'b00000000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 26'b00000000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 26'b00000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 26'b00000000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 26'b00000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 26'b00000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 26'b00000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 26'b00000010000000000000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 26'b00000100000000000000000000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 26'b00001000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage3 bound to: 26'b00010000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 26'b00100000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 26'b01000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 26'b10000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s.v:83]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s_dEe.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_dEe_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s_dEe.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe_ram' (25#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe' (26#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_eOg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s_eOg.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_eOg_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s_eOg.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s_eOg.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_eOg_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s_eOg.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_eOg_ram' (27#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s_eOg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_eOg' (28#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s_eOg.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_sitofp_32ns_3fYi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_sitofp_32ns_3fYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_sitofp_1_no_dsp_32' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_sitofp_1_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_sitofp_1_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_sitofp_1_no_dsp_32' (38#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_sitofp_1_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_sitofp_32ns_3fYi' (39#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_sitofp_32ns_3fYi.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_fptrunc_64ns_g8j' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_fptrunc_64ns_g8j.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fptrunc_0_no_dsp_64' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_fptrunc_0_no_dsp_64.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_fptrunc_0_no_dsp_64.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fptrunc_0_no_dsp_64' (42#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fptrunc_64ns_g8j' (43#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_fptrunc_64ns_g8j.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_fpext_32ns_64hbi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_fpext_32ns_64hbi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fpext_0_no_dsp_32' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_fpext_0_no_dsp_32.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fpext_0_no_dsp_32' (44#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fpext_32ns_64hbi' (45#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_fpext_32ns_64hbi.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_dadd_64ns_64nibs' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_dadd_64ns_64nibs.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_dadd_2_no_dsp_64' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_dadd_2_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_dadd_2_no_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_dadd_2_no_dsp_64' (56#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_dadd_2_no_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dadd_64ns_64nibs' (57#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_dadd_64ns_64nibs.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_dcmp_64ns_64njbC' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_dcmp_64ns_64njbC.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_dcmp_0_no_dsp_64' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_dcmp_0_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_dcmp_0_no_dsp_64.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_dcmp_0_no_dsp_64' (58#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_dcmp_0_no_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dcmp_64ns_64njbC' (59#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_dcmp_64ns_64njbC.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_hmul_16ns_16nkbM' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_hmul_16ns_16nkbM.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_hmul_1_max_dsp_16' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_hmul_1_max_dsp_16.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_C_WIDTH bound to: 16 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 15 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -24 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_hmul_1_max_dsp_16.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_hmul_1_max_dsp_16' (65#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_hmul_1_max_dsp_16.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_hmul_16ns_16nkbM' (66#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_hmul_16ns_16nkbM.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_hptodp_16ns_6lbW' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_hptodp_16ns_6lbW.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_hptodp_1_no_dsp_16' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_hptodp_1_no_dsp_16.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_C_WIDTH bound to: 16 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 15 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -24 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_hptodp_1_no_dsp_16.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_hptodp_1_no_dsp_16' (67#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_hptodp_1_no_dsp_16.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_hptodp_16ns_6lbW' (68#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_hptodp_16ns_6lbW.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_dptohp_64ns_1mb6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_dptohp_64ns_1mb6.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_dptohp_1_no_dsp_64' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_dptohp_1_no_dsp_64.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_dptohp_1_no_dsp_64.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_dptohp_1_no_dsp_64' (69#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_dptohp_1_no_dsp_64.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dptohp_64ns_1mb6' (70#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_dptohp_64ns_1mb6.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s.v:1563]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s.v:1757]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s.v:1769]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s.v:1773]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s.v:1775]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s.v:1781]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s.v:1787]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s.v:1801]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s.v:1803]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s.v:1807]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s.v:1815]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s.v:1817]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s.v:1847]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s.v:1851]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s.v:1873]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s.v:1887]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s.v:1905]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s.v:2009]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s.v:2013]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s' (71#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 24'b000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 24'b000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 24'b000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 24'b000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 24'b000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 24'b000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 24'b000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 24'b000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 24'b000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 24'b000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 24'b000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 24'b000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 24'b000000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 24'b000000000010000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 24'b000000000100000000000000 
	Parameter ap_ST_fsm_state20 bound to: 24'b000000001000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 24'b000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 24'b000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 24'b000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 24'b000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 24'b000100000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 24'b001000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 24'b010000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 24'b100000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:81]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sncg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_sncg.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4608 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sncg_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_sncg.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 4608 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_sncg.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_32_3_sncg_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_sncg.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sncg_ram' (72#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_sncg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sncg' (73#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_sncg.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_socq' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_socq.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 10816 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_socq_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_socq.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10816 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_socq.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_32_3_socq_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_socq.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_socq_ram' (74#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_socq.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_socq' (75#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_socq.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_ama_addmuladdpcA' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_ama_addmuladdpcA.v:40]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter din3_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_ama_addmuladdpcA_DSP48_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_ama_addmuladdpcA.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_ama_addmuladdpcA_DSP48_0' (76#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_ama_addmuladdpcA.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_ama_addmuladdpcA' (77#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_ama_addmuladdpcA.v:40]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:1832]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2076]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2078]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2092]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2096]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2098]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2108]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2112]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2116]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2120]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2124]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2136]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2140]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2146]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2152]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2154]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2158]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2166]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2168]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2204]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2208]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2224]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2240]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2246]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2248]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2254]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2262]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2268]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2274]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2278]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2362]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_s' (78#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 48'b000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 48'b000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 48'b000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 48'b000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 48'b000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 48'b000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 48'b000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 48'b000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 48'b000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 48'b000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 48'b000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 48'b000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 48'b000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 48'b000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state20 bound to: 48'b000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 48'b000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 48'b000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 48'b000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 48'b000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 48'b000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 48'b000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 48'b000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 48'b000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 48'b000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage9 bound to: 48'b000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage10 bound to: 48'b000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage11 bound to: 48'b000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage12 bound to: 48'b000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage13 bound to: 48'b000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage14 bound to: 48'b000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage15 bound to: 48'b000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage16 bound to: 48'b000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage17 bound to: 48'b000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage18 bound to: 48'b000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage19 bound to: 48'b000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage20 bound to: 48'b000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage21 bound to: 48'b000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage22 bound to: 48'b000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage23 bound to: 48'b000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage24 bound to: 48'b000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage25 bound to: 48'b000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage26 bound to: 48'b000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage27 bound to: 48'b000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage28 bound to: 48'b000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage29 bound to: 48'b001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage30 bound to: 48'b010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 48'b100000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:105]
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s_A.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 18432 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s_A_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s_A.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 18432 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s_A.v:24]
INFO: [Synth 8-3876] $readmem data file './Pool_32_24_4_s_A_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s_A.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s_A_ram' (79#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s_A.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s_A' (80#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s_A.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_hcmp_16ns_16nqcK' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_hcmp_16ns_16nqcK.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_hcmp_1_no_dsp_16' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_hcmp_1_no_dsp_16.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_C_WIDTH bound to: 16 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 15 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -24 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_hcmp_1_no_dsp_16.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_hcmp_1_no_dsp_16' (81#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/ip/cnn_ap_hcmp_1_no_dsp_16.vhd:74]
INFO: [Synth 8-6155] done synthesizing module 'cnn_hcmp_16ns_16nqcK' (82#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_hcmp_16ns_16nqcK.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:2810]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:2814]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:2818]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:2822]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:2826]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:2832]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:2836]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:2840]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:2844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:2848]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:2852]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:2856]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:2860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:2864]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:2878]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:2880]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:2892]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:2900]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:2902]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:2908]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:2940]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:2944]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:3018]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:3058]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:3076]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:3078]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:3098]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:3114]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:3116]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:3126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:3132]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:3138]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:3170]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:3172]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:3178]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:3180]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:3188]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:3190]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:3198]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:3200]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:3208]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:3210]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:3218]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s' (83#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 24'b000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 24'b000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 24'b000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 24'b000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 24'b000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 24'b000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 24'b000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 24'b000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 24'b000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 24'b000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 24'b000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 24'b000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 24'b000000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 24'b000000000010000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 24'b000000000100000000000000 
	Parameter ap_ST_fsm_state20 bound to: 24'b000000001000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 24'b000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 24'b000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 24'b000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 24'b000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 24'b000100000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 24'b001000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 24'b010000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 24'b100000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s.v:81]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_A_6_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s_A_6_0.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 231 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_A_6_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s_A_6_0.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 231 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s_A_6_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1152_128_s_A_6_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s_A_6_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_A_6_0_ram' (84#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s_A_6_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_A_6_0' (85#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s_A_6_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_A_6_4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s_A_6_4.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 228 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_A_6_4_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s_A_6_4.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 228 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s_A_6_4.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1152_128_s_A_6_4_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s_A_6_4.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_A_6_4_ram' (86#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s_A_6_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_A_6_4' (87#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s_A_6_4.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_B_5_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s_B_5_0.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 29568 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_B_5_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s_B_5_0.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 29568 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s_B_5_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1152_128_s_B_5_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s_B_5_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_B_5_0_ram' (88#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s_B_5_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_B_5_0' (89#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s_B_5_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_B_5_4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s_B_5_4.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 29184 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_B_5_4_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s_B_5_4.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 29184 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s_B_5_4.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1152_128_s_B_5_4_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s_B_5_4.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_B_5_4_ram' (90#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s_B_5_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_B_5_4' (91#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s_B_5_4.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_9nsrcU' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_11ns_9nsrcU.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 15 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_9nsrcU_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_11ns_9nsrcU.v:70]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 9 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_9nsrcU_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_11ns_9nsrcU.v:10]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 9 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
	Parameter cal_WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[10].divisor_tmp_reg[11] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_11ns_9nsrcU.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_9nsrcU_div_u' (92#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_11ns_9nsrcU.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_9nsrcU_div' (93#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_11ns_9nsrcU.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_9nsrcU' (94#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_11ns_9nsrcU.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_13ns_sc4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_mul_mul_13ns_sc4.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_13ns_sc4_DSP48_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_mul_mul_13ns_sc4.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_13ns_sc4_DSP48_1' (95#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_mul_mul_13ns_sc4.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_13ns_sc4' (96#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_mul_mul_13ns_sc4.v:14]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_11ns_tde' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_mul_mul_11ns_tde.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_11ns_tde_DSP48_2' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_mul_mul_11ns_tde.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_11ns_tde_DSP48_2' (97#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_mul_mul_11ns_tde.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_11ns_tde' (98#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_mul_mul_11ns_tde.v:14]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_8nudo' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_mac_muladd_8nudo.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_8nudo_DSP48_3' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_mac_muladd_8nudo.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_8nudo_DSP48_3' (99#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_mac_muladd_8nudo.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_8nudo' (100#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_mac_muladd_8nudo.v:34]
WARNING: [Synth 8-6014] Unused sequential element exitcond_flatten_reg_1685_pp3_iter12_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s.v:1456]
WARNING: [Synth 8-6014] Unused sequential element exitcond_flatten_reg_1685_pp3_iter13_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s.v:1457]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s' (101#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 24'b000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 24'b000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 24'b000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 24'b000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 24'b000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 24'b000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 24'b000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 24'b000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 24'b000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 24'b000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 24'b000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 24'b000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 24'b000000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 24'b000000000010000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 24'b000000000100000000000000 
	Parameter ap_ST_fsm_state20 bound to: 24'b000000001000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 24'b000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 24'b000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 24'b000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 24'b000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 24'b000100000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 24'b001000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 24'b010000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 24'b100000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s.v:81]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_7_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s_A_7_0.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_7_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s_A_7_0.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 26 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s_A_7_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_A_7_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s_A_7_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_7_0_ram' (102#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s_A_7_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_7_0' (103#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s_A_7_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_7_4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s_A_7_4.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_7_4_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s_A_7_4.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s_A_7_4.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_A_7_4_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s_A_7_4.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_7_4_ram' (104#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s_A_7_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_7_4' (105#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s_A_7_4.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s_B_0.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 260 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s_B_0.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 260 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s_B_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_B_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s_B_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_0_ram' (106#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s_B_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_0' (107#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s_B_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s_B.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 240 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s_B.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 240 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s_B.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_B_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s_B.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_ram' (108#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s_B.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B' (109#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s_B.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_7ns_6ns_vdy' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 11 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_7ns_6ns_vdy_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:70]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_7ns_6ns_vdy_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:10]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
	Parameter cal_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[6].divisor_tmp_reg[7] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_7ns_6ns_vdy_div_u' (110#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_7ns_6ns_vdy_div' (111#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_7ns_6ns_vdy' (112#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_6ns_wdI' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_6ns_wdI_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:70]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_6ns_wdI_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:10]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
	Parameter cal_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[7].divisor_tmp_reg[8] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_6ns_wdI_div_u' (113#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_6ns_wdI_div' (114#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_6ns_wdI' (115#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_10ns_xdS' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_mul_mul_10ns_xdS.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_10ns_xdS_DSP48_4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_mul_mul_10ns_xdS.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_10ns_xdS_DSP48_4' (116#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_mul_mul_10ns_xdS.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_10ns_xdS' (117#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_mul_mul_10ns_xdS.v:14]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4nyd2' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_mac_muladd_4nyd2.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4nyd2_DSP48_5' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_mac_muladd_4nyd2.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4nyd2_DSP48_5' (118#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_mac_muladd_4nyd2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4nyd2' (119#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_mac_muladd_4nyd2.v:34]
WARNING: [Synth 8-6014] Unused sequential element exitcond_flatten_reg_1730_pp3_iter10_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s.v:1338]
WARNING: [Synth 8-6014] Unused sequential element exitcond_flatten_reg_1730_pp3_iter9_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s.v:1338]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s' (120#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_MASTER' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/AXI_DMA_MASTER.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state14 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/AXI_DMA_MASTER.v:62]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_MASTER' (121#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/AXI_DMA_MASTER.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d800_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/fifo_w32_d800_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 800 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d800_A' (122#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/fifo_w32_d800_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d4000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/fifo_w32_d4000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d4000_A' (123#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/fifo_w32_d4000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d1200_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/fifo_w32_d1200_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 1200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d1200_A' (124#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/fifo_w32_d1200_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d160_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/fifo_w32_d160_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 160 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d160_A' (125#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/fifo_w32_d160_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d100_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/fifo_w32_d100_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d100_A' (126#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/fifo_w32_d100_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_zec' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/start_for_Conv_1_zec.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_zec_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/start_for_Conv_1_zec.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_zec_shiftReg' (127#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/start_for_Conv_1_zec.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_zec' (128#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/start_for_Conv_1_zec.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16Aem' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/start_for_Conv_16Aem.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16Aem_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/start_for_Conv_16Aem.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16Aem_shiftReg' (129#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/start_for_Conv_16Aem.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16Aem' (130#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/start_for_Conv_16Aem.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_32Bew' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/start_for_Pool_32Bew.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_32Bew_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/start_for_Pool_32Bew.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_32Bew_shiftReg' (131#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/start_for_Pool_32Bew.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_32Bew' (132#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/start_for_Pool_32Bew.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_1152CeG' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/start_for_FC_1152CeG.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_1152CeG_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/start_for_FC_1152CeG.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_1152CeG_shiftReg' (133#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/start_for_FC_1152CeG.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_1152CeG' (134#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/start_for_FC_1152CeG.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_DeQ' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/start_for_FC_128_DeQ.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_DeQ_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/start_for_FC_128_DeQ.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_DeQ_shiftReg' (135#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/start_for_FC_128_DeQ.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_DeQ' (136#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/start_for_FC_128_DeQ.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAEe0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/start_for_AXI_DMAEe0.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAEe0_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/start_for_AXI_DMAEe0.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAEe0_shiftReg' (137#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/start_for_AXI_DMAEe0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAEe0' (138#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/start_for_AXI_DMAEe0.v:45]
INFO: [Synth 8-6155] done synthesizing module 'cnn' (139#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_cnn_0_0' (140#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized0 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_c_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port s_axis_operation_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized1 has unconnected port m_axis_result_tready
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SINIT
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 712.844 ; gain = 358.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 712.844 ; gain = 358.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 712.844 ; gain = 358.598
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4252 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.610 . Memory (MB): peak = 1203.195 ; gain = 5.813
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:26 ; elapsed = 00:01:40 . Memory (MB): peak = 1203.195 ; gain = 848.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:26 ; elapsed = 00:01:40 . Memory (MB): peak = 1203.195 ; gain = 848.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:40 . Memory (MB): peak = 1203.195 ; gain = 848.949
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "notrhs_fu_192_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_234_reg_1523_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s.v:1075]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_230_reg_1510_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s.v:1069]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_227_reg_1667_pp2_iter2_reg_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s.v:930]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_227_reg_1667_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_1_28_16_3_s.v:1063]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_857_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs5_fu_1182_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond_fu_815_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten11_fu_882_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten13_fu_994_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten10_fu_1227_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1245_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten12_fu_900_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_920_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond9_fu_1012_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs4_fu_792_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_546_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs3_fu_593_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_180_reg_2072_pp3_iter2_reg_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:1149]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_180_reg_2072_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:1318]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "notrhs2_fu_1437_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_921_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_1046_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_1154_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_1482_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_939_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_967_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1500_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten4_fu_1548_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1064_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1084_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten10_fu_1172_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_fu_1249_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs9_fu_898_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_652_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_699_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i2_mid2_reg_1878_pp1_iter1_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:1157]
WARNING: [Synth 8-6014] Unused sequential element i2_mid2_reg_1878_pp1_iter2_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:1166]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_48_4_mid2_reg_2752_reg[0:0]' into 'tmp_44_mid2_reg_2728_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:2844]
INFO: [Synth 8-4471] merging register 'tmp_48_6_mid2_reg_2764_reg[1:0]' into 'tmp_48_2_mid2_reg_2740_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:2852]
INFO: [Synth 8-4471] merging register 'tmp_48_8_mid2_reg_2776_reg[0:0]' into 'tmp_44_mid2_reg_2728_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:2860]
INFO: [Synth 8-4471] merging register 'tmp_48_mid2_reg_2788_pp2_iter1_reg_reg[1:0]' into 'tmp_48_2_mid2_reg_2740_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:2814]
INFO: [Synth 8-4471] merging register 'tmp_48_11_mid2_reg_2800_pp2_iter1_reg_reg[0:0]' into 'tmp_44_mid2_reg_2728_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:2822]
INFO: [Synth 8-4471] merging register 'tmp_48_13_mid2_reg_2812_pp2_iter1_reg_reg[1:0]' into 'tmp_48_2_mid2_reg_2740_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:3308]
INFO: [Synth 8-4471] merging register 'tmp_48_13_mid2_reg_2812_pp2_iter2_reg_reg[1:0]' into 'tmp_48_2_mid2_reg_2740_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:3420]
INFO: [Synth 8-4471] merging register 'tmp_48_reg_2823_pp2_iter1_reg_reg[5:0]' into 'tmp_48_reg_2823_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:3358]
INFO: [Synth 8-4471] merging register 'tmp_48_reg_2823_pp2_iter2_reg_reg[5:0]' into 'tmp_48_reg_2823_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:3428]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1591]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1587]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1585]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1583]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1581]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1579]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1577]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1575]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1573]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1571]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1569]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1567]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1565]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1563]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1561]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1559]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1557]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1555]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1553]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1551]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1549]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1547]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1545]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1543]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1541]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1539]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1537]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1535]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_80_reg_3103_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1522]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_48_reg_2823_pp2_iter2_reg_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1353]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1323_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1729_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_931_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_1305_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_949_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_908_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs2_fu_709_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_668_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1323_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1729_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_931_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_1305_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_949_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_908_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs2_fu_709_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_668_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "grp_fu_592_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_48_1_mid2_reg_2734" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_44_mid3_fu_1533_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_48_2_mid3_fu_1565_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_11ns_9nsrcU.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_11ns_9nsrcU.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_11ns_9nsrcU.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_11ns_9nsrcU.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_11ns_9nsrcU.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_11ns_9nsrcU.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_11ns_9nsrcU.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_11ns_9nsrcU.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_11ns_9nsrcU.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_11ns_9nsrcU.v:53]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "notrhs7_fu_1315_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond9_fu_1072_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1141_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1153_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1342_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_1360_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond5_fu_1171_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs8_fu_1049_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_803_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs5_fu_850_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_118_reg_1627_reg' and it is trimmed from '6' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s.v:1453]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "notrhs4_fu_1346_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond6_fu_1078_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_1141_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1179_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1373_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1391_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond3_fu_1197_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs8_fu_1055_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_809_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs3_fu_856_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element arrayNo1_reg_1752_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s.v:1323]
WARNING: [Synth 8-6014] Unused sequential element arrayNo_reg_1656_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_128_10_s.v:1370]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "notrhs_fu_202_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/fifo_w32_d800_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/fifo_w32_d4000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/fifo_w32_d1200_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/fifo_w32_d160_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/fifo_w32_d100_A.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:41 ; elapsed = 00:01:58 . Memory (MB): peak = 1203.195 ; gain = 848.949
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cnn_fmul_32ns_32nbkb:/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fmul_32ns_32nbkb:/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fmul_32ns_32nbkb:/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fmul_32ns_32nbkb:/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_fcmp_32ns_32ncud:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized26) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized15) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized15) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].DIST_OVER_DEL' (delay__parameterized1) to 'cnn_sitofp_32ns_3fYi:/cnn_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_fptrunc_64ns_g8j:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_fptrunc_64ns_g8j:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'cnn_fptrunc_64ns_g8j:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_fptrunc_64ns_g8j:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fptrunc_64ns_g8j:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_fptrunc_64ns_g8j:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fptrunc_64ns_g8j:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_fptrunc_64ns_g8j:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_fptrunc_64ns_g8j:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_fptrunc_64ns_g8j:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_fptrunc_64ns_g8j:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_DEL' (delay__parameterized26) to 'cnn_fptrunc_64ns_g8j:/cnn_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_fpext_32ns_64hbi:/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_fpext_32ns_64hbi:/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'cnn_fpext_32ns_64hbi:/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_fpext_32ns_64hbi:/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fpext_32ns_64hbi:/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_fpext_32ns_64hbi:/cnn_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized1) to 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_PREADD_DEL' (delay__parameterized1) to 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_ADD_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized26) to 'cnn_dadd_64ns_64nibs:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dcmp_64ns_64njbC:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dcmp_64ns_64njbC:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dcmp_64ns_64njbC:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dcmp_64ns_64njbC:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dcmp_64ns_64njbC:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dcmp_64ns_64njbC:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dcmp_64ns_64njbC:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dcmp_64ns_64njbC:/cnn_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_hmul_16ns_16nkbM:/cnn_ap_hmul_1_max_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_hmul_16ns_16nkbM:/cnn_ap_hmul_1_max_dsp_16_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_hmul_16ns_16nkbM:/cnn_ap_hmul_1_max_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_hmul_16ns_16nkbM:/cnn_ap_hmul_1_max_dsp_16_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_hmul_16ns_16nkbM:/cnn_ap_hmul_1_max_dsp_16_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_hmul_16ns_16nkbM:/cnn_ap_hmul_1_max_dsp_16_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_hmul_16ns_16nkbM:/cnn_ap_hmul_1_max_dsp_16_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_hmul_16ns_16nkbM:/cnn_ap_hmul_1_max_dsp_16_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_hmul_16ns_16nkbM:/cnn_ap_hmul_1_max_dsp_16_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_DEL' (delay__parameterized26) to 'cnn_hmul_16ns_16nkbM:/cnn_ap_hmul_1_max_dsp_16_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_hmul_16ns_16nkbM:/cnn_ap_hmul_1_max_dsp_16_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized64) to 'cnn_hmul_16ns_16nkbM:/cnn_ap_hmul_1_max_dsp_16_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_hmul_16ns_16nkbM:/cnn_ap_hmul_1_max_dsp_16_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized64) to 'cnn_hmul_16ns_16nkbM:/cnn_ap_hmul_1_max_dsp_16_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_hptodp_16ns_6lbW:/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_hptodp_16ns_6lbW:/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'cnn_hptodp_16ns_6lbW:/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_hptodp_16ns_6lbW:/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_hptodp_16ns_6lbW:/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_hptodp_16ns_6lbW:/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dptohp_64ns_1mb6:/cnn_ap_dptohp_1_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_dptohp_64ns_1mb6:/cnn_ap_dptohp_1_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'cnn_dptohp_64ns_1mb6:/cnn_ap_dptohp_1_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_dptohp_64ns_1mb6:/cnn_ap_dptohp_1_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dptohp_64ns_1mb6:/cnn_ap_dptohp_1_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_dptohp_64ns_1mb6:/cnn_ap_dptohp_1_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dptohp_64ns_1mb6:/cnn_ap_dptohp_1_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_dptohp_64ns_1mb6:/cnn_ap_dptohp_1_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dptohp_64ns_1mb6:/cnn_ap_dptohp_1_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_dptohp_64ns_1mb6:/cnn_ap_dptohp_1_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_dptohp_64ns_1mb6:/cnn_ap_dptohp_1_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_DEL' (delay__parameterized26) to 'cnn_dptohp_64ns_1mb6:/cnn_ap_dptohp_1_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Pool_32_24_4_U0/cnn_hcmp_16ns_16nqcK_U62/cnn_ap_hcmp_1_no_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/Pool_32_24_4_U0/cnn_hcmp_16ns_16nqcK_U62/cnn_ap_hcmp_1_no_dsp_16_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Pool_32_24_4_U0/cnn_hcmp_16ns_16nqcK_U62/cnn_ap_hcmp_1_no_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/Pool_32_24_4_U0/cnn_hcmp_16ns_16nqcK_U62/cnn_ap_hcmp_1_no_dsp_16_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Pool_32_24_4_U0/cnn_hcmp_16ns_16nqcK_U62/cnn_ap_hcmp_1_no_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/Pool_32_24_4_U0/cnn_hcmp_16ns_16nqcK_U62/cnn_ap_hcmp_1_no_dsp_16_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Pool_32_24_4_U0/cnn_hcmp_16ns_16nqcK_U62/cnn_ap_hcmp_1_no_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/Pool_32_24_4_U0/cnn_hcmp_16ns_16nqcK_U62/cnn_ap_hcmp_1_no_dsp_16_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |cnn__GB0      |           1|     25478|
|2     |cnn__GB1      |           1|     18991|
|3     |cnn__GB2      |           1|     33870|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1141_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_1197_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs_fu_809_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs8_fu_1055_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs3_fu_856_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1078_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1179_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1373_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs4_fu_1346_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond2_fu_1391_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond5_fu_1171_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "notrhs_fu_803_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs8_fu_1049_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs5_fu_850_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_1072_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1141_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1153_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1342_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs7_fu_1315_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond4_fu_1360_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data131" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "notrhs5_fu_1182_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "notrhs2_fu_1437_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element tmp_124_mid2_v_reg_1872_pp1_iter1_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:1158]
WARNING: [Synth 8-6014] Unused sequential element tmp_124_mid2_v_reg_1872_pp1_iter2_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:1167]
WARNING: [Synth 8-6014] Unused sequential element tmp_127_mid2_reg_1883_pp1_iter2_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Conv_16_26_32_3_s.v:1168]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_ama_addmuladdpcA.v:31]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_ama_addmuladdpcA.v:31]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_ama_addmuladdpcA.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_48_reg_2823_pp2_iter1_reg_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1352]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_48_reg_2823_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/Pool_32_24_4_s.v:1400]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_DMA_SLAVE_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_DMA_SLAVE_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_7ns_6ns_vdy_div_U/cnn_urem_7ns_6ns_vdy_div_u_0/loop[6].dividend_tmp_reg[7] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_7ns_6ns_vdy_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_7ns_6ns_vdy.v:121]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_8ns_6ns_wdI_div_U/cnn_urem_8ns_6ns_wdI_div_u_0/loop[7].dividend_tmp_reg[8] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_8ns_6ns_wdI_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_8ns_6ns_wdI.v:121]
INFO: [Synth 8-5545] ROM "notrhs4_fu_1346_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_mac_muladd_4nyd2.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_mac_muladd_4nyd2.v:26]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_11ns_9nsrcU_div_U/cnn_urem_11ns_9nsrcU_div_u_0/loop[10].dividend_tmp_reg[11] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_11ns_9nsrcU.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_11ns_9nsrcU_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_11ns_9nsrcU.v:121]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_11ns_9nsrcU_div_U/cnn_urem_11ns_9nsrcU_div_u_0/loop[10].dividend_tmp_reg[11] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_11ns_9nsrcU.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_11ns_9nsrcU_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_urem_11ns_9nsrcU.v:121]
INFO: [Synth 8-5545] ROM "notrhs7_fu_1315_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element arrayNo_reg_1616_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s.v:1492]
WARNING: [Synth 8-6014] Unused sequential element arrayNo3_reg_1705_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s.v:1436]
WARNING: [Synth 8-6014] Unused sequential element tmp_113_reg_1605_pp2_iter2_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s.v:1520]
WARNING: [Synth 8-6014] Unused sequential element tmp_113_reg_1605_pp2_iter3_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s.v:1521]
WARNING: [Synth 8-6014] Unused sequential element tmp_85_mid2_v_reg_1699_pp3_iter12_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s.v:1468]
WARNING: [Synth 8-6014] Unused sequential element tmp_85_mid2_v_reg_1699_pp3_iter13_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/FC_1152_128_s.v:1469]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_mac_muladd_8nudo.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_mac_muladd_8nudo.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_mac_muladd_8nudo.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/1aae/hdl/verilog/cnn_mac_muladd_8nudo.v:26]
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/i3_mid2_reg_1548_reg[0]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/tmp_258_cast_reg_1559_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[61]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[60]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[5]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[0]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[1]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[2]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[3]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[4]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[11]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[6]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[7]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[8]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[9]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[10]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[17]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[12]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[13]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[14]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[15]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[16]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[23]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[18]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[19]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[20]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[21]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[22]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[24]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[25]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[26]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[27]' (FDE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_dptohp_64ns_1mb6_U22/din0_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\tmp_230_reg_1510_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\tmp_230_reg_1510_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/i3_mid2_reg_1919_reg[4]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_219_cast_reg_1930_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/i3_mid2_reg_1919_reg[3]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_219_cast_reg_1930_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/i3_mid2_reg_1919_reg[2]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_219_cast_reg_1930_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/i3_mid2_reg_1919_reg[1]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_219_cast_reg_1930_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/i3_mid2_reg_1919_reg[0]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_219_cast_reg_1930_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/i3_mid2_reg_1919_reg[5]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/tmp_219_cast_reg_1930_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[61]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[60]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[5]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[0]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[1]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[2]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[3]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[4]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[11]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[6]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[7]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[8]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[9]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[10]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[17]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[12]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[13]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[14]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[15]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[16]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[23]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[18]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[19]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[20]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[21]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[22]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[24]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[25]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[26]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[27]' (FDE) to 'inst/i_14_0/Conv_16_26_32_3_U0/cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_dptohp_64ns_1mb6_U47/din0_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\tmp_219_cast_reg_1930_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\tmp_219_cast_reg_1930_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\tmp_219_cast_reg_1930_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\tmp_219_cast_reg_1930_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\tmp_219_cast_reg_1930_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hmul_16ns_16nkbM_U20/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hmul_16ns_16nkbM_U45/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[0]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[1]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[2]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[3]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[4]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[5]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[6]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[7]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[8]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[9]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[10]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[11]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[12]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[13]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[14]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[15]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[16]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[17]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[18]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[19]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[20]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[21]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[22]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[23]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[24]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[25]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[26]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[27]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[28]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[29]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[30]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[31]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[32]' (FDRE) to 'inst/i_14_0/Conv_1_28_16_3_U0/cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/cnn_ap_hptodp_1_no_dsp_16_u/U0 /i_synth/\FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/cnn_ap_hptodp_1_no_dsp_16_u/U0 /i_synth/\FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op_reg[41] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_dadd_64ns_64nibs_U18/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_sitofp_32ns_3fYi_U38/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_dadd_64ns_64nibs_U43/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_sitofp_32ns_3fYi_U13/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\cnn_hptodp_16ns_6lbW_U21/dout_r_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_1_28_16_3_U0/\tmp_191_reg_1613_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_14_0/Conv_16_26_32_3_U0/\cnn_hptodp_16ns_6lbW_U46/dout_r_reg[35] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/ce_r_reg) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[31]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[30]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[29]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[28]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[27]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[26]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[25]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[24]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[23]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[22]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[21]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[20]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[19]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[18]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[17]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[16]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[15]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[14]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[13]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[12]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[11]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[10]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[9]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[8]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[7]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[6]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[5]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[4]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[3]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[2]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[1]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_sitofp_32ns_3fYi_U13/dout_r_reg[0]) is unused and will be removed from module Conv_1_28_16_3_s.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized9__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized9__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized9__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized9__2.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/ce_r_reg) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[63]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[62]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[61]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[60]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[59]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[58]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[57]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[56]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[55]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[54]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[53]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[52]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[51]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[50]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[49]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[48]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[47]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[46]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[45]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[44]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[43]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[42]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[41]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[40]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[39]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[38]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[37]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[36]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[35]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[34]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[33]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[32]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[31]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[30]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[29]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[28]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[27]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[26]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[25]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[24]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[23]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[22]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[21]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[20]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[19]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[18]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[17]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[16]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[15]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[14]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[13]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[12]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[11]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[10]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[9]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[8]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[7]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[6]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[5]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[4]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[3]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (cnn_dadd_64ns_64nibs_U18/dout_r_reg[2]) is unused and will be removed from module Conv_1_28_16_3_s.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:07 ; elapsed = 00:04:30 . Memory (MB): peak = 1203.195 ; gain = 848.949
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_0/connect_1_V_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_0/connect_1_V_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_0/connect_1_V_U/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/i_14_0/connect_1_V_U/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/i_14_0/connect_0_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/i_14_1/connect_2_V_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/i_14_1/connect_2_V_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/i_14_1/connect_2_V_U/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/i_14_1/connect_2_V_U/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/connect_3_V_U/i_14_7/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/connect_3_V_U/i_14_7/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/connect_4_V_U/i_14_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/connect_5_V_U/i_14_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_128_10_U0/B_0_U/FC_128_10_s_B_0_ram_U/i_/B_0_U/FC_128_10_s_B_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_128_10_U0/B_1_U/FC_128_10_s_B_0_ram_U/i_/B_1_U/FC_128_10_s_B_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_128_10_U0/B_2_U/FC_128_10_s_B_0_ram_U/i_/B_2_U/FC_128_10_s_B_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_128_10_U0/B_5_U/FC_128_10_s_B_0_ram_U/i_/B_5_U/FC_128_10_s_B_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_128_10_U0/i_14_0/B_U/FC_128_10_s_B_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_0_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_1_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_2_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/i_/B_5_3_U/FC_1152_128_s_B_5_0_ram_U/ram_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/FC_1152_128_U0/i_14_0/B_5_4_U/FC_1152_128_s_B_5_4_ram_U/ram_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |cnn__GB0      |           1|     17030|
|2     |cnn__GB1      |           1|     18997|
|3     |cnn__GB2      |           1|     22478|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:27 ; elapsed = 00:04:52 . Memory (MB): peak = 1203.195 ; gain = 848.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:49 ; elapsed = 00:05:14 . Memory (MB): peak = 1262.621 ; gain = 908.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |cnn__GB0      |           1|     17030|
|2     |cnn__GB1      |           1|     18850|
|3     |cnn__GB2      |           1|     22478|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:24 ; elapsed = 00:05:50 . Memory (MB): peak = 1351.797 ; gain = 997.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_14_9078 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/B_5_0_ce1  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_9076 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_9077 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_9079 is driving 40 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/A_6_0_ce0  is driving 80 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net \Conv_16_26_32_3_U0/A_1_ce1  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:29 ; elapsed = 00:05:55 . Memory (MB): peak = 1358.094 ; gain = 1003.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:30 ; elapsed = 00:05:56 . Memory (MB): peak = 1358.094 ; gain = 1003.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:38 ; elapsed = 00:06:04 . Memory (MB): peak = 1358.094 ; gain = 1003.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:38 ; elapsed = 00:06:04 . Memory (MB): peak = 1358.094 ; gain = 1003.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:39 ; elapsed = 00:06:05 . Memory (MB): peak = 1358.094 ; gain = 1003.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:39 ; elapsed = 00:06:06 . Memory (MB): peak = 1358.094 ; gain = 1003.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   488|
|2     |DSP48E1    |    21|
|3     |DSP48E1_1  |    21|
|4     |DSP48E1_10 |     1|
|5     |DSP48E1_2  |    25|
|6     |DSP48E1_3  |     4|
|7     |DSP48E1_4  |     1|
|8     |DSP48E1_5  |     1|
|9     |DSP48E1_6  |     3|
|10    |DSP48E1_7  |     2|
|11    |DSP48E1_9  |     1|
|12    |LUT1       |   226|
|13    |LUT2       |  2307|
|14    |LUT3       |  2329|
|15    |LUT4       |  2308|
|16    |LUT5       |  2232|
|17    |LUT6       |  6505|
|18    |MUXCY      |  2773|
|19    |MUXF7      |   665|
|20    |MUXF8      |   276|
|21    |RAM32M     |    15|
|22    |RAM64M     |  1540|
|23    |RAM64X1D   |   308|
|24    |RAMB18E1   |     5|
|25    |RAMB18E1_1 |     2|
|26    |RAMB18E1_2 |     2|
|27    |RAMB36E1   |     8|
|28    |RAMB36E1_3 |     1|
|29    |RAMB36E1_4 |     2|
|30    |RAMB36E1_5 |    80|
|31    |RAMB36E1_6 |     4|
|32    |RAMB36E1_7 |     8|
|33    |SRL16E     |    63|
|34    |XORCY      |  1202|
|35    |FDRE       |  7706|
|36    |FDSE       |    26|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:39 ; elapsed = 00:06:06 . Memory (MB): peak = 1358.094 ; gain = 1003.848
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1426 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:18 ; elapsed = 00:05:25 . Memory (MB): peak = 1358.094 ; gain = 513.496
Synthesis Optimization Complete : Time (s): cpu = 00:05:40 ; elapsed = 00:06:06 . Memory (MB): peak = 1358.094 ; gain = 1003.848
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7459 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2626 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 763 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 15 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 1540 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 308 instances

INFO: [Common 17-83] Releasing license: Synthesis
887 Infos, 369 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:04 ; elapsed = 00:06:33 . Memory (MB): peak = 1358.094 ; gain = 1015.320
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/system_cnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1358.094 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1358.094 ; gain = 0.000
