Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 17:51:05 2025
| Host         : maskass running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2367)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4623)
5. checking no_input_delay (9)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2367)
---------------------------
 There are 44 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2323 register/latch pins with no clock driven by root clock pin: clock_div/slow_clk_int_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4623)
---------------------------------------------------
 There are 4623 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 4650          inf        0.000                      0                 4650           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4650 Endpoints
Min Delay          4650 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pipeline/EXMEM_OP_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/U_banc_donnees/data_reg[179][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.017ns  (logic 1.020ns (5.994%)  route 15.997ns (94.006%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE                         0.000     0.000 r  pipeline/EXMEM_OP_o_reg[2]/C
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  pipeline/EXMEM_OP_o_reg[2]/Q
                         net (fo=7, routed)           0.905     1.429    pipeline/U_banc_donnees/OUTD_reg[7]_0[2]
    SLICE_X54Y20         LUT5 (Prop_lut5_I4_O)        0.124     1.553 r  pipeline/U_banc_donnees/data[255][7]_i_7/O
                         net (fo=8, routed)           1.378     2.931    pipeline/U_banc_donnees/data[255][7]_i_7_n_0
    SLICE_X59Y16         LUT3 (Prop_lut3_I1_O)        0.124     3.055 r  pipeline/U_banc_donnees/data[254][7]_i_4/O
                         net (fo=634, routed)         9.432    12.487    pipeline/U_banc_donnees/BD_ADDR_i[0]
    SLICE_X32Y5          LUT2 (Prop_lut2_I1_O)        0.124    12.611 f  pipeline/U_banc_donnees/data[251][7]_i_2/O
                         net (fo=39, routed)          3.189    15.799    pipeline/U_banc_donnees/data[251][7]_i_2_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I1_O)        0.124    15.923 r  pipeline/U_banc_donnees/data[179][7]_i_1/O
                         net (fo=8, routed)           1.094    17.017    pipeline/U_banc_donnees/data[179][7]_i_1_n_0
    SLICE_X58Y8          FDRE                                         r  pipeline/U_banc_donnees/data_reg[179][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/EXMEM_OP_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/U_banc_donnees/data_reg[179][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.017ns  (logic 1.020ns (5.994%)  route 15.997ns (94.006%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE                         0.000     0.000 r  pipeline/EXMEM_OP_o_reg[2]/C
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  pipeline/EXMEM_OP_o_reg[2]/Q
                         net (fo=7, routed)           0.905     1.429    pipeline/U_banc_donnees/OUTD_reg[7]_0[2]
    SLICE_X54Y20         LUT5 (Prop_lut5_I4_O)        0.124     1.553 r  pipeline/U_banc_donnees/data[255][7]_i_7/O
                         net (fo=8, routed)           1.378     2.931    pipeline/U_banc_donnees/data[255][7]_i_7_n_0
    SLICE_X59Y16         LUT3 (Prop_lut3_I1_O)        0.124     3.055 r  pipeline/U_banc_donnees/data[254][7]_i_4/O
                         net (fo=634, routed)         9.432    12.487    pipeline/U_banc_donnees/BD_ADDR_i[0]
    SLICE_X32Y5          LUT2 (Prop_lut2_I1_O)        0.124    12.611 f  pipeline/U_banc_donnees/data[251][7]_i_2/O
                         net (fo=39, routed)          3.189    15.799    pipeline/U_banc_donnees/data[251][7]_i_2_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I1_O)        0.124    15.923 r  pipeline/U_banc_donnees/data[179][7]_i_1/O
                         net (fo=8, routed)           1.094    17.017    pipeline/U_banc_donnees/data[179][7]_i_1_n_0
    SLICE_X58Y8          FDRE                                         r  pipeline/U_banc_donnees/data_reg[179][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/EXMEM_OP_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/U_banc_donnees/data_reg[179][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.017ns  (logic 1.020ns (5.994%)  route 15.997ns (94.006%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE                         0.000     0.000 r  pipeline/EXMEM_OP_o_reg[2]/C
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  pipeline/EXMEM_OP_o_reg[2]/Q
                         net (fo=7, routed)           0.905     1.429    pipeline/U_banc_donnees/OUTD_reg[7]_0[2]
    SLICE_X54Y20         LUT5 (Prop_lut5_I4_O)        0.124     1.553 r  pipeline/U_banc_donnees/data[255][7]_i_7/O
                         net (fo=8, routed)           1.378     2.931    pipeline/U_banc_donnees/data[255][7]_i_7_n_0
    SLICE_X59Y16         LUT3 (Prop_lut3_I1_O)        0.124     3.055 r  pipeline/U_banc_donnees/data[254][7]_i_4/O
                         net (fo=634, routed)         9.432    12.487    pipeline/U_banc_donnees/BD_ADDR_i[0]
    SLICE_X32Y5          LUT2 (Prop_lut2_I1_O)        0.124    12.611 f  pipeline/U_banc_donnees/data[251][7]_i_2/O
                         net (fo=39, routed)          3.189    15.799    pipeline/U_banc_donnees/data[251][7]_i_2_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I1_O)        0.124    15.923 r  pipeline/U_banc_donnees/data[179][7]_i_1/O
                         net (fo=8, routed)           1.094    17.017    pipeline/U_banc_donnees/data[179][7]_i_1_n_0
    SLICE_X58Y8          FDRE                                         r  pipeline/U_banc_donnees/data_reg[179][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/EXMEM_OP_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/U_banc_donnees/data_reg[179][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.017ns  (logic 1.020ns (5.994%)  route 15.997ns (94.006%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE                         0.000     0.000 r  pipeline/EXMEM_OP_o_reg[2]/C
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  pipeline/EXMEM_OP_o_reg[2]/Q
                         net (fo=7, routed)           0.905     1.429    pipeline/U_banc_donnees/OUTD_reg[7]_0[2]
    SLICE_X54Y20         LUT5 (Prop_lut5_I4_O)        0.124     1.553 r  pipeline/U_banc_donnees/data[255][7]_i_7/O
                         net (fo=8, routed)           1.378     2.931    pipeline/U_banc_donnees/data[255][7]_i_7_n_0
    SLICE_X59Y16         LUT3 (Prop_lut3_I1_O)        0.124     3.055 r  pipeline/U_banc_donnees/data[254][7]_i_4/O
                         net (fo=634, routed)         9.432    12.487    pipeline/U_banc_donnees/BD_ADDR_i[0]
    SLICE_X32Y5          LUT2 (Prop_lut2_I1_O)        0.124    12.611 f  pipeline/U_banc_donnees/data[251][7]_i_2/O
                         net (fo=39, routed)          3.189    15.799    pipeline/U_banc_donnees/data[251][7]_i_2_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I1_O)        0.124    15.923 r  pipeline/U_banc_donnees/data[179][7]_i_1/O
                         net (fo=8, routed)           1.094    17.017    pipeline/U_banc_donnees/data[179][7]_i_1_n_0
    SLICE_X58Y8          FDRE                                         r  pipeline/U_banc_donnees/data_reg[179][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/EXMEM_OP_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/U_banc_donnees/data_reg[179][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.017ns  (logic 1.020ns (5.994%)  route 15.997ns (94.006%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE                         0.000     0.000 r  pipeline/EXMEM_OP_o_reg[2]/C
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  pipeline/EXMEM_OP_o_reg[2]/Q
                         net (fo=7, routed)           0.905     1.429    pipeline/U_banc_donnees/OUTD_reg[7]_0[2]
    SLICE_X54Y20         LUT5 (Prop_lut5_I4_O)        0.124     1.553 r  pipeline/U_banc_donnees/data[255][7]_i_7/O
                         net (fo=8, routed)           1.378     2.931    pipeline/U_banc_donnees/data[255][7]_i_7_n_0
    SLICE_X59Y16         LUT3 (Prop_lut3_I1_O)        0.124     3.055 r  pipeline/U_banc_donnees/data[254][7]_i_4/O
                         net (fo=634, routed)         9.432    12.487    pipeline/U_banc_donnees/BD_ADDR_i[0]
    SLICE_X32Y5          LUT2 (Prop_lut2_I1_O)        0.124    12.611 f  pipeline/U_banc_donnees/data[251][7]_i_2/O
                         net (fo=39, routed)          3.189    15.799    pipeline/U_banc_donnees/data[251][7]_i_2_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I1_O)        0.124    15.923 r  pipeline/U_banc_donnees/data[179][7]_i_1/O
                         net (fo=8, routed)           1.094    17.017    pipeline/U_banc_donnees/data[179][7]_i_1_n_0
    SLICE_X58Y8          FDRE                                         r  pipeline/U_banc_donnees/data_reg[179][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/EXMEM_OP_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/U_banc_donnees/data_reg[179][7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.017ns  (logic 1.020ns (5.994%)  route 15.997ns (94.006%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE                         0.000     0.000 r  pipeline/EXMEM_OP_o_reg[2]/C
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  pipeline/EXMEM_OP_o_reg[2]/Q
                         net (fo=7, routed)           0.905     1.429    pipeline/U_banc_donnees/OUTD_reg[7]_0[2]
    SLICE_X54Y20         LUT5 (Prop_lut5_I4_O)        0.124     1.553 r  pipeline/U_banc_donnees/data[255][7]_i_7/O
                         net (fo=8, routed)           1.378     2.931    pipeline/U_banc_donnees/data[255][7]_i_7_n_0
    SLICE_X59Y16         LUT3 (Prop_lut3_I1_O)        0.124     3.055 r  pipeline/U_banc_donnees/data[254][7]_i_4/O
                         net (fo=634, routed)         9.432    12.487    pipeline/U_banc_donnees/BD_ADDR_i[0]
    SLICE_X32Y5          LUT2 (Prop_lut2_I1_O)        0.124    12.611 f  pipeline/U_banc_donnees/data[251][7]_i_2/O
                         net (fo=39, routed)          3.189    15.799    pipeline/U_banc_donnees/data[251][7]_i_2_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I1_O)        0.124    15.923 r  pipeline/U_banc_donnees/data[179][7]_i_1/O
                         net (fo=8, routed)           1.094    17.017    pipeline/U_banc_donnees/data[179][7]_i_1_n_0
    SLICE_X58Y8          FDRE                                         r  pipeline/U_banc_donnees/data_reg[179][7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/EXMEM_OP_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/U_banc_donnees/data_reg[71][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.898ns  (logic 1.020ns (6.036%)  route 15.878ns (93.964%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE                         0.000     0.000 r  pipeline/EXMEM_OP_o_reg[2]/C
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  pipeline/EXMEM_OP_o_reg[2]/Q
                         net (fo=7, routed)           0.905     1.429    pipeline/U_banc_donnees/OUTD_reg[7]_0[2]
    SLICE_X54Y20         LUT5 (Prop_lut5_I4_O)        0.124     1.553 r  pipeline/U_banc_donnees/data[255][7]_i_7/O
                         net (fo=8, routed)           1.378     2.931    pipeline/U_banc_donnees/data[255][7]_i_7_n_0
    SLICE_X59Y16         LUT3 (Prop_lut3_I1_O)        0.124     3.055 r  pipeline/U_banc_donnees/data[254][7]_i_4/O
                         net (fo=634, routed)         9.432    12.487    pipeline/U_banc_donnees/BD_ADDR_i[0]
    SLICE_X32Y5          LUT2 (Prop_lut2_I1_O)        0.124    12.611 f  pipeline/U_banc_donnees/data[251][7]_i_2/O
                         net (fo=39, routed)          3.106    15.717    pipeline/U_banc_donnees/data[251][7]_i_2_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    15.841 r  pipeline/U_banc_donnees/data[71][7]_i_1/O
                         net (fo=8, routed)           1.057    16.898    pipeline/U_banc_donnees/data[71][7]_i_1_n_0
    SLICE_X61Y2          FDRE                                         r  pipeline/U_banc_donnees/data_reg[71][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/EXMEM_OP_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/U_banc_donnees/data_reg[71][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.898ns  (logic 1.020ns (6.036%)  route 15.878ns (93.964%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE                         0.000     0.000 r  pipeline/EXMEM_OP_o_reg[2]/C
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  pipeline/EXMEM_OP_o_reg[2]/Q
                         net (fo=7, routed)           0.905     1.429    pipeline/U_banc_donnees/OUTD_reg[7]_0[2]
    SLICE_X54Y20         LUT5 (Prop_lut5_I4_O)        0.124     1.553 r  pipeline/U_banc_donnees/data[255][7]_i_7/O
                         net (fo=8, routed)           1.378     2.931    pipeline/U_banc_donnees/data[255][7]_i_7_n_0
    SLICE_X59Y16         LUT3 (Prop_lut3_I1_O)        0.124     3.055 r  pipeline/U_banc_donnees/data[254][7]_i_4/O
                         net (fo=634, routed)         9.432    12.487    pipeline/U_banc_donnees/BD_ADDR_i[0]
    SLICE_X32Y5          LUT2 (Prop_lut2_I1_O)        0.124    12.611 f  pipeline/U_banc_donnees/data[251][7]_i_2/O
                         net (fo=39, routed)          3.106    15.717    pipeline/U_banc_donnees/data[251][7]_i_2_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    15.841 r  pipeline/U_banc_donnees/data[71][7]_i_1/O
                         net (fo=8, routed)           1.057    16.898    pipeline/U_banc_donnees/data[71][7]_i_1_n_0
    SLICE_X61Y2          FDRE                                         r  pipeline/U_banc_donnees/data_reg[71][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/EXMEM_OP_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/U_banc_donnees/data_reg[71][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.898ns  (logic 1.020ns (6.036%)  route 15.878ns (93.964%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE                         0.000     0.000 r  pipeline/EXMEM_OP_o_reg[2]/C
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  pipeline/EXMEM_OP_o_reg[2]/Q
                         net (fo=7, routed)           0.905     1.429    pipeline/U_banc_donnees/OUTD_reg[7]_0[2]
    SLICE_X54Y20         LUT5 (Prop_lut5_I4_O)        0.124     1.553 r  pipeline/U_banc_donnees/data[255][7]_i_7/O
                         net (fo=8, routed)           1.378     2.931    pipeline/U_banc_donnees/data[255][7]_i_7_n_0
    SLICE_X59Y16         LUT3 (Prop_lut3_I1_O)        0.124     3.055 r  pipeline/U_banc_donnees/data[254][7]_i_4/O
                         net (fo=634, routed)         9.432    12.487    pipeline/U_banc_donnees/BD_ADDR_i[0]
    SLICE_X32Y5          LUT2 (Prop_lut2_I1_O)        0.124    12.611 f  pipeline/U_banc_donnees/data[251][7]_i_2/O
                         net (fo=39, routed)          3.106    15.717    pipeline/U_banc_donnees/data[251][7]_i_2_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    15.841 r  pipeline/U_banc_donnees/data[71][7]_i_1/O
                         net (fo=8, routed)           1.057    16.898    pipeline/U_banc_donnees/data[71][7]_i_1_n_0
    SLICE_X61Y2          FDRE                                         r  pipeline/U_banc_donnees/data_reg[71][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/EXMEM_OP_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/U_banc_donnees/data_reg[71][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.898ns  (logic 1.020ns (6.036%)  route 15.878ns (93.964%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDRE                         0.000     0.000 r  pipeline/EXMEM_OP_o_reg[2]/C
    SLICE_X54Y20         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  pipeline/EXMEM_OP_o_reg[2]/Q
                         net (fo=7, routed)           0.905     1.429    pipeline/U_banc_donnees/OUTD_reg[7]_0[2]
    SLICE_X54Y20         LUT5 (Prop_lut5_I4_O)        0.124     1.553 r  pipeline/U_banc_donnees/data[255][7]_i_7/O
                         net (fo=8, routed)           1.378     2.931    pipeline/U_banc_donnees/data[255][7]_i_7_n_0
    SLICE_X59Y16         LUT3 (Prop_lut3_I1_O)        0.124     3.055 r  pipeline/U_banc_donnees/data[254][7]_i_4/O
                         net (fo=634, routed)         9.432    12.487    pipeline/U_banc_donnees/BD_ADDR_i[0]
    SLICE_X32Y5          LUT2 (Prop_lut2_I1_O)        0.124    12.611 f  pipeline/U_banc_donnees/data[251][7]_i_2/O
                         net (fo=39, routed)          3.106    15.717    pipeline/U_banc_donnees/data[251][7]_i_2_n_0
    SLICE_X55Y3          LUT6 (Prop_lut6_I1_O)        0.124    15.841 r  pipeline/U_banc_donnees/data[71][7]_i_1/O
                         net (fo=8, routed)           1.057    16.898    pipeline/U_banc_donnees/data[71][7]_i_1_n_0
    SLICE_X61Y2          FDRE                                         r  pipeline/U_banc_donnees/data_reg[71][4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pipeline/U_banc_instructions/OUTD_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/LIDI_C_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.151%)  route 0.129ns (47.849%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDRE                         0.000     0.000 r  pipeline/U_banc_instructions/OUTD_reg[24]/C
    SLICE_X58Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pipeline/U_banc_instructions/OUTD_reg[24]/Q
                         net (fo=4, routed)           0.129     0.270    pipeline/OUTD[24]
    SLICE_X58Y16         FDRE                                         r  pipeline/LIDI_C_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/U_banc_instructions/OUTD_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/LIDI_C_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.312%)  route 0.139ns (49.688%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE                         0.000     0.000 r  pipeline/U_banc_instructions/OUTD_reg[26]/C
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pipeline/U_banc_instructions/OUTD_reg[26]/Q
                         net (fo=4, routed)           0.139     0.280    pipeline/OUTD[26]
    SLICE_X58Y16         FDRE                                         r  pipeline/LIDI_C_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/DIEX_A_o_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/EXMEM_A_o_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.146ns (51.518%)  route 0.137ns (48.482%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE                         0.000     0.000 r  pipeline/DIEX_A_o_reg[6]/C
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  pipeline/DIEX_A_o_reg[6]/Q
                         net (fo=4, routed)           0.137     0.283    pipeline/DIEX_A_o[6]
    SLICE_X56Y17         FDRE                                         r  pipeline/EXMEM_A_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/LIDI_OP_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/DIEX_OP_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.146ns (50.971%)  route 0.140ns (49.029%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE                         0.000     0.000 r  pipeline/LIDI_OP_o_reg[2]/C
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  pipeline/LIDI_OP_o_reg[2]/Q
                         net (fo=6, routed)           0.140     0.286    pipeline/LIDI_OP_o[2]
    SLICE_X54Y19         FDRE                                         r  pipeline/DIEX_OP_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/U_banc_instructions/OUTD_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/LIDI_A_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.173%)  route 0.128ns (43.827%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE                         0.000     0.000 r  pipeline/U_banc_instructions/OUTD_reg[0]/C
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pipeline/U_banc_instructions/OUTD_reg[0]/Q
                         net (fo=2, routed)           0.128     0.292    pipeline/OUTD[0]
    SLICE_X56Y14         FDRE                                         r  pipeline/LIDI_A_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/U_banc_instructions/OUTD_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/LIDI_A_o_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.164ns (56.041%)  route 0.129ns (43.959%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDRE                         0.000     0.000 r  pipeline/U_banc_instructions/OUTD_reg[6]/C
    SLICE_X56Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pipeline/U_banc_instructions/OUTD_reg[6]/Q
                         net (fo=2, routed)           0.129     0.293    pipeline/OUTD[6]
    SLICE_X54Y18         FDRE                                         r  pipeline/LIDI_A_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/DIEX_A_o_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/EXMEM_A_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.146ns (49.227%)  route 0.151ns (50.773%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE                         0.000     0.000 r  pipeline/DIEX_A_o_reg[3]/C
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  pipeline/DIEX_A_o_reg[3]/Q
                         net (fo=5, routed)           0.151     0.297    pipeline/DIEX_A_o[3]
    SLICE_X57Y16         FDRE                                         r  pipeline/EXMEM_A_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/U_banc_instructions/OUTD_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/LIDI_C_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.421%)  route 0.156ns (52.579%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE                         0.000     0.000 r  pipeline/U_banc_instructions/OUTD_reg[25]/C
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pipeline/U_banc_instructions/OUTD_reg[25]/Q
                         net (fo=4, routed)           0.156     0.297    pipeline/OUTD[25]
    SLICE_X58Y16         FDRE                                         r  pipeline/LIDI_C_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/LIDI_OP_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/DIEX_OP_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.133ns (44.707%)  route 0.164ns (55.293%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE                         0.000     0.000 r  pipeline/LIDI_OP_o_reg[1]/C
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  pipeline/LIDI_OP_o_reg[1]/Q
                         net (fo=6, routed)           0.164     0.297    pipeline/LIDI_OP_o[1]
    SLICE_X55Y18         FDRE                                         r  pipeline/DIEX_OP_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/DIEX_A_o_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/EXMEM_A_o_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.146ns (48.204%)  route 0.157ns (51.796%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE                         0.000     0.000 r  pipeline/DIEX_A_o_reg[4]/C
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  pipeline/DIEX_A_o_reg[4]/Q
                         net (fo=5, routed)           0.157     0.303    pipeline/DIEX_A_o[4]
    SLICE_X56Y16         FDRE                                         r  pipeline/EXMEM_A_o_reg[4]/D
  -------------------------------------------------------------------    -------------------





