Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec 21 19:13:03 2020
| Host         : DESKTOP-IDAELR9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_top_control_sets_placed.rpt
| Design       : uart_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            2 |
|      6 |            1 |
|      8 |            1 |
|      9 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              54 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              18 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+----------------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal         |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+--------------------------------+----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | u_uart_tx/tx_pin_i_1_n_0       | u_uart_tx/clk_cnt[15]_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG | u_uart_rx/rx_cnt               | u_uart_rx/clk_cnt[15]_i_1__0_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | u_uart_tx/tx_cnt               | u_uart_tx/clk_cnt[15]_i_1_n_0    |                2 |              4 |
|  clk_IBUF_BUFG |                                | u_uart_tx/SR[0]                  |                2 |              6 |
|  clk_IBUF_BUFG |                                | u_uart_rx/rx_data[7]_i_1_n_0     |                1 |              8 |
|  clk_IBUF_BUFG | u_uart_tx/data_buff[7]_i_1_n_0 | u_uart_tx/SR[0]                  |                2 |              9 |
|  clk_IBUF_BUFG |                                | u_uart_tx/clk_cnt[15]_i_1_n_0    |                3 |             16 |
|  clk_IBUF_BUFG |                                | u_uart_rx/clk_cnt[15]_i_1__0_n_0 |                6 |             24 |
+----------------+--------------------------------+----------------------------------+------------------+----------------+


