{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723093991818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723093991819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  7 23:13:11 2024 " "Processing started: Wed Aug  7 23:13:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723093991819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723093991819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723093991819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723093992090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723093992090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_substractor_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_substractor_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_substractor_n_bits " "Found entity 1: full_substractor_n_bits" {  } { { "full_substractor_n_bits.sv" "" { Text "C:/Users/Personal/Documents/TDD/Lab1/Problema3/full_substractor_n_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723093998123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723093998123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_substractors_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_substractors_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_substractors_tb " "Found entity 1: full_substractors_tb" {  } { { "full_substractors_tb.sv" "" { Text "C:/Users/Personal/Documents/TDD/Lab1/Problema3/full_substractors_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723093998125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723093998125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.sv" "" { Text "C:/Users/Personal/Documents/TDD/Lab1/Problema3/sevenseg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723093998126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723093998126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown.sv 1 1 " "Found 1 design units, including 1 entities, in source file countdown.sv" { { "Info" "ISGN_ENTITY_NAME" "1 countdown " "Found entity 1: countdown" {  } { { "countdown.sv" "" { Text "C:/Users/Personal/Documents/TDD/Lab1/Problema3/countdown.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723093998127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723093998127 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a full_substractors_tb.sv(56) " "Verilog HDL Implicit Net warning at full_substractors_tb.sv(56): created implicit net for \"a\"" {  } { { "full_substractors_tb.sv" "" { Text "C:/Users/Personal/Documents/TDD/Lab1/Problema3/full_substractors_tb.sv" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723093998127 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b full_substractors_tb.sv(56) " "Verilog HDL Implicit Net warning at full_substractors_tb.sv(56): created implicit net for \"b\"" {  } { { "full_substractors_tb.sv" "" { Text "C:/Users/Personal/Documents/TDD/Lab1/Problema3/full_substractors_tb.sv" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723093998128 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y full_substractors_tb.sv(56) " "Verilog HDL Implicit Net warning at full_substractors_tb.sv(56): created implicit net for \"y\"" {  } { { "full_substractors_tb.sv" "" { Text "C:/Users/Personal/Documents/TDD/Lab1/Problema3/full_substractors_tb.sv" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723093998128 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "res countdown.sv(5) " "Verilog HDL Implicit Net warning at countdown.sv(5): created implicit net for \"res\"" {  } { { "countdown.sv" "" { Text "C:/Users/Personal/Documents/TDD/Lab1/Problema3/countdown.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723093998128 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "countdown " "Elaborating entity \"countdown\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723093998150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_substractor_n_bits full_substractor_n_bits:sub6bits " "Elaborating entity \"full_substractor_n_bits\" for hierarchy \"full_substractor_n_bits:sub6bits\"" {  } { { "countdown.sv" "sub6bits" { Text "C:/Users/Personal/Documents/TDD/Lab1/Problema3/countdown.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723093998151 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "y full_substractor_n_bits.sv(8) " "Verilog HDL warning at full_substractor_n_bits.sv(8): initial value for variable y should be constant" {  } { { "full_substractor_n_bits.sv" "" { Text "C:/Users/Personal/Documents/TDD/Lab1/Problema3/full_substractor_n_bits.sv" 8 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1723093998152 "|countdown|full_substractor_n_bits:sub6bits"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "borrow full_substractor_n_bits.sv(8) " "Verilog HDL warning at full_substractor_n_bits.sv(8): initial value for variable borrow should be constant" {  } { { "full_substractor_n_bits.sv" "" { Text "C:/Users/Personal/Documents/TDD/Lab1/Problema3/full_substractor_n_bits.sv" 8 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1723093998152 "|countdown|full_substractor_n_bits:sub6bits"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "y full_substractor_n_bits.sv(4) " "Output port \"y\" at full_substractor_n_bits.sv(4) has no driver" {  } { { "full_substractor_n_bits.sv" "" { Text "C:/Users/Personal/Documents/TDD/Lab1/Problema3/full_substractor_n_bits.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1723093998152 "|countdown|full_substractor_n_bits:sub6bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:showd0 " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:showd0\"" {  } { { "countdown.sv" "showd0" { Text "C:/Users/Personal/Documents/TDD/Lab1/Problema3/countdown.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723093998152 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1723093998394 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d0\[1\] VCC " "Pin \"d0\[1\]\" is stuck at VCC" {  } { { "countdown.sv" "" { Text "C:/Users/Personal/Documents/TDD/Lab1/Problema3/countdown.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723093998400 "|countdown|d0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d0\[2\] VCC " "Pin \"d0\[2\]\" is stuck at VCC" {  } { { "countdown.sv" "" { Text "C:/Users/Personal/Documents/TDD/Lab1/Problema3/countdown.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723093998400 "|countdown|d0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d0\[6\] VCC " "Pin \"d0\[6\]\" is stuck at VCC" {  } { { "countdown.sv" "" { Text "C:/Users/Personal/Documents/TDD/Lab1/Problema3/countdown.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723093998400 "|countdown|d0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[3\] VCC " "Pin \"d1\[3\]\" is stuck at VCC" {  } { { "countdown.sv" "" { Text "C:/Users/Personal/Documents/TDD/Lab1/Problema3/countdown.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723093998400 "|countdown|d1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[4\] VCC " "Pin \"d1\[4\]\" is stuck at VCC" {  } { { "countdown.sv" "" { Text "C:/Users/Personal/Documents/TDD/Lab1/Problema3/countdown.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723093998400 "|countdown|d1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[5\] VCC " "Pin \"d1\[5\]\" is stuck at VCC" {  } { { "countdown.sv" "" { Text "C:/Users/Personal/Documents/TDD/Lab1/Problema3/countdown.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723093998400 "|countdown|d1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[6\] VCC " "Pin \"d1\[6\]\" is stuck at VCC" {  } { { "countdown.sv" "" { Text "C:/Users/Personal/Documents/TDD/Lab1/Problema3/countdown.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723093998400 "|countdown|d1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1723093998400 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1723093998443 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1723093998616 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723093998616 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1723093998637 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1723093998637 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1723093998637 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1723093998637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723093998653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  7 23:13:18 2024 " "Processing ended: Wed Aug  7 23:13:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723093998653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723093998653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723093998653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723093998653 ""}
