\hypertarget{namespace_u_a_r_t_s_a_m_d21}{}\doxysection{UARTSAMD21 Namespace Reference}
\label{namespace_u_a_r_t_s_a_m_d21}\index{UARTSAMD21@{UARTSAMD21}}


UART SAMD21 low level driver global namespace  


\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0}{Sample\+Adjustment}} \+: uint8\+\_\+t \{ \newline
\mbox{\hyperlink{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0a2c51e228cbd2d74ae3301c34e2e8f4aa}{Over16x\+\_\+7\+\_\+8\+\_\+9}}
, \mbox{\hyperlink{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0a5df3ca6bf83eec5cb858bf4d732a055c}{Over16x\+\_\+9\+\_\+10\+\_\+11}}
, \mbox{\hyperlink{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0a06ecd40d7859073b1cb590d0a1141dee}{Over16x\+\_\+11\+\_\+12\+\_\+13}}
, \mbox{\hyperlink{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0afabe5676a2a84d92a92edfc93c8f5771}{Over16x\+\_\+13\+\_\+14\+\_\+15}}
, \newline
\mbox{\hyperlink{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0a80151bf72c9f99cec50f84221e851901}{Over8x\+\_\+3\+\_\+4\+\_\+5}}
, \mbox{\hyperlink{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0a67557b5a23b1d3e9a9b91d485aa0ef39}{Over8x\+\_\+4\+\_\+5\+\_\+6}}
, \mbox{\hyperlink{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0a0b57a73aa6e4883f13332d13c4cd1f09}{Over8x\+\_\+5\+\_\+6\+\_\+7}}
, \mbox{\hyperlink{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0af1822388b7d921c80cc354e1a794f075}{Over8x\+\_\+6\+\_\+7\+\_\+8}}
 \}
\begin{DoxyCompactList}\small\item\em An enum type for over-\/sampling rate and sampling adjustment. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{namespace_u_a_r_t_s_a_m_d21_a192fd7655627e0eb3f0a91f11a7294a3}{Pad\+Config}} \+: uint8\+\_\+t \{ \newline
\mbox{\hyperlink{namespace_u_a_r_t_s_a_m_d21_a192fd7655627e0eb3f0a91f11a7294a3abb0f5ba0f838762ff16c6da8a42351b0}{Tx0\+\_\+\+Rx1}}
, \mbox{\hyperlink{namespace_u_a_r_t_s_a_m_d21_a192fd7655627e0eb3f0a91f11a7294a3ada7c9711c1968022bbe58b9d9c3a8d9b}{Tx0\+\_\+\+Rx2}}
, \mbox{\hyperlink{namespace_u_a_r_t_s_a_m_d21_a192fd7655627e0eb3f0a91f11a7294a3a6a31ddb48cd069d8b9341b697f85adef}{Tx0\+\_\+\+Rx3}}
, \mbox{\hyperlink{namespace_u_a_r_t_s_a_m_d21_a192fd7655627e0eb3f0a91f11a7294a3a082ff1c4e29d9d41811ecc23f6c8fe33}{Tx2\+\_\+\+Rx0}}
, \newline
\mbox{\hyperlink{namespace_u_a_r_t_s_a_m_d21_a192fd7655627e0eb3f0a91f11a7294a3a9ef260dd6e12ed56caab731eaa01bfce}{Tx2\+\_\+\+Rx1}}
, \mbox{\hyperlink{namespace_u_a_r_t_s_a_m_d21_a192fd7655627e0eb3f0a91f11a7294a3ac9cb2334ed75c4a278870c17faab6825}{Tx2\+\_\+\+Rx3}}
 \}
\begin{DoxyCompactList}\small\item\em An enum type for I/O Pad Configuration of TX and RX pins. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{namespace_u_a_r_t_s_a_m_d21_aac5c4f8d9c8de8162a5b81a7aae8a4b0}{Get\+Peripheral\+Defaults}} (\mbox{\hyperlink{struct_u_a_r_t_h_a_l_1_1_peripheral}{UARTHAL\+::\+Peripheral}} $\ast$peripheral, \mbox{\hyperlink{namespace_s_e_r_c_o_m_h_a_l_aef085a7571bb4d9cae9821be7982e559}{SERCOMHAL\+::\+Sercom\+ID}} sercom\+\_\+id=SERCOMSAMD21\+::\+Sercom\+ID\+::\+Sercom0)
\begin{DoxyCompactList}\small\item\em Populates a peripheral struct with default values. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{namespace_u_a_r_t_s_a_m_d21_a525f948b82bcbc86b4c522a468199179}{Set\+Gen\+Clk}} (SERCOMSAMD21\+::\+Generic\+Clock gen\+\_\+clk\+\_\+id=SERCOMSAMD21\+::\+Generic\+Clock\+::\+GEN\+\_\+\+CLK\+\_\+1, uint16\+\_\+t clock\+\_\+divisor=0, bool run\+\_\+standby=false)
\begin{DoxyCompactList}\small\item\em Sets values to configure the generic clock generator before enabling UART. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
UART SAMD21 low level driver global namespace 

This namespace contains all constants and helper functions for implementing the low level drivers and peripherals on the SAMD21 chip. 

\doxysubsection{Enumeration Type Documentation}
\mbox{\Hypertarget{namespace_u_a_r_t_s_a_m_d21_a192fd7655627e0eb3f0a91f11a7294a3}\label{namespace_u_a_r_t_s_a_m_d21_a192fd7655627e0eb3f0a91f11a7294a3}} 
\index{UARTSAMD21@{UARTSAMD21}!PadConfig@{PadConfig}}
\index{PadConfig@{PadConfig}!UARTSAMD21@{UARTSAMD21}}
\doxysubsubsection{\texorpdfstring{PadConfig}{PadConfig}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{namespace_u_a_r_t_s_a_m_d21_a192fd7655627e0eb3f0a91f11a7294a3}{UARTSAMD21\+::\+Pad\+Config}} \+: uint8\+\_\+t}



An enum type for I/O Pad Configuration of TX and RX pins. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{Tx0\_Rx1@{Tx0\_Rx1}!UARTSAMD21@{UARTSAMD21}}\index{UARTSAMD21@{UARTSAMD21}!Tx0\_Rx1@{Tx0\_Rx1}}}\mbox{\Hypertarget{namespace_u_a_r_t_s_a_m_d21_a192fd7655627e0eb3f0a91f11a7294a3abb0f5ba0f838762ff16c6da8a42351b0}\label{namespace_u_a_r_t_s_a_m_d21_a192fd7655627e0eb3f0a91f11a7294a3abb0f5ba0f838762ff16c6da8a42351b0}} 
Tx0\+\_\+\+Rx1&Transmit pin on pad 0, receive pin on pad 1. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Tx0\_Rx2@{Tx0\_Rx2}!UARTSAMD21@{UARTSAMD21}}\index{UARTSAMD21@{UARTSAMD21}!Tx0\_Rx2@{Tx0\_Rx2}}}\mbox{\Hypertarget{namespace_u_a_r_t_s_a_m_d21_a192fd7655627e0eb3f0a91f11a7294a3ada7c9711c1968022bbe58b9d9c3a8d9b}\label{namespace_u_a_r_t_s_a_m_d21_a192fd7655627e0eb3f0a91f11a7294a3ada7c9711c1968022bbe58b9d9c3a8d9b}} 
Tx0\+\_\+\+Rx2&Transmit pin on pad 0, receive pin on pad 2. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Tx0\_Rx3@{Tx0\_Rx3}!UARTSAMD21@{UARTSAMD21}}\index{UARTSAMD21@{UARTSAMD21}!Tx0\_Rx3@{Tx0\_Rx3}}}\mbox{\Hypertarget{namespace_u_a_r_t_s_a_m_d21_a192fd7655627e0eb3f0a91f11a7294a3a6a31ddb48cd069d8b9341b697f85adef}\label{namespace_u_a_r_t_s_a_m_d21_a192fd7655627e0eb3f0a91f11a7294a3a6a31ddb48cd069d8b9341b697f85adef}} 
Tx0\+\_\+\+Rx3&Transmit pin on pad 0, receive pin on pad 3. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Tx2\_Rx0@{Tx2\_Rx0}!UARTSAMD21@{UARTSAMD21}}\index{UARTSAMD21@{UARTSAMD21}!Tx2\_Rx0@{Tx2\_Rx0}}}\mbox{\Hypertarget{namespace_u_a_r_t_s_a_m_d21_a192fd7655627e0eb3f0a91f11a7294a3a082ff1c4e29d9d41811ecc23f6c8fe33}\label{namespace_u_a_r_t_s_a_m_d21_a192fd7655627e0eb3f0a91f11a7294a3a082ff1c4e29d9d41811ecc23f6c8fe33}} 
Tx2\+\_\+\+Rx0&Transmit pin on pad 2, receive pin on pad 0. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Tx2\_Rx1@{Tx2\_Rx1}!UARTSAMD21@{UARTSAMD21}}\index{UARTSAMD21@{UARTSAMD21}!Tx2\_Rx1@{Tx2\_Rx1}}}\mbox{\Hypertarget{namespace_u_a_r_t_s_a_m_d21_a192fd7655627e0eb3f0a91f11a7294a3a9ef260dd6e12ed56caab731eaa01bfce}\label{namespace_u_a_r_t_s_a_m_d21_a192fd7655627e0eb3f0a91f11a7294a3a9ef260dd6e12ed56caab731eaa01bfce}} 
Tx2\+\_\+\+Rx1&Transmit pin on pad 2, receive pin on pad 1. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Tx2\_Rx3@{Tx2\_Rx3}!UARTSAMD21@{UARTSAMD21}}\index{UARTSAMD21@{UARTSAMD21}!Tx2\_Rx3@{Tx2\_Rx3}}}\mbox{\Hypertarget{namespace_u_a_r_t_s_a_m_d21_a192fd7655627e0eb3f0a91f11a7294a3ac9cb2334ed75c4a278870c17faab6825}\label{namespace_u_a_r_t_s_a_m_d21_a192fd7655627e0eb3f0a91f11a7294a3ac9cb2334ed75c4a278870c17faab6825}} 
Tx2\+\_\+\+Rx3&Transmit pin on pad 2, receive pin on pad 3. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0}\label{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0}} 
\index{UARTSAMD21@{UARTSAMD21}!SampleAdjustment@{SampleAdjustment}}
\index{SampleAdjustment@{SampleAdjustment}!UARTSAMD21@{UARTSAMD21}}
\doxysubsubsection{\texorpdfstring{SampleAdjustment}{SampleAdjustment}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0}{UARTSAMD21\+::\+Sample\+Adjustment}} \+: uint8\+\_\+t}



An enum type for over-\/sampling rate and sampling adjustment. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{Over16x\_7\_8\_9@{Over16x\_7\_8\_9}!UARTSAMD21@{UARTSAMD21}}\index{UARTSAMD21@{UARTSAMD21}!Over16x\_7\_8\_9@{Over16x\_7\_8\_9}}}\mbox{\Hypertarget{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0a2c51e228cbd2d74ae3301c34e2e8f4aa}\label{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0a2c51e228cbd2d74ae3301c34e2e8f4aa}} 
Over16x\+\_\+7\+\_\+8\+\_\+9&16x over-\/sampling rate with 7-\/8-\/9 sample adjustment \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Over16x\_9\_10\_11@{Over16x\_9\_10\_11}!UARTSAMD21@{UARTSAMD21}}\index{UARTSAMD21@{UARTSAMD21}!Over16x\_9\_10\_11@{Over16x\_9\_10\_11}}}\mbox{\Hypertarget{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0a5df3ca6bf83eec5cb858bf4d732a055c}\label{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0a5df3ca6bf83eec5cb858bf4d732a055c}} 
Over16x\+\_\+9\+\_\+10\+\_\+11&16x over-\/sampling rate with 9-\/10-\/11 sample adjustment \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Over16x\_11\_12\_13@{Over16x\_11\_12\_13}!UARTSAMD21@{UARTSAMD21}}\index{UARTSAMD21@{UARTSAMD21}!Over16x\_11\_12\_13@{Over16x\_11\_12\_13}}}\mbox{\Hypertarget{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0a06ecd40d7859073b1cb590d0a1141dee}\label{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0a06ecd40d7859073b1cb590d0a1141dee}} 
Over16x\+\_\+11\+\_\+12\+\_\+13&16x over-\/sampling rate with 11-\/12-\/13 sample adjustment \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Over16x\_13\_14\_15@{Over16x\_13\_14\_15}!UARTSAMD21@{UARTSAMD21}}\index{UARTSAMD21@{UARTSAMD21}!Over16x\_13\_14\_15@{Over16x\_13\_14\_15}}}\mbox{\Hypertarget{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0afabe5676a2a84d92a92edfc93c8f5771}\label{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0afabe5676a2a84d92a92edfc93c8f5771}} 
Over16x\+\_\+13\+\_\+14\+\_\+15&16x over-\/sampling rate with 13-\/14-\/15 sample adjustment \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Over8x\_3\_4\_5@{Over8x\_3\_4\_5}!UARTSAMD21@{UARTSAMD21}}\index{UARTSAMD21@{UARTSAMD21}!Over8x\_3\_4\_5@{Over8x\_3\_4\_5}}}\mbox{\Hypertarget{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0a80151bf72c9f99cec50f84221e851901}\label{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0a80151bf72c9f99cec50f84221e851901}} 
Over8x\+\_\+3\+\_\+4\+\_\+5&8x over-\/sampling rate with 3-\/4-\/5 sample adjustment \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Over8x\_4\_5\_6@{Over8x\_4\_5\_6}!UARTSAMD21@{UARTSAMD21}}\index{UARTSAMD21@{UARTSAMD21}!Over8x\_4\_5\_6@{Over8x\_4\_5\_6}}}\mbox{\Hypertarget{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0a67557b5a23b1d3e9a9b91d485aa0ef39}\label{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0a67557b5a23b1d3e9a9b91d485aa0ef39}} 
Over8x\+\_\+4\+\_\+5\+\_\+6&8x over-\/sampling rate with 4-\/5-\/6 sample adjustment \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Over8x\_5\_6\_7@{Over8x\_5\_6\_7}!UARTSAMD21@{UARTSAMD21}}\index{UARTSAMD21@{UARTSAMD21}!Over8x\_5\_6\_7@{Over8x\_5\_6\_7}}}\mbox{\Hypertarget{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0a0b57a73aa6e4883f13332d13c4cd1f09}\label{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0a0b57a73aa6e4883f13332d13c4cd1f09}} 
Over8x\+\_\+5\+\_\+6\+\_\+7&8x over-\/sampling rate with 4-\/5-\/6 sample adjustment \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Over8x\_6\_7\_8@{Over8x\_6\_7\_8}!UARTSAMD21@{UARTSAMD21}}\index{UARTSAMD21@{UARTSAMD21}!Over8x\_6\_7\_8@{Over8x\_6\_7\_8}}}\mbox{\Hypertarget{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0af1822388b7d921c80cc354e1a794f075}\label{namespace_u_a_r_t_s_a_m_d21_aeabc7f1e47cfc203df30e0e608842eb0af1822388b7d921c80cc354e1a794f075}} 
Over8x\+\_\+6\+\_\+7\+\_\+8&8x over-\/sampling rate with 6-\/7-\/8 sample adjustment \\
\hline

\end{DoxyEnumFields}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{namespace_u_a_r_t_s_a_m_d21_aac5c4f8d9c8de8162a5b81a7aae8a4b0}\label{namespace_u_a_r_t_s_a_m_d21_aac5c4f8d9c8de8162a5b81a7aae8a4b0}} 
\index{UARTSAMD21@{UARTSAMD21}!GetPeripheralDefaults@{GetPeripheralDefaults}}
\index{GetPeripheralDefaults@{GetPeripheralDefaults}!UARTSAMD21@{UARTSAMD21}}
\doxysubsubsection{\texorpdfstring{GetPeripheralDefaults()}{GetPeripheralDefaults()}}
{\footnotesize\ttfamily void UARTSAMD21\+::\+Get\+Peripheral\+Defaults (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_u_a_r_t_h_a_l_1_1_peripheral}{UARTHAL\+::\+Peripheral}} $\ast$}]{peripheral,  }\item[{\mbox{\hyperlink{namespace_s_e_r_c_o_m_h_a_l_aef085a7571bb4d9cae9821be7982e559}{SERCOMHAL\+::\+Sercom\+ID}}}]{sercom\+\_\+id = {\ttfamily SERCOMSAMD21\+:\+:SercomID\+:\+:Sercom0} }\end{DoxyParamCaption})}



Populates a peripheral struct with default values. 

Populates peripheral struct with default values at specific SERCOM\# on SAMD21.


\begin{DoxyParams}{Parameters}
{\em peripheral} & pointer to peripheral struct to populate with default values \\
\hline
{\em sercom\+\_\+id} & SERCOM\# to be configured as UART (default = Sercom0) \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{namespace_u_a_r_t_s_a_m_d21_a525f948b82bcbc86b4c522a468199179}\label{namespace_u_a_r_t_s_a_m_d21_a525f948b82bcbc86b4c522a468199179}} 
\index{UARTSAMD21@{UARTSAMD21}!SetGenClk@{SetGenClk}}
\index{SetGenClk@{SetGenClk}!UARTSAMD21@{UARTSAMD21}}
\doxysubsubsection{\texorpdfstring{SetGenClk()}{SetGenClk()}}
{\footnotesize\ttfamily void UARTSAMD21\+::\+Set\+Gen\+Clk (\begin{DoxyParamCaption}\item[{SERCOMSAMD21\+::\+Generic\+Clock}]{gen\+\_\+clk\+\_\+id = {\ttfamily SERCOMSAMD21\+:\+:GenericClock\+:\+:GEN\+\_\+CLK\+\_\+1},  }\item[{uint16\+\_\+t}]{clock\+\_\+divisor = {\ttfamily 0},  }\item[{bool}]{run\+\_\+standby = {\ttfamily false} }\end{DoxyParamCaption})}



Sets values to configure the generic clock generator before enabling UART. 

Sets values to configure the generic clock generator used to feed into peripheral.


\begin{DoxyParams}{Parameters}
{\em gen\+\_\+clk\+\_\+id} & generic clock ID (default = GEN\+\_\+\+CLK\+\_\+1) \\
\hline
{\em clock\+\_\+divisor} & division factor to decrease frequency of clock (default = 0) \\
\hline
{\em run\+\_\+standby} & run clock while in standby mode (default = false) \\
\hline
\end{DoxyParams}
