|ALU16
op[0] => Mux0.IN9
op[0] => Mux1.IN9
op[0] => Mux2.IN9
op[0] => Mux3.IN9
op[0] => Mux4.IN9
op[0] => Mux5.IN9
op[0] => Mux6.IN9
op[0] => Mux7.IN9
op[0] => Mux8.IN9
op[0] => Mux9.IN9
op[0] => Mux10.IN9
op[0] => Mux11.IN9
op[0] => Mux12.IN9
op[0] => Mux13.IN9
op[0] => Mux14.IN9
op[0] => Mux15.IN9
op[0] => Equal0.IN1
op[1] => Mux0.IN8
op[1] => Mux1.IN8
op[1] => Mux2.IN8
op[1] => Mux3.IN8
op[1] => Mux4.IN8
op[1] => Mux5.IN8
op[1] => Mux6.IN8
op[1] => Mux7.IN8
op[1] => Mux8.IN8
op[1] => Mux9.IN8
op[1] => Mux10.IN8
op[1] => Mux11.IN8
op[1] => Mux12.IN8
op[1] => Mux13.IN8
op[1] => Mux14.IN8
op[1] => Mux15.IN8
op[1] => Equal0.IN2
op[2] => Mux0.IN7
op[2] => Mux1.IN7
op[2] => Mux2.IN7
op[2] => Mux3.IN7
op[2] => Mux4.IN7
op[2] => Mux5.IN7
op[2] => Mux6.IN7
op[2] => Mux7.IN7
op[2] => Mux8.IN7
op[2] => Mux9.IN7
op[2] => Mux10.IN7
op[2] => Mux11.IN7
op[2] => Mux12.IN7
op[2] => Mux13.IN7
op[2] => Mux14.IN7
op[2] => Mux15.IN7
op[2] => Equal0.IN0
op0[0] => Mult0.IN15
op0[0] => Add0.IN16
op0[0] => Add1.IN32
op0[0] => Div0.IN15
op0[0] => Mod0.IN15
op0[0] => res.IN0
op0[0] => res.IN0
op0[0] => res.IN0
op0[1] => Mult0.IN14
op0[1] => Add0.IN15
op0[1] => Add1.IN31
op0[1] => Div0.IN14
op0[1] => Mod0.IN14
op0[1] => res.IN0
op0[1] => res.IN0
op0[1] => res.IN0
op0[2] => Mult0.IN13
op0[2] => Add0.IN14
op0[2] => Add1.IN30
op0[2] => Div0.IN13
op0[2] => Mod0.IN13
op0[2] => res.IN0
op0[2] => res.IN0
op0[2] => res.IN0
op0[3] => Mult0.IN12
op0[3] => Add0.IN13
op0[3] => Add1.IN29
op0[3] => Div0.IN12
op0[3] => Mod0.IN12
op0[3] => res.IN0
op0[3] => res.IN0
op0[3] => res.IN0
op0[4] => Mult0.IN11
op0[4] => Add0.IN12
op0[4] => Add1.IN28
op0[4] => Div0.IN11
op0[4] => Mod0.IN11
op0[4] => res.IN0
op0[4] => res.IN0
op0[4] => res.IN0
op0[5] => Mult0.IN10
op0[5] => Add0.IN11
op0[5] => Add1.IN27
op0[5] => Div0.IN10
op0[5] => Mod0.IN10
op0[5] => res.IN0
op0[5] => res.IN0
op0[5] => res.IN0
op0[6] => Mult0.IN9
op0[6] => Add0.IN10
op0[6] => Add1.IN26
op0[6] => Div0.IN9
op0[6] => Mod0.IN9
op0[6] => res.IN0
op0[6] => res.IN0
op0[6] => res.IN0
op0[7] => Mult0.IN8
op0[7] => Add0.IN9
op0[7] => Add1.IN25
op0[7] => Div0.IN8
op0[7] => Mod0.IN8
op0[7] => res.IN0
op0[7] => res.IN0
op0[7] => res.IN0
op0[8] => Mult0.IN7
op0[8] => Add0.IN8
op0[8] => Add1.IN24
op0[8] => Div0.IN7
op0[8] => Mod0.IN7
op0[8] => res.IN0
op0[8] => res.IN0
op0[8] => res.IN0
op0[9] => Mult0.IN6
op0[9] => Add0.IN7
op0[9] => Add1.IN23
op0[9] => Div0.IN6
op0[9] => Mod0.IN6
op0[9] => res.IN0
op0[9] => res.IN0
op0[9] => res.IN0
op0[10] => Mult0.IN5
op0[10] => Add0.IN6
op0[10] => Add1.IN22
op0[10] => Div0.IN5
op0[10] => Mod0.IN5
op0[10] => res.IN0
op0[10] => res.IN0
op0[10] => res.IN0
op0[11] => Mult0.IN4
op0[11] => Add0.IN5
op0[11] => Add1.IN21
op0[11] => Div0.IN4
op0[11] => Mod0.IN4
op0[11] => res.IN0
op0[11] => res.IN0
op0[11] => res.IN0
op0[12] => Mult0.IN3
op0[12] => Add0.IN4
op0[12] => Add1.IN20
op0[12] => Div0.IN3
op0[12] => Mod0.IN3
op0[12] => res.IN0
op0[12] => res.IN0
op0[12] => res.IN0
op0[13] => Mult0.IN2
op0[13] => Add0.IN3
op0[13] => Add1.IN19
op0[13] => Div0.IN2
op0[13] => Mod0.IN2
op0[13] => res.IN0
op0[13] => res.IN0
op0[13] => res.IN0
op0[14] => Mult0.IN1
op0[14] => Add0.IN2
op0[14] => Add1.IN18
op0[14] => Div0.IN1
op0[14] => Mod0.IN1
op0[14] => res.IN0
op0[14] => res.IN0
op0[14] => res.IN0
op0[15] => Mult0.IN0
op0[15] => Add0.IN1
op0[15] => Add1.IN17
op0[15] => Div0.IN0
op0[15] => Mod0.IN0
op0[15] => res.IN0
op0[15] => res.IN0
op0[15] => res.IN0
op1[0] => Mult0.IN31
op1[0] => Add0.IN32
op1[0] => Div0.IN31
op1[0] => Mod0.IN31
op1[0] => res.IN1
op1[0] => res.IN1
op1[0] => res.IN1
op1[0] => Add1.IN16
op1[1] => Mult0.IN30
op1[1] => Add0.IN31
op1[1] => Div0.IN30
op1[1] => Mod0.IN30
op1[1] => res.IN1
op1[1] => res.IN1
op1[1] => res.IN1
op1[1] => Add1.IN15
op1[2] => Mult0.IN29
op1[2] => Add0.IN30
op1[2] => Div0.IN29
op1[2] => Mod0.IN29
op1[2] => res.IN1
op1[2] => res.IN1
op1[2] => res.IN1
op1[2] => Add1.IN14
op1[3] => Mult0.IN28
op1[3] => Add0.IN29
op1[3] => Div0.IN28
op1[3] => Mod0.IN28
op1[3] => res.IN1
op1[3] => res.IN1
op1[3] => res.IN1
op1[3] => Add1.IN13
op1[4] => Mult0.IN27
op1[4] => Add0.IN28
op1[4] => Div0.IN27
op1[4] => Mod0.IN27
op1[4] => res.IN1
op1[4] => res.IN1
op1[4] => res.IN1
op1[4] => Add1.IN12
op1[5] => Mult0.IN26
op1[5] => Add0.IN27
op1[5] => Div0.IN26
op1[5] => Mod0.IN26
op1[5] => res.IN1
op1[5] => res.IN1
op1[5] => res.IN1
op1[5] => Add1.IN11
op1[6] => Mult0.IN25
op1[6] => Add0.IN26
op1[6] => Div0.IN25
op1[6] => Mod0.IN25
op1[6] => res.IN1
op1[6] => res.IN1
op1[6] => res.IN1
op1[6] => Add1.IN10
op1[7] => Mult0.IN24
op1[7] => Add0.IN25
op1[7] => Div0.IN24
op1[7] => Mod0.IN24
op1[7] => res.IN1
op1[7] => res.IN1
op1[7] => res.IN1
op1[7] => Add1.IN9
op1[8] => Mult0.IN23
op1[8] => Add0.IN24
op1[8] => Div0.IN23
op1[8] => Mod0.IN23
op1[8] => res.IN1
op1[8] => res.IN1
op1[8] => res.IN1
op1[8] => Add1.IN8
op1[9] => Mult0.IN22
op1[9] => Add0.IN23
op1[9] => Div0.IN22
op1[9] => Mod0.IN22
op1[9] => res.IN1
op1[9] => res.IN1
op1[9] => res.IN1
op1[9] => Add1.IN7
op1[10] => Mult0.IN21
op1[10] => Add0.IN22
op1[10] => Div0.IN21
op1[10] => Mod0.IN21
op1[10] => res.IN1
op1[10] => res.IN1
op1[10] => res.IN1
op1[10] => Add1.IN6
op1[11] => Mult0.IN20
op1[11] => Add0.IN21
op1[11] => Div0.IN20
op1[11] => Mod0.IN20
op1[11] => res.IN1
op1[11] => res.IN1
op1[11] => res.IN1
op1[11] => Add1.IN5
op1[12] => Mult0.IN19
op1[12] => Add0.IN20
op1[12] => Div0.IN19
op1[12] => Mod0.IN19
op1[12] => res.IN1
op1[12] => res.IN1
op1[12] => res.IN1
op1[12] => Add1.IN4
op1[13] => Mult0.IN18
op1[13] => Add0.IN19
op1[13] => Div0.IN18
op1[13] => Mod0.IN18
op1[13] => res.IN1
op1[13] => res.IN1
op1[13] => res.IN1
op1[13] => Add1.IN3
op1[14] => Mult0.IN17
op1[14] => Add0.IN18
op1[14] => Div0.IN17
op1[14] => Mod0.IN17
op1[14] => res.IN1
op1[14] => res.IN1
op1[14] => res.IN1
op1[14] => Add1.IN2
op1[15] => Mult0.IN16
op1[15] => Add0.IN17
op1[15] => Div0.IN16
op1[15] => Mod0.IN16
op1[15] => res.IN1
op1[15] => res.IN1
op1[15] => res.IN1
op1[15] => Add1.IN1
res[0] << Mux15.DB_MAX_OUTPUT_PORT_TYPE
res[1] << Mux14.DB_MAX_OUTPUT_PORT_TYPE
res[2] << Mux13.DB_MAX_OUTPUT_PORT_TYPE
res[3] << Mux12.DB_MAX_OUTPUT_PORT_TYPE
res[4] << Mux11.DB_MAX_OUTPUT_PORT_TYPE
res[5] << Mux10.DB_MAX_OUTPUT_PORT_TYPE
res[6] << Mux9.DB_MAX_OUTPUT_PORT_TYPE
res[7] << Mux8.DB_MAX_OUTPUT_PORT_TYPE
res[8] << Mux7.DB_MAX_OUTPUT_PORT_TYPE
res[9] << Mux6.DB_MAX_OUTPUT_PORT_TYPE
res[10] << Mux5.DB_MAX_OUTPUT_PORT_TYPE
res[11] << Mux4.DB_MAX_OUTPUT_PORT_TYPE
res[12] << Mux3.DB_MAX_OUTPUT_PORT_TYPE
res[13] << Mux2.DB_MAX_OUTPUT_PORT_TYPE
res[14] << Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[15] << Mux0.DB_MAX_OUTPUT_PORT_TYPE
mHi[0] << mHi.DB_MAX_OUTPUT_PORT_TYPE
mHi[1] << mHi.DB_MAX_OUTPUT_PORT_TYPE
mHi[2] << mHi.DB_MAX_OUTPUT_PORT_TYPE
mHi[3] << mHi.DB_MAX_OUTPUT_PORT_TYPE
mHi[4] << mHi.DB_MAX_OUTPUT_PORT_TYPE
mHi[5] << mHi.DB_MAX_OUTPUT_PORT_TYPE
mHi[6] << mHi.DB_MAX_OUTPUT_PORT_TYPE
mHi[7] << mHi.DB_MAX_OUTPUT_PORT_TYPE
mHi[8] << mHi.DB_MAX_OUTPUT_PORT_TYPE
mHi[9] << mHi.DB_MAX_OUTPUT_PORT_TYPE
mHi[10] << mHi.DB_MAX_OUTPUT_PORT_TYPE
mHi[11] << mHi.DB_MAX_OUTPUT_PORT_TYPE
mHi[12] << mHi.DB_MAX_OUTPUT_PORT_TYPE
mHi[13] << mHi.DB_MAX_OUTPUT_PORT_TYPE
mHi[14] << mHi.DB_MAX_OUTPUT_PORT_TYPE
mHi[15] << mHi.DB_MAX_OUTPUT_PORT_TYPE


