/*
 * Copyright Â© 2020 Valve Corporation
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 * IN THE SOFTWARE.
 *
 */

#include "helpers.h"

using namespace aco;

BEGIN_TEST(optimizer_postRA.vcmp)
    //>> v1: %a, s2: %x:exec = p_startpgm
    bool setup_ok = setup_cs("v1", GFX6);
    assert(setup_ok);

    Temp v_in = inputs[0];

    {
        /* Recognize when the result of VOPC goes to VCC, and use that for the branching then. */

        //! s2: %b:vcc = v_cmp_eq_u32 0, %a
        //! s2: %e = p_cbranch_z %b:vcc
        //! p_unit_test 0, %e
        auto vcmp = bld.vopc(aco_opcode::v_cmp_eq_u32, bld.vcc(bld.def(bld.lm)), Operand(0u), v_in);
        auto sand = bld.sop2(Builder::s_and, bld.def(bld.lm), bld.def(s1, scc), bld.vcc(vcmp), bld.exec(exec_input));
        auto br = bld.branch(aco_opcode::p_cbranch_z, bld.hint_vcc(bld.def(s2)), bld.scc(sand.def(1).getTemp()));
        writeout(0, br);
    }

    //; del b, e

    {
        /* When the result of VOPC goes to an SGPR pair other than VCC, don't optimize */

        //! s2: %b = v_cmp_eq_u32 0, %a
        //! s2: %c, s1: %d:scc = s_and_b64 %b, %x:exec
        //! s2: %e = p_cbranch_z %d:scc
        //! p_unit_test 1, %e
        auto vcmp = bld.vopc(aco_opcode::v_cmp_eq_u32, bld.def(bld.lm), Operand(0u), v_in);
        auto sand = bld.sop2(Builder::s_and, bld.def(bld.lm), bld.def(s1, scc), vcmp, bld.exec(exec_input));
        auto br = bld.branch(aco_opcode::p_cbranch_z, bld.hint_vcc(bld.def(s2)), bld.scc(sand.def(1).getTemp()));
        writeout(1, br);
    }

    finish_optimizer_postRA_test();
END_TEST

BEGIN_TEST(optimizer_postRA.shortcircuit_and_eq)
    //>> s1: %a, s1: %b, s1: %c, s2: %x:exec = p_startpgm
    bool setup_ok = setup_cs("s1 s1 s1", GFX6);
    assert(setup_ok);

    PhysReg reg_s0{0};
    PhysReg reg_s1{1};
    PhysReg reg_s2{2};
    PhysReg reg_s3{3};

    Temp in_0 = inputs[0];
    Temp in_1 = inputs[1];
    Temp in_2 = inputs[2];
    Operand op_in_1(in_1);
    Operand op_in_2(in_2);
    op_in_1.setFixed(reg_s0);
    op_in_2.setFixed(reg_s1);

    {
        /* When s_cmp_eq has two temp operands, and definition 0 is used, we can't optimize this sequence */

        //! s1: %d:s[2] = p_parallelcopy %a:scc
        //! s1: %e:scc = s_cmp_eq_u32 %b:s[0], %c:s[1]
        //! s1: %f:s[3], s1: %g:scc = s_and_b32 %d:s[2], %e:scc
        //! p_unit_test 0, %f
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_eq_u32, bld.def(s1, scc), op_in_1, op_in_2);
        auto sand = bld.sop2(aco_opcode::s_and_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        writeout(0, sand.def(0).getTemp());
    }

    //; del d, e, f, g

    {
        /* When s_cmp_eq has two temp operands, and definition 1 (SCC) is used, we can't optimize this sequence */

        //! s1: %d:s[2] = p_parallelcopy %a:scc
        //! s1: %e:scc = s_cmp_eq_u32 %b:s[0], %c:s[1]
        //! s1: %f:s[3], s1: %g:scc = s_and_b32 %d:s[2], %e:scc
        //! p_unit_test 1, %g:scc
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_eq_u32, bld.def(s1, scc), op_in_1, op_in_2);
        auto sand = bld.sop2(aco_opcode::s_and_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        writeout(1, bld.scc(sand.def(1).getTemp()));
    }

    //; del d, e, f, g

    {
        /* When s_cmp_eq has a const 0 operand, and definition 1 (SCC) is used, optimize */

        //! s1: %d:s[2] = s_cselect_b32 %b:s[0], 1, %a:scc
        //! s1: %e:scc = s_cmp_eq_u32 %d:s[2], 0
        //! p_unit_test 2, %e:scc
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_eq_u32, bld.def(s1, scc), op_in_1, Operand(0u));
        auto sand = bld.sop2(aco_opcode::s_and_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        writeout(2, bld.scc(sand.def(1).getTemp()));
    }

    //; del d, e

    {
        /* When s_cmp_eq has a const 0 operand, and definition 0 is used, optimize */

        //! s1: %d:s[2] = s_cselect_b32 %b:s[0], 1, %a:scc
        //! s1: %e:scc = s_cmp_eq_u32 %d:s[2], 0
        //! p_unit_test 3, %e:scc
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_eq_u32, bld.def(s1, scc), op_in_1, Operand(0u));
        auto sand = bld.sop2(aco_opcode::s_and_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        writeout(3, bld.setFixed(Operand(sand.def(0).getTemp()), reg_s3));
    }

    //; del d, e

    {
        /* When s_cmp_eq has a const non-zero operand, and definition 1 (SCC) is used, optimize */

        //! s1: %d:s[2] = s_cselect_b32 %b:s[0], 0, %a:scc
        //! s1: %e:scc = s_cmp_eq_u32 %d:s[2], 0x123
        //! p_unit_test 4, %e:scc
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_eq_u32, bld.def(s1, scc), op_in_1, Operand(0x123u));
        auto sand = bld.sop2(aco_opcode::s_and_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        writeout(4, bld.scc(sand.def(1).getTemp()));
    }

    //; del d, e

    {
        /* When s_cmp_eq has a const 0 operand, and definition 0 is used, and SCC is clobbered, we can't optimize this sequence */

        //! s1: %d:s[2] = p_parallelcopy %a:scc
        //! s1: %e:scc = s_cmp_eq_u32 %b:s[0], 0
        //! s1: %f:s[3], s1: %_:scc = s_and_b32 %d:s[2], %e:scc
        //! s1: %h:s[2], s1: %_:scc = s_xor_b32 %b:s[0], %c:s[1]
        //! p_unit_test 5, %f:s[3], %h:s[2]
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_eq_u32, bld.def(s1, scc), op_in_1, Operand(0u));
        auto sand = bld.sop2(aco_opcode::s_and_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        auto sxor = bld.sop2(aco_opcode::s_xor_b32, bld.def(s1, reg_s2), bld.def(s1, scc), op_in_1, op_in_2);
        writeout(5, bld.setFixed(Operand(sand.def(0).getTemp()), reg_s3), bld.setFixed(Operand(sxor.def(0).getTemp()), reg_s2));
    }

    finish_optimizer_postRA_test();
END_TEST

BEGIN_TEST(optimizer_postRA.shortcircuit_and_lg)
    //>> s1: %a, s1: %b, s1: %c, s2: %x:exec = p_startpgm
    bool setup_ok = setup_cs("s1 s1 s1", GFX6);
    assert(setup_ok);

    PhysReg reg_s0{0};
    PhysReg reg_s1{1};
    PhysReg reg_s2{2};
    PhysReg reg_s3{3};

    Temp in_0 = inputs[0];
    Temp in_1 = inputs[1];
    Temp in_2 = inputs[2];
    Operand op_in_1(in_1);
    Operand op_in_2(in_2);
    op_in_1.setFixed(reg_s0);
    op_in_2.setFixed(reg_s1);

    {
        /* When s_cmp_lg has two temp operands, and definition 0 is used, we can't optimize this sequence */

        //! s1: %d:s[2] = s_cselect_b32 %b:s[0], %c:s[1], %a:scc
        //! s1: %e:scc = s_cmp_lg_u32 %d:s[2], %c:s[1]
        //! p_unit_test 0, %e:scc
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_lg_u32, bld.def(s1, scc), op_in_1, op_in_2);
        auto sand = bld.sop2(aco_opcode::s_and_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        writeout(0, sand.def(0).getTemp());
    }

    //; del d, e

    {
        /* When s_cmp_lg has two temp operands, and definition 1 (SCC) is used, optimize */

        //! s1: %d:s[2] = s_cselect_b32 %b:s[0], %c:s[1], %a:scc
        //! s1: %e:scc = s_cmp_lg_u32 %d:s[2], %c:s[1]
        //! p_unit_test 1, %e:scc
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_lg_u32, bld.def(s1, scc), op_in_1, op_in_2);
        auto sand = bld.sop2(aco_opcode::s_and_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        writeout(1, bld.scc(sand.def(1).getTemp()));
    }

    //; del d, e

    {
        /* When s_cmp_lg has a const 0 operand, and definition 1 (SCC) is used, optimize */

        //! s1: %d:s[2] = s_cselect_b32 %b:s[0], 0, %a:scc
        //! s1: %e:scc = s_cmp_lg_u32 %d:s[2], 0
        //! p_unit_test 2, %e:scc
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_lg_u32, bld.def(s1, scc), op_in_1, Operand(0u));
        auto sand = bld.sop2(aco_opcode::s_and_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        writeout(2, bld.scc(sand.def(1).getTemp()));
    }

    //; del d, e

    {
        /* When s_cmp_lg has a const 0 operand, and definition 0 is used, optimize */

        //! s1: %d:s[2] = s_cselect_b32 %b:s[0], 0, %a:scc
        //! s1: %e:scc = s_cmp_lg_u32 %d:s[2], 0
        //! p_unit_test 3, %e:scc
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_lg_u32, bld.def(s1, scc), op_in_1, Operand(0u));
        auto sand = bld.sop2(aco_opcode::s_and_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        writeout(3, bld.setFixed(Operand(sand.def(0).getTemp()), reg_s3));
    }

    //; del d, e

    {
        /* When s_cmp_lg has a const non-zero operand, and definition 1 (SCC) is used, optimize */

        //! s1: %d:s[2] = s_cselect_b32 %b:s[0], 0x123, %a:scc
        //! s1: %e:scc = s_cmp_lg_u32 %d:s[2], 0x123
        //! p_unit_test 4, %e:scc
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_lg_u32, bld.def(s1, scc), op_in_1, Operand(0x123u));
        auto sand = bld.sop2(aco_opcode::s_and_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        writeout(4, bld.scc(sand.def(1).getTemp()));
    }

    //; del d, e

    {
        /* When s_cmp_lg has a const 0 operand, and definition 0 is used, and SCC is clobbered, we can't optimize this sequence */

        //! s1: %d:s[2] = p_parallelcopy %a:scc
        //! s1: %e:scc = s_cmp_lg_u32 %b:s[0], 0
        //! s1: %f:s[3], s1: %_:scc = s_and_b32 %d:s[2], %e:scc
        //! s1: %h:s[2], s1: %_:scc = s_xor_b32 %b:s[0], %c:s[1]
        //! p_unit_test 5, %f:s[3], %h:s[2]
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_lg_u32, bld.def(s1, scc), op_in_1, Operand(0u));
        auto sand = bld.sop2(aco_opcode::s_and_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        auto sxor = bld.sop2(aco_opcode::s_xor_b32, bld.def(s1, reg_s2), bld.def(s1, scc), op_in_1, op_in_2);
        writeout(5, bld.setFixed(Operand(sand.def(0).getTemp()), reg_s3), bld.setFixed(Operand(sxor.def(0).getTemp()), reg_s2));
    }

    finish_optimizer_postRA_test();
END_TEST

BEGIN_TEST(optimizer_postRA.shortcircuit_or_eq)
    //>> s1: %a, s1: %b, s1: %c, s2: %x:exec = p_startpgm
    bool setup_ok = setup_cs("s1 s1 s1", GFX6);
    assert(setup_ok);

    PhysReg reg_s0{0};
    PhysReg reg_s1{1};
    PhysReg reg_s2{2};
    PhysReg reg_s3{3};

    Temp in_0 = inputs[0];
    Temp in_1 = inputs[1];
    Temp in_2 = inputs[2];
    Operand op_in_1(in_1);
    Operand op_in_2(in_2);
    op_in_1.setFixed(reg_s0);
    op_in_2.setFixed(reg_s1);

    {
        /* When s_cmp_eq has two temp operands, and definition 0 is used, optimize */

        //! s1: %d:s[2] = s_cselect_b32 %c:s[1], %b:s[0], %a:scc
        //! s1: %e:scc = s_cmp_eq_u32 %d:s[2], %c:s[1]
        //! p_unit_test 0, %e:scc
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_eq_u32, bld.def(s1, scc), op_in_1, op_in_2);
        auto sand = bld.sop2(aco_opcode::s_or_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        writeout(0, sand.def(0).getTemp());
    }

    //; del d, e

    {
        /* When s_cmp_eq has two temp operands, and definition 1 (SCC) is used, optimize */

        //! s1: %d:s[2] = s_cselect_b32 %c:s[1], %b:s[0], %a:scc
        //! s1: %e:scc = s_cmp_eq_u32 %d:s[2], %c:s[1]
        //! p_unit_test 1, %e:scc
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_eq_u32, bld.def(s1, scc), op_in_1, op_in_2);
        auto sand = bld.sop2(aco_opcode::s_or_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        writeout(1, bld.scc(sand.def(1).getTemp()));
    }

    //; del d, e

    {
        /* When s_cmp_eq has a const 0 operand, and definition 1 (SCC) is used, optimize */

        //! s1: %d:s[2] = s_cselect_b32 0, %b:s[0], %a:scc
        //! s1: %e:scc = s_cmp_eq_u32 %d:s[2], 0
        //! p_unit_test 2, %e:scc
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_eq_u32, bld.def(s1, scc), op_in_1, Operand(0u));
        auto sand = bld.sop2(aco_opcode::s_or_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        writeout(2, bld.scc(sand.def(1).getTemp()));
    }

    //; del d, e

    {
        /* When s_cmp_eq has a const 0 operand, and definition 0 is used, optimize */

        //! s1: %d:s[2] = s_cselect_b32 0, %b:s[0], %a:scc
        //! s1: %e:scc = s_cmp_eq_u32 %d:s[2], 0
        //! p_unit_test 3, %e:scc
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_eq_u32, bld.def(s1, scc), op_in_1, Operand(0u));
        auto sand = bld.sop2(aco_opcode::s_or_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        writeout(3, bld.setFixed(Operand(sand.def(0).getTemp()), reg_s3));
    }

    //; del d, e

    {
        /* When s_cmp_eq has a const non-zero operand, and definition 1 (SCC) is used, optimize */

        //! s1: %d:s[2] = s_cselect_b32 0x123, %b:s[0], %a:scc
        //! s1: %e:scc = s_cmp_eq_u32 %d:s[2], 0x123
        //! p_unit_test 4, %e:scc
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_eq_u32, bld.def(s1, scc), op_in_1, Operand(0x123u));
        auto sand = bld.sop2(aco_opcode::s_or_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        writeout(4, bld.scc(sand.def(1).getTemp()));
    }

    //; del d, e

    {
        /* When s_cmp_eq has a const 0 operand, and definition 0 is used, and SCC is clobbered, we can't optimize this sequence */

        //! s1: %d:s[2] = p_parallelcopy %a:scc
        //! s1: %e:scc = s_cmp_eq_u32 %b:s[0], 0
        //! s1: %f:s[3], s1: %_:scc = s_or_b32 %d:s[2], %e:scc
        //! s1: %h:s[2], s1: %_:scc = s_xor_b32 %b:s[0], %c:s[1]
        //! p_unit_test 5, %f:s[3], %h:s[2]
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_eq_u32, bld.def(s1, scc), op_in_1, Operand(0u));
        auto sand = bld.sop2(aco_opcode::s_or_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        auto sxor = bld.sop2(aco_opcode::s_xor_b32, bld.def(s1, reg_s2), bld.def(s1, scc), op_in_1, op_in_2);
        writeout(5, bld.setFixed(Operand(sand.def(0).getTemp()), reg_s3), bld.setFixed(Operand(sxor.def(0).getTemp()), reg_s2));
    }

    finish_optimizer_postRA_test();
END_TEST

BEGIN_TEST(optimizer_postRA.shortcircuit_or_lg)
    //>> s1: %a, s1: %b, s1: %c, s2: %x:exec = p_startpgm
    bool setup_ok = setup_cs("s1 s1 s1", GFX6);
    assert(setup_ok);

    PhysReg reg_s0{0};
    PhysReg reg_s1{1};
    PhysReg reg_s2{2};
    PhysReg reg_s3{3};

    Temp in_0 = inputs[0];
    Temp in_1 = inputs[1];
    Temp in_2 = inputs[2];
    Operand op_in_1(in_1);
    Operand op_in_2(in_2);
    op_in_1.setFixed(reg_s0);
    op_in_2.setFixed(reg_s1);

    {
        /* When s_cmp_lg has two temp operands, and definition 0 is used, we can't optimize this sequence */

        //! s1: %d:s[2] = p_parallelcopy %a:scc
        //! s1: %e:scc = s_cmp_lg_u32 %b:s[0], %c:s[1]
        //! s1: %f:s[3], s1: %g:scc = s_or_b32 %d:s[2], %e:scc
        //! p_unit_test 0, %f
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_lg_u32, bld.def(s1, scc), op_in_1, op_in_2);
        auto sand = bld.sop2(aco_opcode::s_or_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        writeout(0, sand.def(0).getTemp());
    }

    //; del d, e, f, g

    {
        /* When s_cmp_lg has two temp operands, and definition 1 (SCC) is used, we can't optimize this sequence */

        //! s1: %d:s[2] = p_parallelcopy %a:scc
        //! s1: %e:scc = s_cmp_lg_u32 %b:s[0], %c:s[1]
        //! s1: %f:s[3], s1: %g:scc = s_or_b32 %d:s[2], %e:scc
        //! p_unit_test 1, %g:scc
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_lg_u32, bld.def(s1, scc), op_in_1, op_in_2);
        auto sand = bld.sop2(aco_opcode::s_or_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        writeout(1, bld.scc(sand.def(1).getTemp()));
    }

    //; del d, e, f, g

    {
        /* When s_cmp_lg has a const 0 operand, and definition 1 (SCC) is used, optimize */

        //! s1: %d:s[2] = s_cselect_b32 1, %b:s[0], %a:scc
        //! s1: %e:scc = s_cmp_lg_u32 %d:s[2], 0
        //! p_unit_test 2, %e:scc
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_lg_u32, bld.def(s1, scc), op_in_1, Operand(0u));
        auto sand = bld.sop2(aco_opcode::s_or_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        writeout(2, bld.scc(sand.def(1).getTemp()));
    }

    //; del d, e

    {
        /* When s_cmp_lg has a const 0 operand, and definition 0 is used, optimize */

        //! s1: %d:s[2] = s_cselect_b32 1, %b:s[0], %a:scc
        //! s1: %e:scc = s_cmp_lg_u32 %d:s[2], 0
        //! p_unit_test 3, %e:scc
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_lg_u32, bld.def(s1, scc), op_in_1, Operand(0u));
        auto sand = bld.sop2(aco_opcode::s_or_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        writeout(3, bld.setFixed(Operand(sand.def(0).getTemp()), reg_s3));
    }

    //; del d, e

    {
        /* When s_cmp_lg has a const non-zero operand, and definition 1 (SCC) is used, optimize */

        //! s1: %d:s[2] = s_cselect_b32 0, %b:s[0], %a:scc
        //! s1: %e:scc = s_cmp_lg_u32 %d:s[2], 0x123
        //! p_unit_test 4, %e:scc
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_lg_u32, bld.def(s1, scc), op_in_1, Operand(0x123u));
        auto sand = bld.sop2(aco_opcode::s_or_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        writeout(4, bld.scc(sand.def(1).getTemp()));
    }

    //; del d, e

    {
        /* When s_cmp_eq has a const 0 operand, and definition 0 is used, and SCC is clobbered, we can't optimize this sequence */

        //! s1: %d:s[2] = p_parallelcopy %a:scc
        //! s1: %e:scc = s_cmp_lg_u32 %b:s[0], 0
        //! s1: %f:s[3], s1: %_:scc = s_or_b32 %d:s[2], %e:scc
        //! s1: %h:s[2], s1: %_:scc = s_xor_b32 %b:s[0], %c:s[1]
        //! p_unit_test 5, %f:s[3], %h:s[2]
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_lg_u32, bld.def(s1, scc), op_in_1, Operand(0u));
        auto sand = bld.sop2(aco_opcode::s_or_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        auto sxor = bld.sop2(aco_opcode::s_xor_b32, bld.def(s1, reg_s2), bld.def(s1, scc), op_in_1, op_in_2);
        writeout(5, bld.setFixed(Operand(sand.def(0).getTemp()), reg_s3), bld.setFixed(Operand(sxor.def(0).getTemp()), reg_s2));
    }

    finish_optimizer_postRA_test();
END_TEST

BEGIN_TEST(optimizer_postRA.shortcircuit_and_lt)
    //>> s1: %a, s1: %b, s1: %c, s2: %x:exec = p_startpgm
    bool setup_ok = setup_cs("s1 s1 s1", GFX6);
    assert(setup_ok);

    PhysReg reg_s0{0};
    PhysReg reg_s1{1};
    PhysReg reg_s2{2};
    PhysReg reg_s3{3};

    Temp in_0 = inputs[0];
    Temp in_1 = inputs[1];
    Temp in_2 = inputs[2];
    Operand op_in_1(in_1);
    Operand op_in_2(in_2);
    op_in_1.setFixed(reg_s0);
    op_in_2.setFixed(reg_s1);

    {
        /* When s_cmp_lg has two temp operands, and definition 1 (SCC) is used, optimize */

        //! s1: %d:s[2] = s_cselect_b32 %b:s[0], %c:s[1], %a:scc
        //! s1: %e:scc = s_cmp_lt_u32 %d:s[2], %c:s[1]
        //! p_unit_test 0, %e:scc
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_lt_u32, bld.def(s1, scc), op_in_1, op_in_2);
        auto sand = bld.sop2(aco_opcode::s_and_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        writeout(0, bld.scc(sand.def(1).getTemp()));
    }

    //; del d, e

    {
        /* When s_cmp_lg has a const 0 operand, and definition 1 (SCC) is used, optimize */

        //! s1: %d:s[2] = s_cselect_b32 %b:s[0], 0, %a:scc
        //! s1: %e:scc = s_cmp_lt_u32 %d:s[2], 0
        //! p_unit_test 1, %e:scc
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_lt_u32, bld.def(s1, scc), op_in_1, Operand(0u));
        auto sand = bld.sop2(aco_opcode::s_and_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        writeout(1, bld.scc(sand.def(1).getTemp()));
    }

    //; del d, e

    {
        /* When s_cmp_lg has a const non-zero operand, and definition 1 (SCC) is used, optimize */

        //! s1: %d:s[2] = s_cselect_b32 %b:s[0], 0x123, %a:scc
        //! s1: %e:scc = s_cmp_lt_u32 %d:s[2], 0x123
        //! p_unit_test 2, %e:scc
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_lt_u32, bld.def(s1, scc), op_in_1, Operand(0x123u));
        auto sand = bld.sop2(aco_opcode::s_and_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        writeout(2, bld.scc(sand.def(1).getTemp()));
    }

    //; del d, e

    {
        /* When s_cmp_lg has two temp operands, and definition 1 (SCC) is used, optimize */

        //! s1: %d:s[2] = s_cselect_b32 %b:s[0], %c:s[1], %a:scc
        //! s1: %e:scc = s_cmp_lt_i32 %d:s[2], %c:s[1]
        //! p_unit_test 3, %e:scc
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_lt_i32, bld.def(s1, scc), op_in_1, op_in_2);
        auto sand = bld.sop2(aco_opcode::s_and_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        writeout(3, bld.scc(sand.def(1).getTemp()));
    }

    //; del d, e

    {
        /* When s_cmp_lg has a const 0 operand, and definition 1 (SCC) is used, optimize */

        //! s1: %d:s[2] = s_cselect_b32 %b:s[0], 0, %a:scc
        //! s1: %e:scc = s_cmp_lt_i32 %d:s[2], 0
        //! p_unit_test 4, %e:scc
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_lt_i32, bld.def(s1, scc), op_in_1, Operand(0u));
        auto sand = bld.sop2(aco_opcode::s_and_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        writeout(4, bld.scc(sand.def(1).getTemp()));
    }

    //; del d, e

    {
        /* When s_cmp_lg has a const non-zero operand, and definition 1 (SCC) is used, optimize */

        //! s1: %d:s[2] = s_cselect_b32 %b:s[0], 0x123, %a:scc
        //! s1: %e:scc = s_cmp_lt_i32 %d:s[2], 0x123
        //! p_unit_test 5, %e:scc
        auto smov = bld.pseudo(aco_opcode::p_parallelcopy, bld.def(s1, reg_s2), bld.scc(in_0));
        auto scmp = bld.sopc(aco_opcode::s_cmp_lt_i32, bld.def(s1, scc), op_in_1, Operand(0x123u));
        auto sand = bld.sop2(aco_opcode::s_and_b32, bld.def(s1, reg_s3), bld.def(s1, scc), bld.setFixed(smov, reg_s2), bld.scc(scmp));
        writeout(5, bld.scc(sand.def(1).getTemp()));
    }

    finish_optimizer_postRA_test();
END_TEST
