# Image Convolution Circuit Design  
> Please check out pdf for problem description  
> My desgin can pass the highest level S

RTL simulation:                    pass  
SYN simulation:                    pass  
Synthesis area:                    25625.647548   
