Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun May 22 12:50:20 2022
| Host         : MECHREVO-BILL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2013)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7718)
5. checking no_input_delay (9)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2013)
---------------------------
 There are 2013 register/latch pins with no clock driven by root clock pin: pdu/clk_cpu_r_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7718)
---------------------------------------------------
 There are 7718 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.162        0.000                      0                   52        0.196        0.000                      0                   52        4.500        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.162        0.000                      0                   52        0.196        0.000                      0                   52        4.500        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 pdu/cnt_m_rf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.962ns (27.331%)  route 2.558ns (72.669%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.636     5.239    pdu/clk_IBUF_BUFG
    SLICE_X32Y64         FDCE                                         r  pdu/cnt_m_rf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  pdu/cnt_m_rf_reg[0]/Q
                         net (fo=220, routed)         1.007     6.702    pdu/dpra[0]
    SLICE_X33Y66         LUT5 (Prop_lut5_I1_O)        0.152     6.854 r  pdu/cnt_m_rf[4]_i_3/O
                         net (fo=2, routed)           0.979     7.833    pdu/cnt_m_rf[4]_i_3_n_0
    SLICE_X32Y64         LUT5 (Prop_lut5_I0_O)        0.354     8.187 r  pdu/cnt_m_rf[3]_i_1/O
                         net (fo=1, routed)           0.572     8.759    pdu/p_0_in[3]
    SLICE_X32Y64         FDCE                                         r  pdu/cnt_m_rf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.515    14.938    pdu/clk_IBUF_BUFG
    SLICE_X32Y64         FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
                         clock pessimism              0.301    15.239    
                         clock uncertainty           -0.035    15.203    
    SLICE_X32Y64         FDCE (Setup_fdce_C_D)       -0.283    14.920    pdu/cnt_m_rf_reg[3]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.815ns  (required time - arrival time)
  Source:                 pdu/cnt_ah_plr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.704ns (23.106%)  route 2.343ns (76.894%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.632     5.235    pdu/clk_IBUF_BUFG
    SLICE_X36Y66         FDCE                                         r  pdu/cnt_ah_plr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDCE (Prop_fdce_C_Q)         0.456     5.691 f  pdu/cnt_ah_plr_reg[0]/Q
                         net (fo=68, routed)          0.985     6.676    pdu/cnt_ah_plr_reg[0]_1
    SLICE_X35Y69         LUT2 (Prop_lut2_I0_O)        0.124     6.800 f  pdu/cnt_al_plr[2]_i_2/O
                         net (fo=2, routed)           0.978     7.778    pdu/cnt_al_plr[2]_i_2_n_0
    SLICE_X33Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.902 r  pdu/cnt_al_plr[1]_i_1/O
                         net (fo=1, routed)           0.379     8.281    pdu/cnt_al_plr[1]_i_1_n_0
    SLICE_X33Y67         FDCE                                         r  pdu/cnt_al_plr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.512    14.935    pdu/clk_IBUF_BUFG
    SLICE_X33Y67         FDCE                                         r  pdu/cnt_al_plr_reg[1]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X33Y67         FDCE (Setup_fdce_C_D)       -0.062    15.096    pdu/cnt_al_plr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  6.815    

Slack (MET) :             6.913ns  (required time - arrival time)
  Source:                 pdu/cnt_m_rf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.934ns (31.233%)  route 2.056ns (68.767%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.636     5.239    pdu/clk_IBUF_BUFG
    SLICE_X32Y64         FDCE                                         r  pdu/cnt_m_rf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  pdu/cnt_m_rf_reg[0]/Q
                         net (fo=220, routed)         1.007     6.702    pdu/dpra[0]
    SLICE_X33Y66         LUT5 (Prop_lut5_I1_O)        0.152     6.854 r  pdu/cnt_m_rf[4]_i_3/O
                         net (fo=2, routed)           0.454     7.308    pdu/cnt_m_rf[4]_i_3_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I1_O)        0.326     7.634 r  pdu/cnt_m_rf[4]_i_2/O
                         net (fo=1, routed)           0.595     8.229    pdu/p_0_in[4]
    SLICE_X32Y64         FDCE                                         r  pdu/cnt_m_rf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.515    14.938    pdu/clk_IBUF_BUFG
    SLICE_X32Y64         FDCE                                         r  pdu/cnt_m_rf_reg[4]/C
                         clock pessimism              0.301    15.239    
                         clock uncertainty           -0.035    15.203    
    SLICE_X32Y64         FDCE (Setup_fdce_C_D)       -0.061    15.142    pdu/cnt_m_rf_reg[4]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  6.913    

Slack (MET) :             6.982ns  (required time - arrival time)
  Source:                 pdu/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.704ns (23.546%)  route 2.286ns (76.454%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.633     5.236    pdu/clk_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  pdu/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  pdu/step_2r_reg/Q
                         net (fo=15, routed)          0.935     6.626    pdu/step_2r
    SLICE_X32Y64         LUT2 (Prop_lut2_I1_O)        0.124     6.750 f  pdu/check_r[1]_i_2/O
                         net (fo=5, routed)           1.351     8.102    pdu/step_p__0
    SLICE_X32Y66         LUT6 (Prop_lut6_I4_O)        0.124     8.226 r  pdu/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.226    pdu/check_r[1]_i_1_n_0
    SLICE_X32Y66         FDCE                                         r  pdu/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.513    14.936    pdu/clk_IBUF_BUFG
    SLICE_X32Y66         FDCE                                         r  pdu/check_r_reg[1]/C
                         clock pessimism              0.278    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X32Y66         FDCE (Setup_fdce_C_D)        0.029    15.207    pdu/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                  6.982    

Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 pdu/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.704ns (27.260%)  route 1.879ns (72.740%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.633     5.236    pdu/clk_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  pdu/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  pdu/step_2r_reg/Q
                         net (fo=15, routed)          0.935     6.626    pdu/step_2r
    SLICE_X32Y64         LUT2 (Prop_lut2_I1_O)        0.124     6.750 f  pdu/check_r[1]_i_2/O
                         net (fo=5, routed)           0.473     7.223    pdu/step_p__0
    SLICE_X33Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.347 r  pdu/cnt_m_rf[2]_i_1/O
                         net (fo=1, routed)           0.471     7.818    pdu/p_0_in[2]
    SLICE_X33Y65         FDCE                                         r  pdu/cnt_m_rf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.514    14.937    pdu/clk_IBUF_BUFG
    SLICE_X33Y65         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X33Y65         FDCE (Setup_fdce_C_D)       -0.047    15.130    pdu/cnt_m_rf_reg[2]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  7.312    

Slack (MET) :             7.409ns  (required time - arrival time)
  Source:                 pdu/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.704ns (27.508%)  route 1.855ns (72.492%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.633     5.236    pdu/clk_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  pdu/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  pdu/step_2r_reg/Q
                         net (fo=15, routed)          0.935     6.626    pdu/step_2r
    SLICE_X32Y64         LUT2 (Prop_lut2_I1_O)        0.124     6.750 f  pdu/check_r[1]_i_2/O
                         net (fo=5, routed)           0.921     7.671    pdu/step_p__0
    SLICE_X33Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.795 r  pdu/cnt_al_plr[0]_i_1/O
                         net (fo=1, routed)           0.000     7.795    pdu/cnt_al_plr[0]_i_1_n_0
    SLICE_X33Y67         FDCE                                         r  pdu/cnt_al_plr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.512    14.935    pdu/clk_IBUF_BUFG
    SLICE_X33Y67         FDCE                                         r  pdu/cnt_al_plr_reg[0]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X33Y67         FDCE (Setup_fdce_C_D)        0.029    15.204    pdu/cnt_al_plr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                  7.409    

Slack (MET) :             7.413ns  (required time - arrival time)
  Source:                 pdu/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.704ns (27.530%)  route 1.853ns (72.470%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.633     5.236    pdu/clk_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  pdu/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  pdu/step_2r_reg/Q
                         net (fo=15, routed)          0.935     6.626    pdu/step_2r
    SLICE_X32Y64         LUT2 (Prop_lut2_I1_O)        0.124     6.750 f  pdu/check_r[1]_i_2/O
                         net (fo=5, routed)           0.919     7.669    pdu/step_p__0
    SLICE_X33Y67         LUT6 (Prop_lut6_I3_O)        0.124     7.793 r  pdu/cnt_al_plr[2]_i_1/O
                         net (fo=1, routed)           0.000     7.793    pdu/cnt_al_plr[2]_i_1_n_0
    SLICE_X33Y67         FDCE                                         r  pdu/cnt_al_plr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.512    14.935    pdu/clk_IBUF_BUFG
    SLICE_X33Y67         FDCE                                         r  pdu/cnt_al_plr_reg[2]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X33Y67         FDCE (Setup_fdce_C_D)        0.031    15.206    pdu/cnt_al_plr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -7.793    
  -------------------------------------------------------------------
                         slack                                  7.413    

Slack (MET) :             7.581ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.580ns (27.106%)  route 1.560ns (72.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.633     5.236    pdu/clk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  pdu/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  pdu/in_r_reg[0]/Q
                         net (fo=10, routed)          1.067     6.759    pdu/Q[0]
    SLICE_X33Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.883 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=10, routed)          0.493     7.375    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X33Y64         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.515    14.938    pdu/clk_IBUF_BUFG
    SLICE_X33Y64         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__0/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X33Y64         FDCE (Setup_fdce_C_CE)      -0.205    14.956    pdu/cnt_m_rf_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                  7.581    

Slack (MET) :             7.581ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.580ns (27.106%)  route 1.560ns (72.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.633     5.236    pdu/clk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  pdu/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  pdu/in_r_reg[0]/Q
                         net (fo=10, routed)          1.067     6.759    pdu/Q[0]
    SLICE_X33Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.883 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=10, routed)          0.493     7.375    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X33Y64         FDCE                                         r  pdu/cnt_m_rf_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.515    14.938    pdu/clk_IBUF_BUFG
    SLICE_X33Y64         FDCE                                         r  pdu/cnt_m_rf_reg[1]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X33Y64         FDCE (Setup_fdce_C_CE)      -0.205    14.956    pdu/cnt_m_rf_reg[1]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                  7.581    

Slack (MET) :             7.581ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]_rep/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.580ns (27.106%)  route 1.560ns (72.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.633     5.236    pdu/clk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  pdu/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  pdu/in_r_reg[0]/Q
                         net (fo=10, routed)          1.067     6.759    pdu/Q[0]
    SLICE_X33Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.883 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=10, routed)          0.493     7.375    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X33Y64         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.515    14.938    pdu/clk_IBUF_BUFG
    SLICE_X33Y64         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X33Y64         FDCE (Setup_fdce_C_CE)      -0.205    14.956    pdu/cnt_m_rf_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                  7.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 pdu/run_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/check_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.723%)  route 0.136ns (42.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.567     1.486    pdu/clk_IBUF_BUFG
    SLICE_X29Y66         FDRE                                         r  pdu/run_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.141     1.627 f  pdu/run_r_reg/Q
                         net (fo=3, routed)           0.136     1.764    pdu/run_r
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.045     1.809 r  pdu/check_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.809    pdu/check_r[0]_i_1_n_0
    SLICE_X32Y66         FDCE                                         r  pdu/check_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X32Y66         FDCE                                         r  pdu/check_r_reg[0]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X32Y66         FDCE (Hold_fdce_C_D)         0.092     1.612    pdu/check_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 pdu/run_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.545%)  route 0.137ns (42.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.567     1.486    pdu/clk_IBUF_BUFG
    SLICE_X29Y66         FDRE                                         r  pdu/run_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.141     1.627 f  pdu/run_r_reg/Q
                         net (fo=3, routed)           0.137     1.765    pdu/run_r
    SLICE_X32Y66         LUT6 (Prop_lut6_I3_O)        0.045     1.810 r  pdu/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.810    pdu/check_r[1]_i_1_n_0
    SLICE_X32Y66         FDCE                                         r  pdu/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X32Y66         FDCE                                         r  pdu/check_r_reg[1]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X32Y66         FDCE (Hold_fdce_C_D)         0.091     1.611    pdu/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 pdu/cnt_m_rf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[0]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.373%)  route 0.122ns (39.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.567     1.486    pdu/clk_IBUF_BUFG
    SLICE_X32Y64         FDCE                                         r  pdu/cnt_m_rf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDCE (Prop_fdce_C_Q)         0.141     1.627 f  pdu/cnt_m_rf_reg[0]/Q
                         net (fo=220, routed)         0.122     1.749    pdu/dpra[0]
    SLICE_X33Y64         LUT3 (Prop_lut3_I2_O)        0.045     1.794 r  pdu/cnt_m_rf[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.794    pdu/cnt_m_rf[0]_rep__0_i_1_n_0
    SLICE_X33Y64         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.837     2.002    pdu/clk_IBUF_BUFG
    SLICE_X33Y64         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__0/C
                         clock pessimism             -0.502     1.499    
    SLICE_X33Y64         FDCE (Hold_fdce_C_D)         0.091     1.590    pdu/cnt_m_rf_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/clk_cpu_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.916%)  route 0.147ns (44.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X31Y66         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pdu/step_r_reg/Q
                         net (fo=16, routed)          0.147     1.773    pdu/step_r
    SLICE_X32Y66         LUT4 (Prop_lut4_I2_O)        0.045     1.818 r  pdu/clk_cpu_r_i_1/O
                         net (fo=1, routed)           0.000     1.818    pdu/clk_cpu_r_i_1_n_0
    SLICE_X32Y66         FDCE                                         r  pdu/clk_cpu_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X32Y66         FDCE                                         r  pdu/clk_cpu_r_reg/C
                         clock pessimism             -0.500     1.499    
    SLICE_X32Y66         FDCE (Hold_fdce_C_D)         0.092     1.591    pdu/clk_cpu_r_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/valid_2r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.721%)  route 0.189ns (57.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.565     1.484    pdu/clk_IBUF_BUFG
    SLICE_X29Y68         FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.189     1.814    pdu/valid_r
    SLICE_X31Y66         FDRE                                         r  pdu/valid_2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X31Y66         FDRE                                         r  pdu/valid_2r_reg/C
                         clock pessimism             -0.479     1.520    
    SLICE_X31Y66         FDRE (Hold_fdre_C_D)         0.066     1.586    pdu/valid_2r_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/in_2r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.571%)  route 0.190ns (57.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.564     1.483    pdu/clk_IBUF_BUFG
    SLICE_X33Y68         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           0.190     1.815    pdu/Q[1]
    SLICE_X33Y66         FDRE                                         r  pdu/in_2r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  pdu/in_2r_reg[1]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X33Y66         FDRE (Hold_fdre_C_D)         0.066     1.565    pdu/in_2r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 pdu/cnt_ah_plr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_ah_plr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.557%)  route 0.155ns (45.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.565     1.484    pdu/clk_IBUF_BUFG
    SLICE_X36Y66         FDCE                                         r  pdu/cnt_ah_plr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  pdu/cnt_ah_plr_reg[0]/Q
                         net (fo=68, routed)          0.155     1.780    pdu/cnt_ah_plr_reg[0]_1
    SLICE_X36Y66         LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  pdu/cnt_ah_plr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.825    pdu/cnt_ah_plr[1]_i_1_n_0
    SLICE_X36Y66         FDCE                                         r  pdu/cnt_ah_plr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.834     1.999    pdu/clk_IBUF_BUFG
    SLICE_X36Y66         FDCE                                         r  pdu/cnt_ah_plr_reg[1]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X36Y66         FDCE (Hold_fdce_C_D)         0.091     1.575    pdu/cnt_ah_plr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 pdu/cnt_m_rf_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.363%)  route 0.115ns (33.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.567     1.486    pdu/clk_IBUF_BUFG
    SLICE_X33Y64         FDCE                                         r  pdu/cnt_m_rf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDCE (Prop_fdce_C_Q)         0.128     1.614 r  pdu/cnt_m_rf_reg[1]/Q
                         net (fo=135, routed)         0.115     1.729    pdu/dpra[1]
    SLICE_X33Y64         LUT6 (Prop_lut6_I0_O)        0.099     1.828 r  pdu/cnt_m_rf[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.828    pdu/cnt_m_rf[1]_rep_i_1_n_0
    SLICE_X33Y64         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.837     2.002    pdu/clk_IBUF_BUFG
    SLICE_X33Y64         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep/C
                         clock pessimism             -0.515     1.486    
    SLICE_X33Y64         FDCE (Hold_fdce_C_D)         0.092     1.578    pdu/cnt_m_rf_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/step_2r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.333%)  route 0.200ns (58.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X31Y66         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pdu/step_r_reg/Q
                         net (fo=16, routed)          0.200     1.826    pdu/step_r
    SLICE_X33Y66         FDRE                                         r  pdu/step_2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  pdu/step_2r_reg/C
                         clock pessimism             -0.500     1.499    
    SLICE_X33Y66         FDRE (Hold_fdre_C_D)         0.072     1.571    pdu/step_2r_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.953%)  route 0.179ns (49.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X31Y66         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141     1.626 f  pdu/step_r_reg/Q
                         net (fo=16, routed)          0.179     1.805    pdu/step_r
    SLICE_X33Y65         LUT6 (Prop_lut6_I4_O)        0.045     1.850 r  pdu/cnt_m_rf[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.850    pdu/cnt_m_rf[1]_rep__0_i_1_n_0
    SLICE_X33Y65         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.836     2.001    pdu/clk_IBUF_BUFG
    SLICE_X33Y65         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__0/C
                         clock pessimism             -0.500     1.500    
    SLICE_X33Y65         FDCE (Hold_fdce_C_D)         0.091     1.591    pdu/cnt_m_rf_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y66    pdu/check_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y66    pdu/check_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y66    pdu/clk_cpu_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y66    pdu/cnt_ah_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y66    pdu/cnt_ah_plr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y67    pdu/cnt_al_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y67    pdu/cnt_al_plr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y67    pdu/cnt_al_plr_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y64    pdu/cnt_m_rf_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y66    pdu/check_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y66    pdu/check_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y66    pdu/check_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y66    pdu/check_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y66    pdu/clk_cpu_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y66    pdu/clk_cpu_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66    pdu/cnt_ah_plr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66    pdu/cnt_ah_plr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66    pdu/cnt_ah_plr_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66    pdu/cnt_ah_plr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y66    pdu/check_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y66    pdu/check_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y66    pdu/check_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y66    pdu/check_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y66    pdu/clk_cpu_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y66    pdu/clk_cpu_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66    pdu/cnt_ah_plr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66    pdu/cnt_ah_plr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66    pdu/cnt_ah_plr_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66    pdu/cnt_ah_plr_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7725 Endpoints
Min Delay          7725 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.493ns  (logic 6.372ns (17.462%)  route 30.120ns (82.538%))
  Logic Levels:           19  (FDCE=1 LUT4=1 LUT5=1 LUT6=14 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[1]/C
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/ex_mem/wb_src_mem_reg[1]/Q
                         net (fo=7, routed)           0.998     1.454    cpu/ex_mem/wb_src_mem_reg[4]_0[1]
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.124     1.578 r  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=50, routed)          3.568     5.147    cpu/ex_mem/p_7_in
    SLICE_X36Y68         LUT6 (Prop_lut6_I4_O)        0.124     5.271 r  cpu/ex_mem/b_mem[31]_i_3/O
                         net (fo=46, routed)          3.310     8.580    cpu/id_ex/b_mem_reg[11][0]
    SLICE_X50Y86         LUT5 (Prop_lut5_I3_O)        0.124     8.704 f  cpu/id_ex/b_mem[24]_i_1/O
                         net (fo=4, routed)           1.105     9.810    cpu/id_ex/alu_result_mem_reg[31][24]
    SLICE_X47Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.934 r  cpu/id_ex/alu_result_mem[11]_i_51/O
                         net (fo=4, routed)           1.171    11.105    cpu/id_ex/alu_result_mem[11]_i_51_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I0_O)        0.124    11.229 r  cpu/id_ex/alu_result_mem[11]_i_18/O
                         net (fo=45, routed)          3.514    14.743    cpu/id_ex/alu_result_mem[11]_i_18_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124    14.867 f  cpu/id_ex/alu_result_mem[11]_i_10/O
                         net (fo=24, routed)          1.988    16.855    cpu/id_ex/alu_result_mem[11]_i_10_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    16.979 f  cpu/id_ex/FSM_sequential_state[1]_i_28/O
                         net (fo=1, routed)           1.199    18.178    cpu/id_ex/FSM_sequential_state[1]_i_28_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.124    18.302 f  cpu/id_ex/FSM_sequential_state[1]_i_13/O
                         net (fo=1, routed)           1.016    19.318    cpu/id_ex/FSM_sequential_state[1]_i_13_n_0
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.124    19.442 r  cpu/id_ex/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.798    20.240    cpu/id_ex/FSM_sequential_state[1]_i_6_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I4_O)        0.124    20.364 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         2.642    23.006    cpu/id_ex/alu_z
    SLICE_X28Y71         LUT6 (Prop_lut6_I5_O)        0.124    23.130 r  cpu/id_ex/pc[3]_i_4/O
                         net (fo=1, routed)           0.943    24.073    cpu/id_ex/pc[3]_i_4_n_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I3_O)        0.124    24.197 r  cpu/id_ex/pc[3]_i_1/O
                         net (fo=4, routed)           1.135    25.332    cpu/if_id/D[3]
    SLICE_X32Y70         LUT6 (Prop_lut6_I1_O)        0.124    25.456 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_135/O
                         net (fo=1, routed)           0.575    26.031    pdu/plr_data2_in[3]
    SLICE_X37Y70         LUT6 (Prop_lut6_I3_O)        0.124    26.155 r  pdu/hexplay_en_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           1.373    27.528    pdu/hexplay_en_OBUF[6]_inst_i_32_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I2_O)        0.124    27.652 r  pdu/hexplay_en_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000    27.652    pdu/hexplay_en_OBUF[6]_inst_i_10_n_0
    SLICE_X50Y76         MUXF7 (Prop_muxf7_I0_O)      0.209    27.861 r  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.874    28.736    pdu/seg_a__27[3]
    SLICE_X48Y76         LUT4 (Prop_lut4_I2_O)        0.297    29.033 r  pdu/hexplay_en_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.910    32.942    hexplay_en_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    36.493 r  hexplay_en_OBUF[3]_inst/O
                         net (fo=0)                   0.000    36.493    hexplay_en[3]
    K13                                                               r  hexplay_en[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.189ns  (logic 6.382ns (17.636%)  route 29.807ns (82.364%))
  Logic Levels:           19  (FDCE=1 LUT4=1 LUT5=1 LUT6=14 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[1]/C
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/ex_mem/wb_src_mem_reg[1]/Q
                         net (fo=7, routed)           0.998     1.454    cpu/ex_mem/wb_src_mem_reg[4]_0[1]
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.124     1.578 r  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=50, routed)          3.568     5.147    cpu/ex_mem/p_7_in
    SLICE_X36Y68         LUT6 (Prop_lut6_I4_O)        0.124     5.271 r  cpu/ex_mem/b_mem[31]_i_3/O
                         net (fo=46, routed)          3.310     8.580    cpu/id_ex/b_mem_reg[11][0]
    SLICE_X50Y86         LUT5 (Prop_lut5_I3_O)        0.124     8.704 f  cpu/id_ex/b_mem[24]_i_1/O
                         net (fo=4, routed)           1.105     9.810    cpu/id_ex/alu_result_mem_reg[31][24]
    SLICE_X47Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.934 r  cpu/id_ex/alu_result_mem[11]_i_51/O
                         net (fo=4, routed)           1.171    11.105    cpu/id_ex/alu_result_mem[11]_i_51_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I0_O)        0.124    11.229 r  cpu/id_ex/alu_result_mem[11]_i_18/O
                         net (fo=45, routed)          3.514    14.743    cpu/id_ex/alu_result_mem[11]_i_18_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124    14.867 f  cpu/id_ex/alu_result_mem[11]_i_10/O
                         net (fo=24, routed)          1.988    16.855    cpu/id_ex/alu_result_mem[11]_i_10_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    16.979 f  cpu/id_ex/FSM_sequential_state[1]_i_28/O
                         net (fo=1, routed)           1.199    18.178    cpu/id_ex/FSM_sequential_state[1]_i_28_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.124    18.302 f  cpu/id_ex/FSM_sequential_state[1]_i_13/O
                         net (fo=1, routed)           1.016    19.318    cpu/id_ex/FSM_sequential_state[1]_i_13_n_0
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.124    19.442 r  cpu/id_ex/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.798    20.240    cpu/id_ex/FSM_sequential_state[1]_i_6_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I4_O)        0.124    20.364 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         2.949    23.313    cpu/id_ex/alu_z
    SLICE_X31Y75         LUT6 (Prop_lut6_I3_O)        0.124    23.437 r  cpu/id_ex/pc[9]_i_3/O
                         net (fo=1, routed)           0.294    23.731    cpu/id_ex/pc[9]_i_3_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  cpu/id_ex/pc[9]_i_1/O
                         net (fo=4, routed)           1.305    25.160    cpu/if_id/D[9]
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.124    25.284 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_63/O
                         net (fo=1, routed)           0.924    26.208    pdu/hexplay_en_OBUF[6]_inst_i_6_1
    SLICE_X45Y73         LUT6 (Prop_lut6_I3_O)        0.124    26.332 r  pdu/hexplay_en_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           1.312    27.644    pdu/data2[1]
    SLICE_X48Y78         LUT6 (Prop_lut6_I5_O)        0.124    27.768 r  pdu/hexplay_en_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000    27.768    pdu/hexplay_en_OBUF[6]_inst_i_6_n_0
    SLICE_X48Y78         MUXF7 (Prop_muxf7_I0_O)      0.212    27.980 r  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.862    28.842    pdu/seg_a__27[1]
    SLICE_X48Y76         LUT4 (Prop_lut4_I1_O)        0.299    29.141 r  pdu/hexplay_en_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.492    32.634    hexplay_en_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    36.189 r  hexplay_en_OBUF[1]_inst/O
                         net (fo=0)                   0.000    36.189    hexplay_en[1]
    R10                                                               r  hexplay_en[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.171ns  (logic 6.548ns (18.103%)  route 29.623ns (81.897%))
  Logic Levels:           19  (FDCE=1 LUT4=1 LUT5=1 LUT6=14 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[1]/C
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/ex_mem/wb_src_mem_reg[1]/Q
                         net (fo=7, routed)           0.998     1.454    cpu/ex_mem/wb_src_mem_reg[4]_0[1]
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.124     1.578 r  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=50, routed)          3.568     5.147    cpu/ex_mem/p_7_in
    SLICE_X36Y68         LUT6 (Prop_lut6_I4_O)        0.124     5.271 r  cpu/ex_mem/b_mem[31]_i_3/O
                         net (fo=46, routed)          3.310     8.580    cpu/id_ex/b_mem_reg[11][0]
    SLICE_X50Y86         LUT5 (Prop_lut5_I3_O)        0.124     8.704 f  cpu/id_ex/b_mem[24]_i_1/O
                         net (fo=4, routed)           1.105     9.810    cpu/id_ex/alu_result_mem_reg[31][24]
    SLICE_X47Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.934 r  cpu/id_ex/alu_result_mem[11]_i_51/O
                         net (fo=4, routed)           1.171    11.105    cpu/id_ex/alu_result_mem[11]_i_51_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I0_O)        0.124    11.229 r  cpu/id_ex/alu_result_mem[11]_i_18/O
                         net (fo=45, routed)          3.514    14.743    cpu/id_ex/alu_result_mem[11]_i_18_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124    14.867 f  cpu/id_ex/alu_result_mem[11]_i_10/O
                         net (fo=24, routed)          1.988    16.855    cpu/id_ex/alu_result_mem[11]_i_10_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    16.979 f  cpu/id_ex/FSM_sequential_state[1]_i_28/O
                         net (fo=1, routed)           1.199    18.178    cpu/id_ex/FSM_sequential_state[1]_i_28_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.124    18.302 f  cpu/id_ex/FSM_sequential_state[1]_i_13/O
                         net (fo=1, routed)           1.016    19.318    cpu/id_ex/FSM_sequential_state[1]_i_13_n_0
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.124    19.442 r  cpu/id_ex/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.798    20.240    cpu/id_ex/FSM_sequential_state[1]_i_6_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I4_O)        0.124    20.364 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         2.949    23.313    cpu/id_ex/alu_z
    SLICE_X31Y75         LUT6 (Prop_lut6_I3_O)        0.124    23.437 r  cpu/id_ex/pc[9]_i_3/O
                         net (fo=1, routed)           0.294    23.731    cpu/id_ex/pc[9]_i_3_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  cpu/id_ex/pc[9]_i_1/O
                         net (fo=4, routed)           1.305    25.160    cpu/if_id/D[9]
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.124    25.284 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_63/O
                         net (fo=1, routed)           0.924    26.208    pdu/hexplay_en_OBUF[6]_inst_i_6_1
    SLICE_X45Y73         LUT6 (Prop_lut6_I3_O)        0.124    26.332 r  pdu/hexplay_en_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           1.312    27.644    pdu/data2[1]
    SLICE_X48Y78         LUT6 (Prop_lut6_I5_O)        0.124    27.768 r  pdu/hexplay_en_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000    27.768    pdu/hexplay_en_OBUF[6]_inst_i_6_n_0
    SLICE_X48Y78         MUXF7 (Prop_muxf7_I0_O)      0.212    27.980 r  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.870    28.850    pdu/seg_a__27[1]
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.325    29.175 r  pdu/hexplay_en_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.301    32.476    hexplay_en_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.695    36.171 r  hexplay_en_OBUF[2]_inst/O
                         net (fo=0)                   0.000    36.171    hexplay_en[2]
    K16                                                               r  hexplay_en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.026ns  (logic 6.404ns (17.776%)  route 29.622ns (82.224%))
  Logic Levels:           19  (FDCE=1 LUT4=1 LUT5=1 LUT6=14 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[1]/C
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/ex_mem/wb_src_mem_reg[1]/Q
                         net (fo=7, routed)           0.998     1.454    cpu/ex_mem/wb_src_mem_reg[4]_0[1]
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.124     1.578 r  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=50, routed)          3.568     5.147    cpu/ex_mem/p_7_in
    SLICE_X36Y68         LUT6 (Prop_lut6_I4_O)        0.124     5.271 r  cpu/ex_mem/b_mem[31]_i_3/O
                         net (fo=46, routed)          3.310     8.580    cpu/id_ex/b_mem_reg[11][0]
    SLICE_X50Y86         LUT5 (Prop_lut5_I3_O)        0.124     8.704 f  cpu/id_ex/b_mem[24]_i_1/O
                         net (fo=4, routed)           1.105     9.810    cpu/id_ex/alu_result_mem_reg[31][24]
    SLICE_X47Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.934 r  cpu/id_ex/alu_result_mem[11]_i_51/O
                         net (fo=4, routed)           1.171    11.105    cpu/id_ex/alu_result_mem[11]_i_51_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I0_O)        0.124    11.229 r  cpu/id_ex/alu_result_mem[11]_i_18/O
                         net (fo=45, routed)          3.514    14.743    cpu/id_ex/alu_result_mem[11]_i_18_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124    14.867 f  cpu/id_ex/alu_result_mem[11]_i_10/O
                         net (fo=24, routed)          1.988    16.855    cpu/id_ex/alu_result_mem[11]_i_10_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    16.979 f  cpu/id_ex/FSM_sequential_state[1]_i_28/O
                         net (fo=1, routed)           1.199    18.178    cpu/id_ex/FSM_sequential_state[1]_i_28_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.124    18.302 f  cpu/id_ex/FSM_sequential_state[1]_i_13/O
                         net (fo=1, routed)           1.016    19.318    cpu/id_ex/FSM_sequential_state[1]_i_13_n_0
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.124    19.442 r  cpu/id_ex/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.798    20.240    cpu/id_ex/FSM_sequential_state[1]_i_6_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I4_O)        0.124    20.364 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         2.949    23.313    cpu/id_ex/alu_z
    SLICE_X31Y75         LUT6 (Prop_lut6_I3_O)        0.124    23.437 r  cpu/id_ex/pc[9]_i_3/O
                         net (fo=1, routed)           0.294    23.731    cpu/id_ex/pc[9]_i_3_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  cpu/id_ex/pc[9]_i_1/O
                         net (fo=4, routed)           1.305    25.160    cpu/if_id/D[9]
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.124    25.284 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_63/O
                         net (fo=1, routed)           0.924    26.208    pdu/hexplay_en_OBUF[6]_inst_i_6_1
    SLICE_X45Y73         LUT6 (Prop_lut6_I3_O)        0.124    26.332 r  pdu/hexplay_en_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           1.312    27.644    pdu/data2[1]
    SLICE_X48Y78         LUT6 (Prop_lut6_I5_O)        0.124    27.768 r  pdu/hexplay_en_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000    27.768    pdu/hexplay_en_OBUF[6]_inst_i_6_n_0
    SLICE_X48Y78         MUXF7 (Prop_muxf7_I0_O)      0.212    27.980 r  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.870    28.850    pdu/seg_a__27[1]
    SLICE_X48Y76         LUT4 (Prop_lut4_I2_O)        0.299    29.149 r  pdu/hexplay_en_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.300    32.449    hexplay_en_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    36.026 r  hexplay_en_OBUF[0]_inst/O
                         net (fo=0)                   0.000    36.026    hexplay_en[0]
    T10                                                               r  hexplay_en[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.902ns  (logic 6.624ns (18.449%)  route 29.279ns (81.551%))
  Logic Levels:           19  (FDCE=1 LUT4=1 LUT5=1 LUT6=14 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[1]/C
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/ex_mem/wb_src_mem_reg[1]/Q
                         net (fo=7, routed)           0.998     1.454    cpu/ex_mem/wb_src_mem_reg[4]_0[1]
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.124     1.578 r  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=50, routed)          3.568     5.147    cpu/ex_mem/p_7_in
    SLICE_X36Y68         LUT6 (Prop_lut6_I4_O)        0.124     5.271 r  cpu/ex_mem/b_mem[31]_i_3/O
                         net (fo=46, routed)          3.310     8.580    cpu/id_ex/b_mem_reg[11][0]
    SLICE_X50Y86         LUT5 (Prop_lut5_I3_O)        0.124     8.704 f  cpu/id_ex/b_mem[24]_i_1/O
                         net (fo=4, routed)           1.105     9.810    cpu/id_ex/alu_result_mem_reg[31][24]
    SLICE_X47Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.934 r  cpu/id_ex/alu_result_mem[11]_i_51/O
                         net (fo=4, routed)           1.171    11.105    cpu/id_ex/alu_result_mem[11]_i_51_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I0_O)        0.124    11.229 r  cpu/id_ex/alu_result_mem[11]_i_18/O
                         net (fo=45, routed)          3.514    14.743    cpu/id_ex/alu_result_mem[11]_i_18_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124    14.867 f  cpu/id_ex/alu_result_mem[11]_i_10/O
                         net (fo=24, routed)          1.988    16.855    cpu/id_ex/alu_result_mem[11]_i_10_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    16.979 f  cpu/id_ex/FSM_sequential_state[1]_i_28/O
                         net (fo=1, routed)           1.199    18.178    cpu/id_ex/FSM_sequential_state[1]_i_28_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.124    18.302 f  cpu/id_ex/FSM_sequential_state[1]_i_13/O
                         net (fo=1, routed)           1.016    19.318    cpu/id_ex/FSM_sequential_state[1]_i_13_n_0
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.124    19.442 r  cpu/id_ex/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.798    20.240    cpu/id_ex/FSM_sequential_state[1]_i_6_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I4_O)        0.124    20.364 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         2.949    23.313    cpu/id_ex/alu_z
    SLICE_X31Y75         LUT6 (Prop_lut6_I3_O)        0.124    23.437 r  cpu/id_ex/pc[9]_i_3/O
                         net (fo=1, routed)           0.294    23.731    cpu/id_ex/pc[9]_i_3_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  cpu/id_ex/pc[9]_i_1/O
                         net (fo=4, routed)           1.305    25.160    cpu/if_id/D[9]
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.124    25.284 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_63/O
                         net (fo=1, routed)           0.924    26.208    pdu/hexplay_en_OBUF[6]_inst_i_6_1
    SLICE_X45Y73         LUT6 (Prop_lut6_I3_O)        0.124    26.332 r  pdu/hexplay_en_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           1.312    27.644    pdu/data2[1]
    SLICE_X48Y78         LUT6 (Prop_lut6_I5_O)        0.124    27.768 r  pdu/hexplay_en_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000    27.768    pdu/hexplay_en_OBUF[6]_inst_i_6_n_0
    SLICE_X48Y78         MUXF7 (Prop_muxf7_I0_O)      0.212    27.980 r  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.862    28.842    pdu/seg_a__27[1]
    SLICE_X48Y76         LUT4 (Prop_lut4_I2_O)        0.327    29.169 r  pdu/hexplay_en_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.964    32.134    hexplay_en_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    35.902 r  hexplay_en_OBUF[5]_inst/O
                         net (fo=0)                   0.000    35.902    hexplay_en[5]
    T11                                                               r  hexplay_en[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.870ns  (logic 6.588ns (18.365%)  route 29.283ns (81.635%))
  Logic Levels:           19  (FDCE=1 LUT4=1 LUT5=1 LUT6=14 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[1]/C
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/ex_mem/wb_src_mem_reg[1]/Q
                         net (fo=7, routed)           0.998     1.454    cpu/ex_mem/wb_src_mem_reg[4]_0[1]
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.124     1.578 r  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=50, routed)          3.568     5.147    cpu/ex_mem/p_7_in
    SLICE_X36Y68         LUT6 (Prop_lut6_I4_O)        0.124     5.271 r  cpu/ex_mem/b_mem[31]_i_3/O
                         net (fo=46, routed)          3.310     8.580    cpu/id_ex/b_mem_reg[11][0]
    SLICE_X50Y86         LUT5 (Prop_lut5_I3_O)        0.124     8.704 f  cpu/id_ex/b_mem[24]_i_1/O
                         net (fo=4, routed)           1.105     9.810    cpu/id_ex/alu_result_mem_reg[31][24]
    SLICE_X47Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.934 r  cpu/id_ex/alu_result_mem[11]_i_51/O
                         net (fo=4, routed)           1.171    11.105    cpu/id_ex/alu_result_mem[11]_i_51_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I0_O)        0.124    11.229 r  cpu/id_ex/alu_result_mem[11]_i_18/O
                         net (fo=45, routed)          3.514    14.743    cpu/id_ex/alu_result_mem[11]_i_18_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124    14.867 f  cpu/id_ex/alu_result_mem[11]_i_10/O
                         net (fo=24, routed)          1.988    16.855    cpu/id_ex/alu_result_mem[11]_i_10_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    16.979 f  cpu/id_ex/FSM_sequential_state[1]_i_28/O
                         net (fo=1, routed)           1.199    18.178    cpu/id_ex/FSM_sequential_state[1]_i_28_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.124    18.302 f  cpu/id_ex/FSM_sequential_state[1]_i_13/O
                         net (fo=1, routed)           1.016    19.318    cpu/id_ex/FSM_sequential_state[1]_i_13_n_0
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.124    19.442 r  cpu/id_ex/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.798    20.240    cpu/id_ex/FSM_sequential_state[1]_i_6_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I4_O)        0.124    20.364 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         2.642    23.006    cpu/id_ex/alu_z
    SLICE_X28Y71         LUT6 (Prop_lut6_I5_O)        0.124    23.130 f  cpu/id_ex/pc[3]_i_4/O
                         net (fo=1, routed)           0.943    24.073    cpu/id_ex/pc[3]_i_4_n_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I3_O)        0.124    24.197 f  cpu/id_ex/pc[3]_i_1/O
                         net (fo=4, routed)           1.135    25.332    cpu/if_id/D[3]
    SLICE_X32Y70         LUT6 (Prop_lut6_I1_O)        0.124    25.456 f  cpu/if_id/hexplay_en_OBUF[6]_inst_i_135/O
                         net (fo=1, routed)           0.575    26.031    pdu/plr_data2_in[3]
    SLICE_X37Y70         LUT6 (Prop_lut6_I3_O)        0.124    26.155 f  pdu/hexplay_en_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           1.373    27.528    pdu/hexplay_en_OBUF[6]_inst_i_32_n_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I2_O)        0.124    27.652 f  pdu/hexplay_en_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000    27.652    pdu/hexplay_en_OBUF[6]_inst_i_10_n_0
    SLICE_X50Y76         MUXF7 (Prop_muxf7_I0_O)      0.209    27.861 f  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.874    28.736    pdu/seg_a__27[3]
    SLICE_X48Y76         LUT4 (Prop_lut4_I2_O)        0.326    29.062 r  pdu/hexplay_en_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.072    32.134    hexplay_en_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.737    35.870 r  hexplay_en_OBUF[4]_inst/O
                         net (fo=0)                   0.000    35.870    hexplay_en[4]
    P15                                                               r  hexplay_en[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.589ns  (logic 6.364ns (17.883%)  route 29.225ns (82.117%))
  Logic Levels:           19  (FDCE=1 LUT4=1 LUT5=1 LUT6=14 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[1]/C
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/ex_mem/wb_src_mem_reg[1]/Q
                         net (fo=7, routed)           0.998     1.454    cpu/ex_mem/wb_src_mem_reg[4]_0[1]
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.124     1.578 r  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=50, routed)          3.568     5.147    cpu/ex_mem/p_7_in
    SLICE_X36Y68         LUT6 (Prop_lut6_I4_O)        0.124     5.271 r  cpu/ex_mem/b_mem[31]_i_3/O
                         net (fo=46, routed)          3.310     8.580    cpu/id_ex/b_mem_reg[11][0]
    SLICE_X50Y86         LUT5 (Prop_lut5_I3_O)        0.124     8.704 f  cpu/id_ex/b_mem[24]_i_1/O
                         net (fo=4, routed)           1.105     9.810    cpu/id_ex/alu_result_mem_reg[31][24]
    SLICE_X47Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.934 r  cpu/id_ex/alu_result_mem[11]_i_51/O
                         net (fo=4, routed)           1.171    11.105    cpu/id_ex/alu_result_mem[11]_i_51_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I0_O)        0.124    11.229 r  cpu/id_ex/alu_result_mem[11]_i_18/O
                         net (fo=45, routed)          3.514    14.743    cpu/id_ex/alu_result_mem[11]_i_18_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124    14.867 f  cpu/id_ex/alu_result_mem[11]_i_10/O
                         net (fo=24, routed)          1.988    16.855    cpu/id_ex/alu_result_mem[11]_i_10_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    16.979 f  cpu/id_ex/FSM_sequential_state[1]_i_28/O
                         net (fo=1, routed)           1.199    18.178    cpu/id_ex/FSM_sequential_state[1]_i_28_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.124    18.302 f  cpu/id_ex/FSM_sequential_state[1]_i_13/O
                         net (fo=1, routed)           1.016    19.318    cpu/id_ex/FSM_sequential_state[1]_i_13_n_0
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.124    19.442 r  cpu/id_ex/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.798    20.240    cpu/id_ex/FSM_sequential_state[1]_i_6_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I4_O)        0.124    20.364 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         2.949    23.313    cpu/id_ex/alu_z
    SLICE_X31Y75         LUT6 (Prop_lut6_I3_O)        0.124    23.437 r  cpu/id_ex/pc[9]_i_3/O
                         net (fo=1, routed)           0.294    23.731    cpu/id_ex/pc[9]_i_3_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I2_O)        0.124    23.855 r  cpu/id_ex/pc[9]_i_1/O
                         net (fo=4, routed)           1.305    25.160    cpu/if_id/D[9]
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.124    25.284 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_63/O
                         net (fo=1, routed)           0.924    26.208    pdu/hexplay_en_OBUF[6]_inst_i_6_1
    SLICE_X45Y73         LUT6 (Prop_lut6_I3_O)        0.124    26.332 r  pdu/hexplay_en_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           1.312    27.644    pdu/data2[1]
    SLICE_X48Y78         LUT6 (Prop_lut6_I5_O)        0.124    27.768 r  pdu/hexplay_en_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000    27.768    pdu/hexplay_en_OBUF[6]_inst_i_6_n_0
    SLICE_X48Y78         MUXF7 (Prop_muxf7_I0_O)      0.212    27.980 r  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.596    28.576    pdu/seg_a__27[1]
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.299    28.875 r  pdu/hexplay_en_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.176    32.052    hexplay_en_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    35.589 r  hexplay_en_OBUF[6]_inst/O
                         net (fo=0)                   0.000    35.589    hexplay_en[6]
    L18                                                               r  hexplay_en[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/inst_id_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.849ns  (logic 2.850ns (9.238%)  route 27.999ns (90.762%))
  Logic Levels:           18  (FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[1]/C
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/ex_mem/wb_src_mem_reg[1]/Q
                         net (fo=7, routed)           0.998     1.454    cpu/ex_mem/wb_src_mem_reg[4]_0[1]
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.124     1.578 r  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=50, routed)          3.568     5.147    cpu/ex_mem/p_7_in
    SLICE_X36Y68         LUT6 (Prop_lut6_I4_O)        0.124     5.271 r  cpu/ex_mem/b_mem[31]_i_3/O
                         net (fo=46, routed)          3.310     8.580    cpu/id_ex/b_mem_reg[11][0]
    SLICE_X50Y86         LUT5 (Prop_lut5_I3_O)        0.124     8.704 f  cpu/id_ex/b_mem[24]_i_1/O
                         net (fo=4, routed)           1.105     9.810    cpu/id_ex/alu_result_mem_reg[31][24]
    SLICE_X47Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.934 r  cpu/id_ex/alu_result_mem[11]_i_51/O
                         net (fo=4, routed)           1.171    11.105    cpu/id_ex/alu_result_mem[11]_i_51_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I0_O)        0.124    11.229 r  cpu/id_ex/alu_result_mem[11]_i_18/O
                         net (fo=45, routed)          3.514    14.743    cpu/id_ex/alu_result_mem[11]_i_18_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124    14.867 f  cpu/id_ex/alu_result_mem[11]_i_10/O
                         net (fo=24, routed)          1.988    16.855    cpu/id_ex/alu_result_mem[11]_i_10_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    16.979 f  cpu/id_ex/FSM_sequential_state[1]_i_28/O
                         net (fo=1, routed)           1.199    18.178    cpu/id_ex/FSM_sequential_state[1]_i_28_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.124    18.302 f  cpu/id_ex/FSM_sequential_state[1]_i_13/O
                         net (fo=1, routed)           1.016    19.318    cpu/id_ex/FSM_sequential_state[1]_i_13_n_0
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.124    19.442 r  cpu/id_ex/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.798    20.240    cpu/id_ex/FSM_sequential_state[1]_i_6_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I4_O)        0.124    20.364 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         2.642    23.006    cpu/id_ex/alu_z
    SLICE_X28Y71         LUT6 (Prop_lut6_I5_O)        0.124    23.130 r  cpu/id_ex/pc[3]_i_4/O
                         net (fo=1, routed)           0.943    24.073    cpu/id_ex/pc[3]_i_4_n_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I3_O)        0.124    24.197 r  cpu/id_ex/pc[3]_i_1/O
                         net (fo=4, routed)           1.117    25.314    cpu/if_id/D[3]
    SLICE_X32Y72         LUT3 (Prop_lut3_I2_O)        0.124    25.438 r  cpu/if_id/inst_mem_i_7/O
                         net (fo=128, routed)         3.787    29.225    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/A1
    SLICE_X30Y74         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    29.349 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    29.349    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/OD
    SLICE_X30Y74         MUXF7 (Prop_muxf7_I0_O)      0.241    29.590 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000    29.590    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/O0
    SLICE_X30Y74         MUXF8 (Prop_muxf8_I0_O)      0.098    29.688 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.842    30.530    cpu/inst_mem/inst[2]
    SLICE_X31Y73         LUT2 (Prop_lut2_I0_O)        0.319    30.849 r  cpu/inst_mem/inst_id[2]_i_1/O
                         net (fo=1, routed)           0.000    30.849    cpu/if_id/inst_id_reg[31]_2[2]
    SLICE_X31Y73         FDCE                                         r  cpu/if_id/inst_id_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/inst_id_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.632ns  (logic 2.974ns (9.709%)  route 27.658ns (90.291%))
  Logic Levels:           18  (FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[1]/C
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/ex_mem/wb_src_mem_reg[1]/Q
                         net (fo=7, routed)           0.998     1.454    cpu/ex_mem/wb_src_mem_reg[4]_0[1]
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.124     1.578 r  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=50, routed)          3.568     5.147    cpu/ex_mem/p_7_in
    SLICE_X36Y68         LUT6 (Prop_lut6_I4_O)        0.124     5.271 r  cpu/ex_mem/b_mem[31]_i_3/O
                         net (fo=46, routed)          3.310     8.580    cpu/id_ex/b_mem_reg[11][0]
    SLICE_X50Y86         LUT5 (Prop_lut5_I3_O)        0.124     8.704 f  cpu/id_ex/b_mem[24]_i_1/O
                         net (fo=4, routed)           1.105     9.810    cpu/id_ex/alu_result_mem_reg[31][24]
    SLICE_X47Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.934 r  cpu/id_ex/alu_result_mem[11]_i_51/O
                         net (fo=4, routed)           1.171    11.105    cpu/id_ex/alu_result_mem[11]_i_51_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I0_O)        0.124    11.229 r  cpu/id_ex/alu_result_mem[11]_i_18/O
                         net (fo=45, routed)          3.514    14.743    cpu/id_ex/alu_result_mem[11]_i_18_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124    14.867 f  cpu/id_ex/alu_result_mem[11]_i_10/O
                         net (fo=24, routed)          1.988    16.855    cpu/id_ex/alu_result_mem[11]_i_10_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    16.979 f  cpu/id_ex/FSM_sequential_state[1]_i_28/O
                         net (fo=1, routed)           1.199    18.178    cpu/id_ex/FSM_sequential_state[1]_i_28_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.124    18.302 f  cpu/id_ex/FSM_sequential_state[1]_i_13/O
                         net (fo=1, routed)           1.016    19.318    cpu/id_ex/FSM_sequential_state[1]_i_13_n_0
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.124    19.442 r  cpu/id_ex/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.798    20.240    cpu/id_ex/FSM_sequential_state[1]_i_6_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I4_O)        0.124    20.364 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         2.642    23.006    cpu/id_ex/alu_z
    SLICE_X28Y71         LUT6 (Prop_lut6_I5_O)        0.124    23.130 r  cpu/id_ex/pc[3]_i_4/O
                         net (fo=1, routed)           0.943    24.073    cpu/id_ex/pc[3]_i_4_n_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I3_O)        0.124    24.197 r  cpu/id_ex/pc[3]_i_1/O
                         net (fo=4, routed)           1.117    25.314    cpu/if_id/D[3]
    SLICE_X32Y72         LUT3 (Prop_lut3_I2_O)        0.124    25.438 r  cpu/if_id/inst_mem_i_7/O
                         net (fo=128, routed)         3.469    28.907    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/A1
    SLICE_X30Y76         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.257    29.164 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/RAMS64E_A/O
                         net (fo=1, routed)           0.000    29.164    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/OA
    SLICE_X30Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    29.378 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/F7.A/O
                         net (fo=1, routed)           0.000    29.378    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/O1
    SLICE_X30Y76         MUXF8 (Prop_muxf8_I1_O)      0.088    29.466 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/F8/O
                         net (fo=1, routed)           0.819    30.285    cpu/inst_mem/inst[25]
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.347    30.632 r  cpu/inst_mem/inst_id[25]_i_1/O
                         net (fo=1, routed)           0.000    30.632    cpu/if_id/inst_id_reg[31]_2[25]
    SLICE_X29Y76         FDCE                                         r  cpu/if_id/inst_id_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/wb_src_mem_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/inst_id_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.397ns  (logic 2.878ns (9.468%)  route 27.519ns (90.532%))
  Logic Levels:           18  (FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=11 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE                         0.000     0.000 r  cpu/ex_mem/wb_src_mem_reg[1]/C
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/ex_mem/wb_src_mem_reg[1]/Q
                         net (fo=7, routed)           0.998     1.454    cpu/ex_mem/wb_src_mem_reg[4]_0[1]
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.124     1.578 r  cpu/ex_mem/b_mem[31]_i_8/O
                         net (fo=50, routed)          3.568     5.147    cpu/ex_mem/p_7_in
    SLICE_X36Y68         LUT6 (Prop_lut6_I4_O)        0.124     5.271 r  cpu/ex_mem/b_mem[31]_i_3/O
                         net (fo=46, routed)          3.310     8.580    cpu/id_ex/b_mem_reg[11][0]
    SLICE_X50Y86         LUT5 (Prop_lut5_I3_O)        0.124     8.704 f  cpu/id_ex/b_mem[24]_i_1/O
                         net (fo=4, routed)           1.105     9.810    cpu/id_ex/alu_result_mem_reg[31][24]
    SLICE_X47Y83         LUT6 (Prop_lut6_I4_O)        0.124     9.934 r  cpu/id_ex/alu_result_mem[11]_i_51/O
                         net (fo=4, routed)           1.171    11.105    cpu/id_ex/alu_result_mem[11]_i_51_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I0_O)        0.124    11.229 r  cpu/id_ex/alu_result_mem[11]_i_18/O
                         net (fo=45, routed)          3.514    14.743    cpu/id_ex/alu_result_mem[11]_i_18_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124    14.867 f  cpu/id_ex/alu_result_mem[11]_i_10/O
                         net (fo=24, routed)          1.988    16.855    cpu/id_ex/alu_result_mem[11]_i_10_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I2_O)        0.124    16.979 f  cpu/id_ex/FSM_sequential_state[1]_i_28/O
                         net (fo=1, routed)           1.199    18.178    cpu/id_ex/FSM_sequential_state[1]_i_28_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.124    18.302 f  cpu/id_ex/FSM_sequential_state[1]_i_13/O
                         net (fo=1, routed)           1.016    19.318    cpu/id_ex/FSM_sequential_state[1]_i_13_n_0
    SLICE_X39Y82         LUT6 (Prop_lut6_I4_O)        0.124    19.442 r  cpu/id_ex/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.798    20.240    cpu/id_ex/FSM_sequential_state[1]_i_6_n_0
    SLICE_X39Y83         LUT6 (Prop_lut6_I4_O)        0.124    20.364 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         2.642    23.006    cpu/id_ex/alu_z
    SLICE_X28Y71         LUT6 (Prop_lut6_I5_O)        0.124    23.130 r  cpu/id_ex/pc[3]_i_4/O
                         net (fo=1, routed)           0.943    24.073    cpu/id_ex/pc[3]_i_4_n_0
    SLICE_X28Y72         LUT6 (Prop_lut6_I3_O)        0.124    24.197 r  cpu/id_ex/pc[3]_i_1/O
                         net (fo=4, routed)           1.117    25.314    cpu/if_id/D[3]
    SLICE_X32Y72         LUT3 (Prop_lut3_I2_O)        0.124    25.438 r  cpu/if_id/inst_mem_i_7/O
                         net (fo=128, routed)         2.978    28.416    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/A1
    SLICE_X34Y74         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    28.540 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_D/O
                         net (fo=1, routed)           0.000    28.540    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/OD
    SLICE_X34Y74         MUXF7 (Prop_muxf7_I0_O)      0.241    28.781 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/F7.B/O
                         net (fo=1, routed)           0.000    28.781    cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/O0
    SLICE_X34Y74         MUXF8 (Prop_muxf8_I0_O)      0.098    28.879 r  cpu/inst_mem/inst_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/F8/O
                         net (fo=1, routed)           1.171    30.050    cpu/inst_mem/inst[9]
    SLICE_X35Y71         LUT2 (Prop_lut2_I0_O)        0.347    30.397 r  cpu/inst_mem/inst_id[9]_i_1/O
                         net (fo=1, routed)           0.000    30.397    cpu/if_id/inst_id_reg[31]_2[9]
    SLICE_X35Y71         FDCE                                         r  cpu/if_id/inst_id_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/if_id/pc_add_4_d_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/id_ex/pc_add_4_ex_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDCE                         0.000     0.000 r  cpu/if_id/pc_add_4_d_reg[6]/C
    SLICE_X29Y74         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/if_id/pc_add_4_d_reg[6]/Q
                         net (fo=1, routed)           0.059     0.187    cpu/id_ex/pc_add_4_ex_reg[31]_1[6]
    SLICE_X28Y74         FDCE                                         r  cpu/id_ex/pc_add_4_ex_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[8]/C
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_4_mem_reg[8]/Q
                         net (fo=1, routed)           0.056     0.197    cpu/mem_wb/pc_add_4_wb_reg[31]_0[8]
    SLICE_X35Y73         FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_imm_mem_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_imm_wb_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_imm_mem_reg[10]/C
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_imm_mem_reg[10]/Q
                         net (fo=1, routed)           0.065     0.206    cpu/mem_wb/D[10]
    SLICE_X40Y72         FDCE                                         r  cpu/mem_wb/pc_add_imm_wb_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/if_id/pc_add_4_d_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/id_ex/pc_add_4_ex_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDCE                         0.000     0.000 r  cpu/if_id/pc_add_4_d_reg[4]/C
    SLICE_X29Y72         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/if_id/pc_add_4_d_reg[4]/Q
                         net (fo=1, routed)           0.114     0.242    cpu/id_ex/pc_add_4_ex_reg[31]_1[4]
    SLICE_X29Y71         FDCE                                         r  cpu/id_ex/pc_add_4_ex_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/if_id/inst_id_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/id_ex/wb_src_ex_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.755%)  route 0.115ns (47.245%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDCE                         0.000     0.000 r  cpu/if_id/inst_id_reg[9]/C
    SLICE_X35Y71         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/if_id/inst_id_reg[9]/Q
                         net (fo=5, routed)           0.115     0.243    cpu/id_ex/b_src_reg_reg[4]_1[2]
    SLICE_X37Y71         FDCE                                         r  cpu/id_ex/wb_src_ex_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[25]/C
    SLICE_X28Y88         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ex_mem/pc_add_4_mem_reg[25]/Q
                         net (fo=1, routed)           0.119     0.247    cpu/mem_wb/pc_add_4_wb_reg[31]_0[25]
    SLICE_X28Y88         FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_imm_mem_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_imm_wb_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y65         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_imm_mem_reg[2]/C
    SLICE_X32Y65         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ex_mem/pc_add_imm_mem_reg[2]/Q
                         net (fo=1, routed)           0.119     0.247    cpu/mem_wb/D[2]
    SLICE_X32Y65         FDCE                                         r  cpu/mem_wb/pc_add_imm_wb_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[6]/C
    SLICE_X31Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_4_mem_reg[6]/Q
                         net (fo=1, routed)           0.110     0.251    cpu/mem_wb/pc_add_4_wb_reg[31]_0[6]
    SLICE_X30Y68         FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_imm_mem_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_imm_wb_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_imm_mem_reg[23]/C
    SLICE_X33Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_imm_mem_reg[23]/Q
                         net (fo=1, routed)           0.110     0.251    cpu/mem_wb/D[23]
    SLICE_X33Y85         FDCE                                         r  cpu/mem_wb/pc_add_imm_wb_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_imm_mem_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_imm_wb_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_imm_mem_reg[24]/C
    SLICE_X35Y87         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_imm_mem_reg[24]/Q
                         net (fo=1, routed)           0.110     0.251    cpu/mem_wb/D[24]
    SLICE_X35Y87         FDCE                                         r  cpu/mem_wb/pc_add_imm_wb_reg[24]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.263ns  (logic 5.763ns (22.813%)  route 19.500ns (77.187%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.634     5.237    pdu/clk_IBUF_BUFG
    SLICE_X33Y65         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDCE (Prop_fdce_C_Q)         0.419     5.656 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)        10.860    16.515    cpu/regs/dpra[1]
    SLICE_X60Y90         MUXF7 (Prop_muxf7_S_O)       0.489    17.004 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_442/O
                         net (fo=1, routed)           0.000    17.004    cpu/regs/hexplay_en_OBUF[6]_inst_i_442_n_0
    SLICE_X60Y90         MUXF8 (Prop_muxf8_I0_O)      0.098    17.102 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_341/O
                         net (fo=1, routed)           0.967    18.069    cpu/regs/hexplay_en_OBUF[6]_inst_i_341_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.319    18.388 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_250/O
                         net (fo=1, routed)           0.998    19.386    pdu/rf_data[24]
    SLICE_X51Y86         LUT5 (Prop_lut5_I1_O)        0.124    19.510 r  pdu/hexplay_en_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.585    20.095    pdu/hexplay_en_OBUF[6]_inst_i_119_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.219 r  pdu/hexplay_en_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           1.325    21.544    pdu/data6[0]
    SLICE_X49Y76         LUT6 (Prop_lut6_I5_O)        0.124    21.668 r  pdu/hexplay_en_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000    21.668    pdu/hexplay_en_OBUF[6]_inst_i_9_n_0
    SLICE_X49Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    21.885 r  pdu/hexplay_en_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.856    22.741    pdu/seg_a__27[0]
    SLICE_X48Y76         LUT4 (Prop_lut4_I1_O)        0.299    23.040 r  pdu/hexplay_en_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.910    26.949    hexplay_en_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    30.500 r  hexplay_en_OBUF[3]_inst/O
                         net (fo=0)                   0.000    30.500    hexplay_en[3]
    K13                                                               r  hexplay_en[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.641ns  (logic 5.980ns (24.266%)  route 18.662ns (75.734%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.634     5.237    pdu/clk_IBUF_BUFG
    SLICE_X33Y65         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDCE (Prop_fdce_C_Q)         0.419     5.656 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)        10.860    16.515    cpu/regs/dpra[1]
    SLICE_X60Y90         MUXF7 (Prop_muxf7_S_O)       0.489    17.004 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_442/O
                         net (fo=1, routed)           0.000    17.004    cpu/regs/hexplay_en_OBUF[6]_inst_i_442_n_0
    SLICE_X60Y90         MUXF8 (Prop_muxf8_I0_O)      0.098    17.102 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_341/O
                         net (fo=1, routed)           0.967    18.069    cpu/regs/hexplay_en_OBUF[6]_inst_i_341_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.319    18.388 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_250/O
                         net (fo=1, routed)           0.998    19.386    pdu/rf_data[24]
    SLICE_X51Y86         LUT5 (Prop_lut5_I1_O)        0.124    19.510 r  pdu/hexplay_en_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.585    20.095    pdu/hexplay_en_OBUF[6]_inst_i_119_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.219 r  pdu/hexplay_en_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           1.325    21.544    pdu/data6[0]
    SLICE_X49Y76         LUT6 (Prop_lut6_I5_O)        0.124    21.668 r  pdu/hexplay_en_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000    21.668    pdu/hexplay_en_OBUF[6]_inst_i_9_n_0
    SLICE_X49Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    21.885 r  pdu/hexplay_en_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.856    22.741    pdu/seg_a__27[0]
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.329    23.070 r  pdu/hexplay_en_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.072    26.142    hexplay_en_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.737    29.878 r  hexplay_en_OBUF[4]_inst/O
                         net (fo=0)                   0.000    29.878    hexplay_en[4]
    P15                                                               r  hexplay_en[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.461ns  (logic 5.768ns (23.583%)  route 18.692ns (76.417%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.634     5.237    pdu/clk_IBUF_BUFG
    SLICE_X33Y65         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDCE (Prop_fdce_C_Q)         0.419     5.656 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)        10.860    16.515    cpu/regs/dpra[1]
    SLICE_X60Y90         MUXF7 (Prop_muxf7_S_O)       0.489    17.004 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_442/O
                         net (fo=1, routed)           0.000    17.004    cpu/regs/hexplay_en_OBUF[6]_inst_i_442_n_0
    SLICE_X60Y90         MUXF8 (Prop_muxf8_I0_O)      0.098    17.102 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_341/O
                         net (fo=1, routed)           0.967    18.069    cpu/regs/hexplay_en_OBUF[6]_inst_i_341_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.319    18.388 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_250/O
                         net (fo=1, routed)           0.998    19.386    pdu/rf_data[24]
    SLICE_X51Y86         LUT5 (Prop_lut5_I1_O)        0.124    19.510 r  pdu/hexplay_en_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.585    20.095    pdu/hexplay_en_OBUF[6]_inst_i_119_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.219 r  pdu/hexplay_en_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           1.325    21.544    pdu/data6[0]
    SLICE_X49Y76         LUT6 (Prop_lut6_I5_O)        0.124    21.668 r  pdu/hexplay_en_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000    21.668    pdu/hexplay_en_OBUF[6]_inst_i_9_n_0
    SLICE_X49Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    21.885 r  pdu/hexplay_en_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.466    22.351    pdu/seg_a__27[0]
    SLICE_X48Y76         LUT4 (Prop_lut4_I0_O)        0.299    22.650 r  pdu/hexplay_en_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.492    26.142    hexplay_en_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    29.697 r  hexplay_en_OBUF[1]_inst/O
                         net (fo=0)                   0.000    29.697    hexplay_en[1]
    R10                                                               r  hexplay_en[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.399ns  (logic 5.902ns (24.190%)  route 18.497ns (75.810%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.634     5.237    pdu/clk_IBUF_BUFG
    SLICE_X33Y65         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDCE (Prop_fdce_C_Q)         0.419     5.656 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)        10.860    16.515    cpu/regs/dpra[1]
    SLICE_X60Y90         MUXF7 (Prop_muxf7_S_O)       0.489    17.004 f  cpu/regs/hexplay_en_OBUF[6]_inst_i_442/O
                         net (fo=1, routed)           0.000    17.004    cpu/regs/hexplay_en_OBUF[6]_inst_i_442_n_0
    SLICE_X60Y90         MUXF8 (Prop_muxf8_I0_O)      0.098    17.102 f  cpu/regs/hexplay_en_OBUF[6]_inst_i_341/O
                         net (fo=1, routed)           0.967    18.069    cpu/regs/hexplay_en_OBUF[6]_inst_i_341_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.319    18.388 f  cpu/regs/hexplay_en_OBUF[6]_inst_i_250/O
                         net (fo=1, routed)           0.998    19.386    pdu/rf_data[24]
    SLICE_X51Y86         LUT5 (Prop_lut5_I1_O)        0.124    19.510 f  pdu/hexplay_en_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.585    20.095    pdu/hexplay_en_OBUF[6]_inst_i_119_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.219 f  pdu/hexplay_en_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           1.325    21.544    pdu/data6[0]
    SLICE_X49Y76         LUT6 (Prop_lut6_I5_O)        0.124    21.668 f  pdu/hexplay_en_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000    21.668    pdu/hexplay_en_OBUF[6]_inst_i_9_n_0
    SLICE_X49Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    21.885 f  pdu/hexplay_en_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.462    22.347    pdu/seg_a__27[0]
    SLICE_X48Y76         LUT4 (Prop_lut4_I3_O)        0.293    22.640 r  pdu/hexplay_en_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.301    25.941    hexplay_en_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.695    29.636 r  hexplay_en_OBUF[2]_inst/O
                         net (fo=0)                   0.000    29.636    hexplay_en[2]
    K16                                                               r  hexplay_en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.338ns  (logic 5.750ns (23.627%)  route 18.588ns (76.373%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.634     5.237    pdu/clk_IBUF_BUFG
    SLICE_X33Y65         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDCE (Prop_fdce_C_Q)         0.419     5.656 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)        10.860    16.515    cpu/regs/dpra[1]
    SLICE_X60Y90         MUXF7 (Prop_muxf7_S_O)       0.489    17.004 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_442/O
                         net (fo=1, routed)           0.000    17.004    cpu/regs/hexplay_en_OBUF[6]_inst_i_442_n_0
    SLICE_X60Y90         MUXF8 (Prop_muxf8_I0_O)      0.098    17.102 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_341/O
                         net (fo=1, routed)           0.967    18.069    cpu/regs/hexplay_en_OBUF[6]_inst_i_341_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.319    18.388 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_250/O
                         net (fo=1, routed)           0.998    19.386    pdu/rf_data[24]
    SLICE_X51Y86         LUT5 (Prop_lut5_I1_O)        0.124    19.510 r  pdu/hexplay_en_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.585    20.095    pdu/hexplay_en_OBUF[6]_inst_i_119_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.219 r  pdu/hexplay_en_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           1.325    21.544    pdu/data6[0]
    SLICE_X49Y76         LUT6 (Prop_lut6_I5_O)        0.124    21.668 r  pdu/hexplay_en_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000    21.668    pdu/hexplay_en_OBUF[6]_inst_i_9_n_0
    SLICE_X49Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    21.885 r  pdu/hexplay_en_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.677    22.562    pdu/seg_a__27[0]
    SLICE_X48Y76         LUT4 (Prop_lut4_I1_O)        0.299    22.861 r  pdu/hexplay_en_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.176    26.037    hexplay_en_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    29.575 r  hexplay_en_OBUF[6]_inst/O
                         net (fo=0)                   0.000    29.575    hexplay_en[6]
    L18                                                               r  hexplay_en[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.286ns  (logic 5.790ns (23.841%)  route 18.496ns (76.159%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.634     5.237    pdu/clk_IBUF_BUFG
    SLICE_X33Y65         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDCE (Prop_fdce_C_Q)         0.419     5.656 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)        10.860    16.515    cpu/regs/dpra[1]
    SLICE_X60Y90         MUXF7 (Prop_muxf7_S_O)       0.489    17.004 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_442/O
                         net (fo=1, routed)           0.000    17.004    cpu/regs/hexplay_en_OBUF[6]_inst_i_442_n_0
    SLICE_X60Y90         MUXF8 (Prop_muxf8_I0_O)      0.098    17.102 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_341/O
                         net (fo=1, routed)           0.967    18.069    cpu/regs/hexplay_en_OBUF[6]_inst_i_341_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.319    18.388 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_250/O
                         net (fo=1, routed)           0.998    19.386    pdu/rf_data[24]
    SLICE_X51Y86         LUT5 (Prop_lut5_I1_O)        0.124    19.510 r  pdu/hexplay_en_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.585    20.095    pdu/hexplay_en_OBUF[6]_inst_i_119_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.219 r  pdu/hexplay_en_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           1.325    21.544    pdu/data6[0]
    SLICE_X49Y76         LUT6 (Prop_lut6_I5_O)        0.124    21.668 r  pdu/hexplay_en_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000    21.668    pdu/hexplay_en_OBUF[6]_inst_i_9_n_0
    SLICE_X49Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    21.885 r  pdu/hexplay_en_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.462    22.347    pdu/seg_a__27[0]
    SLICE_X48Y76         LUT4 (Prop_lut4_I3_O)        0.299    22.646 r  pdu/hexplay_en_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.300    25.945    hexplay_en_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    29.522 r  hexplay_en_OBUF[0]_inst/O
                         net (fo=0)                   0.000    29.522    hexplay_en[0]
    T10                                                               r  hexplay_en[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.141ns  (logic 5.977ns (24.758%)  route 18.164ns (75.242%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.634     5.237    pdu/clk_IBUF_BUFG
    SLICE_X33Y65         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDCE (Prop_fdce_C_Q)         0.419     5.656 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)        10.860    16.515    cpu/regs/dpra[1]
    SLICE_X60Y90         MUXF7 (Prop_muxf7_S_O)       0.489    17.004 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_442/O
                         net (fo=1, routed)           0.000    17.004    cpu/regs/hexplay_en_OBUF[6]_inst_i_442_n_0
    SLICE_X60Y90         MUXF8 (Prop_muxf8_I0_O)      0.098    17.102 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_341/O
                         net (fo=1, routed)           0.967    18.069    cpu/regs/hexplay_en_OBUF[6]_inst_i_341_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.319    18.388 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_250/O
                         net (fo=1, routed)           0.998    19.386    pdu/rf_data[24]
    SLICE_X51Y86         LUT5 (Prop_lut5_I1_O)        0.124    19.510 r  pdu/hexplay_en_OBUF[6]_inst_i_119/O
                         net (fo=1, routed)           0.585    20.095    pdu/hexplay_en_OBUF[6]_inst_i_119_n_0
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124    20.219 r  pdu/hexplay_en_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           1.325    21.544    pdu/data6[0]
    SLICE_X49Y76         LUT6 (Prop_lut6_I5_O)        0.124    21.668 r  pdu/hexplay_en_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000    21.668    pdu/hexplay_en_OBUF[6]_inst_i_9_n_0
    SLICE_X49Y76         MUXF7 (Prop_muxf7_I1_O)      0.217    21.885 r  pdu/hexplay_en_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.466    22.351    pdu/seg_a__27[0]
    SLICE_X48Y76         LUT4 (Prop_lut4_I3_O)        0.294    22.645 r  pdu/hexplay_en_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.964    25.609    hexplay_en_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    29.378 r  hexplay_en_OBUF[5]_inst/O
                         net (fo=0)                   0.000    29.378    hexplay_en[5]
    T11                                                               r  hexplay_en[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.803ns  (logic 4.271ns (43.565%)  route 5.532ns (56.435%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.634     5.237    pdu/clk_IBUF_BUFG
    SLICE_X33Y65         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDCE (Prop_fdce_C_Q)         0.419     5.656 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         1.800     7.455    pdu/dpra[2]
    SLICE_X35Y70         LUT5 (Prop_lut5_I2_O)        0.299     7.754 r  pdu/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.733    11.487    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    15.040 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.040    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.338ns  (logic 4.100ns (43.909%)  route 5.238ns (56.091%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.636     5.239    pdu/clk_IBUF_BUFG
    SLICE_X32Y64         FDCE                                         r  pdu/cnt_m_rf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  pdu/cnt_m_rf_reg[0]/Q
                         net (fo=220, routed)         1.511     7.206    pdu/dpra[0]
    SLICE_X36Y69         LUT5 (Prop_lut5_I2_O)        0.124     7.330 r  pdu/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.727    11.057    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    14.577 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.577    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.015ns  (logic 4.131ns (45.820%)  route 4.884ns (54.180%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.636     5.239    pdu/clk_IBUF_BUFG
    SLICE_X32Y64         FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDCE (Prop_fdce_C_Q)         0.456     5.695 r  pdu/cnt_m_rf_reg[3]/Q
                         net (fo=197, routed)         1.834     7.529    pdu/dpra[3]
    SLICE_X36Y69         LUT5 (Prop_lut5_I2_O)        0.124     7.653 r  pdu/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.050    10.703    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    14.253 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.253    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/in_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.334%)  route 0.169ns (47.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.567     1.486    pdu/clk_IBUF_BUFG
    SLICE_X29Y66         FDRE                                         r  pdu/in_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  pdu/in_r_reg[2]/Q
                         net (fo=2, routed)           0.169     1.797    cpu/ex_mem/mem_rd_reg_reg[4][2]
    SLICE_X32Y65         LUT4 (Prop_lut4_I1_O)        0.045     1.842 r  cpu/ex_mem/mem_rd_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.842    cpu/mem_wb/mem_rd_reg_reg[31]_1[2]
    SLICE_X32Y65         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.186ns (44.729%)  route 0.230ns (55.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  pdu/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pdu/in_r_reg[4]/Q
                         net (fo=2, routed)           0.230     1.856    cpu/ex_mem/mem_rd_reg_reg[4][4]
    SLICE_X35Y66         LUT4 (Prop_lut4_I1_O)        0.045     1.901 r  cpu/ex_mem/mem_rd_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.901    cpu/mem_wb/mem_rd_reg_reg[31]_1[4]
    SLICE_X35Y66         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.186ns (40.130%)  route 0.277ns (59.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.567     1.486    pdu/clk_IBUF_BUFG
    SLICE_X29Y66         FDRE                                         r  pdu/in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  pdu/in_r_reg[3]/Q
                         net (fo=2, routed)           0.277     1.905    cpu/ex_mem/mem_rd_reg_reg[4][3]
    SLICE_X31Y65         LUT4 (Prop_lut4_I1_O)        0.045     1.950 r  cpu/ex_mem/mem_rd_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.950    cpu/mem_wb/mem_rd_reg_reg[31]_1[3]
    SLICE_X31Y65         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.231ns (34.037%)  route 0.448ns (65.963%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  pdu/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pdu/in_r_reg[0]/Q
                         net (fo=10, routed)          0.225     1.851    cpu/ex_mem/mem_rd_reg_reg[4][0]
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.896 r  cpu/ex_mem/mem_rd_reg[0]_i_2/O
                         net (fo=1, routed)           0.223     2.119    cpu/ex_mem/io_din[0]
    SLICE_X30Y67         LUT3 (Prop_lut3_I0_O)        0.045     2.164 r  cpu/ex_mem/mem_rd_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.164    cpu/mem_wb/mem_rd_reg_reg[31]_1[0]
    SLICE_X30Y67         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.723ns  (logic 0.185ns (25.592%)  route 0.538ns (74.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.564     1.483    pdu/clk_IBUF_BUFG
    SLICE_X33Y68         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           0.304     1.929    cpu/ex_mem/mem_rd_reg_reg[4][1]
    SLICE_X35Y68         LUT4 (Prop_lut4_I1_O)        0.044     1.973 r  cpu/ex_mem/mem_rd_reg[1]_i_1/O
                         net (fo=1, routed)           0.234     2.206    cpu/mem_wb/mem_rd_reg_reg[31]_1[1]
    SLICE_X35Y68         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/check_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.397ns (64.198%)  route 0.779ns (35.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X32Y66         FDCE                                         r  pdu/check_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  pdu/check_r_reg[1]/Q
                         net (fo=43, routed)          0.779     2.405    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.661 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.661    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/ready_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.177ns  (logic 1.397ns (64.159%)  route 0.780ns (35.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X29Y67         FDPE                                         r  pdu/ready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDPE (Prop_fdpe_C_Q)         0.141     1.626 r  pdu/ready_r_reg/Q
                         net (fo=1, routed)           0.780     2.407    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.663 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.663    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/check_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.255ns  (logic 1.393ns (61.791%)  route 0.862ns (38.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X32Y66         FDCE                                         r  pdu/check_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  pdu/check_r_reg[0]/Q
                         net (fo=41, routed)          0.862     2.488    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.741 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.741    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/out0_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.533ns  (logic 1.438ns (56.794%)  route 1.094ns (43.206%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.562     1.481    pdu/clk_IBUF_BUFG
    SLICE_X36Y69         FDPE                                         r  pdu/out0_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDPE (Prop_fdpe_C_Q)         0.141     1.622 r  pdu/out0_r_reg[4]/Q
                         net (fo=1, routed)           0.223     1.845    pdu/out0_r[4]
    SLICE_X36Y69         LUT5 (Prop_lut5_I0_O)        0.045     1.890 r  pdu/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.871     2.762    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     4.014 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.014    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_se[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.736ns  (logic 1.422ns (51.987%)  route 1.314ns (48.013%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.553     1.472    pdu/clk_IBUF_BUFG
    SLICE_X48Y75         FDCE                                         r  pdu/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  pdu/cnt_reg[19]/Q
                         net (fo=13, routed)          0.260     1.873    pdu/sel0[2]
    SLICE_X44Y77         LUT3 (Prop_lut3_I2_O)        0.045     1.918 r  pdu/hexplay_se_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.054     2.972    hexplay_se_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     4.208 r  hexplay_se_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.208    hexplay_se[1]
    J18                                                               r  hexplay_se[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           160 Endpoints
Min Delay           160 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.943ns  (logic 1.508ns (13.780%)  route 9.435ns (86.220%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1705, routed)        9.435    10.943    pdu/sw_IBUF[7]
    SLICE_X39Y67         FDPE                                         f  pdu/out1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.510     4.933    pdu/clk_IBUF_BUFG
    SLICE_X39Y67         FDPE                                         r  pdu/out1_r_reg[4]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out0_r_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.934ns  (logic 1.508ns (13.791%)  route 9.426ns (86.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1705, routed)        9.426    10.934    pdu/sw_IBUF[7]
    SLICE_X37Y67         FDPE                                         f  pdu/out0_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.511     4.934    pdu/clk_IBUF_BUFG
    SLICE_X37Y67         FDPE                                         r  pdu/out0_r_reg[1]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.650ns  (logic 1.508ns (14.159%)  route 9.142ns (85.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1705, routed)        9.142    10.650    pdu/sw_IBUF[7]
    SLICE_X43Y67         FDCE                                         f  pdu/out1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.507     4.930    pdu/clk_IBUF_BUFG
    SLICE_X43Y67         FDCE                                         r  pdu/out1_r_reg[0]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.650ns  (logic 1.508ns (14.159%)  route 9.142ns (85.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1705, routed)        9.142    10.650    pdu/sw_IBUF[7]
    SLICE_X43Y67         FDCE                                         f  pdu/out1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.507     4.930    pdu/clk_IBUF_BUFG
    SLICE_X43Y67         FDCE                                         r  pdu/out1_r_reg[1]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[5]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.650ns  (logic 1.508ns (14.159%)  route 9.142ns (85.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1705, routed)        9.142    10.650    pdu/sw_IBUF[7]
    SLICE_X43Y67         FDPE                                         f  pdu/out1_r_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.507     4.930    pdu/clk_IBUF_BUFG
    SLICE_X43Y67         FDPE                                         r  pdu/out1_r_reg[5]/C

Slack:                    inf
  Source:                 cpu/ex_mem/alu_result_mem_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.189ns  (logic 0.704ns (6.910%)  route 9.485ns (93.090%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE                         0.000     0.000 r  cpu/ex_mem/alu_result_mem_reg[4]/C
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_mem/alu_result_mem_reg[4]/Q
                         net (fo=392, routed)         6.115     6.571    cpu/ex_mem/Q[4]
    SLICE_X31Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.695 f  cpu/ex_mem/out0_r[4]_i_3/O
                         net (fo=3, routed)           0.310     7.004    cpu/ex_mem/out0_r[4]_i_3_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.128 r  cpu/ex_mem/out1_r[31]_i_1/O
                         net (fo=32, routed)          3.061    10.189    pdu/out1_r_reg[31]_0[0]
    SLICE_X51Y85         FDCE                                         r  pdu/out1_r_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.506     4.929    pdu/clk_IBUF_BUFG
    SLICE_X51Y85         FDCE                                         r  pdu/out1_r_reg[23]/C

Slack:                    inf
  Source:                 cpu/ex_mem/alu_result_mem_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.189ns  (logic 0.704ns (6.910%)  route 9.485ns (93.090%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE                         0.000     0.000 r  cpu/ex_mem/alu_result_mem_reg[4]/C
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_mem/alu_result_mem_reg[4]/Q
                         net (fo=392, routed)         6.115     6.571    cpu/ex_mem/Q[4]
    SLICE_X31Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.695 f  cpu/ex_mem/out0_r[4]_i_3/O
                         net (fo=3, routed)           0.310     7.004    cpu/ex_mem/out0_r[4]_i_3_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.128 r  cpu/ex_mem/out1_r[31]_i_1/O
                         net (fo=32, routed)          3.061    10.189    pdu/out1_r_reg[31]_0[0]
    SLICE_X51Y85         FDCE                                         r  pdu/out1_r_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.506     4.929    pdu/clk_IBUF_BUFG
    SLICE_X51Y85         FDCE                                         r  pdu/out1_r_reg[30]/C

Slack:                    inf
  Source:                 cpu/ex_mem/alu_result_mem_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.079ns  (logic 0.704ns (6.985%)  route 9.375ns (93.015%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE                         0.000     0.000 r  cpu/ex_mem/alu_result_mem_reg[4]/C
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_mem/alu_result_mem_reg[4]/Q
                         net (fo=392, routed)         6.115     6.571    cpu/ex_mem/Q[4]
    SLICE_X31Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.695 f  cpu/ex_mem/out0_r[4]_i_3/O
                         net (fo=3, routed)           0.310     7.004    cpu/ex_mem/out0_r[4]_i_3_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.128 r  cpu/ex_mem/out1_r[31]_i_1/O
                         net (fo=32, routed)          2.950    10.079    pdu/out1_r_reg[31]_0[0]
    SLICE_X49Y85         FDCE                                         r  pdu/out1_r_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.508     4.931    pdu/clk_IBUF_BUFG
    SLICE_X49Y85         FDCE                                         r  pdu/out1_r_reg[31]/C

Slack:                    inf
  Source:                 cpu/ex_mem/alu_result_mem_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.914ns  (logic 0.704ns (7.101%)  route 9.210ns (92.899%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE                         0.000     0.000 r  cpu/ex_mem/alu_result_mem_reg[4]/C
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_mem/alu_result_mem_reg[4]/Q
                         net (fo=392, routed)         6.115     6.571    cpu/ex_mem/Q[4]
    SLICE_X31Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.695 f  cpu/ex_mem/out0_r[4]_i_3/O
                         net (fo=3, routed)           0.310     7.004    cpu/ex_mem/out0_r[4]_i_3_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.128 r  cpu/ex_mem/out1_r[31]_i_1/O
                         net (fo=32, routed)          2.786     9.914    pdu/out1_r_reg[31]_0[0]
    SLICE_X52Y85         FDCE                                         r  pdu/out1_r_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.499     4.922    pdu/clk_IBUF_BUFG
    SLICE_X52Y85         FDCE                                         r  pdu/out1_r_reg[22]/C

Slack:                    inf
  Source:                 cpu/ex_mem/alu_result_mem_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[25]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.632ns  (logic 0.704ns (7.309%)  route 8.928ns (92.691%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE                         0.000     0.000 r  cpu/ex_mem/alu_result_mem_reg[4]/C
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  cpu/ex_mem/alu_result_mem_reg[4]/Q
                         net (fo=392, routed)         6.115     6.571    cpu/ex_mem/Q[4]
    SLICE_X31Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.695 f  cpu/ex_mem/out0_r[4]_i_3/O
                         net (fo=3, routed)           0.310     7.004    cpu/ex_mem/out0_r[4]_i_3_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.128 r  cpu/ex_mem/out1_r[31]_i_1/O
                         net (fo=32, routed)          2.504     9.632    pdu/out1_r_reg[31]_0[0]
    SLICE_X49Y83         FDPE                                         r  pdu/out1_r_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.506     4.929    pdu/clk_IBUF_BUFG
    SLICE_X49Y83         FDPE                                         r  pdu/out1_r_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.074%)  route 0.115ns (44.926%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[21]/C
    SLICE_X48Y80         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[21]/Q
                         net (fo=10, routed)          0.115     0.256    pdu/D[21]
    SLICE_X47Y79         FDPE                                         r  pdu/out1_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.826     1.991    pdu/clk_IBUF_BUFG
    SLICE_X47Y79         FDPE                                         r  pdu/out1_r_reg[21]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.290%)  route 0.139ns (49.710%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[16]/C
    SLICE_X49Y78         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[16]/Q
                         net (fo=10, routed)          0.139     0.280    pdu/D[16]
    SLICE_X51Y77         FDCE                                         r  pdu/out1_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.822     1.987    pdu/clk_IBUF_BUFG
    SLICE_X51Y77         FDCE                                         r  pdu/out1_r_reg[16]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.262%)  route 0.140ns (49.738%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[4]/C
    SLICE_X41Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[4]/Q
                         net (fo=11, routed)          0.140     0.281    pdu/D[4]
    SLICE_X39Y67         FDPE                                         r  pdu/out1_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.832     1.997    pdu/clk_IBUF_BUFG
    SLICE_X39Y67         FDPE                                         r  pdu/out1_r_reg[4]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.193%)  route 0.140ns (49.807%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[25]/C
    SLICE_X48Y82         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[25]/Q
                         net (fo=10, routed)          0.140     0.281    pdu/D[25]
    SLICE_X49Y83         FDPE                                         r  pdu/out1_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.830     1.995    pdu/clk_IBUF_BUFG
    SLICE_X49Y83         FDPE                                         r  pdu/out1_r_reg[25]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.027%)  route 0.141ns (49.973%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[0]/C
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[0]/Q
                         net (fo=12, routed)          0.141     0.282    pdu/D[0]
    SLICE_X43Y67         FDCE                                         r  pdu/out1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.830     1.995    pdu/clk_IBUF_BUFG
    SLICE_X43Y67         FDCE                                         r  pdu/out1_r_reg[0]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.948%)  route 0.141ns (50.052%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[20]/C
    SLICE_X48Y79         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[20]/Q
                         net (fo=10, routed)          0.141     0.282    pdu/D[20]
    SLICE_X49Y79         FDPE                                         r  pdu/out1_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.826     1.991    pdu/clk_IBUF_BUFG
    SLICE_X49Y79         FDPE                                         r  pdu/out1_r_reg[20]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.815%)  route 0.142ns (50.185%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[12]/C
    SLICE_X48Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[12]/Q
                         net (fo=10, routed)          0.142     0.283    pdu/D[12]
    SLICE_X51Y75         FDPE                                         r  pdu/out1_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     1.984    pdu/clk_IBUF_BUFG
    SLICE_X51Y75         FDPE                                         r  pdu/out1_r_reg[12]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[30]/C
    SLICE_X50Y86         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/ex_mem/b_mem_reg[30]/Q
                         net (fo=10, routed)          0.124     0.288    pdu/D[30]
    SLICE_X51Y85         FDCE                                         r  pdu/out1_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.830     1.995    pdu/clk_IBUF_BUFG
    SLICE_X51Y85         FDCE                                         r  pdu/out1_r_reg[30]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.335%)  route 0.167ns (56.665%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[26]/C
    SLICE_X52Y81         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ex_mem/b_mem_reg[26]/Q
                         net (fo=10, routed)          0.167     0.295    pdu/D[26]
    SLICE_X51Y81         FDCE                                         r  pdu/out1_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.826     1.991    pdu/clk_IBUF_BUFG
    SLICE_X51Y81         FDCE                                         r  pdu/out1_r_reg[26]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.605%)  route 0.136ns (45.395%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[23]/C
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/ex_mem/b_mem_reg[23]/Q
                         net (fo=10, routed)          0.136     0.300    pdu/D[23]
    SLICE_X51Y85         FDCE                                         r  pdu/out1_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.830     1.995    pdu/clk_IBUF_BUFG
    SLICE_X51Y85         FDCE                                         r  pdu/out1_r_reg[23]/C





