// Seed: 3535752987
module module_0;
  supply0 id_1 = 1;
  logic   id_2 = id_2;
  assign id_2 = id_1 - id_2;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  input wire id_1;
  assign id_4[1] = -1;
endmodule
module module_2 #(
    parameter id_6 = 32'd6
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout tri id_3;
  output wire id_2;
  inout wire id_1;
  wire _id_6;
  wire [id_6 : -1] id_7;
  assign id_3 = -1;
  wire [1 : -1 'd0] id_8;
  always @(posedge -1'b0 or posedge -1) force id_4 = id_7;
endmodule
