{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1580872421486 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1580872421486 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1580872422838 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1580872422866 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1580872422866 ""}
{ "Info" "" "" "2020.02.04.22:14:13 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2020.02.04.22:14:13 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1580872453735 ""}
{ "Info" "" "" "2020.02.04.22:14:13 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2020.02.04.22:14:13 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1580872453747 ""}
{ "Info" "soc_system_generation.rpt" "" "2020.02.04.22:14:48 Info: Saving generation log to C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system" {  } {  } 0 0 "2020.02.04.22:14:48 Info: Saving generation log to C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system" 0 0 "Shell" 0 -1 1580872488941 ""}
{ "Info" "" "" "2020.02.04.22:14:48 Info: Starting: Create simulation model" {  } {  } 0 0 "2020.02.04.22:14:48 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1580872488941 ""}
{ "Info" "" "" "2020.02.04.22:14:48 Info: qsys-generate C:\\Users\\sgdon\\Source\\Repos\\sdonchez\\ECE-8448\\Homework3\\hardware\\my_first_hps-fpga_base\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\sgdon\\Source\\Repos\\sdonchez\\ECE-8448\\Homework3\\hardware\\my_first_hps-fpga_base\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2020.02.04.22:14:48 Info: qsys-generate C:\\Users\\sgdon\\Source\\Repos\\sdonchez\\ECE-8448\\Homework3\\hardware\\my_first_hps-fpga_base\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\sgdon\\Source\\Repos\\sdonchez\\ECE-8448\\Homework3\\hardware\\my_first_hps-fpga_base\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1580872488945 ""}
{ "Info" "soc_system.qsys" "" "2020.02.04.22:14:48 Info: Loading my_first_hps-fpga_base" {  } {  } 0 0 "2020.02.04.22:14:48 Info: Loading my_first_hps-fpga_base" 0 0 "Shell" 0 -1 1580872488985 ""}
{ "Info" "" "" "2020.02.04.22:14:49 Info: Reading input file" {  } {  } 0 0 "2020.02.04.22:14:49 Info: Reading input file" 0 0 "Shell" 0 -1 1580872489931 ""}
{ "Info" "" "" "2020.02.04.22:14:49 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2020.02.04.22:14:49 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1580872489933 ""}
{ "Info" "" "" "2020.02.04.22:14:49 Info: Parameterizing module clk_0" {  } {  } 0 0 "2020.02.04.22:14:49 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1580872489934 ""}
{ "Info" "" "" "2020.02.04.22:14:49 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2020.02.04.22:14:49 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1580872489934 ""}
{ "Info" "" "" "2020.02.04.22:14:49 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2020.02.04.22:14:49 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1580872489936 ""}
{ "Info" "" "" "2020.02.04.22:14:49 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2020.02.04.22:14:49 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1580872489937 ""}
{ "Info" "" "" "2020.02.04.22:14:49 Info: Parameterizing module hps_0" {  } {  } 0 0 "2020.02.04.22:14:49 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1580872489939 ""}
{ "Info" "" "" "2020.02.04.22:14:49 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2020.02.04.22:14:49 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1580872489943 ""}
{ "Info" "" "" "2020.02.04.22:14:49 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2020.02.04.22:14:49 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1580872489943 ""}
{ "Info" "" "" "2020.02.04.22:14:49 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2020.02.04.22:14:49 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1580872489944 ""}
{ "Info" "" "" "2020.02.04.22:14:49 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2020.02.04.22:14:49 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1580872489944 ""}
{ "Info" "" "" "2020.02.04.22:14:49 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2020.02.04.22:14:49 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1580872489945 ""}
{ "Info" "" "" "2020.02.04.22:14:49 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2020.02.04.22:14:49 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1580872489945 ""}
{ "Info" "" "" "2020.02.04.22:14:49 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2020.02.04.22:14:49 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1580872489945 ""}
{ "Info" "" "" "2020.02.04.22:14:49 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2020.02.04.22:14:49 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1580872489946 ""}
{ "Info" "" "" "2020.02.04.22:14:49 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2020.02.04.22:14:49 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1580872489946 ""}
{ "Info" "" "" "2020.02.04.22:14:49 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2020.02.04.22:14:49 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1580872489947 ""}
{ "Info" "" "" "2020.02.04.22:14:49 Info: Building connections" {  } {  } 0 0 "2020.02.04.22:14:49 Info: Building connections" 0 0 "Shell" 0 -1 1580872489947 ""}
{ "Info" "" "" "2020.02.04.22:14:49 Info: Parameterizing connections" {  } {  } 0 0 "2020.02.04.22:14:49 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1580872489952 ""}
{ "Info" "" "" "2020.02.04.22:14:49 Info: Validating" {  } {  } 0 0 "2020.02.04.22:14:49 Info: Validating" 0 0 "Shell" 0 -1 1580872489953 ""}
{ "Info" "" "" "2020.02.04.22:15:02 Info: Done reading input file" {  } {  } 0 0 "2020.02.04.22:15:02 Info: Done reading input file" 0 0 "Shell" 0 -1 1580872502832 ""}
{ "Info" "" "" "2020.02.04.22:15:09 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.02.04.22:15:09 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1580872509404 ""}
{ "Info" "" "" "2020.02.04.22:15:09 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.02.04.22:15:09 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1580872509404 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.02.04.22:15:09 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2020.02.04.22:15:09 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1580872509408 ""}
{ "Warning" "" "" "2020.02.04.22:15:09 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.02.04.22:15:09 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1580872509408 ""}
{ "Warning" "" "" "2020.02.04.22:15:09 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.02.04.22:15:09 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1580872509408 ""}
{ "Info" "" "" "2020.02.04.22:15:09 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2020.02.04.22:15:09 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1580872509408 ""}
{ "Info" "" "" "2020.02.04.22:15:09 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2020.02.04.22:15:09 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1580872509408 ""}
{ "Info" "" "" "2020.02.04.22:15:09 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2020.02.04.22:15:09 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1580872509412 ""}
{ "Info" "" "" "2020.02.04.22:15:10 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2020.02.04.22:15:10 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1580872510687 ""}
{ "Info" "" "" "2020.02.04.22:15:22 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2020.02.04.22:15:22 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1580872522799 ""}
{ "Warning" "" "" "2020.02.04.22:15:24 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2020.02.04.22:15:24 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1580872524029 ""}
{ "Warning" "" "" "2020.02.04.22:15:24 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2020.02.04.22:15:24 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1580872524029 ""}
{ "Warning" "" "" "2020.02.04.22:15:24 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2020.02.04.22:15:24 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1580872524029 ""}
{ "Warning" "" "" "2020.02.04.22:15:24 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2020.02.04.22:15:24 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1580872524029 ""}
{ "Info" "" "" "2020.02.04.22:15:35 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2020.02.04.22:15:35 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1580872535313 ""}
{ "Info" "" "" "2020.02.04.22:15:35 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2020.02.04.22:15:35 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1580872535325 ""}
{ "Info" "" "" "2020.02.04.22:15:35 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.02.04.22:15:35 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1580872535991 ""}
{ "Info" "" "" "2020.02.04.22:15:36 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.02.04.22:15:36 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1580872536554 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.02.04.22:15:36 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2020.02.04.22:15:36 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1580872536558 ""}
{ "Warning" "" "" "2020.02.04.22:15:36 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.02.04.22:15:36 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1580872536562 ""}
{ "Warning" "" "" "2020.02.04.22:15:36 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.02.04.22:15:36 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1580872536562 ""}
{ "Info" "" "" "2020.02.04.22:15:41 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2020.02.04.22:15:41 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1580872541866 ""}
{ "Info" "" "" "2020.02.04.22:15:41 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2020.02.04.22:15:41 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1580872541889 ""}
{ "Info" "" "" "2020.02.04.22:15:41 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2020.02.04.22:15:41 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1580872541905 ""}
{ "Info" "  ]" "" "2020.02.04.22:15:41 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/sgdon/AppData/Local/Temp/alt8297_7111163455752899139.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/sgdon/AppData/Local/Temp/alt8297_7111163455752899139.dir/0003_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/sgdon/AppData/Local/Temp/alt8297_7111163455752899139.dir/0003_jtag_uart_gen" {  } {  } 0 0 "2020.02.04.22:15:41 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/sgdon/AppData/Local/Temp/alt8297_7111163455752899139.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/sgdon/AppData/Local/Temp/alt8297_7111163455752899139.dir/0003_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/sgdon/AppData/Local/Temp/alt8297_7111163455752899139.dir/0003_jtag_uart_gen" 0 0 "Shell" 0 -1 1580872541905 ""}
{ "Info" "" "" "2020.02.04.22:15:42 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2020.02.04.22:15:42 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1580872542837 ""}
{ "Info" "" "" "2020.02.04.22:15:42 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2020.02.04.22:15:42 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1580872542849 ""}
{ "Info" "" "" "2020.02.04.22:15:42 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2020.02.04.22:15:42 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1580872542865 ""}
{ "Info" "  ]" "" "2020.02.04.22:15:42 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/sgdon/AppData/Local/Temp/alt8297_7111163455752899139.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/sgdon/AppData/Local/Temp/alt8297_7111163455752899139.dir/0004_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/sgdon/AppData/Local/Temp/alt8297_7111163455752899139.dir/0004_onchip_memory2_0_gen" {  } {  } 0 0 "2020.02.04.22:15:42 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/sgdon/AppData/Local/Temp/alt8297_7111163455752899139.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/sgdon/AppData/Local/Temp/alt8297_7111163455752899139.dir/0004_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/sgdon/AppData/Local/Temp/alt8297_7111163455752899139.dir/0004_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1580872542865 ""}
{ "Info" "" "" "2020.02.04.22:15:43 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2020.02.04.22:15:43 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1580872543315 ""}
{ "Info" "" "" "2020.02.04.22:15:43 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2020.02.04.22:15:43 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1580872543339 ""}
{ "Info" "" "" "2020.02.04.22:15:43 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2020.02.04.22:15:43 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1580872543371 ""}
{ "Info" "" "" "2020.02.04.22:15:50 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.02.04.22:15:50 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1580872550187 ""}
{ "Info" "" "" "2020.02.04.22:15:51 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.02.04.22:15:51 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1580872551151 ""}
{ "Info" "" "" "2020.02.04.22:15:52 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.02.04.22:15:52 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1580872552099 ""}
{ "Info" "" "" "2020.02.04.22:15:53 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.02.04.22:15:53 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1580872553044 ""}
{ "Info" "" "" "2020.02.04.22:15:57 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2020.02.04.22:15:57 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1580872557890 ""}
{ "Info" "" "" "2020.02.04.22:16:00 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2020.02.04.22:16:00 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1580872560751 ""}
{ "Info" "" "" "2020.02.04.22:16:00 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2020.02.04.22:16:00 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1580872560777 ""}
{ "Info" "" "" "2020.02.04.22:16:00 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2020.02.04.22:16:00 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1580872560789 ""}
{ "Info" "" "" "2020.02.04.22:16:00 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2020.02.04.22:16:00 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1580872560821 ""}
{ "Info" "" "" "2020.02.04.22:16:00 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2020.02.04.22:16:00 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1580872560913 ""}
{ "Info" "" "" "2020.02.04.22:16:00 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2020.02.04.22:16:00 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1580872560953 ""}
{ "Info" "" "" "2020.02.04.22:16:00 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2020.02.04.22:16:00 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1580872560973 ""}
{ "Info" "" "" "2020.02.04.22:16:00 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2020.02.04.22:16:00 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1580872560993 ""}
{ "Info" "" "" "2020.02.04.22:16:01 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2020.02.04.22:16:01 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1580872561009 ""}
{ "Info" "" "" "2020.02.04.22:16:01 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2020.02.04.22:16:01 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1580872561025 ""}
{ "Info" "" "" "2020.02.04.22:16:01 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2020.02.04.22:16:01 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1580872561049 ""}
{ "Info" "" "" "2020.02.04.22:16:01 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2020.02.04.22:16:01 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1580872561061 ""}
{ "Info" "" "" "2020.02.04.22:16:01 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2020.02.04.22:16:01 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1580872561285 ""}
{ "Info" "" "" "2020.02.04.22:16:03 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2020.02.04.22:16:03 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1580872563262 ""}
{ "Info" "" "" "2020.02.04.22:16:03 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" {  } {  } 0 0 "2020.02.04.22:16:03 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" 0 0 "Shell" 0 -1 1580872563281 ""}
{ "Info" "" "" "2020.02.04.22:16:03 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2020.02.04.22:16:03 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1580872563297 ""}
{ "Info" "" "" "2020.02.04.22:16:03 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2020.02.04.22:16:03 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1580872563321 ""}
{ "Info" "" "" "2020.02.04.22:16:03 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" {  } {  } 0 0 "2020.02.04.22:16:03 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" 0 0 "Shell" 0 -1 1580872563345 ""}
{ "Info" "" "" "2020.02.04.22:16:03 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2020.02.04.22:16:03 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1580872563369 ""}
{ "Info" "" "" "2020.02.04.22:16:03 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.02.04.22:16:03 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1580872563413 ""}
{ "Info" "" "" "2020.02.04.22:16:03 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.02.04.22:16:03 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1580872563433 ""}
{ "Info" "" "" "2020.02.04.22:16:03 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2020.02.04.22:16:03 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1580872563457 ""}
{ "Info" "" "" "2020.02.04.22:16:03 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2020.02.04.22:16:03 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1580872563481 ""}
{ "Info" "" "" "2020.02.04.22:16:03 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2020.02.04.22:16:03 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1580872563501 ""}
{ "Info" "" "" "2020.02.04.22:16:03 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2020.02.04.22:16:03 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1580872563521 ""}
{ "Info" "" "" "2020.02.04.22:16:03 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" {  } {  } 0 0 "2020.02.04.22:16:03 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" 0 0 "Shell" 0 -1 1580872563541 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.02.04.22:16:03 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.02.04.22:16:03 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1580872563557 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.02.04.22:16:03 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.02.04.22:16:03 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1580872563557 ""}
{ "Info" "" "" "2020.02.04.22:16:03 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2020.02.04.22:16:03 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1580872563629 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.02.04.22:16:03 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.02.04.22:16:03 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1580872563677 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2020.02.04.22:16:03 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.02.04.22:16:03 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1580872563677 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.02.04.22:16:03 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.02.04.22:16:03 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1580872563677 ""}
{ "Info" "" "" "2020.02.04.22:16:03 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.02.04.22:16:03 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1580872563689 ""}
{ "Info" "" "" "2020.02.04.22:16:03 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2020.02.04.22:16:03 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1580872563701 ""}
{ "Info" "" "" "2020.02.04.22:16:03 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2020.02.04.22:16:03 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1580872563713 ""}
{ "Info" "" "" "2020.02.04.22:16:03 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.02.04.22:16:03 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1580872563745 ""}
{ "Info" "" "" "2020.02.04.22:16:03 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2020.02.04.22:16:03 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1580872563769 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.02.04.22:16:03 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.02.04.22:16:03 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1580872563781 ""}
{ "Info" "" "" "2020.02.04.22:16:03 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2020.02.04.22:16:03 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1580872563789 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.02.04.22:16:03 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.02.04.22:16:03 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1580872563797 ""}
{ "Info" "" "" "2020.02.04.22:16:03 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.02.04.22:16:03 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1580872563801 ""}
{ "Info" "" "" "2020.02.04.22:16:03 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2020.02.04.22:16:03 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1580872563813 ""}
{ "Info" "" "" "2020.02.04.22:16:03 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2020.02.04.22:16:03 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1580872563825 ""}
{ "Info" "" "" "2020.02.04.22:16:03 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.02.04.22:16:03 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1580872563845 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.02.04.22:16:03 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.02.04.22:16:03 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1580872563853 ""}
{ "Info" "" "" "2020.02.04.22:16:03 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2020.02.04.22:16:03 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1580872563861 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.02.04.22:16:03 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.02.04.22:16:03 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1580872563873 ""}
{ "Info" "" "" "2020.02.04.22:16:03 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2020.02.04.22:16:03 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1580872563881 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.02.04.22:16:03 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.02.04.22:16:03 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1580872563890 ""}
{ "Info" "" "" "2020.02.04.22:16:03 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2020.02.04.22:16:03 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1580872563904 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.02.04.22:16:03 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.02.04.22:16:03 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1580872563916 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.02.04.22:16:03 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.02.04.22:16:03 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1580872563916 ""}
{ "Info" "" "" "2020.02.04.22:16:05 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.02.04.22:16:05 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1580872565751 ""}
{ "Info" "" "" "2020.02.04.22:16:07 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2020.02.04.22:16:07 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1580872567578 ""}
{ "Info" "" "" "2020.02.04.22:16:07 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2020.02.04.22:16:07 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1580872567599 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.02.04.22:16:07 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.02.04.22:16:07 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1580872567610 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.02.04.22:16:07 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.02.04.22:16:07 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1580872567610 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.02.04.22:16:07 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.02.04.22:16:07 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1580872567610 ""}
{ "Info" "" "" "2020.02.04.22:16:07 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.02.04.22:16:07 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1580872567630 ""}
{ "Info" "" "" "2020.02.04.22:16:07 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2020.02.04.22:16:07 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1580872567655 ""}
{ "Info" "" "" "2020.02.04.22:16:07 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.02.04.22:16:07 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1580872567663 ""}
{ "Info" "" "" "2020.02.04.22:16:07 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.02.04.22:16:07 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1580872567678 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.02.04.22:16:07 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.02.04.22:16:07 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1580872567686 ""}
{ "Info" "" "" "2020.02.04.22:16:07 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.02.04.22:16:07 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1580872567691 ""}
{ "Info" "" "" "2020.02.04.22:16:07 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.02.04.22:16:07 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1580872567707 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.02.04.22:16:07 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.02.04.22:16:07 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1580872567714 ""}
{ "Info" "" "" "2020.02.04.22:16:07 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2020.02.04.22:16:07 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1580872567808 ""}
{ "Info" "verbosity_pkg.sv" "" "2020.02.04.22:16:07 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.02.04.22:16:07 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1580872567808 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2020.02.04.22:16:07 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.02.04.22:16:07 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1580872567808 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2020.02.04.22:16:07 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.02.04.22:16:07 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1580872567808 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2020.02.04.22:16:07 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.02.04.22:16:07 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1580872567808 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2020.02.04.22:16:07 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.02.04.22:16:07 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1580872567808 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2020.02.04.22:16:07 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.02.04.22:16:07 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1580872567808 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2020.02.04.22:16:07 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2020.02.04.22:16:07 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1580872567812 ""}
{ "Info" "" "" "2020.02.04.22:16:07 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.02.04.22:16:07 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1580872567846 ""}
{ "Info" "" "" "2020.02.04.22:16:07 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.02.04.22:16:07 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1580872567858 ""}
{ "Info" "" "" "2020.02.04.22:16:07 Info: soc_system: Done \"soc_system\" with 60 modules, 100 files" {  } {  } 0 0 "2020.02.04.22:16:07 Info: soc_system: Done \"soc_system\" with 60 modules, 100 files" 0 0 "Shell" 0 -1 1580872567866 ""}
{ "Info" "" "" "2020.02.04.22:16:07 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.02.04.22:16:07 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1580872567914 ""}
{ "Info" "" "" "2020.02.04.22:16:07 Info: Finished: Create simulation model" {  } {  } 0 0 "2020.02.04.22:16:07 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1580872567914 ""}
{ "Info" "" "" "2020.02.04.22:16:07 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2020.02.04.22:16:07 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1580872567914 ""}
{ "Info" " --use-relative-paths=true" "" "2020.02.04.22:16:07 Info: sim-script-gen --spd=C:\\Users\\sgdon\\Source\\Repos\\sdonchez\\ECE-8448\\Homework3\\hardware\\my_first_hps-fpga_base\\soc_system\\soc_system.spd --output-directory=C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation" {  } {  } 0 0 "2020.02.04.22:16:07 Info: sim-script-gen --spd=C:\\Users\\sgdon\\Source\\Repos\\sdonchez\\ECE-8448\\Homework3\\hardware\\my_first_hps-fpga_base\\soc_system\\soc_system.spd --output-directory=C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation" 0 0 "Shell" 0 -1 1580872567914 ""}
{ "Info" " --use-relative-paths=true" "" "2020.02.04.22:16:07 Info: Doing: ip-make-simscript --spd=C:\\Users\\sgdon\\Source\\Repos\\sdonchez\\ECE-8448\\Homework3\\hardware\\my_first_hps-fpga_base\\soc_system\\soc_system.spd --output-directory=C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation" {  } {  } 0 0 "2020.02.04.22:16:07 Info: Doing: ip-make-simscript --spd=C:\\Users\\sgdon\\Source\\Repos\\sdonchez\\ECE-8448\\Homework3\\hardware\\my_first_hps-fpga_base\\soc_system\\soc_system.spd --output-directory=C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation" 0 0 "Shell" 0 -1 1580872567918 ""}
{ "Info" " directory:" "" "2020.02.04.22:16:08 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation" {  } {  } 0 0 "2020.02.04.22:16:08 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation" 0 0 "Shell" 0 -1 1580872568908 ""}
{ "Info" "msim_setup.tcl" "" "2020.02.04.22:16:08 Info:     mentor" {  } {  } 0 0 "2020.02.04.22:16:08 Info:     mentor" 0 0 "Shell" 0 -1 1580872568920 ""}
{ "Info" " directory:" "" "2020.02.04.22:16:08 Info: Generating the following file(s) for VCS simulator in C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation" {  } {  } 0 0 "2020.02.04.22:16:08 Info: Generating the following file(s) for VCS simulator in C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation" 0 0 "Shell" 0 -1 1580872568924 ""}
{ "Info" "vcs_setup.sh" "" "2020.02.04.22:16:08 Info:     synopsys/vcs" {  } {  } 0 0 "2020.02.04.22:16:08 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1580872568932 ""}
{ "Info" " directory:" "" "2020.02.04.22:16:08 Info: Generating the following file(s) for VCSMX simulator in C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation" {  } {  } 0 0 "2020.02.04.22:16:08 Info: Generating the following file(s) for VCSMX simulator in C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation" 0 0 "Shell" 0 -1 1580872568940 ""}
{ "Info" "synopsys_sim.setup" "" "2020.02.04.22:16:08 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.02.04.22:16:08 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1580872568944 ""}
{ "Info" "vcsmx_setup.sh" "" "2020.02.04.22:16:08 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.02.04.22:16:08 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1580872568952 ""}
{ "Info" " directory:" "" "2020.02.04.22:16:08 Info: Generating the following file(s) for NCSIM simulator in C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation" {  } {  } 0 0 "2020.02.04.22:16:08 Info: Generating the following file(s) for NCSIM simulator in C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation" 0 0 "Shell" 0 -1 1580872568976 ""}
{ "Info" "cds.lib" "" "2020.02.04.22:16:08 Info:     cadence" {  } {  } 0 0 "2020.02.04.22:16:08 Info:     cadence" 0 0 "Shell" 0 -1 1580872568984 ""}
{ "Info" "hdl.var" "" "2020.02.04.22:16:09 Info:     cadence" {  } {  } 0 0 "2020.02.04.22:16:09 Info:     cadence" 0 0 "Shell" 0 -1 1580872569264 ""}
{ "Info" "ncsim_setup.sh" "" "2020.02.04.22:16:09 Info:     cadence" {  } {  } 0 0 "2020.02.04.22:16:09 Info:     cadence" 0 0 "Shell" 0 -1 1580872569272 ""}
{ "Info" " directory" "" "2020.02.04.22:16:09 Info:     54 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2020.02.04.22:16:09 Info:     54 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1580872569272 ""}
{ "Info" " directory:" "" "2020.02.04.22:16:09 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation" {  } {  } 0 0 "2020.02.04.22:16:09 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation" 0 0 "Shell" 0 -1 1580872569280 ""}
{ "Info" "rivierapro_setup.tcl" "" "2020.02.04.22:16:09 Info:     aldec" {  } {  } 0 0 "2020.02.04.22:16:09 Info:     aldec" 0 0 "Shell" 0 -1 1580872569288 ""}
{ "Info" "." "" "2020.02.04.22:16:09 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation" {  } {  } 0 0 "2020.02.04.22:16:09 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/simulation" 0 0 "Shell" 0 -1 1580872569288 ""}
{ "Info" "" "" "2020.02.04.22:16:09 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2020.02.04.22:16:09 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1580872569288 ""}
{ "Info" "" "" "2020.02.04.22:16:09 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2020.02.04.22:16:09 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1580872569288 ""}
{ "Info" "" "" "2020.02.04.22:16:09 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2020.02.04.22:16:09 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1580872569288 ""}
{ "Info" "" "" "2020.02.04.22:16:09 Info: qsys-generate C:\\Users\\sgdon\\Source\\Repos\\sdonchez\\ECE-8448\\Homework3\\hardware\\my_first_hps-fpga_base\\soc_system.qsys --block-symbol-file --output-directory=C:\\Users\\sgdon\\Source\\Repos\\sdonchez\\ECE-8448\\Homework3\\hardware\\my_first_hps-fpga_base\\soc_system --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2020.02.04.22:16:09 Info: qsys-generate C:\\Users\\sgdon\\Source\\Repos\\sdonchez\\ECE-8448\\Homework3\\hardware\\my_first_hps-fpga_base\\soc_system.qsys --block-symbol-file --output-directory=C:\\Users\\sgdon\\Source\\Repos\\sdonchez\\ECE-8448\\Homework3\\hardware\\my_first_hps-fpga_base\\soc_system --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1580872569288 ""}
{ "Info" "soc_system.qsys" "" "2020.02.04.22:16:09 Info: Loading my_first_hps-fpga_base" {  } {  } 0 0 "2020.02.04.22:16:09 Info: Loading my_first_hps-fpga_base" 0 0 "Shell" 0 -1 1580872569292 ""}
{ "Info" "" "" "2020.02.04.22:16:10 Info: Reading input file" {  } {  } 0 0 "2020.02.04.22:16:10 Info: Reading input file" 0 0 "Shell" 0 -1 1580872570229 ""}
{ "Info" "" "" "2020.02.04.22:16:10 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2020.02.04.22:16:10 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1580872570230 ""}
{ "Info" "" "" "2020.02.04.22:16:10 Info: Parameterizing module clk_0" {  } {  } 0 0 "2020.02.04.22:16:10 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1580872570230 ""}
{ "Info" "" "" "2020.02.04.22:16:10 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2020.02.04.22:16:10 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1580872570231 ""}
{ "Info" "" "" "2020.02.04.22:16:10 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2020.02.04.22:16:10 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1580872570231 ""}
{ "Info" "" "" "2020.02.04.22:16:10 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2020.02.04.22:16:10 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1580872570231 ""}
{ "Info" "" "" "2020.02.04.22:16:10 Info: Parameterizing module hps_0" {  } {  } 0 0 "2020.02.04.22:16:10 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1580872570233 ""}
{ "Info" "" "" "2020.02.04.22:16:10 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2020.02.04.22:16:10 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1580872570236 ""}
{ "Info" "" "" "2020.02.04.22:16:10 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2020.02.04.22:16:10 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1580872570236 ""}
{ "Info" "" "" "2020.02.04.22:16:10 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2020.02.04.22:16:10 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1580872570237 ""}
{ "Info" "" "" "2020.02.04.22:16:10 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2020.02.04.22:16:10 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1580872570237 ""}
{ "Info" "" "" "2020.02.04.22:16:10 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2020.02.04.22:16:10 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1580872570237 ""}
{ "Info" "" "" "2020.02.04.22:16:10 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2020.02.04.22:16:10 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1580872570238 ""}
{ "Info" "" "" "2020.02.04.22:16:10 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2020.02.04.22:16:10 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1580872570238 ""}
{ "Info" "" "" "2020.02.04.22:16:10 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2020.02.04.22:16:10 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1580872570238 ""}
{ "Info" "" "" "2020.02.04.22:16:10 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2020.02.04.22:16:10 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1580872570238 ""}
{ "Info" "" "" "2020.02.04.22:16:10 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2020.02.04.22:16:10 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1580872570239 ""}
{ "Info" "" "" "2020.02.04.22:16:10 Info: Building connections" {  } {  } 0 0 "2020.02.04.22:16:10 Info: Building connections" 0 0 "Shell" 0 -1 1580872570239 ""}
{ "Info" "" "" "2020.02.04.22:16:10 Info: Parameterizing connections" {  } {  } 0 0 "2020.02.04.22:16:10 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1580872570240 ""}
{ "Info" "" "" "2020.02.04.22:16:10 Info: Validating" {  } {  } 0 0 "2020.02.04.22:16:10 Info: Validating" 0 0 "Shell" 0 -1 1580872570240 ""}
{ "Info" "" "" "2020.02.04.22:16:21 Info: Done reading input file" {  } {  } 0 0 "2020.02.04.22:16:21 Info: Done reading input file" 0 0 "Shell" 0 -1 1580872581642 ""}
{ "Info" "" "" "2020.02.04.22:16:28 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.02.04.22:16:28 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1580872588046 ""}
{ "Info" "" "" "2020.02.04.22:16:28 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.02.04.22:16:28 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1580872588046 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.02.04.22:16:28 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2020.02.04.22:16:28 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1580872588046 ""}
{ "Warning" "" "" "2020.02.04.22:16:28 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.02.04.22:16:28 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1580872588046 ""}
{ "Warning" "" "" "2020.02.04.22:16:28 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.02.04.22:16:28 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1580872588046 ""}
{ "Info" "" "" "2020.02.04.22:16:28 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2020.02.04.22:16:28 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1580872588050 ""}
{ "Info" "" "" "2020.02.04.22:16:28 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2020.02.04.22:16:28 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1580872588050 ""}
{ "Info" "" "" "2020.02.04.22:16:28 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2020.02.04.22:16:28 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1580872588050 ""}
{ "Info" "" "" "2020.02.04.22:16:28 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.02.04.22:16:28 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1580872588517 ""}
{ "Info" "" "" "2020.02.04.22:16:28 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2020.02.04.22:16:28 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1580872588517 ""}
{ "Info" "" "" "2020.02.04.22:16:28 Info:" {  } {  } 0 0 "2020.02.04.22:16:28 Info:" 0 0 "Shell" 0 -1 1580872588517 ""}
{ "Info" "" "" "2020.02.04.22:16:28 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2020.02.04.22:16:28 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1580872588517 ""}
{ "Info" "" "" "2020.02.04.22:16:28 Info: qsys-generate C:\\Users\\sgdon\\Source\\Repos\\sdonchez\\ECE-8448\\Homework3\\hardware\\my_first_hps-fpga_base\\soc_system.qsys --synthesis=VERILOG --output-directory=C:\\Users\\sgdon\\Source\\Repos\\sdonchez\\ECE-8448\\Homework3\\hardware\\my_first_hps-fpga_base\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2020.02.04.22:16:28 Info: qsys-generate C:\\Users\\sgdon\\Source\\Repos\\sdonchez\\ECE-8448\\Homework3\\hardware\\my_first_hps-fpga_base\\soc_system.qsys --synthesis=VERILOG --output-directory=C:\\Users\\sgdon\\Source\\Repos\\sdonchez\\ECE-8448\\Homework3\\hardware\\my_first_hps-fpga_base\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1580872588517 ""}
{ "Info" "soc_system.qsys" "" "2020.02.04.22:16:28 Info: Loading my_first_hps-fpga_base" {  } {  } 0 0 "2020.02.04.22:16:28 Info: Loading my_first_hps-fpga_base" 0 0 "Shell" 0 -1 1580872588521 ""}
{ "Info" "" "" "2020.02.04.22:16:29 Info: Reading input file" {  } {  } 0 0 "2020.02.04.22:16:29 Info: Reading input file" 0 0 "Shell" 0 -1 1580872589440 ""}
{ "Info" "" "" "2020.02.04.22:16:29 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2020.02.04.22:16:29 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1580872589440 ""}
{ "Info" "" "" "2020.02.04.22:16:29 Info: Parameterizing module clk_0" {  } {  } 0 0 "2020.02.04.22:16:29 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1580872589440 ""}
{ "Info" "" "" "2020.02.04.22:16:29 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2020.02.04.22:16:29 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1580872589440 ""}
{ "Info" "" "" "2020.02.04.22:16:29 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2020.02.04.22:16:29 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1580872589440 ""}
{ "Info" "" "" "2020.02.04.22:16:29 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2020.02.04.22:16:29 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1580872589440 ""}
{ "Info" "" "" "2020.02.04.22:16:29 Info: Parameterizing module hps_0" {  } {  } 0 0 "2020.02.04.22:16:29 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1580872589444 ""}
{ "Info" "" "" "2020.02.04.22:16:29 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2020.02.04.22:16:29 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1580872589448 ""}
{ "Info" "" "" "2020.02.04.22:16:29 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2020.02.04.22:16:29 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1580872589448 ""}
{ "Info" "" "" "2020.02.04.22:16:29 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2020.02.04.22:16:29 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1580872589448 ""}
{ "Info" "" "" "2020.02.04.22:16:29 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2020.02.04.22:16:29 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1580872589448 ""}
{ "Info" "" "" "2020.02.04.22:16:29 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2020.02.04.22:16:29 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1580872589448 ""}
{ "Info" "" "" "2020.02.04.22:16:29 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2020.02.04.22:16:29 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1580872589448 ""}
{ "Info" "" "" "2020.02.04.22:16:29 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2020.02.04.22:16:29 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1580872589452 ""}
{ "Info" "" "" "2020.02.04.22:16:29 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2020.02.04.22:16:29 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1580872589452 ""}
{ "Info" "" "" "2020.02.04.22:16:29 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2020.02.04.22:16:29 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1580872589452 ""}
{ "Info" "" "" "2020.02.04.22:16:29 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2020.02.04.22:16:29 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1580872589452 ""}
{ "Info" "" "" "2020.02.04.22:16:29 Info: Building connections" {  } {  } 0 0 "2020.02.04.22:16:29 Info: Building connections" 0 0 "Shell" 0 -1 1580872589452 ""}
{ "Info" "" "" "2020.02.04.22:16:29 Info: Parameterizing connections" {  } {  } 0 0 "2020.02.04.22:16:29 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1580872589452 ""}
{ "Info" "" "" "2020.02.04.22:16:29 Info: Validating" {  } {  } 0 0 "2020.02.04.22:16:29 Info: Validating" 0 0 "Shell" 0 -1 1580872589452 ""}
{ "Info" "" "" "2020.02.04.22:16:41 Info: Done reading input file" {  } {  } 0 0 "2020.02.04.22:16:41 Info: Done reading input file" 0 0 "Shell" 0 -1 1580872601312 ""}
{ "Info" "" "" "2020.02.04.22:16:47 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.02.04.22:16:47 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1580872607574 ""}
{ "Info" "" "" "2020.02.04.22:16:47 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.02.04.22:16:47 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1580872607574 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.02.04.22:16:47 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2020.02.04.22:16:47 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1580872607574 ""}
{ "Warning" "" "" "2020.02.04.22:16:47 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.02.04.22:16:47 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1580872607574 ""}
{ "Warning" "" "" "2020.02.04.22:16:47 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.02.04.22:16:47 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1580872607574 ""}
{ "Info" "" "" "2020.02.04.22:16:47 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2020.02.04.22:16:47 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1580872607578 ""}
{ "Info" "" "" "2020.02.04.22:16:47 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2020.02.04.22:16:47 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1580872607578 ""}
{ "Info" "" "" "2020.02.04.22:16:47 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2020.02.04.22:16:47 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1580872607578 ""}
{ "Info" "" "" "2020.02.04.22:16:50 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2020.02.04.22:16:50 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1580872610199 ""}
{ "Info" "" "" "2020.02.04.22:17:00 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2020.02.04.22:17:00 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1580872620419 ""}
{ "Warning" "" "" "2020.02.04.22:17:01 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2020.02.04.22:17:01 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1580872621559 ""}
{ "Warning" "" "" "2020.02.04.22:17:01 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2020.02.04.22:17:01 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1580872621559 ""}
{ "Warning" "" "" "2020.02.04.22:17:01 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2020.02.04.22:17:01 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1580872621559 ""}
{ "Warning" "" "" "2020.02.04.22:17:01 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2020.02.04.22:17:01 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1580872621559 ""}
{ "Info" "" "" "2020.02.04.22:17:12 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2020.02.04.22:17:12 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1580872632498 ""}
{ "Info" "" "" "2020.02.04.22:17:12 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2020.02.04.22:17:12 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1580872632502 ""}
{ "Info" "" "" "2020.02.04.22:17:13 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2020.02.04.22:17:13 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1580872633134 ""}
{ "Info" "" "" "2020.02.04.22:17:13 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.02.04.22:17:13 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1580872633604 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2020.02.04.22:17:13 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2020.02.04.22:17:13 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1580872633608 ""}
{ "Warning" "" "" "2020.02.04.22:17:13 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2020.02.04.22:17:13 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1580872633608 ""}
{ "Warning" "" "" "2020.02.04.22:17:13 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2020.02.04.22:17:13 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1580872633608 ""}
{ "Info" "" "" "2020.02.04.22:17:18 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2020.02.04.22:17:18 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1580872638554 ""}
{ "Info" "" "" "2020.02.04.22:17:18 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2020.02.04.22:17:18 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1580872638562 ""}
{ "Info" "" "" "2020.02.04.22:17:18 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2020.02.04.22:17:18 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1580872638580 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2020.02.04.22:17:18 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/sgdon/AppData/Local/Temp/alt8297_7111163455752899139.dir/0056_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/sgdon/AppData/Local/Temp/alt8297_7111163455752899139.dir/0056_jtag_uart_gen/" {  } {  } 0 0 "2020.02.04.22:17:18 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/sgdon/AppData/Local/Temp/alt8297_7111163455752899139.dir/0056_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/sgdon/AppData/Local/Temp/alt8297_7111163455752899139.dir/0056_jtag_uart_gen/" 0 0 "Shell" 0 -1 1580872638580 ""}
{ "Info" "" "" "2020.02.04.22:17:18 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2020.02.04.22:17:18 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1580872638910 ""}
{ "Info" "" "" "2020.02.04.22:17:18 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2020.02.04.22:17:18 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1580872638922 ""}
{ "Info" "" "" "2020.02.04.22:17:18 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2020.02.04.22:17:18 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1580872638934 ""}
{ "Info" "soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2020.02.04.22:17:18 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/sgdon/AppData/Local/Temp/alt8297_7111163455752899139.dir/0057_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/sgdon/AppData/Local/Temp/alt8297_7111163455752899139.dir/0057_onchip_memory2_0_gen/" {  } {  } 0 0 "2020.02.04.22:17:18 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/sgdon/AppData/Local/Temp/alt8297_7111163455752899139.dir/0057_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/sgdon/AppData/Local/Temp/alt8297_7111163455752899139.dir/0057_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1580872638934 ""}
{ "Info" "" "" "2020.02.04.22:17:19 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2020.02.04.22:17:19 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1580872639332 ""}
{ "Info" "" "" "2020.02.04.22:17:19 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2020.02.04.22:17:19 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1580872639374 ""}
{ "Info" "" "" "2020.02.04.22:17:19 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2020.02.04.22:17:19 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1580872639394 ""}
{ "Info" "" "" "2020.02.04.22:17:26 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.02.04.22:17:26 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1580872646053 ""}
{ "Info" "" "" "2020.02.04.22:17:26 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.02.04.22:17:26 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1580872646996 ""}
{ "Info" "" "" "2020.02.04.22:17:27 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.02.04.22:17:27 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1580872647951 ""}
{ "Info" "" "" "2020.02.04.22:17:28 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.02.04.22:17:28 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1580872648912 ""}
{ "Info" "" "" "2020.02.04.22:17:33 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2020.02.04.22:17:33 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1580872653772 ""}
{ "Info" "" "" "2020.02.04.22:17:36 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2020.02.04.22:17:36 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1580872656643 ""}
{ "Info" "" "" "2020.02.04.22:17:36 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2020.02.04.22:17:36 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1580872656667 ""}
{ "Info" "" "" "2020.02.04.22:17:36 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2020.02.04.22:17:36 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1580872656671 ""}
{ "Info" "" "" "2020.02.04.22:17:36 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2020.02.04.22:17:36 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1580872656683 ""}
{ "Info" "" "" "2020.02.04.22:17:36 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2020.02.04.22:17:36 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1580872656703 ""}
{ "Info" "" "" "2020.02.04.22:17:36 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2020.02.04.22:17:36 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1580872656738 ""}
{ "Info" "" "" "2020.02.04.22:17:36 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2020.02.04.22:17:36 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1580872656742 ""}
{ "Info" "" "" "2020.02.04.22:17:36 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2020.02.04.22:17:36 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1580872656754 ""}
{ "Info" "" "" "2020.02.04.22:17:36 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2020.02.04.22:17:36 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1580872656762 ""}
{ "Info" "" "" "2020.02.04.22:17:36 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2020.02.04.22:17:36 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1580872656774 ""}
{ "Info" "" "" "2020.02.04.22:17:36 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2020.02.04.22:17:36 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1580872656806 ""}
{ "Info" "" "" "2020.02.04.22:17:36 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2020.02.04.22:17:36 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1580872656811 ""}
{ "Info" "" "" "2020.02.04.22:17:36 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2020.02.04.22:17:36 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1580872656884 ""}
{ "Info" "" "" "2020.02.04.22:17:38 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2020.02.04.22:17:38 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1580872658766 ""}
{ "Info" "" "" "2020.02.04.22:17:38 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" {  } {  } 0 0 "2020.02.04.22:17:38 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" 0 0 "Shell" 0 -1 1580872658774 ""}
{ "Info" "" "" "2020.02.04.22:17:38 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2020.02.04.22:17:38 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1580872658783 ""}
{ "Info" "" "" "2020.02.04.22:17:38 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2020.02.04.22:17:38 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1580872658794 ""}
{ "Info" "" "" "2020.02.04.22:17:38 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" {  } {  } 0 0 "2020.02.04.22:17:38 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" 0 0 "Shell" 0 -1 1580872658815 ""}
{ "Info" "" "" "2020.02.04.22:17:38 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2020.02.04.22:17:38 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1580872658822 ""}
{ "Info" "" "" "2020.02.04.22:17:38 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.02.04.22:17:38 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1580872658851 ""}
{ "Info" "" "" "2020.02.04.22:17:38 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.02.04.22:17:38 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1580872658870 ""}
{ "Info" "" "" "2020.02.04.22:17:38 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2020.02.04.22:17:38 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1580872658894 ""}
{ "Info" "" "" "2020.02.04.22:17:38 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2020.02.04.22:17:38 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1580872658914 ""}
{ "Info" "" "" "2020.02.04.22:17:38 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2020.02.04.22:17:38 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1580872658926 ""}
{ "Info" "" "" "2020.02.04.22:17:38 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2020.02.04.22:17:38 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1580872658938 ""}
{ "Info" "" "" "2020.02.04.22:17:38 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" {  } {  } 0 0 "2020.02.04.22:17:38 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" 0 0 "Shell" 0 -1 1580872658942 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.02.04.22:17:38 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.02.04.22:17:38 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1580872658958 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.02.04.22:17:38 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.02.04.22:17:38 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1580872658962 ""}
{ "Info" "" "" "2020.02.04.22:17:38 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2020.02.04.22:17:38 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1580872658966 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.02.04.22:17:39 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.02.04.22:17:39 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1580872659019 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2020.02.04.22:17:39 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.02.04.22:17:39 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1580872659023 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.02.04.22:17:39 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.02.04.22:17:39 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1580872659023 ""}
{ "Info" "" "" "2020.02.04.22:17:39 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.02.04.22:17:39 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1580872659026 ""}
{ "Info" "" "" "2020.02.04.22:17:39 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2020.02.04.22:17:39 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1580872659030 ""}
{ "Info" "" "" "2020.02.04.22:17:39 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2020.02.04.22:17:39 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1580872659035 ""}
{ "Info" "" "" "2020.02.04.22:17:39 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.02.04.22:17:39 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1580872659047 ""}
{ "Info" "" "" "2020.02.04.22:17:39 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2020.02.04.22:17:39 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1580872659071 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.02.04.22:17:39 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.02.04.22:17:39 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1580872659079 ""}
{ "Info" "" "" "2020.02.04.22:17:39 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2020.02.04.22:17:39 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1580872659088 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.02.04.22:17:39 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.02.04.22:17:39 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1580872659092 ""}
{ "Info" "" "" "2020.02.04.22:17:39 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.02.04.22:17:39 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1580872659096 ""}
{ "Info" "" "" "2020.02.04.22:17:39 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2020.02.04.22:17:39 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1580872659100 ""}
{ "Info" "" "" "2020.02.04.22:17:39 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2020.02.04.22:17:39 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1580872659104 ""}
{ "Info" "" "" "2020.02.04.22:17:39 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.02.04.22:17:39 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1580872659112 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.02.04.22:17:39 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.02.04.22:17:39 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1580872659116 ""}
{ "Info" "" "" "2020.02.04.22:17:39 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2020.02.04.22:17:39 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1580872659134 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.02.04.22:17:39 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.02.04.22:17:39 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1580872659142 ""}
{ "Info" "" "" "2020.02.04.22:17:39 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2020.02.04.22:17:39 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1580872659154 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.02.04.22:17:39 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.02.04.22:17:39 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1580872659162 ""}
{ "Info" "" "" "2020.02.04.22:17:39 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2020.02.04.22:17:39 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1580872659162 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.02.04.22:17:39 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.02.04.22:17:39 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1580872659174 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.02.04.22:17:39 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.02.04.22:17:39 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1580872659174 ""}
{ "Info" "" "" "2020.02.04.22:17:41 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.02.04.22:17:41 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1580872661005 ""}
{ "Info" "" "" "2020.02.04.22:17:42 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2020.02.04.22:17:42 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1580872662842 ""}
{ "Info" "" "" "2020.02.04.22:17:42 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2020.02.04.22:17:42 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1580872662846 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.02.04.22:17:42 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.02.04.22:17:42 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1580872662854 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.02.04.22:17:42 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.02.04.22:17:42 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1580872662854 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.02.04.22:17:42 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.02.04.22:17:42 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1580872662858 ""}
{ "Info" "" "" "2020.02.04.22:17:42 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.02.04.22:17:42 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1580872662874 ""}
{ "Info" "" "" "2020.02.04.22:17:42 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2020.02.04.22:17:42 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1580872662892 ""}
{ "Info" "" "" "2020.02.04.22:17:42 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.02.04.22:17:42 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1580872662896 ""}
{ "Info" "" "" "2020.02.04.22:17:42 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.02.04.22:17:42 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1580872662908 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.02.04.22:17:42 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.02.04.22:17:42 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1580872662916 ""}
{ "Info" "" "" "2020.02.04.22:17:42 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.02.04.22:17:42 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1580872662920 ""}
{ "Info" "" "" "2020.02.04.22:17:42 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.02.04.22:17:42 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1580872662932 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.02.04.22:17:42 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.02.04.22:17:42 Info: Reusing file C:/Users/sgdon/Source/Repos/sdonchez/ECE-8448/Homework3/hardware/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1580872662940 ""}
{ "Info" "" "" "2020.02.04.22:18:09 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2020.02.04.22:18:09 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1580872689774 ""}
{ "Info" "" "" "2020.02.04.22:18:10 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.02.04.22:18:10 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1580872690218 ""}
{ "Info" "" "" "2020.02.04.22:18:10 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.02.04.22:18:10 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1580872690230 ""}
{ "Info" "" "" "2020.02.04.22:18:10 Info: soc_system: Done \"soc_system\" with 60 modules, 126 files" {  } {  } 0 0 "2020.02.04.22:18:10 Info: soc_system: Done \"soc_system\" with 60 modules, 126 files" 0 0 "Shell" 0 -1 1580872690232 ""}
{ "Info" "" "" "2020.02.04.22:18:11 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.02.04.22:18:11 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1580872691038 ""}
{ "Info" "" "" "2020.02.04.22:18:11 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2020.02.04.22:18:11 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1580872691038 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1580872699472 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1580872699472 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1580872707593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 23 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580872707593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 04 22:18:27 2020 " "Processing ended: Tue Feb 04 22:18:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580872707593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:03 " "Elapsed time: 00:05:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580872707593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:58 " "Total CPU time (on all processors): 00:05:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580872707593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1580872707593 ""}
